Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Jan  6 22:29:10 2022
| Host         : Vozeo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AICameraTop_timing_summary_routed.rpt -pb AICameraTop_timing_summary_routed.pb -rpx AICameraTop_timing_summary_routed.rpx -warn_on_violation
| Design       : AICameraTop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       94          
DPIR-1     Warning           Asynchronous driver check         24          
HPDR-1     Warning           Port pin direction inconsistency  1           
TIMING-18  Warning           Missing input or output delay     31          
TIMING-20  Warning           Non-clocked latch                 19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (607)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (252)
5. checking no_input_delay (13)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (607)
--------------------------
 There are 70 register/latch pins with no clock driven by root clock pin: pclk (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: uart/image_state_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: uart/image_state_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: uart/image_state_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: uart/uartOut/trans_clk_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/col_pos_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/col_pos_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/col_pos_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/col_pos_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/col_pos_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/col_pos_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/col_pos_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/col_pos_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/col_pos_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/col_pos_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/col_pos_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/col_pos_reg[9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/row_pos_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/row_pos_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/row_pos_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/row_pos_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/row_pos_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/row_pos_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/row_pos_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/row_pos_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/row_pos_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/row_pos_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/row_pos_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/row_pos_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (252)
--------------------------------------------------
 There are 252 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.133        0.000                      0                 2682        0.098        0.000                      0                 2682        3.000        0.000                       0                  1539  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.861}     39.722          25.175          
  clk_out2_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk_out3_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clk_out4_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       33.801        0.000                      0                   84        0.264        0.000                      0                   84       19.361        0.000                       0                    26  
  clk_out2_clk_wiz_0        2.260        0.000                      0                  990        0.098        0.000                      0                  990        4.500        0.000                       0                   506  
  clk_out3_clk_wiz_0       33.262        0.000                      0                  170        0.164        0.000                      0                  170       19.500        0.000                       0                    81  
  clk_out4_clk_wiz_0        0.767        0.000                      0                 1392        0.197        0.000                      0                 1392        4.500        0.000                       0                   922  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out4_clk_wiz_0  clk_out2_clk_wiz_0        0.133        0.000                      0                    1        0.837        0.000                      0                    1  
clk_out2_clk_wiz_0  clk_out4_clk_wiz_0        5.901        0.000                      0                    7        0.454        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out2_clk_wiz_0  clk_out2_clk_wiz_0        6.475        0.000                      0                   39        0.459        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clk_out3_clk_wiz_0                      
(none)              clk_out4_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out2_clk_wiz_0  
(none)                                  clk_out3_clk_wiz_0  
(none)                                  clk_out4_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.801ns  (required time - arrival time)
  Source:                 vga/row_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga/row_pos_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_clk_wiz_0 rise@39.722ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 0.952ns (17.650%)  route 4.442ns (82.350%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.198 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.617    -0.923    vga/clk_out1
    SLICE_X31Y116        FDRE                                         r  vga/row_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.467 f  vga/row_pos_reg[10]/Q
                         net (fo=5, routed)           1.507     1.040    vga/row_pos_reg_n_0_[10]
    SLICE_X32Y114        LUT2 (Prop_lut2_I1_O)        0.124     1.164 f  vga/ram_addr_reg[18]_i_9/O
                         net (fo=2, routed)           0.582     1.747    vga/ram_addr_reg[18]_i_9_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.124     1.871 f  vga/row_pos[11]_i_4/O
                         net (fo=1, routed)           0.263     2.134    vga/row_pos[11]_i_4_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.124     2.258 r  vga/row_pos[11]_i_3/O
                         net (fo=13, routed)          0.753     3.011    vga/row_pos[11]_i_3_n_0
    SLICE_X30Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.135 r  vga/row_pos[11]_i_1__0/O
                         net (fo=12, routed)          1.336     4.471    vga/row_pos[11]_i_1__0_n_0
    SLICE_X31Y116        FDRE                                         r  vga/row_pos_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.497    38.198    vga/clk_out1
    SLICE_X31Y116        FDRE                                         r  vga/row_pos_reg[10]/C
                         clock pessimism              0.601    38.799    
                         clock uncertainty           -0.098    38.701    
    SLICE_X31Y116        FDRE (Setup_fdre_C_R)       -0.429    38.272    vga/row_pos_reg[10]
  -------------------------------------------------------------------
                         required time                         38.272    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                 33.801    

Slack (MET) :             33.801ns  (required time - arrival time)
  Source:                 vga/row_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga/row_pos_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_clk_wiz_0 rise@39.722ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 0.952ns (17.650%)  route 4.442ns (82.350%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.198 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.617    -0.923    vga/clk_out1
    SLICE_X31Y116        FDRE                                         r  vga/row_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.467 f  vga/row_pos_reg[10]/Q
                         net (fo=5, routed)           1.507     1.040    vga/row_pos_reg_n_0_[10]
    SLICE_X32Y114        LUT2 (Prop_lut2_I1_O)        0.124     1.164 f  vga/ram_addr_reg[18]_i_9/O
                         net (fo=2, routed)           0.582     1.747    vga/ram_addr_reg[18]_i_9_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.124     1.871 f  vga/row_pos[11]_i_4/O
                         net (fo=1, routed)           0.263     2.134    vga/row_pos[11]_i_4_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.124     2.258 r  vga/row_pos[11]_i_3/O
                         net (fo=13, routed)          0.753     3.011    vga/row_pos[11]_i_3_n_0
    SLICE_X30Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.135 r  vga/row_pos[11]_i_1__0/O
                         net (fo=12, routed)          1.336     4.471    vga/row_pos[11]_i_1__0_n_0
    SLICE_X31Y116        FDRE                                         r  vga/row_pos_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.497    38.198    vga/clk_out1
    SLICE_X31Y116        FDRE                                         r  vga/row_pos_reg[11]/C
                         clock pessimism              0.601    38.799    
                         clock uncertainty           -0.098    38.701    
    SLICE_X31Y116        FDRE (Setup_fdre_C_R)       -0.429    38.272    vga/row_pos_reg[11]
  -------------------------------------------------------------------
                         required time                         38.272    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                 33.801    

Slack (MET) :             33.801ns  (required time - arrival time)
  Source:                 vga/row_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga/row_pos_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_clk_wiz_0 rise@39.722ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 0.952ns (17.650%)  route 4.442ns (82.350%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.198 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.617    -0.923    vga/clk_out1
    SLICE_X31Y116        FDRE                                         r  vga/row_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.467 f  vga/row_pos_reg[10]/Q
                         net (fo=5, routed)           1.507     1.040    vga/row_pos_reg_n_0_[10]
    SLICE_X32Y114        LUT2 (Prop_lut2_I1_O)        0.124     1.164 f  vga/ram_addr_reg[18]_i_9/O
                         net (fo=2, routed)           0.582     1.747    vga/ram_addr_reg[18]_i_9_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.124     1.871 f  vga/row_pos[11]_i_4/O
                         net (fo=1, routed)           0.263     2.134    vga/row_pos[11]_i_4_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.124     2.258 r  vga/row_pos[11]_i_3/O
                         net (fo=13, routed)          0.753     3.011    vga/row_pos[11]_i_3_n_0
    SLICE_X30Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.135 r  vga/row_pos[11]_i_1__0/O
                         net (fo=12, routed)          1.336     4.471    vga/row_pos[11]_i_1__0_n_0
    SLICE_X31Y116        FDRE                                         r  vga/row_pos_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.497    38.198    vga/clk_out1
    SLICE_X31Y116        FDRE                                         r  vga/row_pos_reg[9]/C
                         clock pessimism              0.601    38.799    
                         clock uncertainty           -0.098    38.701    
    SLICE_X31Y116        FDRE (Setup_fdre_C_R)       -0.429    38.272    vga/row_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         38.272    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                 33.801    

Slack (MET) :             33.928ns  (required time - arrival time)
  Source:                 vga/row_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga/ram_addr1/D[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_clk_wiz_0 rise@39.722ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 0.978ns (19.048%)  route 4.157ns (80.952%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.295 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.617    -0.923    vga/clk_out1
    SLICE_X31Y116        FDRE                                         r  vga/row_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  vga/row_pos_reg[10]/Q
                         net (fo=5, routed)           1.507     1.040    vga/row_pos_reg_n_0_[10]
    SLICE_X32Y114        LUT2 (Prop_lut2_I1_O)        0.124     1.164 r  vga/ram_addr_reg[18]_i_9/O
                         net (fo=2, routed)           0.582     1.747    vga/ram_addr_reg[18]_i_9_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.124     1.871 r  vga/row_pos[11]_i_4/O
                         net (fo=1, routed)           0.263     2.134    vga/row_pos[11]_i_4_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.124     2.258 f  vga/row_pos[11]_i_3/O
                         net (fo=13, routed)          0.633     2.891    vga/row_pos[11]_i_3_n_0
    SLICE_X30Y115        LUT2 (Prop_lut2_I1_O)        0.150     3.041 r  vga/ram_addr1_i_11/O
                         net (fo=1, routed)           1.170     4.211    vga/ram_addr1_i_11_n_0
    DSP48_X0Y46          DSP48E1                                      r  vga/ram_addr1/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.593    38.295    vga/clk_out1
    DSP48_X0Y46          DSP48E1                                      r  vga/ram_addr1/CLK
                         clock pessimism              0.560    38.855    
                         clock uncertainty           -0.098    38.756    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_D[1])
                                                     -0.617    38.139    vga/ram_addr1
  -------------------------------------------------------------------
                         required time                         38.139    
                         arrival time                          -4.211    
  -------------------------------------------------------------------
                         slack                                 33.928    

Slack (MET) :             33.964ns  (required time - arrival time)
  Source:                 vga/row_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga/row_pos_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_clk_wiz_0 rise@39.722ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 0.952ns (18.614%)  route 4.162ns (81.386%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.200 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.617    -0.923    vga/clk_out1
    SLICE_X31Y116        FDRE                                         r  vga/row_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.467 f  vga/row_pos_reg[10]/Q
                         net (fo=5, routed)           1.507     1.040    vga/row_pos_reg_n_0_[10]
    SLICE_X32Y114        LUT2 (Prop_lut2_I1_O)        0.124     1.164 f  vga/ram_addr_reg[18]_i_9/O
                         net (fo=2, routed)           0.582     1.747    vga/ram_addr_reg[18]_i_9_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.124     1.871 f  vga/row_pos[11]_i_4/O
                         net (fo=1, routed)           0.263     2.134    vga/row_pos[11]_i_4_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.124     2.258 r  vga/row_pos[11]_i_3/O
                         net (fo=13, routed)          0.753     3.011    vga/row_pos[11]_i_3_n_0
    SLICE_X30Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.135 r  vga/row_pos[11]_i_1__0/O
                         net (fo=12, routed)          1.057     4.191    vga/row_pos[11]_i_1__0_n_0
    SLICE_X30Y114        FDRE                                         r  vga/row_pos_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.499    38.200    vga/clk_out1
    SLICE_X30Y114        FDRE                                         r  vga/row_pos_reg[0]/C
                         clock pessimism              0.577    38.777    
                         clock uncertainty           -0.098    38.679    
    SLICE_X30Y114        FDRE (Setup_fdre_C_R)       -0.524    38.155    vga/row_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         38.155    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 33.964    

Slack (MET) :             34.002ns  (required time - arrival time)
  Source:                 vga/row_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga/ram_addr1/D[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_clk_wiz_0 rise@39.722ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 0.980ns (19.444%)  route 4.060ns (80.556%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.295 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.617    -0.923    vga/clk_out1
    SLICE_X31Y116        FDRE                                         r  vga/row_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  vga/row_pos_reg[10]/Q
                         net (fo=5, routed)           1.507     1.040    vga/row_pos_reg_n_0_[10]
    SLICE_X32Y114        LUT2 (Prop_lut2_I1_O)        0.124     1.164 r  vga/ram_addr_reg[18]_i_9/O
                         net (fo=2, routed)           0.582     1.747    vga/ram_addr_reg[18]_i_9_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.124     1.871 r  vga/row_pos[11]_i_4/O
                         net (fo=1, routed)           0.263     2.134    vga/row_pos[11]_i_4_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.124     2.258 f  vga/row_pos[11]_i_3/O
                         net (fo=13, routed)          0.963     3.221    vga/row_pos[11]_i_3_n_0
    SLICE_X30Y116        LUT2 (Prop_lut2_I1_O)        0.152     3.373 r  vga/ram_addr1_i_7/O
                         net (fo=1, routed)           0.745     4.117    vga/ram_addr1_i_7_n_0
    DSP48_X0Y46          DSP48E1                                      r  vga/ram_addr1/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.593    38.295    vga/clk_out1
    DSP48_X0Y46          DSP48E1                                      r  vga/ram_addr1/CLK
                         clock pessimism              0.560    38.855    
                         clock uncertainty           -0.098    38.756    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_D[5])
                                                     -0.637    38.119    vga/ram_addr1
  -------------------------------------------------------------------
                         required time                         38.119    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                 34.002    

Slack (MET) :             34.059ns  (required time - arrival time)
  Source:                 vga/row_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga/row_pos_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_clk_wiz_0 rise@39.722ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 0.952ns (18.614%)  route 4.162ns (81.386%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.200 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.617    -0.923    vga/clk_out1
    SLICE_X31Y116        FDRE                                         r  vga/row_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.467 f  vga/row_pos_reg[10]/Q
                         net (fo=5, routed)           1.507     1.040    vga/row_pos_reg_n_0_[10]
    SLICE_X32Y114        LUT2 (Prop_lut2_I1_O)        0.124     1.164 f  vga/ram_addr_reg[18]_i_9/O
                         net (fo=2, routed)           0.582     1.747    vga/ram_addr_reg[18]_i_9_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.124     1.871 f  vga/row_pos[11]_i_4/O
                         net (fo=1, routed)           0.263     2.134    vga/row_pos[11]_i_4_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.124     2.258 r  vga/row_pos[11]_i_3/O
                         net (fo=13, routed)          0.753     3.011    vga/row_pos[11]_i_3_n_0
    SLICE_X30Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.135 r  vga/row_pos[11]_i_1__0/O
                         net (fo=12, routed)          1.057     4.191    vga/row_pos[11]_i_1__0_n_0
    SLICE_X31Y114        FDRE                                         r  vga/row_pos_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.499    38.200    vga/clk_out1
    SLICE_X31Y114        FDRE                                         r  vga/row_pos_reg[1]/C
                         clock pessimism              0.577    38.777    
                         clock uncertainty           -0.098    38.679    
    SLICE_X31Y114        FDRE (Setup_fdre_C_R)       -0.429    38.250    vga/row_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         38.250    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 34.059    

Slack (MET) :             34.059ns  (required time - arrival time)
  Source:                 vga/row_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga/row_pos_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_clk_wiz_0 rise@39.722ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 0.952ns (18.614%)  route 4.162ns (81.386%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.200 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.617    -0.923    vga/clk_out1
    SLICE_X31Y116        FDRE                                         r  vga/row_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.467 f  vga/row_pos_reg[10]/Q
                         net (fo=5, routed)           1.507     1.040    vga/row_pos_reg_n_0_[10]
    SLICE_X32Y114        LUT2 (Prop_lut2_I1_O)        0.124     1.164 f  vga/ram_addr_reg[18]_i_9/O
                         net (fo=2, routed)           0.582     1.747    vga/ram_addr_reg[18]_i_9_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.124     1.871 f  vga/row_pos[11]_i_4/O
                         net (fo=1, routed)           0.263     2.134    vga/row_pos[11]_i_4_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.124     2.258 r  vga/row_pos[11]_i_3/O
                         net (fo=13, routed)          0.753     3.011    vga/row_pos[11]_i_3_n_0
    SLICE_X30Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.135 r  vga/row_pos[11]_i_1__0/O
                         net (fo=12, routed)          1.057     4.191    vga/row_pos[11]_i_1__0_n_0
    SLICE_X31Y114        FDRE                                         r  vga/row_pos_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.499    38.200    vga/clk_out1
    SLICE_X31Y114        FDRE                                         r  vga/row_pos_reg[2]/C
                         clock pessimism              0.577    38.777    
                         clock uncertainty           -0.098    38.679    
    SLICE_X31Y114        FDRE (Setup_fdre_C_R)       -0.429    38.250    vga/row_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         38.250    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 34.059    

Slack (MET) :             34.059ns  (required time - arrival time)
  Source:                 vga/row_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga/row_pos_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_clk_wiz_0 rise@39.722ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 0.952ns (18.614%)  route 4.162ns (81.386%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.200 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.617    -0.923    vga/clk_out1
    SLICE_X31Y116        FDRE                                         r  vga/row_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.467 f  vga/row_pos_reg[10]/Q
                         net (fo=5, routed)           1.507     1.040    vga/row_pos_reg_n_0_[10]
    SLICE_X32Y114        LUT2 (Prop_lut2_I1_O)        0.124     1.164 f  vga/ram_addr_reg[18]_i_9/O
                         net (fo=2, routed)           0.582     1.747    vga/ram_addr_reg[18]_i_9_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.124     1.871 f  vga/row_pos[11]_i_4/O
                         net (fo=1, routed)           0.263     2.134    vga/row_pos[11]_i_4_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.124     2.258 r  vga/row_pos[11]_i_3/O
                         net (fo=13, routed)          0.753     3.011    vga/row_pos[11]_i_3_n_0
    SLICE_X30Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.135 r  vga/row_pos[11]_i_1__0/O
                         net (fo=12, routed)          1.057     4.191    vga/row_pos[11]_i_1__0_n_0
    SLICE_X31Y114        FDRE                                         r  vga/row_pos_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.499    38.200    vga/clk_out1
    SLICE_X31Y114        FDRE                                         r  vga/row_pos_reg[3]/C
                         clock pessimism              0.577    38.777    
                         clock uncertainty           -0.098    38.679    
    SLICE_X31Y114        FDRE (Setup_fdre_C_R)       -0.429    38.250    vga/row_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         38.250    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 34.059    

Slack (MET) :             34.059ns  (required time - arrival time)
  Source:                 vga/row_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga/row_pos_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_clk_wiz_0 rise@39.722ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 0.952ns (18.614%)  route 4.162ns (81.386%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.200 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.617    -0.923    vga/clk_out1
    SLICE_X31Y116        FDRE                                         r  vga/row_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.467 f  vga/row_pos_reg[10]/Q
                         net (fo=5, routed)           1.507     1.040    vga/row_pos_reg_n_0_[10]
    SLICE_X32Y114        LUT2 (Prop_lut2_I1_O)        0.124     1.164 f  vga/ram_addr_reg[18]_i_9/O
                         net (fo=2, routed)           0.582     1.747    vga/ram_addr_reg[18]_i_9_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.124     1.871 f  vga/row_pos[11]_i_4/O
                         net (fo=1, routed)           0.263     2.134    vga/row_pos[11]_i_4_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.124     2.258 r  vga/row_pos[11]_i_3/O
                         net (fo=13, routed)          0.753     3.011    vga/row_pos[11]_i_3_n_0
    SLICE_X30Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.135 r  vga/row_pos[11]_i_1__0/O
                         net (fo=12, routed)          1.057     4.191    vga/row_pos[11]_i_1__0_n_0
    SLICE_X31Y114        FDRE                                         r  vga/row_pos_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.499    38.200    vga/clk_out1
    SLICE_X31Y114        FDRE                                         r  vga/row_pos_reg[4]/C
                         clock pessimism              0.577    38.777    
                         clock uncertainty           -0.098    38.679    
    SLICE_X31Y114        FDRE (Setup_fdre_C_R)       -0.429    38.250    vga/row_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         38.250    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 34.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga/row_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga/row_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.561    -0.603    vga/clk_out1
    SLICE_X30Y114        FDRE                                         r  vga/row_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.439 f  vga/row_pos_reg[0]/Q
                         net (fo=70, routed)          0.175    -0.264    vga/row_pos_reg[0]_0
    SLICE_X30Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.219 r  vga/row_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    vga/row_pos[0]_i_1_n_0
    SLICE_X30Y114        FDRE                                         r  vga/row_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.831    -0.842    vga/clk_out1
    SLICE_X30Y114        FDRE                                         r  vga/row_pos_reg[0]/C
                         clock pessimism              0.239    -0.603    
    SLICE_X30Y114        FDRE (Hold_fdre_C_D)         0.120    -0.483    vga/row_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 vga/row_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga/row_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.561    -0.603    vga/clk_out1
    SLICE_X31Y115        FDRE                                         r  vga/row_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  vga/row_pos_reg[5]/Q
                         net (fo=5, routed)           0.117    -0.345    vga/row_pos_reg_n_0_[5]
    SLICE_X31Y115        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.230 r  vga/row_pos_reg[8]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.230    vga/data0[5]
    SLICE_X31Y115        FDRE                                         r  vga/row_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.830    -0.843    vga/clk_out1
    SLICE_X31Y115        FDRE                                         r  vga/row_pos_reg[5]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X31Y115        FDRE (Hold_fdre_C_D)         0.102    -0.501    vga/row_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 vga/row_pos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga/row_pos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560    -0.604    vga/clk_out1
    SLICE_X31Y116        FDRE                                         r  vga/row_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  vga/row_pos_reg[9]/Q
                         net (fo=7, routed)           0.117    -0.346    vga/row_pos_reg_n_0_[9]
    SLICE_X31Y116        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.231 r  vga/row_pos_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.000    -0.231    vga/data0[9]
    SLICE_X31Y116        FDRE                                         r  vga/row_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829    -0.844    vga/clk_out1
    SLICE_X31Y116        FDRE                                         r  vga/row_pos_reg[9]/C
                         clock pessimism              0.240    -0.604    
    SLICE_X31Y116        FDRE (Hold_fdre_C_D)         0.102    -0.502    vga/row_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 vga/row_pos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga/row_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560    -0.604    vga/clk_out1
    SLICE_X31Y116        FDRE                                         r  vga/row_pos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  vga/row_pos_reg[11]/Q
                         net (fo=5, routed)           0.122    -0.342    vga/row_pos_reg_n_0_[11]
    SLICE_X31Y116        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.231 r  vga/row_pos_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.000    -0.231    vga/data0[11]
    SLICE_X31Y116        FDRE                                         r  vga/row_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829    -0.844    vga/clk_out1
    SLICE_X31Y116        FDRE                                         r  vga/row_pos_reg[11]/C
                         clock pessimism              0.240    -0.604    
    SLICE_X31Y116        FDRE (Hold_fdre_C_D)         0.102    -0.502    vga/row_pos_reg[11]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga/col_pos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga/col_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.559    -0.605    vga/clk_out1
    SLICE_X28Y118        FDRE                                         r  vga/col_pos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  vga/col_pos_reg[11]/Q
                         net (fo=5, routed)           0.134    -0.331    vga/col_pos_reg_n_0_[11]
    SLICE_X28Y118        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.220 r  vga/col_pos_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.000    -0.220    vga/col_pos_reg[11]_i_2_n_5
    SLICE_X28Y118        FDRE                                         r  vga/col_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.827    -0.846    vga/clk_out1
    SLICE_X28Y118        FDRE                                         r  vga/col_pos_reg[11]/C
                         clock pessimism              0.241    -0.605    
    SLICE_X28Y118        FDRE (Hold_fdre_C_D)         0.102    -0.503    vga/col_pos_reg[11]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga/row_pos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga/row_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.334%)  route 0.134ns (34.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.561    -0.603    vga/clk_out1
    SLICE_X31Y115        FDRE                                         r  vga/row_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  vga/row_pos_reg[7]/Q
                         net (fo=6, routed)           0.134    -0.328    vga/row_pos_reg_n_0_[7]
    SLICE_X31Y115        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.217 r  vga/row_pos_reg[8]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.217    vga/data0[7]
    SLICE_X31Y115        FDRE                                         r  vga/row_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.830    -0.843    vga/clk_out1
    SLICE_X31Y115        FDRE                                         r  vga/row_pos_reg[7]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X31Y115        FDRE (Hold_fdre_C_D)         0.102    -0.501    vga/row_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 vga/row_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga/row_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.249ns (63.266%)  route 0.145ns (36.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.561    -0.603    vga/clk_out1
    SLICE_X31Y114        FDRE                                         r  vga/row_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  vga/row_pos_reg[4]/Q
                         net (fo=6, routed)           0.145    -0.318    vga/row_pos_reg_n_0_[4]
    SLICE_X31Y114        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.210 r  vga/row_pos_reg[4]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.210    vga/data0[4]
    SLICE_X31Y114        FDRE                                         r  vga/row_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.831    -0.842    vga/clk_out1
    SLICE_X31Y114        FDRE                                         r  vga/row_pos_reg[4]/C
                         clock pessimism              0.239    -0.603    
    SLICE_X31Y114        FDRE (Hold_fdre_C_D)         0.102    -0.501    vga/row_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 vga/col_pos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga/col_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.340%)  route 0.146ns (36.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560    -0.604    vga/clk_out1
    SLICE_X28Y117        FDRE                                         r  vga/col_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  vga/col_pos_reg[7]/Q
                         net (fo=6, routed)           0.146    -0.317    vga/col_pos_reg_n_0_[7]
    SLICE_X28Y117        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.206 r  vga/col_pos_reg[8]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.206    vga/col_pos_reg[8]_i_1_n_5
    SLICE_X28Y117        FDRE                                         r  vga/col_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.827    -0.845    vga/clk_out1
    SLICE_X28Y117        FDRE                                         r  vga/col_pos_reg[7]/C
                         clock pessimism              0.241    -0.604    
    SLICE_X28Y117        FDRE (Hold_fdre_C_D)         0.102    -0.502    vga/col_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 vga/row_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga/row_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.340%)  route 0.117ns (28.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.561    -0.603    vga/clk_out1
    SLICE_X31Y115        FDRE                                         r  vga/row_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  vga/row_pos_reg[5]/Q
                         net (fo=5, routed)           0.117    -0.345    vga/row_pos_reg_n_0_[5]
    SLICE_X31Y115        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.194 r  vga/row_pos_reg[8]_i_1/O[1]
                         net (fo=2, routed)           0.000    -0.194    vga/data0[6]
    SLICE_X31Y115        FDRE                                         r  vga/row_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.830    -0.843    vga/clk_out1
    SLICE_X31Y115        FDRE                                         r  vga/row_pos_reg[6]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X31Y115        FDRE (Hold_fdre_C_D)         0.102    -0.501    vga/row_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 vga/row_pos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga/row_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.329%)  route 0.117ns (28.671%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560    -0.604    vga/clk_out1
    SLICE_X31Y116        FDRE                                         r  vga/row_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  vga/row_pos_reg[9]/Q
                         net (fo=7, routed)           0.117    -0.346    vga/row_pos_reg_n_0_[9]
    SLICE_X31Y116        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.195 r  vga/row_pos_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.000    -0.195    vga/data0[10]
    SLICE_X31Y116        FDRE                                         r  vga/row_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829    -0.844    vga/clk_out1
    SLICE_X31Y116        FDRE                                         r  vga/row_pos_reg[10]/C
                         clock pessimism              0.240    -0.604    
    SLICE_X31Y116        FDRE (Hold_fdre_C_D)         0.102    -0.502    vga/row_pos_reg[10]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.307    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.722      37.567     BUFGCTRL_X0Y19   clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.722      38.473     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X30Y115    vga/col_pos_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X28Y118    vga/col_pos_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X28Y118    vga/col_pos_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X28Y116    vga/col_pos_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X28Y116    vga/col_pos_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X28Y116    vga/col_pos_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X28Y116    vga/col_pos_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X28Y117    vga/col_pos_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y115    vga/col_pos_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y115    vga/col_pos_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X28Y118    vga/col_pos_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X28Y118    vga/col_pos_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X28Y118    vga/col_pos_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X28Y118    vga/col_pos_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X28Y116    vga/col_pos_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X28Y116    vga/col_pos_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X28Y116    vga/col_pos_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X28Y116    vga/col_pos_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y115    vga/col_pos_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y115    vga/col_pos_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X28Y118    vga/col_pos_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X28Y118    vga/col_pos_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X28Y118    vga/col_pos_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X28Y118    vga/col_pos_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X28Y116    vga/col_pos_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X28Y116    vga/col_pos_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X28Y116    vga/col_pos_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X28Y116    vga/col_pos_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 uart/image_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/image_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.694ns  (logic 0.828ns (10.762%)  route 6.866ns (89.238%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.633    -0.907    uart/clk_out2
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  uart/image_state_reg[0]/Q
                         net (fo=57, routed)          1.424     0.973    uart/image_state[0]
    SLICE_X58Y99         LUT3 (Prop_lut3_I0_O)        0.124     1.097 r  uart/oData[2]_i_1/O
                         net (fo=2, routed)           3.044     4.141    uart/uartOut/uartGetData/image_state_reg[0]
    SLICE_X12Y128        LUT6 (Prop_lut6_I0_O)        0.124     4.265 r  uart/uartOut/uartGetData/image_state[2]_i_5/O
                         net (fo=3, routed)           2.398     6.663    uart/uartOut_n_35
    SLICE_X51Y98         LUT6 (Prop_lut6_I3_O)        0.124     6.787 r  uart/image_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.787    uart/image_state[0]_i_1_n_0
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.512     8.492    uart/clk_out2
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[0]/C
                         clock pessimism              0.601     9.093    
                         clock uncertainty           -0.077     9.016    
    SLICE_X51Y98         FDCE (Setup_fdce_C_D)        0.031     9.047    uart/image_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -6.787    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 uart/image_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/image_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.526ns  (logic 0.828ns (11.002%)  route 6.698ns (88.998%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.633    -0.907    uart/clk_out2
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  uart/image_state_reg[0]/Q
                         net (fo=57, routed)          1.424     0.973    uart/image_state[0]
    SLICE_X58Y99         LUT3 (Prop_lut3_I0_O)        0.124     1.097 r  uart/oData[2]_i_1/O
                         net (fo=2, routed)           3.044     4.141    uart/uartOut/uartGetData/image_state_reg[0]
    SLICE_X12Y128        LUT6 (Prop_lut6_I0_O)        0.124     4.265 r  uart/uartOut/uartGetData/image_state[2]_i_5/O
                         net (fo=3, routed)           2.230     6.495    uart/uartOut_n_35
    SLICE_X51Y98         LUT6 (Prop_lut6_I3_O)        0.124     6.619 r  uart/image_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.619    uart/image_state[2]_i_1_n_0
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.512     8.492    uart/clk_out2
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[2]/C
                         clock pessimism              0.601     9.093    
                         clock uncertainty           -0.077     9.016    
    SLICE_X51Y98         FDCE (Setup_fdce_C_D)        0.031     9.047    uart/image_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 uart/image_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/image_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 0.828ns (11.360%)  route 6.461ns (88.640%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.633    -0.907    uart/clk_out2
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  uart/image_state_reg[0]/Q
                         net (fo=57, routed)          1.424     0.973    uart/image_state[0]
    SLICE_X58Y99         LUT3 (Prop_lut3_I0_O)        0.124     1.097 r  uart/oData[2]_i_1/O
                         net (fo=2, routed)           3.044     4.141    uart/uartOut/uartGetData/image_state_reg[0]
    SLICE_X12Y128        LUT6 (Prop_lut6_I0_O)        0.124     4.265 r  uart/uartOut/uartGetData/image_state[2]_i_5/O
                         net (fo=3, routed)           1.993     6.258    uart/uartOut_n_35
    SLICE_X51Y98         LUT6 (Prop_lut6_I3_O)        0.124     6.382 r  uart/image_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.382    uart/image_state[1]_i_1_n_0
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.512     8.492    uart/clk_out2
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[1]/C
                         clock pessimism              0.601     9.093    
                         clock uncertainty           -0.077     9.016    
    SLICE_X51Y98         FDCE (Setup_fdce_C_D)        0.029     9.045    uart/image_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                          -6.382    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             3.652ns  (required time - arrival time)
  Source:                 uart/uartIn/bps_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartIn/image_res_reg[180]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 0.766ns (12.942%)  route 5.153ns (87.058%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.632    -0.908    uart/uartIn/clk_out2
    SLICE_X50Y96         FDRE                                         r  uart/uartIn/bps_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518    -0.390 r  uart/uartIn/bps_cnt_reg[4]/Q
                         net (fo=9, routed)           1.156     0.767    uart/uartIn/bps_cnt[4]
    SLICE_X48Y97         LUT6 (Prop_lut6_I3_O)        0.124     0.891 r  uart/uartIn/image_res[383]_i_3/O
                         net (fo=49, routed)          3.202     4.092    uart/uartIn/cnt_reg[3]_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.124     4.216 r  uart/uartIn/image_res[183]_i_1/O
                         net (fo=8, routed)           0.795     5.011    uart/uartIn/image_res[183]_i_1_n_0
    SLICE_X53Y110        FDRE                                         r  uart/uartIn/image_res_reg[180]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.486     8.465    uart/uartIn/clk_out2
    SLICE_X53Y110        FDRE                                         r  uart/uartIn/image_res_reg[180]/C
                         clock pessimism              0.480     8.946    
                         clock uncertainty           -0.077     8.868    
    SLICE_X53Y110        FDRE (Setup_fdre_C_CE)      -0.205     8.663    uart/uartIn/image_res_reg[180]
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                  3.652    

Slack (MET) :             3.652ns  (required time - arrival time)
  Source:                 uart/uartIn/bps_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartIn/image_res_reg[181]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 0.766ns (12.942%)  route 5.153ns (87.058%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.632    -0.908    uart/uartIn/clk_out2
    SLICE_X50Y96         FDRE                                         r  uart/uartIn/bps_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518    -0.390 r  uart/uartIn/bps_cnt_reg[4]/Q
                         net (fo=9, routed)           1.156     0.767    uart/uartIn/bps_cnt[4]
    SLICE_X48Y97         LUT6 (Prop_lut6_I3_O)        0.124     0.891 r  uart/uartIn/image_res[383]_i_3/O
                         net (fo=49, routed)          3.202     4.092    uart/uartIn/cnt_reg[3]_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.124     4.216 r  uart/uartIn/image_res[183]_i_1/O
                         net (fo=8, routed)           0.795     5.011    uart/uartIn/image_res[183]_i_1_n_0
    SLICE_X53Y110        FDRE                                         r  uart/uartIn/image_res_reg[181]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.486     8.465    uart/uartIn/clk_out2
    SLICE_X53Y110        FDRE                                         r  uart/uartIn/image_res_reg[181]/C
                         clock pessimism              0.480     8.946    
                         clock uncertainty           -0.077     8.868    
    SLICE_X53Y110        FDRE (Setup_fdre_C_CE)      -0.205     8.663    uart/uartIn/image_res_reg[181]
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                  3.652    

Slack (MET) :             3.652ns  (required time - arrival time)
  Source:                 uart/uartIn/bps_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartIn/image_res_reg[182]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 0.766ns (12.942%)  route 5.153ns (87.058%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.632    -0.908    uart/uartIn/clk_out2
    SLICE_X50Y96         FDRE                                         r  uart/uartIn/bps_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518    -0.390 r  uart/uartIn/bps_cnt_reg[4]/Q
                         net (fo=9, routed)           1.156     0.767    uart/uartIn/bps_cnt[4]
    SLICE_X48Y97         LUT6 (Prop_lut6_I3_O)        0.124     0.891 r  uart/uartIn/image_res[383]_i_3/O
                         net (fo=49, routed)          3.202     4.092    uart/uartIn/cnt_reg[3]_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.124     4.216 r  uart/uartIn/image_res[183]_i_1/O
                         net (fo=8, routed)           0.795     5.011    uart/uartIn/image_res[183]_i_1_n_0
    SLICE_X53Y110        FDRE                                         r  uart/uartIn/image_res_reg[182]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.486     8.465    uart/uartIn/clk_out2
    SLICE_X53Y110        FDRE                                         r  uart/uartIn/image_res_reg[182]/C
                         clock pessimism              0.480     8.946    
                         clock uncertainty           -0.077     8.868    
    SLICE_X53Y110        FDRE (Setup_fdre_C_CE)      -0.205     8.663    uart/uartIn/image_res_reg[182]
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                  3.652    

Slack (MET) :             3.652ns  (required time - arrival time)
  Source:                 uart/uartIn/bps_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartIn/image_res_reg[183]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 0.766ns (12.942%)  route 5.153ns (87.058%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.632    -0.908    uart/uartIn/clk_out2
    SLICE_X50Y96         FDRE                                         r  uart/uartIn/bps_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518    -0.390 r  uart/uartIn/bps_cnt_reg[4]/Q
                         net (fo=9, routed)           1.156     0.767    uart/uartIn/bps_cnt[4]
    SLICE_X48Y97         LUT6 (Prop_lut6_I3_O)        0.124     0.891 r  uart/uartIn/image_res[383]_i_3/O
                         net (fo=49, routed)          3.202     4.092    uart/uartIn/cnt_reg[3]_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.124     4.216 r  uart/uartIn/image_res[183]_i_1/O
                         net (fo=8, routed)           0.795     5.011    uart/uartIn/image_res[183]_i_1_n_0
    SLICE_X53Y110        FDRE                                         r  uart/uartIn/image_res_reg[183]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.486     8.465    uart/uartIn/clk_out2
    SLICE_X53Y110        FDRE                                         r  uart/uartIn/image_res_reg[183]/C
                         clock pessimism              0.480     8.946    
                         clock uncertainty           -0.077     8.868    
    SLICE_X53Y110        FDRE (Setup_fdre_C_CE)      -0.205     8.663    uart/uartIn/image_res_reg[183]
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                  3.652    

Slack (MET) :             3.671ns  (required time - arrival time)
  Source:                 uart/uartIn/bps_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartIn/image_res_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 0.766ns (12.981%)  route 5.135ns (87.019%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.632    -0.908    uart/uartIn/clk_out2
    SLICE_X50Y96         FDRE                                         r  uart/uartIn/bps_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518    -0.390 r  uart/uartIn/bps_cnt_reg[4]/Q
                         net (fo=9, routed)           1.156     0.767    uart/uartIn/bps_cnt[4]
    SLICE_X48Y97         LUT6 (Prop_lut6_I3_O)        0.124     0.891 r  uart/uartIn/image_res[383]_i_3/O
                         net (fo=49, routed)          3.048     3.939    uart/uartIn/cnt_reg[3]_0
    SLICE_X48Y109        LUT6 (Prop_lut6_I3_O)        0.124     4.063 r  uart/uartIn/image_res[15]_i_1/O
                         net (fo=8, routed)           0.930     4.993    uart/uartIn/image_res[15]_i_1_n_0
    SLICE_X52Y107        FDRE                                         r  uart/uartIn/image_res_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.487     8.466    uart/uartIn/clk_out2
    SLICE_X52Y107        FDRE                                         r  uart/uartIn/image_res_reg[9]/C
                         clock pessimism              0.480     8.947    
                         clock uncertainty           -0.077     8.869    
    SLICE_X52Y107        FDRE (Setup_fdre_C_CE)      -0.205     8.664    uart/uartIn/image_res_reg[9]
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                  3.671    

Slack (MET) :             3.685ns  (required time - arrival time)
  Source:                 uart/uartOut/cnt_clk_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 2.750ns (43.655%)  route 3.549ns (56.345%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.615    -0.925    uart/uartOut/clk_out2
    SLICE_X59Y102        FDCE                                         r  uart/uartOut/cnt_clk_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  uart/uartOut/cnt_clk_reg[31]/Q
                         net (fo=2, routed)           0.672     0.203    uart/uartOut/cnt_clk_reg[31]
    SLICE_X58Y102        LUT4 (Prop_lut4_I2_O)        0.124     0.327 f  uart/uartOut/uart_tx_i_28/O
                         net (fo=1, routed)           0.307     0.635    uart/uartOut/uart_tx_i_28_n_0
    SLICE_X58Y101        LUT5 (Prop_lut5_I4_O)        0.124     0.759 f  uart/uartOut/uart_tx_i_20/O
                         net (fo=1, routed)           0.667     1.426    uart/uartOut/uart_tx_i_20_n_0
    SLICE_X58Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.550 f  uart/uartOut/uart_tx_i_12/O
                         net (fo=1, routed)           0.798     2.348    uart/uartOut/uart_tx_i_12_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.472 r  uart/uartOut/uart_tx_i_3/O
                         net (fo=2, routed)           0.662     3.135    uart/uartOut/uart_tx_i_3_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I0_O)        0.124     3.259 r  uart/uartOut/cnt_bit[3]_i_1/O
                         net (fo=8, routed)           0.441     3.700    uart/uartOut/end_cnt_clk
    SLICE_X59Y95         LUT2 (Prop_lut2_I1_O)        0.124     3.824 r  uart/uartOut/cnt_clk[0]_i_3/O
                         net (fo=1, routed)           0.000     3.824    uart/uartOut/cnt_clk[0]_i_3_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.356 r  uart/uartOut/cnt_clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.356    uart/uartOut/cnt_clk_reg[0]_i_1_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.470 r  uart/uartOut/cnt_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.470    uart/uartOut/cnt_clk_reg[4]_i_1_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  uart/uartOut/cnt_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.584    uart/uartOut/cnt_clk_reg[8]_i_1_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  uart/uartOut/cnt_clk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.698    uart/uartOut/cnt_clk_reg[12]_i_1_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  uart/uartOut/cnt_clk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.812    uart/uartOut/cnt_clk_reg[16]_i_1_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.926 r  uart/uartOut/cnt_clk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.926    uart/uartOut/cnt_clk_reg[20]_i_1_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.040 r  uart/uartOut/cnt_clk_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.040    uart/uartOut/cnt_clk_reg[24]_i_1_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.374 r  uart/uartOut/cnt_clk_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.374    uart/uartOut/cnt_clk_reg[28]_i_1_n_6
    SLICE_X59Y102        FDCE                                         r  uart/uartOut/cnt_clk_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.494     8.473    uart/uartOut/clk_out2
    SLICE_X59Y102        FDCE                                         r  uart/uartOut/cnt_clk_reg[29]/C
                         clock pessimism              0.602     9.075    
                         clock uncertainty           -0.077     8.998    
    SLICE_X59Y102        FDCE (Setup_fdce_C_D)        0.062     9.060    uart/uartOut/cnt_clk_reg[29]
  -------------------------------------------------------------------
                         required time                          9.060    
                         arrival time                          -5.374    
  -------------------------------------------------------------------
                         slack                                  3.685    

Slack (MET) :             3.706ns  (required time - arrival time)
  Source:                 uart/uartOut/cnt_clk_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.278ns  (logic 2.729ns (43.467%)  route 3.549ns (56.533%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.615    -0.925    uart/uartOut/clk_out2
    SLICE_X59Y102        FDCE                                         r  uart/uartOut/cnt_clk_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  uart/uartOut/cnt_clk_reg[31]/Q
                         net (fo=2, routed)           0.672     0.203    uart/uartOut/cnt_clk_reg[31]
    SLICE_X58Y102        LUT4 (Prop_lut4_I2_O)        0.124     0.327 f  uart/uartOut/uart_tx_i_28/O
                         net (fo=1, routed)           0.307     0.635    uart/uartOut/uart_tx_i_28_n_0
    SLICE_X58Y101        LUT5 (Prop_lut5_I4_O)        0.124     0.759 f  uart/uartOut/uart_tx_i_20/O
                         net (fo=1, routed)           0.667     1.426    uart/uartOut/uart_tx_i_20_n_0
    SLICE_X58Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.550 f  uart/uartOut/uart_tx_i_12/O
                         net (fo=1, routed)           0.798     2.348    uart/uartOut/uart_tx_i_12_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.472 r  uart/uartOut/uart_tx_i_3/O
                         net (fo=2, routed)           0.662     3.135    uart/uartOut/uart_tx_i_3_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I0_O)        0.124     3.259 r  uart/uartOut/cnt_bit[3]_i_1/O
                         net (fo=8, routed)           0.441     3.700    uart/uartOut/end_cnt_clk
    SLICE_X59Y95         LUT2 (Prop_lut2_I1_O)        0.124     3.824 r  uart/uartOut/cnt_clk[0]_i_3/O
                         net (fo=1, routed)           0.000     3.824    uart/uartOut/cnt_clk[0]_i_3_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.356 r  uart/uartOut/cnt_clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.356    uart/uartOut/cnt_clk_reg[0]_i_1_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.470 r  uart/uartOut/cnt_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.470    uart/uartOut/cnt_clk_reg[4]_i_1_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  uart/uartOut/cnt_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.584    uart/uartOut/cnt_clk_reg[8]_i_1_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  uart/uartOut/cnt_clk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.698    uart/uartOut/cnt_clk_reg[12]_i_1_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  uart/uartOut/cnt_clk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.812    uart/uartOut/cnt_clk_reg[16]_i_1_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.926 r  uart/uartOut/cnt_clk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.926    uart/uartOut/cnt_clk_reg[20]_i_1_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.040 r  uart/uartOut/cnt_clk_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.040    uart/uartOut/cnt_clk_reg[24]_i_1_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.353 r  uart/uartOut/cnt_clk_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.353    uart/uartOut/cnt_clk_reg[28]_i_1_n_4
    SLICE_X59Y102        FDCE                                         r  uart/uartOut/cnt_clk_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.494     8.473    uart/uartOut/clk_out2
    SLICE_X59Y102        FDCE                                         r  uart/uartOut/cnt_clk_reg[31]/C
                         clock pessimism              0.602     9.075    
                         clock uncertainty           -0.077     8.998    
    SLICE_X59Y102        FDCE (Setup_fdce_C_D)        0.062     9.060    uart/uartOut/cnt_clk_reg[31]
  -------------------------------------------------------------------
                         required time                          9.060    
                         arrival time                          -5.353    
  -------------------------------------------------------------------
                         slack                                  3.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 uart/uart_in_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartIn/res_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.925%)  route 0.231ns (62.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.567    -0.597    uart/clk_out2
    SLICE_X48Y98         FDPE                                         r  uart/uart_in_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.456 r  uart/uart_in_rst_reg/Q
                         net (fo=93, routed)          0.231    -0.225    uart/uartIn/res_cnt_reg[3]_0
    SLICE_X46Y100        FDRE                                         r  uart/uartIn/res_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.832    -0.841    uart/uartIn/clk_out2
    SLICE_X46Y100        FDRE                                         r  uart/uartIn/res_cnt_reg[3]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X46Y100        FDRE (Hold_fdre_C_R)         0.009    -0.323    uart/uartIn/res_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 uart/uart_in_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartIn/res_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.925%)  route 0.231ns (62.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.567    -0.597    uart/clk_out2
    SLICE_X48Y98         FDPE                                         r  uart/uart_in_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.456 r  uart/uart_in_rst_reg/Q
                         net (fo=93, routed)          0.231    -0.225    uart/uartIn/res_cnt_reg[3]_0
    SLICE_X46Y100        FDRE                                         r  uart/uartIn/res_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.832    -0.841    uart/uartIn/clk_out2
    SLICE_X46Y100        FDRE                                         r  uart/uartIn/res_cnt_reg[4]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X46Y100        FDRE (Hold_fdre_C_R)         0.009    -0.323    uart/uartIn/res_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 uart/uart_in_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartIn/res_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.925%)  route 0.231ns (62.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.567    -0.597    uart/clk_out2
    SLICE_X48Y98         FDPE                                         r  uart/uart_in_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.456 r  uart/uart_in_rst_reg/Q
                         net (fo=93, routed)          0.231    -0.225    uart/uartIn/res_cnt_reg[3]_0
    SLICE_X46Y100        FDRE                                         r  uart/uartIn/res_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.832    -0.841    uart/uartIn/clk_out2
    SLICE_X46Y100        FDRE                                         r  uart/uartIn/res_cnt_reg[5]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X46Y100        FDRE (Hold_fdre_C_R)         0.009    -0.323    uart/uartIn/res_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 uart/uart_in_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartIn/res_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.925%)  route 0.231ns (62.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.567    -0.597    uart/clk_out2
    SLICE_X48Y98         FDPE                                         r  uart/uart_in_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.456 r  uart/uart_in_rst_reg/Q
                         net (fo=93, routed)          0.231    -0.225    uart/uartIn/res_cnt_reg[3]_0
    SLICE_X46Y100        FDRE                                         r  uart/uartIn/res_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.832    -0.841    uart/uartIn/clk_out2
    SLICE_X46Y100        FDRE                                         r  uart/uartIn/res_cnt_reg[6]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X46Y100        FDRE (Hold_fdre_C_R)         0.009    -0.323    uart/uartIn/res_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 uart/uartOut/cnt_clk_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.567    -0.597    uart/uartOut/clk_out2
    SLICE_X59Y99         FDCE                                         r  uart/uartOut/cnt_clk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  uart/uartOut/cnt_clk_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.337    uart/uartOut/cnt_clk_reg[19]
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.177 r  uart/uartOut/cnt_clk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.176    uart/uartOut/cnt_clk_reg[16]_i_1_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.122 r  uart/uartOut/cnt_clk_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.122    uart/uartOut/cnt_clk_reg[20]_i_1_n_7
    SLICE_X59Y100        FDCE                                         r  uart/uartOut/cnt_clk_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.832    -0.841    uart/uartOut/clk_out2
    SLICE_X59Y100        FDCE                                         r  uart/uartOut/cnt_clk_reg[20]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X59Y100        FDCE (Hold_fdce_C_D)         0.105    -0.227    uart/uartOut/cnt_clk_reg[20]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 uart/uartOut/cnt_clk_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.567    -0.597    uart/uartOut/clk_out2
    SLICE_X59Y99         FDCE                                         r  uart/uartOut/cnt_clk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  uart/uartOut/cnt_clk_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.337    uart/uartOut/cnt_clk_reg[19]
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.177 r  uart/uartOut/cnt_clk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.176    uart/uartOut/cnt_clk_reg[16]_i_1_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.111 r  uart/uartOut/cnt_clk_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.111    uart/uartOut/cnt_clk_reg[20]_i_1_n_5
    SLICE_X59Y100        FDCE                                         r  uart/uartOut/cnt_clk_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.832    -0.841    uart/uartOut/clk_out2
    SLICE_X59Y100        FDCE                                         r  uart/uartOut/cnt_clk_reg[22]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X59Y100        FDCE (Hold_fdce_C_D)         0.105    -0.227    uart/uartOut/cnt_clk_reg[22]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 uart/uart_in_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartIn/data_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.925%)  route 0.231ns (62.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.567    -0.597    uart/clk_out2
    SLICE_X48Y98         FDPE                                         r  uart/uart_in_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.456 r  uart/uart_in_rst_reg/Q
                         net (fo=93, routed)          0.231    -0.225    uart/uartIn/res_cnt_reg[3]_0
    SLICE_X47Y100        FDRE                                         r  uart/uartIn/data_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.832    -0.841    uart/uartIn/clk_out2
    SLICE_X47Y100        FDRE                                         r  uart/uartIn/data_out_reg[4]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X47Y100        FDRE (Hold_fdre_C_R)        -0.018    -0.350    uart/uartIn/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 uart/uartOut/cnt_clk_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.567    -0.597    uart/uartOut/clk_out2
    SLICE_X59Y99         FDCE                                         r  uart/uartOut/cnt_clk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  uart/uartOut/cnt_clk_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.337    uart/uartOut/cnt_clk_reg[19]
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.177 r  uart/uartOut/cnt_clk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.176    uart/uartOut/cnt_clk_reg[16]_i_1_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.086 r  uart/uartOut/cnt_clk_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.086    uart/uartOut/cnt_clk_reg[20]_i_1_n_6
    SLICE_X59Y100        FDCE                                         r  uart/uartOut/cnt_clk_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.832    -0.841    uart/uartOut/clk_out2
    SLICE_X59Y100        FDCE                                         r  uart/uartOut/cnt_clk_reg[21]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X59Y100        FDCE (Hold_fdce_C_D)         0.105    -0.227    uart/uartOut/cnt_clk_reg[21]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 uart/uartOut/cnt_clk_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.567    -0.597    uart/uartOut/clk_out2
    SLICE_X59Y99         FDCE                                         r  uart/uartOut/cnt_clk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  uart/uartOut/cnt_clk_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.337    uart/uartOut/cnt_clk_reg[19]
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.177 r  uart/uartOut/cnt_clk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.176    uart/uartOut/cnt_clk_reg[16]_i_1_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.086 r  uart/uartOut/cnt_clk_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.086    uart/uartOut/cnt_clk_reg[20]_i_1_n_4
    SLICE_X59Y100        FDCE                                         r  uart/uartOut/cnt_clk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.832    -0.841    uart/uartOut/clk_out2
    SLICE_X59Y100        FDCE                                         r  uart/uartOut/cnt_clk_reg[23]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X59Y100        FDCE (Hold_fdce_C_D)         0.105    -0.227    uart/uartOut/cnt_clk_reg[23]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 uart/uartOut/cnt_clk_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.567    -0.597    uart/uartOut/clk_out2
    SLICE_X59Y99         FDCE                                         r  uart/uartOut/cnt_clk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  uart/uartOut/cnt_clk_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.337    uart/uartOut/cnt_clk_reg[19]
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.177 r  uart/uartOut/cnt_clk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.176    uart/uartOut/cnt_clk_reg[16]_i_1_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.137 r  uart/uartOut/cnt_clk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.137    uart/uartOut/cnt_clk_reg[20]_i_1_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.083 r  uart/uartOut/cnt_clk_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.083    uart/uartOut/cnt_clk_reg[24]_i_1_n_7
    SLICE_X59Y101        FDCE                                         r  uart/uartOut/cnt_clk_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.832    -0.841    uart/uartOut/clk_out2
    SLICE_X59Y101        FDCE                                         r  uart/uartOut/cnt_clk_reg[24]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X59Y101        FDCE (Hold_fdce_C_D)         0.105    -0.227    uart/uartOut/cnt_clk_reg[24]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X70Y91     bluetooth/begin_bps_cnt_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y97     bluetooth/bluetooth_dealed_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y94     bluetooth/bluetooth_dealed_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y97     bluetooth/bluetooth_dealed_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X66Y93     bluetooth/bluetooth_dealed_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y97     bluetooth/bluetooth_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X66Y94     bluetooth/bluetooth_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y96     bluetooth/bluetooth_out_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y91     bluetooth/begin_bps_cnt_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y91     bluetooth/begin_bps_cnt_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y97     bluetooth/bluetooth_dealed_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y97     bluetooth/bluetooth_dealed_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y94     bluetooth/bluetooth_dealed_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y94     bluetooth/bluetooth_dealed_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y97     bluetooth/bluetooth_dealed_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y97     bluetooth/bluetooth_dealed_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y93     bluetooth/bluetooth_dealed_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y93     bluetooth/bluetooth_dealed_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y91     bluetooth/begin_bps_cnt_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y91     bluetooth/begin_bps_cnt_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y97     bluetooth/bluetooth_dealed_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y97     bluetooth/bluetooth_dealed_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y94     bluetooth/bluetooth_dealed_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y94     bluetooth/bluetooth_dealed_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y97     bluetooth/bluetooth_dealed_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y97     bluetooth/bluetooth_dealed_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y93     bluetooth/bluetooth_dealed_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y93     bluetooth/bluetooth_dealed_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.262ns  (required time - arrival time)
  Source:                 camera/init/count_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/data_temp_reg[17]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 0.890ns (14.031%)  route 5.453ns (85.969%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.648 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.883    -0.657    camera/init/clk_out3
    SLICE_X6Y182         FDRE                                         r  camera/init/count_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y182         FDRE (Prop_fdre_C_Q)         0.518    -0.139 f  camera/init/count_reg_rep[4]/Q
                         net (fo=8, routed)           1.156     1.018    camera/init/count_reg_rep[4]
    SLICE_X6Y183         LUT6 (Prop_lut6_I4_O)        0.124     1.142 f  camera/init/now_state[0]_i_4/O
                         net (fo=1, routed)           0.161     1.303    camera/init/now_state[0]_i_4_n_0
    SLICE_X6Y183         LUT4 (Prop_lut4_I0_O)        0.124     1.427 r  camera/init/now_state[0]_i_3/O
                         net (fo=5, routed)           1.942     3.368    camera/sender/now_state_reg[0]_0
    SLICE_X5Y143         LUT5 (Prop_lut5_I2_O)        0.124     3.492 r  camera/sender/data_temp[31]_i_1/O
                         net (fo=30, routed)          2.194     5.687    camera/sender/data_temp[31]_i_1_n_0
    SLICE_X8Y174         FDSE                                         r  camera/sender/data_temp_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.668    38.648    camera/sender/clk_out3
    SLICE_X8Y174         FDSE                                         r  camera/sender/data_temp_reg[17]/C
                         clock pessimism              0.569    39.216    
                         clock uncertainty           -0.098    39.118    
    SLICE_X8Y174         FDSE (Setup_fdse_C_CE)      -0.169    38.949    camera/sender/data_temp_reg[17]
  -------------------------------------------------------------------
                         required time                         38.949    
                         arrival time                          -5.687    
  -------------------------------------------------------------------
                         slack                                 33.262    

Slack (MET) :             33.262ns  (required time - arrival time)
  Source:                 camera/init/count_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/data_temp_reg[18]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 0.890ns (14.031%)  route 5.453ns (85.969%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.648 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.883    -0.657    camera/init/clk_out3
    SLICE_X6Y182         FDRE                                         r  camera/init/count_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y182         FDRE (Prop_fdre_C_Q)         0.518    -0.139 f  camera/init/count_reg_rep[4]/Q
                         net (fo=8, routed)           1.156     1.018    camera/init/count_reg_rep[4]
    SLICE_X6Y183         LUT6 (Prop_lut6_I4_O)        0.124     1.142 f  camera/init/now_state[0]_i_4/O
                         net (fo=1, routed)           0.161     1.303    camera/init/now_state[0]_i_4_n_0
    SLICE_X6Y183         LUT4 (Prop_lut4_I0_O)        0.124     1.427 r  camera/init/now_state[0]_i_3/O
                         net (fo=5, routed)           1.942     3.368    camera/sender/now_state_reg[0]_0
    SLICE_X5Y143         LUT5 (Prop_lut5_I2_O)        0.124     3.492 r  camera/sender/data_temp[31]_i_1/O
                         net (fo=30, routed)          2.194     5.687    camera/sender/data_temp[31]_i_1_n_0
    SLICE_X8Y174         FDSE                                         r  camera/sender/data_temp_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.668    38.648    camera/sender/clk_out3
    SLICE_X8Y174         FDSE                                         r  camera/sender/data_temp_reg[18]/C
                         clock pessimism              0.569    39.216    
                         clock uncertainty           -0.098    39.118    
    SLICE_X8Y174         FDSE (Setup_fdse_C_CE)      -0.169    38.949    camera/sender/data_temp_reg[18]
  -------------------------------------------------------------------
                         required time                         38.949    
                         arrival time                          -5.687    
  -------------------------------------------------------------------
                         slack                                 33.262    

Slack (MET) :             33.262ns  (required time - arrival time)
  Source:                 camera/init/count_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/data_temp_reg[19]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 0.890ns (14.031%)  route 5.453ns (85.969%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.648 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.883    -0.657    camera/init/clk_out3
    SLICE_X6Y182         FDRE                                         r  camera/init/count_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y182         FDRE (Prop_fdre_C_Q)         0.518    -0.139 f  camera/init/count_reg_rep[4]/Q
                         net (fo=8, routed)           1.156     1.018    camera/init/count_reg_rep[4]
    SLICE_X6Y183         LUT6 (Prop_lut6_I4_O)        0.124     1.142 f  camera/init/now_state[0]_i_4/O
                         net (fo=1, routed)           0.161     1.303    camera/init/now_state[0]_i_4_n_0
    SLICE_X6Y183         LUT4 (Prop_lut4_I0_O)        0.124     1.427 r  camera/init/now_state[0]_i_3/O
                         net (fo=5, routed)           1.942     3.368    camera/sender/now_state_reg[0]_0
    SLICE_X5Y143         LUT5 (Prop_lut5_I2_O)        0.124     3.492 r  camera/sender/data_temp[31]_i_1/O
                         net (fo=30, routed)          2.194     5.687    camera/sender/data_temp[31]_i_1_n_0
    SLICE_X8Y174         FDSE                                         r  camera/sender/data_temp_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.668    38.648    camera/sender/clk_out3
    SLICE_X8Y174         FDSE                                         r  camera/sender/data_temp_reg[19]/C
                         clock pessimism              0.569    39.216    
                         clock uncertainty           -0.098    39.118    
    SLICE_X8Y174         FDSE (Setup_fdse_C_CE)      -0.169    38.949    camera/sender/data_temp_reg[19]
  -------------------------------------------------------------------
                         required time                         38.949    
                         arrival time                          -5.687    
  -------------------------------------------------------------------
                         slack                                 33.262    

Slack (MET) :             33.262ns  (required time - arrival time)
  Source:                 camera/init/count_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/data_temp_reg[20]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 0.890ns (14.031%)  route 5.453ns (85.969%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.648 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.883    -0.657    camera/init/clk_out3
    SLICE_X6Y182         FDRE                                         r  camera/init/count_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y182         FDRE (Prop_fdre_C_Q)         0.518    -0.139 f  camera/init/count_reg_rep[4]/Q
                         net (fo=8, routed)           1.156     1.018    camera/init/count_reg_rep[4]
    SLICE_X6Y183         LUT6 (Prop_lut6_I4_O)        0.124     1.142 f  camera/init/now_state[0]_i_4/O
                         net (fo=1, routed)           0.161     1.303    camera/init/now_state[0]_i_4_n_0
    SLICE_X6Y183         LUT4 (Prop_lut4_I0_O)        0.124     1.427 r  camera/init/now_state[0]_i_3/O
                         net (fo=5, routed)           1.942     3.368    camera/sender/now_state_reg[0]_0
    SLICE_X5Y143         LUT5 (Prop_lut5_I2_O)        0.124     3.492 r  camera/sender/data_temp[31]_i_1/O
                         net (fo=30, routed)          2.194     5.687    camera/sender/data_temp[31]_i_1_n_0
    SLICE_X8Y174         FDSE                                         r  camera/sender/data_temp_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.668    38.648    camera/sender/clk_out3
    SLICE_X8Y174         FDSE                                         r  camera/sender/data_temp_reg[20]/C
                         clock pessimism              0.569    39.216    
                         clock uncertainty           -0.098    39.118    
    SLICE_X8Y174         FDSE (Setup_fdse_C_CE)      -0.169    38.949    camera/sender/data_temp_reg[20]
  -------------------------------------------------------------------
                         required time                         38.949    
                         arrival time                          -5.687    
  -------------------------------------------------------------------
                         slack                                 33.262    

Slack (MET) :             33.262ns  (required time - arrival time)
  Source:                 camera/init/count_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/data_temp_reg[30]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 0.890ns (14.031%)  route 5.453ns (85.969%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.648 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.883    -0.657    camera/init/clk_out3
    SLICE_X6Y182         FDRE                                         r  camera/init/count_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y182         FDRE (Prop_fdre_C_Q)         0.518    -0.139 f  camera/init/count_reg_rep[4]/Q
                         net (fo=8, routed)           1.156     1.018    camera/init/count_reg_rep[4]
    SLICE_X6Y183         LUT6 (Prop_lut6_I4_O)        0.124     1.142 f  camera/init/now_state[0]_i_4/O
                         net (fo=1, routed)           0.161     1.303    camera/init/now_state[0]_i_4_n_0
    SLICE_X6Y183         LUT4 (Prop_lut4_I0_O)        0.124     1.427 r  camera/init/now_state[0]_i_3/O
                         net (fo=5, routed)           1.942     3.368    camera/sender/now_state_reg[0]_0
    SLICE_X5Y143         LUT5 (Prop_lut5_I2_O)        0.124     3.492 r  camera/sender/data_temp[31]_i_1/O
                         net (fo=30, routed)          2.194     5.687    camera/sender/data_temp[31]_i_1_n_0
    SLICE_X8Y174         FDSE                                         r  camera/sender/data_temp_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.668    38.648    camera/sender/clk_out3
    SLICE_X8Y174         FDSE                                         r  camera/sender/data_temp_reg[30]/C
                         clock pessimism              0.569    39.216    
                         clock uncertainty           -0.098    39.118    
    SLICE_X8Y174         FDSE (Setup_fdse_C_CE)      -0.169    38.949    camera/sender/data_temp_reg[30]
  -------------------------------------------------------------------
                         required time                         38.949    
                         arrival time                          -5.687    
  -------------------------------------------------------------------
                         slack                                 33.262    

Slack (MET) :             33.262ns  (required time - arrival time)
  Source:                 camera/init/count_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/data_temp_reg[31]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 0.890ns (14.031%)  route 5.453ns (85.969%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.648 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.883    -0.657    camera/init/clk_out3
    SLICE_X6Y182         FDRE                                         r  camera/init/count_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y182         FDRE (Prop_fdre_C_Q)         0.518    -0.139 f  camera/init/count_reg_rep[4]/Q
                         net (fo=8, routed)           1.156     1.018    camera/init/count_reg_rep[4]
    SLICE_X6Y183         LUT6 (Prop_lut6_I4_O)        0.124     1.142 f  camera/init/now_state[0]_i_4/O
                         net (fo=1, routed)           0.161     1.303    camera/init/now_state[0]_i_4_n_0
    SLICE_X6Y183         LUT4 (Prop_lut4_I0_O)        0.124     1.427 r  camera/init/now_state[0]_i_3/O
                         net (fo=5, routed)           1.942     3.368    camera/sender/now_state_reg[0]_0
    SLICE_X5Y143         LUT5 (Prop_lut5_I2_O)        0.124     3.492 r  camera/sender/data_temp[31]_i_1/O
                         net (fo=30, routed)          2.194     5.687    camera/sender/data_temp[31]_i_1_n_0
    SLICE_X8Y174         FDSE                                         r  camera/sender/data_temp_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.668    38.648    camera/sender/clk_out3
    SLICE_X8Y174         FDSE                                         r  camera/sender/data_temp_reg[31]/C
                         clock pessimism              0.569    39.216    
                         clock uncertainty           -0.098    39.118    
    SLICE_X8Y174         FDSE (Setup_fdse_C_CE)      -0.169    38.949    camera/sender/data_temp_reg[31]
  -------------------------------------------------------------------
                         required time                         38.949    
                         arrival time                          -5.687    
  -------------------------------------------------------------------
                         slack                                 33.262    

Slack (MET) :             33.409ns  (required time - arrival time)
  Source:                 camera/init/count_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/data_temp_reg[14]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.161ns  (logic 0.890ns (14.446%)  route 5.271ns (85.554%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.648 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.883    -0.657    camera/init/clk_out3
    SLICE_X6Y182         FDRE                                         r  camera/init/count_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y182         FDRE (Prop_fdre_C_Q)         0.518    -0.139 f  camera/init/count_reg_rep[4]/Q
                         net (fo=8, routed)           1.156     1.018    camera/init/count_reg_rep[4]
    SLICE_X6Y183         LUT6 (Prop_lut6_I4_O)        0.124     1.142 f  camera/init/now_state[0]_i_4/O
                         net (fo=1, routed)           0.161     1.303    camera/init/now_state[0]_i_4_n_0
    SLICE_X6Y183         LUT4 (Prop_lut4_I0_O)        0.124     1.427 r  camera/init/now_state[0]_i_3/O
                         net (fo=5, routed)           1.942     3.368    camera/sender/now_state_reg[0]_0
    SLICE_X5Y143         LUT5 (Prop_lut5_I2_O)        0.124     3.492 r  camera/sender/data_temp[31]_i_1/O
                         net (fo=30, routed)          2.012     5.504    camera/sender/data_temp[31]_i_1_n_0
    SLICE_X9Y174         FDSE                                         r  camera/sender/data_temp_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.668    38.648    camera/sender/clk_out3
    SLICE_X9Y174         FDSE                                         r  camera/sender/data_temp_reg[14]/C
                         clock pessimism              0.569    39.216    
                         clock uncertainty           -0.098    39.118    
    SLICE_X9Y174         FDSE (Setup_fdse_C_CE)      -0.205    38.913    camera/sender/data_temp_reg[14]
  -------------------------------------------------------------------
                         required time                         38.913    
                         arrival time                          -5.504    
  -------------------------------------------------------------------
                         slack                                 33.409    

Slack (MET) :             33.409ns  (required time - arrival time)
  Source:                 camera/init/count_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/data_temp_reg[15]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.161ns  (logic 0.890ns (14.446%)  route 5.271ns (85.554%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.648 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.883    -0.657    camera/init/clk_out3
    SLICE_X6Y182         FDRE                                         r  camera/init/count_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y182         FDRE (Prop_fdre_C_Q)         0.518    -0.139 f  camera/init/count_reg_rep[4]/Q
                         net (fo=8, routed)           1.156     1.018    camera/init/count_reg_rep[4]
    SLICE_X6Y183         LUT6 (Prop_lut6_I4_O)        0.124     1.142 f  camera/init/now_state[0]_i_4/O
                         net (fo=1, routed)           0.161     1.303    camera/init/now_state[0]_i_4_n_0
    SLICE_X6Y183         LUT4 (Prop_lut4_I0_O)        0.124     1.427 r  camera/init/now_state[0]_i_3/O
                         net (fo=5, routed)           1.942     3.368    camera/sender/now_state_reg[0]_0
    SLICE_X5Y143         LUT5 (Prop_lut5_I2_O)        0.124     3.492 r  camera/sender/data_temp[31]_i_1/O
                         net (fo=30, routed)          2.012     5.504    camera/sender/data_temp[31]_i_1_n_0
    SLICE_X9Y174         FDSE                                         r  camera/sender/data_temp_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.668    38.648    camera/sender/clk_out3
    SLICE_X9Y174         FDSE                                         r  camera/sender/data_temp_reg[15]/C
                         clock pessimism              0.569    39.216    
                         clock uncertainty           -0.098    39.118    
    SLICE_X9Y174         FDSE (Setup_fdse_C_CE)      -0.205    38.913    camera/sender/data_temp_reg[15]
  -------------------------------------------------------------------
                         required time                         38.913    
                         arrival time                          -5.504    
  -------------------------------------------------------------------
                         slack                                 33.409    

Slack (MET) :             33.409ns  (required time - arrival time)
  Source:                 camera/init/count_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/data_temp_reg[16]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.161ns  (logic 0.890ns (14.446%)  route 5.271ns (85.554%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.648 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.883    -0.657    camera/init/clk_out3
    SLICE_X6Y182         FDRE                                         r  camera/init/count_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y182         FDRE (Prop_fdre_C_Q)         0.518    -0.139 f  camera/init/count_reg_rep[4]/Q
                         net (fo=8, routed)           1.156     1.018    camera/init/count_reg_rep[4]
    SLICE_X6Y183         LUT6 (Prop_lut6_I4_O)        0.124     1.142 f  camera/init/now_state[0]_i_4/O
                         net (fo=1, routed)           0.161     1.303    camera/init/now_state[0]_i_4_n_0
    SLICE_X6Y183         LUT4 (Prop_lut4_I0_O)        0.124     1.427 r  camera/init/now_state[0]_i_3/O
                         net (fo=5, routed)           1.942     3.368    camera/sender/now_state_reg[0]_0
    SLICE_X5Y143         LUT5 (Prop_lut5_I2_O)        0.124     3.492 r  camera/sender/data_temp[31]_i_1/O
                         net (fo=30, routed)          2.012     5.504    camera/sender/data_temp[31]_i_1_n_0
    SLICE_X9Y174         FDSE                                         r  camera/sender/data_temp_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.668    38.648    camera/sender/clk_out3
    SLICE_X9Y174         FDSE                                         r  camera/sender/data_temp_reg[16]/C
                         clock pessimism              0.569    39.216    
                         clock uncertainty           -0.098    39.118    
    SLICE_X9Y174         FDSE (Setup_fdse_C_CE)      -0.205    38.913    camera/sender/data_temp_reg[16]
  -------------------------------------------------------------------
                         required time                         38.913    
                         arrival time                          -5.504    
  -------------------------------------------------------------------
                         slack                                 33.409    

Slack (MET) :             33.409ns  (required time - arrival time)
  Source:                 camera/init/count_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/data_temp_reg[27]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.161ns  (logic 0.890ns (14.446%)  route 5.271ns (85.554%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.648 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.883    -0.657    camera/init/clk_out3
    SLICE_X6Y182         FDRE                                         r  camera/init/count_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y182         FDRE (Prop_fdre_C_Q)         0.518    -0.139 f  camera/init/count_reg_rep[4]/Q
                         net (fo=8, routed)           1.156     1.018    camera/init/count_reg_rep[4]
    SLICE_X6Y183         LUT6 (Prop_lut6_I4_O)        0.124     1.142 f  camera/init/now_state[0]_i_4/O
                         net (fo=1, routed)           0.161     1.303    camera/init/now_state[0]_i_4_n_0
    SLICE_X6Y183         LUT4 (Prop_lut4_I0_O)        0.124     1.427 r  camera/init/now_state[0]_i_3/O
                         net (fo=5, routed)           1.942     3.368    camera/sender/now_state_reg[0]_0
    SLICE_X5Y143         LUT5 (Prop_lut5_I2_O)        0.124     3.492 r  camera/sender/data_temp[31]_i_1/O
                         net (fo=30, routed)          2.012     5.504    camera/sender/data_temp[31]_i_1_n_0
    SLICE_X9Y174         FDSE                                         r  camera/sender/data_temp_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.668    38.648    camera/sender/clk_out3
    SLICE_X9Y174         FDSE                                         r  camera/sender/data_temp_reg[27]/C
                         clock pessimism              0.569    39.216    
                         clock uncertainty           -0.098    39.118    
    SLICE_X9Y174         FDSE (Setup_fdse_C_CE)      -0.205    38.913    camera/sender/data_temp_reg[27]
  -------------------------------------------------------------------
                         required time                         38.913    
                         arrival time                          -5.504    
  -------------------------------------------------------------------
                         slack                                 33.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 camera/init/count_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/init/count_reg_rep[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.673    -0.491    camera/init/clk_out3
    SLICE_X7Y182         FDRE                                         r  camera/init/count_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y182         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  camera/init/count_reg_rep[0]/Q
                         net (fo=9, routed)           0.121    -0.228    camera/init/count_reg_rep[0]
    SLICE_X6Y182         LUT5 (Prop_lut5_I3_O)        0.048    -0.180 r  camera/init/count_rep[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    camera/init/count_rep[4]_i_1_n_0
    SLICE_X6Y182         FDRE                                         r  camera/init/count_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.948    -0.725    camera/init/clk_out3
    SLICE_X6Y182         FDRE                                         r  camera/init/count_reg_rep[4]/C
                         clock pessimism              0.247    -0.478    
    SLICE_X6Y182         FDRE (Hold_fdre_C_D)         0.133    -0.345    camera/init/count_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 camera/sender/data_temp_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/data_temp_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.638    -0.526    camera/sender/clk_out3
    SLICE_X9Y174         FDSE                                         r  camera/sender/data_temp_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y174         FDSE (Prop_fdse_C_Q)         0.128    -0.398 r  camera/sender/data_temp_reg[28]/Q
                         net (fo=1, routed)           0.086    -0.312    camera/sender/data_temp_reg_n_0_[28]
    SLICE_X9Y174         LUT3 (Prop_lut3_I0_O)        0.104    -0.208 r  camera/sender/data_temp[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    camera/sender/data_temp[29]_i_1_n_0
    SLICE_X9Y174         FDSE                                         r  camera/sender/data_temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.910    -0.763    camera/sender/clk_out3
    SLICE_X9Y174         FDSE                                         r  camera/sender/data_temp_reg[29]/C
                         clock pessimism              0.237    -0.526    
    SLICE_X9Y174         FDSE (Hold_fdse_C_D)         0.107    -0.419    camera/sender/data_temp_reg[29]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 camera/init/count_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/init/count_reg_rep[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.675    -0.489    camera/init/clk_out3
    SLICE_X6Y184         FDRE                                         r  camera/init/count_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y184         FDRE (Prop_fdre_C_Q)         0.148    -0.341 r  camera/init/count_reg_rep[7]/Q
                         net (fo=6, routed)           0.088    -0.252    camera/init/count_reg_rep[7]
    SLICE_X6Y184         LUT6 (Prop_lut6_I5_O)        0.098    -0.154 r  camera/init/count_rep[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    camera/init/count_rep[8]_i_1_n_0
    SLICE_X6Y184         FDRE                                         r  camera/init/count_reg_rep[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.950    -0.723    camera/init/clk_out3
    SLICE_X6Y184         FDRE                                         r  camera/init/count_reg_rep[8]/C
                         clock pessimism              0.234    -0.489    
    SLICE_X6Y184         FDRE (Hold_fdre_C_D)         0.121    -0.368    camera/init/count_reg_rep[8]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 camera/sender/next_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/now_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.597    -0.567    camera/sender/clk_out3
    SLICE_X3Y141         FDRE                                         r  camera/sender/next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  camera/sender/next_state_reg[3]/Q
                         net (fo=1, routed)           0.138    -0.288    camera/sender/next_state[3]
    SLICE_X3Y142         LUT6 (Prop_lut6_I5_O)        0.045    -0.243 r  camera/sender/now_state[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.243    camera/sender/now_state[3]_i_2_n_0
    SLICE_X3Y142         FDRE                                         r  camera/sender/now_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.870    -0.803    camera/sender/clk_out3
    SLICE_X3Y142         FDRE                                         r  camera/sender/now_state_reg[3]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X3Y142         FDRE (Hold_fdre_C_D)         0.091    -0.460    camera/sender/now_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 camera/sender/data_temp_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/data_temp_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.805%)  route 0.146ns (41.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.639    -0.525    camera/sender/clk_out3
    SLICE_X8Y173         FDSE                                         r  camera/sender/data_temp_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y173         FDSE (Prop_fdse_C_Q)         0.164    -0.361 r  camera/sender/data_temp_reg[21]/Q
                         net (fo=1, routed)           0.146    -0.214    camera/sender/data_temp_reg_n_0_[21]
    SLICE_X8Y172         LUT3 (Prop_lut3_I0_O)        0.045    -0.169 r  camera/sender/data_temp[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    camera/sender/data_temp[22]_i_1_n_0
    SLICE_X8Y172         FDSE                                         r  camera/sender/data_temp_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.913    -0.760    camera/sender/clk_out3
    SLICE_X8Y172         FDSE                                         r  camera/sender/data_temp_reg[22]/C
                         clock pessimism              0.250    -0.510    
    SLICE_X8Y172         FDSE (Hold_fdse_C_D)         0.120    -0.390    camera/sender/data_temp_reg[22]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 camera/sender/now_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.187ns (49.910%)  route 0.188ns (50.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.597    -0.567    camera/sender/clk_out3
    SLICE_X3Y142         FDRE                                         r  camera/sender/now_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  camera/sender/now_state_reg[0]/Q
                         net (fo=34, routed)          0.188    -0.238    camera/sender/now_state_reg_n_0_[0]
    SLICE_X2Y142         LUT3 (Prop_lut3_I2_O)        0.046    -0.192 r  camera/sender/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    camera/sender/next_state[2]_i_1_n_0
    SLICE_X2Y142         FDRE                                         r  camera/sender/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.870    -0.803    camera/sender/clk_out3
    SLICE_X2Y142         FDRE                                         r  camera/sender/next_state_reg[2]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X2Y142         FDRE (Hold_fdre_C_D)         0.131    -0.423    camera/sender/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 camera/sender/now_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/now_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.381%)  route 0.183ns (49.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.596    -0.568    camera/sender/clk_out3
    SLICE_X4Y142         FDRE                                         r  camera/sender/now_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  camera/sender/now_state_reg[1]/Q
                         net (fo=48, routed)          0.183    -0.244    camera/sender/now_state_reg_n_0_[1]
    SLICE_X3Y142         LUT6 (Prop_lut6_I2_O)        0.045    -0.199 r  camera/sender/now_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    camera/sender/now_state[0]_i_1_n_0
    SLICE_X3Y142         FDRE                                         r  camera/sender/now_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.870    -0.803    camera/sender/clk_out3
    SLICE_X3Y142         FDRE                                         r  camera/sender/now_state_reg[0]/C
                         clock pessimism              0.275    -0.528    
    SLICE_X3Y142         FDRE (Hold_fdre_C_D)         0.092    -0.436    camera/sender/now_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 camera/sender/change_time_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/change_time_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.597    -0.567    camera/sender/clk_out3
    SLICE_X2Y141         FDRE                                         r  camera/sender/change_time_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  camera/sender/change_time_reg[5]/Q
                         net (fo=4, routed)           0.149    -0.254    camera/sender/change_time[5]
    SLICE_X2Y141         LUT6 (Prop_lut6_I0_O)        0.045    -0.209 r  camera/sender/change_time[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    camera/sender/change_time[5]_i_1_n_0
    SLICE_X2Y141         FDRE                                         r  camera/sender/change_time_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.870    -0.803    camera/sender/clk_out3
    SLICE_X2Y141         FDRE                                         r  camera/sender/change_time_reg[5]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X2Y141         FDRE (Hold_fdre_C_D)         0.121    -0.446    camera/sender/change_time_reg[5]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 camera/sender/now_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.776%)  route 0.188ns (50.224%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.597    -0.567    camera/sender/clk_out3
    SLICE_X3Y142         FDRE                                         r  camera/sender/now_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  camera/sender/now_state_reg[0]/Q
                         net (fo=34, routed)          0.188    -0.238    camera/sender/now_state_reg_n_0_[0]
    SLICE_X2Y142         LUT5 (Prop_lut5_I4_O)        0.045    -0.193 r  camera/sender/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    camera/sender/next_state[1]_i_1_n_0
    SLICE_X2Y142         FDRE                                         r  camera/sender/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.870    -0.803    camera/sender/clk_out3
    SLICE_X2Y142         FDRE                                         r  camera/sender/next_state_reg[1]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X2Y142         FDRE (Hold_fdre_C_D)         0.120    -0.434    camera/sender/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 camera/init/count_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/init/count_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.761%)  route 0.195ns (51.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.673    -0.491    camera/init/clk_out3
    SLICE_X7Y182         FDRE                                         r  camera/init/count_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y182         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  camera/init/count_reg_rep[0]/Q
                         net (fo=9, routed)           0.195    -0.154    camera/init/count_reg_rep[0]
    SLICE_X6Y183         LUT6 (Prop_lut6_I2_O)        0.045    -0.109 r  camera/init/count_rep[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    camera/init/count_rep[5]_i_1_n_0
    SLICE_X6Y183         FDRE                                         r  camera/init/count_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.949    -0.724    camera/init/clk_out3
    SLICE_X6Y183         FDRE                                         r  camera/init/count_reg_rep[5]/C
                         clock pessimism              0.248    -0.476    
    SLICE_X6Y183         FDRE (Hold_fdre_C_D)         0.120    -0.356    camera/init/count_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y37     camera/init/data_out_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   clk_wiz/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y182     camera/init/count_reg_rep[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y183     camera/init/count_reg_rep[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y182     camera/init/count_reg_rep[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y182     camera/init/count_reg_rep[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y182     camera/init/count_reg_rep[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y182     camera/init/count_reg_rep[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y183     camera/init/count_reg_rep[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y182     camera/init/count_reg_rep[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y182     camera/init/count_reg_rep[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y183     camera/init/count_reg_rep[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y183     camera/init/count_reg_rep[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y182     camera/init/count_reg_rep[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y182     camera/init/count_reg_rep[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y182     camera/init/count_reg_rep[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y182     camera/init/count_reg_rep[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y182     camera/init/count_reg_rep[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y182     camera/init/count_reg_rep[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y182     camera/init/count_reg_rep[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y182     camera/init/count_reg_rep[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y183     camera/init/count_reg_rep[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y183     camera/init/count_reg_rep[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y182     camera/init/count_reg_rep[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y182     camera/init/count_reg_rep[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y182     camera/init/count_reg_rep[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y182     camera/init/count_reg_rep[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y182     camera/init/count_reg_rep[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y182     camera/init/count_reg_rep[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_21_psbram_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 0.604ns (7.007%)  route 8.017ns (92.993%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.630    -0.910    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X63Y89         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=93, routed)          6.696     6.242    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X30Y134        LUT4 (Prop_lut4_I1_O)        0.148     6.390 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_215/O
                         net (fo=10, routed)          1.321     7.711    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_160_alias
    SLICE_X28Y143        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_21_psbram_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.505     8.484    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X28Y143        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_21_psbram_1/C
                         clock pessimism              0.480     8.965    
                         clock uncertainty           -0.077     8.887    
    SLICE_X28Y143        FDRE (Setup_fdre_C_CE)      -0.409     8.478    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_21_psbram_1
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_21_psbram_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 0.604ns (7.007%)  route 8.017ns (92.993%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.630    -0.910    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X63Y89         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=93, routed)          6.696     6.242    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X30Y134        LUT4 (Prop_lut4_I1_O)        0.148     6.390 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_215/O
                         net (fo=10, routed)          1.321     7.711    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_160_alias
    SLICE_X28Y143        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_21_psbram_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.505     8.484    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X28Y143        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_21_psbram_1/C
                         clock pessimism              0.480     8.965    
                         clock uncertainty           -0.077     8.887    
    SLICE_X28Y143        FDRE (Setup_fdre_C_CE)      -0.409     8.478    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_21_psbram_1
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_21_psbram_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.438ns  (logic 0.604ns (7.158%)  route 7.834ns (92.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.630    -0.910    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X63Y89         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=93, routed)          6.696     6.242    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X30Y134        LUT4 (Prop_lut4_I1_O)        0.148     6.390 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_215/O
                         net (fo=10, routed)          1.138     7.528    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_160_alias
    SLICE_X29Y143        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_21_psbram_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.505     8.484    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X29Y143        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_21_psbram_1/C
                         clock pessimism              0.480     8.965    
                         clock uncertainty           -0.077     8.887    
    SLICE_X29Y143        FDRE (Setup_fdre_C_CE)      -0.409     8.478    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_21_psbram_1
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_21_psbram_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.438ns  (logic 0.604ns (7.158%)  route 7.834ns (92.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.630    -0.910    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X63Y89         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=93, routed)          6.696     6.242    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X30Y134        LUT4 (Prop_lut4_I1_O)        0.148     6.390 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_215/O
                         net (fo=10, routed)          1.138     7.528    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_160_alias
    SLICE_X29Y143        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_21_psbram_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.505     8.484    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X29Y143        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_21_psbram_1/C
                         clock pessimism              0.480     8.965    
                         clock uncertainty           -0.077     8.887    
    SLICE_X29Y143        FDRE (Setup_fdre_C_CE)      -0.409     8.478    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_21_psbram_1
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_18_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.580ns  (logic 0.606ns (7.063%)  route 7.974ns (92.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 8.649 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.630    -0.910    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X63Y89         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.454 f  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=93, routed)          6.254     5.800    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X63Y138        LUT4 (Prop_lut4_I1_O)        0.150     5.950 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_335/O
                         net (fo=10, routed)          1.720     7.670    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_222_alias
    SLICE_X63Y155        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_18_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.669     8.649    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X63Y155        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_18_psbram_3/C
                         clock pessimism              0.480     9.129    
                         clock uncertainty           -0.077     9.052    
    SLICE_X63Y155        FDRE (Setup_fdre_C_CE)      -0.407     8.645    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_18_psbram_3
  -------------------------------------------------------------------
                         required time                          8.645    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_18_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.580ns  (logic 0.606ns (7.063%)  route 7.974ns (92.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 8.649 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.630    -0.910    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X63Y89         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.454 f  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=93, routed)          6.254     5.800    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X63Y138        LUT4 (Prop_lut4_I1_O)        0.150     5.950 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_335/O
                         net (fo=10, routed)          1.720     7.670    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_222_alias
    SLICE_X63Y155        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_18_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.669     8.649    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X63Y155        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_18_psbram_3/C
                         clock pessimism              0.480     9.129    
                         clock uncertainty           -0.077     9.052    
    SLICE_X63Y155        FDRE (Setup_fdre_C_CE)      -0.407     8.645    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_18_psbram_3
  -------------------------------------------------------------------
                         required time                          8.645    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_19_psbram/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 0.580ns (6.750%)  route 8.013ns (93.250%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.630    -0.910    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X63Y89         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=93, routed)          7.037     6.583    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X38Y136        LUT4 (Prop_lut4_I1_O)        0.124     6.707 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_181/O
                         net (fo=10, routed)          0.976     7.683    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_143_alias
    SLICE_X39Y136        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_19_psbram/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.497     8.476    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X39Y136        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_19_psbram/C
                         clock pessimism              0.480     8.957    
                         clock uncertainty           -0.077     8.879    
    SLICE_X39Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.674    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_19_psbram
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_21_psbram_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.288ns  (logic 0.604ns (7.287%)  route 7.684ns (92.713%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.630    -0.910    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X63Y89         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=93, routed)          6.696     6.242    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X30Y134        LUT4 (Prop_lut4_I1_O)        0.148     6.390 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_215/O
                         net (fo=10, routed)          0.988     7.379    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_160_alias
    SLICE_X29Y142        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_21_psbram_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.504     8.483    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X29Y142        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_21_psbram_1/C
                         clock pessimism              0.480     8.964    
                         clock uncertainty           -0.077     8.886    
    SLICE_X29Y142        FDRE (Setup_fdre_C_CE)      -0.409     8.477    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_21_psbram_1
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_18_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.439ns  (logic 0.606ns (7.181%)  route 7.833ns (92.819%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 8.649 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.630    -0.910    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X63Y89         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.454 f  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=93, routed)          6.254     5.800    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X63Y138        LUT4 (Prop_lut4_I1_O)        0.150     5.950 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_335/O
                         net (fo=10, routed)          1.579     7.529    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_222_alias
    SLICE_X63Y156        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_18_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.669     8.649    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X63Y156        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_18_psbram_3/C
                         clock pessimism              0.480     9.129    
                         clock uncertainty           -0.077     9.052    
    SLICE_X63Y156        FDRE (Setup_fdre_C_CE)      -0.407     8.645    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_18_psbram_3
  -------------------------------------------------------------------
                         required time                          8.645    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_18_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.439ns  (logic 0.606ns (7.181%)  route 7.833ns (92.819%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 8.649 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.630    -0.910    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X63Y89         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.454 f  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=93, routed)          6.254     5.800    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X63Y138        LUT4 (Prop_lut4_I1_O)        0.150     5.950 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_335/O
                         net (fo=10, routed)          1.579     7.529    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_222_alias
    SLICE_X63Y156        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_18_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.669     8.649    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X63Y156        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_18_psbram_3/C
                         clock pessimism              0.480     9.129    
                         clock uncertainty           -0.077     9.052    
    SLICE_X63Y156        FDRE (Setup_fdre_C_CE)      -0.407     8.645    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_18_psbram_3
  -------------------------------------------------------------------
                         required time                          8.645    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  1.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.555    -0.609    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X56Y113        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.329    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X57Y113        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.824    -0.849    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X57Y113        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X57Y113        FDRE (Hold_fdre_C_D)         0.070    -0.526    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.553    -0.611    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X55Y116        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176    -0.294    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X55Y116        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.821    -0.852    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X55Y116        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.241    -0.611    
    SLICE_X55Y116        FDRE (Hold_fdre_C_D)         0.070    -0.541    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.141ns (22.246%)  route 0.493ns (77.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.567    -0.597    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X63Y91         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=93, routed)          0.493     0.037    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[6]
    SLICE_X67Y108        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.833    -0.840    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X67Y108        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X67Y108        FDRE (Hold_fdre_C_D)         0.066    -0.265    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_287_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.209ns (29.792%)  route 0.493ns (70.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.595    -0.569    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLICE_X78Y83         FDCE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_287_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y83         FDCE (Prop_fdce_C_Q)         0.164    -0.405 f  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_287_cooolDelFlop/Q
                         net (fo=3, routed)           0.175    -0.230    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_196
    SLICE_X78Y83         LUT5 (Prop_lut5_I4_O)        0.045    -0.185 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_288_LOPT_REMAP/O
                         net (fo=1, routed)           0.317     0.132    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_197
    RAMB36_X3Y15         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.901    -0.772    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.275    -0.497    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.401    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_301_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.186ns (18.764%)  route 0.805ns (81.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.586    -0.578    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    SLICE_X72Y79         FDCE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_301_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.437 f  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_301_cooolDelFlop/Q
                         net (fo=3, routed)           0.241    -0.196    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/pwropt
    SLICE_X74Y80         LUT5 (Prop_lut5_I4_O)        0.045    -0.151 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_306_LOPT_REMAP/O
                         net (fo=1, routed)           0.564     0.413    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_207
    RAMB36_X3Y20         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.911    -0.762    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y20         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.509    -0.253    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.157    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.141ns (15.377%)  route 0.776ns (84.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.567    -0.597    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X64Y92         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=78, routed)          0.776     0.320    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X54Y118        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.818    -0.854    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X54Y118        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.509    -0.345    
    SLICE_X54Y118        FDRE (Hold_fdre_C_D)         0.059    -0.286    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_27_psbram_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.186ns (28.616%)  route 0.464ns (71.384%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.567    -0.597    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X64Y92         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=78, routed)          0.330    -0.126    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/pwropt
    SLICE_X63Y85         LUT4 (Prop_lut4_I3_O)        0.045    -0.081 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_175/O
                         net (fo=10, routed)          0.134     0.053    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_140_alias
    SLICE_X62Y84         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_27_psbram_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.833    -0.840    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X62Y84         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_27_psbram_2/C
                         clock pessimism              0.275    -0.565    
    SLICE_X62Y84         FDRE (Hold_fdre_C_CE)       -0.016    -0.581    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_27_psbram_2
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_28_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.675%)  route 0.441ns (70.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.566    -0.598    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X63Y89         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=93, routed)          0.302    -0.155    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X63Y81         LUT4 (Prop_lut4_I1_O)        0.045    -0.110 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_189/O
                         net (fo=10, routed)          0.139     0.029    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_147_alias
    SLICE_X65Y80         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_28_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.830    -0.843    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X65Y80         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_28_psbram_3/C
                         clock pessimism              0.275    -0.568    
    SLICE_X65Y80         FDRE (Hold_fdre_C_CE)       -0.039    -0.607    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_28_psbram_3
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_29_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.186ns (29.219%)  route 0.451ns (70.781%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.567    -0.597    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X65Y90         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=81, routed)          0.319    -0.137    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X67Y86         LUT4 (Prop_lut4_I2_O)        0.045    -0.092 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_201/O
                         net (fo=10, routed)          0.131     0.039    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_153_alias
    SLICE_X66Y85         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_29_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.835    -0.838    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X66Y85         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_29_psbram_3/C
                         clock pessimism              0.253    -0.585    
    SLICE_X66Y85         FDRE (Hold_fdre_C_CE)       -0.016    -0.601    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_29_psbram_3
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_29_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.186ns (29.219%)  route 0.451ns (70.781%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.567    -0.597    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X65Y90         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=81, routed)          0.319    -0.137    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X67Y86         LUT4 (Prop_lut4_I2_O)        0.045    -0.092 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_201/O
                         net (fo=10, routed)          0.131     0.039    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_153_alias
    SLICE_X66Y85         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_29_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.835    -0.838    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X66Y85         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_29_psbram_3/C
                         clock pessimism              0.253    -0.585    
    SLICE_X66Y85         FDRE (Hold_fdre_C_CE)       -0.016    -0.601    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_29_psbram_3
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.641    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y15     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y15     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y16     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y16     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y10     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y10     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y11     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y11     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6      buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6      buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y78     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_psbram/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y78     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_psbram/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X68Y75     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_psbram_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X68Y75     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_psbram_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y156    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_17_psbram/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y156    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_17_psbram/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y145    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_17_psbram_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y145    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_17_psbram_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y159    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_17_psbram_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y159    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_17_psbram_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y78     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_psbram/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y78     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_psbram/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X68Y75     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_psbram_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X68Y75     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_psbram_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y156    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_17_psbram/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y156    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_17_psbram/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y145    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_17_psbram_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y145    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_17_psbram_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y159    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_17_psbram_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y159    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_17_psbram_2/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y20   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.837ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/uart_tx_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.491ns  (logic 2.364ns (24.906%)  route 7.127ns (75.093%))
  Logic Levels:           11  (LUT3=2 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.605    -0.935    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X57Y113        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         2.282     1.802    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X68Y141        LUT6 (Prop_lut6_I2_O)        0.124     1.926 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     1.926    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_23_n_0
    SLICE_X68Y141        MUXF7 (Prop_muxf7_I0_O)      0.238     2.164 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.164    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_11_n_0
    SLICE_X68Y141        MUXF8 (Prop_muxf8_I0_O)      0.104     2.268 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_4/O
                         net (fo=1, routed)           1.476     3.745    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_4_n_0
    SLICE_X56Y117        LUT6 (Prop_lut6_I1_O)        0.316     4.061 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.061    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X56Y117        MUXF7 (Prop_muxf7_I0_O)      0.209     4.270 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=7, routed)           0.849     5.119    uart/uartOut/doutb[11]
    SLICE_X58Y117        LUT3 (Prop_lut3_I2_O)        0.297     5.416 r  uart/uartOut/uart_tx_i_31/O
                         net (fo=4, routed)           0.831     6.247    uart/uartOut/uart_tx_i_31_n_0
    SLICE_X59Y117        LUT6 (Prop_lut6_I3_O)        0.124     6.371 r  uart/uartOut/uart_tx_i_21/O
                         net (fo=3, routed)           0.450     6.821    uart/uartOut/uart_tx_i_32_0
    SLICE_X58Y117        LUT3 (Prop_lut3_I0_O)        0.124     6.945 f  uart/uartOut/uart_tx_i_23/O
                         net (fo=4, routed)           0.433     7.377    bluetooth/uart_tx_i_6
    SLICE_X61Y118        LUT6 (Prop_lut6_I1_O)        0.124     7.501 r  bluetooth/uart_tx_i_14/O
                         net (fo=1, routed)           0.412     7.913    uart/uartOut/uart_tx_reg_3
    SLICE_X61Y117        LUT6 (Prop_lut6_I3_O)        0.124     8.037 r  uart/uartOut/uart_tx_i_6/O
                         net (fo=1, routed)           0.395     8.432    uart/uartOut/uart_tx_i_6_n_0
    SLICE_X59Y118        LUT6 (Prop_lut6_I1_O)        0.124     8.556 r  uart/uartOut/uart_tx_i_2/O
                         net (fo=1, routed)           0.000     8.556    uart/uartOut/uart_tx1_out
    SLICE_X59Y118        FDPE                                         r  uart/uartOut/uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.483     8.462    uart/uartOut/clk_out2
    SLICE_X59Y118        FDPE                                         r  uart/uartOut/uart_tx_reg/C
                         clock pessimism              0.395     8.857    
                         clock uncertainty           -0.197     8.660    
    SLICE_X59Y118        FDPE (Setup_fdpe_C_D)        0.029     8.689    uart/uartOut/uart_tx_reg
  -------------------------------------------------------------------
                         required time                          8.689    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                  0.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/uart_tx_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.449ns (31.145%)  route 0.993ns (68.855%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.553    -0.611    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X51Y117        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=48, routed)          0.440    -0.031    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X57Y117        LUT5 (Prop_lut5_I2_O)        0.045     0.014 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.014    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X57Y117        MUXF7 (Prop_muxf7_I1_O)      0.065     0.079 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=7, routed)           0.366     0.445    bluetooth/doutb[1]
    SLICE_X59Y119        LUT6 (Prop_lut6_I4_O)        0.108     0.553 f  bluetooth/uart_tx_i_17/O
                         net (fo=1, routed)           0.136     0.689    uart/uartOut/uart_tx_reg_1
    SLICE_X59Y118        LUT6 (Prop_lut6_I3_O)        0.045     0.734 r  uart/uartOut/uart_tx_i_7/O
                         net (fo=1, routed)           0.051     0.785    uart/uartOut/uart_tx_i_7_n_0
    SLICE_X59Y118        LUT6 (Prop_lut6_I2_O)        0.045     0.830 r  uart/uartOut/uart_tx_i_2/O
                         net (fo=1, routed)           0.000     0.830    uart/uartOut/uart_tx1_out
    SLICE_X59Y118        FDPE                                         r  uart/uartOut/uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.822    -0.851    uart/uartOut/clk_out2
    SLICE_X59Y118        FDPE                                         r  uart/uartOut/uart_tx_reg/C
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.197    -0.097    
    SLICE_X59Y118        FDPE (Hold_fdpe_C_D)         0.091    -0.006    uart/uartOut/uart_tx_reg
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.837    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.454ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 uart/image_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display7/oData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.580ns (15.846%)  route 3.080ns (84.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.633    -0.907    uart/clk_out2
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  uart/image_state_reg[0]/Q
                         net (fo=57, routed)          1.424     0.973    uart/image_state[0]
    SLICE_X58Y99         LUT3 (Prop_lut3_I0_O)        0.124     1.097 r  uart/oData[2]_i_1/O
                         net (fo=2, routed)           1.657     2.754    display7/oData_reg[2]_0
    SLICE_X12Y100        FDRE                                         r  display7/oData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.509     8.488    display7/clk_out4
    SLICE_X12Y100        FDRE                                         r  display7/oData_reg[2]/C
                         clock pessimism              0.395     8.883    
                         clock uncertainty           -0.197     8.686    
    SLICE_X12Y100        FDRE (Setup_fdre_C_D)       -0.031     8.655    display7/oData_reg[2]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -2.754    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 uart/image_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display7/oData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 0.580ns (15.679%)  route 3.119ns (84.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.633    -0.907    uart/clk_out2
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.451 r  uart/image_state_reg[2]/Q
                         net (fo=58, routed)          3.119     2.668    uart/image_state_reg[2]_0[0]
    SLICE_X9Y93          LUT3 (Prop_lut3_I0_O)        0.124     2.792 r  uart/oData[0]_i_1/O
                         net (fo=1, routed)           0.000     2.792    display7/oData_reg[0]_0
    SLICE_X9Y93          FDRE                                         r  display7/oData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.524     8.504    display7/clk_out4
    SLICE_X9Y93          FDRE                                         r  display7/oData_reg[0]/C
                         clock pessimism              0.395     8.899    
                         clock uncertainty           -0.197     8.702    
    SLICE_X9Y93          FDRE (Setup_fdre_C_D)        0.029     8.731    display7/oData_reg[0]
  -------------------------------------------------------------------
                         required time                          8.731    
                         arrival time                          -2.792    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 uart/image_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display7/oData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.580ns (15.671%)  route 3.121ns (84.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.633    -0.907    uart/clk_out2
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.451 r  uart/image_state_reg[2]/Q
                         net (fo=58, routed)          3.121     2.670    uart/image_state_reg[2]_0[0]
    SLICE_X9Y93          LUT3 (Prop_lut3_I2_O)        0.124     2.794 r  uart/oData[1]_i_1/O
                         net (fo=1, routed)           0.000     2.794    display7/oData_reg[1]_0
    SLICE_X9Y93          FDRE                                         r  display7/oData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.524     8.504    display7/clk_out4
    SLICE_X9Y93          FDRE                                         r  display7/oData_reg[1]/C
                         clock pessimism              0.395     8.899    
                         clock uncertainty           -0.197     8.702    
    SLICE_X9Y93          FDRE (Setup_fdre_C_D)        0.031     8.733    display7/oData_reg[1]
  -------------------------------------------------------------------
                         required time                          8.733    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             5.954ns  (required time - arrival time)
  Source:                 uart/image_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display7/oData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.608ns (16.304%)  route 3.121ns (83.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.633    -0.907    uart/clk_out2
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.451 r  uart/image_state_reg[2]/Q
                         net (fo=58, routed)          3.121     2.670    uart/image_state_reg[2]_0[0]
    SLICE_X9Y93          LUT3 (Prop_lut3_I2_O)        0.152     2.822 r  uart/oData[4]_i_1/O
                         net (fo=1, routed)           0.000     2.822    display7/oData_reg[4]_0
    SLICE_X9Y93          FDRE                                         r  display7/oData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.524     8.504    display7/clk_out4
    SLICE_X9Y93          FDRE                                         r  display7/oData_reg[4]/C
                         clock pessimism              0.395     8.899    
                         clock uncertainty           -0.197     8.702    
    SLICE_X9Y93          FDRE (Setup_fdre_C_D)        0.075     8.777    display7/oData_reg[4]
  -------------------------------------------------------------------
                         required time                          8.777    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  5.954    

Slack (MET) :             5.956ns  (required time - arrival time)
  Source:                 uart/image_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display7/oData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.608ns (16.313%)  route 3.119ns (83.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.633    -0.907    uart/clk_out2
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  uart/image_state_reg[2]/Q
                         net (fo=58, routed)          3.119     2.668    uart/image_state_reg[2]_0[0]
    SLICE_X9Y93          LUT3 (Prop_lut3_I2_O)        0.152     2.820 r  uart/oData[5]_i_1/O
                         net (fo=1, routed)           0.000     2.820    display7/oData_reg[5]_0
    SLICE_X9Y93          FDRE                                         r  display7/oData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.524     8.504    display7/clk_out4
    SLICE_X9Y93          FDRE                                         r  display7/oData_reg[5]/C
                         clock pessimism              0.395     8.899    
                         clock uncertainty           -0.197     8.702    
    SLICE_X9Y93          FDRE (Setup_fdre_C_D)        0.075     8.777    display7/oData_reg[5]
  -------------------------------------------------------------------
                         required time                          8.777    
                         arrival time                          -2.820    
  -------------------------------------------------------------------
                         slack                                  5.956    

Slack (MET) :             6.624ns  (required time - arrival time)
  Source:                 uart/image_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display7/oData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.994ns  (logic 0.580ns (19.370%)  route 2.414ns (80.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.633    -0.907    uart/clk_out2
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.451 r  uart/image_state_reg[1]/Q
                         net (fo=41, routed)          2.414     1.964    uart/image_state[1]
    SLICE_X9Y109         LUT3 (Prop_lut3_I0_O)        0.124     2.088 r  uart/oData[3]_i_1/O
                         net (fo=1, routed)           0.000     2.088    display7/oData_reg[3]_0
    SLICE_X9Y109         FDRE                                         r  display7/oData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.506     8.485    display7/clk_out4
    SLICE_X9Y109         FDRE                                         r  display7/oData_reg[3]/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.197     8.683    
    SLICE_X9Y109         FDRE (Setup_fdre_C_D)        0.029     8.712    display7/oData_reg[3]
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -2.088    
  -------------------------------------------------------------------
                         slack                                  6.624    

Slack (MET) :             6.642ns  (required time - arrival time)
  Source:                 uart/image_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display7/oData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.608ns (20.117%)  route 2.414ns (79.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.633    -0.907    uart/clk_out2
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.451 r  uart/image_state_reg[1]/Q
                         net (fo=41, routed)          2.414     1.964    uart/image_state[1]
    SLICE_X9Y109         LUT3 (Prop_lut3_I0_O)        0.152     2.116 r  uart/oData[6]_i_1/O
                         net (fo=1, routed)           0.000     2.116    display7/oData_reg[6]_0
    SLICE_X9Y109         FDRE                                         r  display7/oData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.506     8.485    display7/clk_out4
    SLICE_X9Y109         FDRE                                         r  display7/oData_reg[6]/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.197     8.683    
    SLICE_X9Y109         FDRE (Setup_fdre_C_D)        0.075     8.758    display7/oData_reg[6]
  -------------------------------------------------------------------
                         required time                          8.758    
                         arrival time                          -2.116    
  -------------------------------------------------------------------
                         slack                                  6.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 uart/image_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display7/oData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.189ns (17.522%)  route 0.890ns (82.478%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.566    -0.598    uart/clk_out2
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  uart/image_state_reg[2]/Q
                         net (fo=58, routed)          0.890     0.432    uart/image_state_reg[2]_0[0]
    SLICE_X9Y109         LUT3 (Prop_lut3_I2_O)        0.048     0.480 r  uart/oData[6]_i_1/O
                         net (fo=1, routed)           0.000     0.480    display7/oData_reg[6]_0
    SLICE_X9Y109         FDRE                                         r  display7/oData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.839    -0.834    display7/clk_out4
    SLICE_X9Y109         FDRE                                         r  display7/oData_reg[6]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.197    -0.080    
    SLICE_X9Y109         FDRE (Hold_fdre_C_D)         0.107     0.027    display7/oData_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 uart/image_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display7/oData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.186ns (17.292%)  route 0.890ns (82.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.566    -0.598    uart/clk_out2
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  uart/image_state_reg[2]/Q
                         net (fo=58, routed)          0.890     0.432    uart/image_state_reg[2]_0[0]
    SLICE_X9Y109         LUT3 (Prop_lut3_I2_O)        0.045     0.477 r  uart/oData[3]_i_1/O
                         net (fo=1, routed)           0.000     0.477    display7/oData_reg[3]_0
    SLICE_X9Y109         FDRE                                         r  display7/oData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.839    -0.834    display7/clk_out4
    SLICE_X9Y109         FDRE                                         r  display7/oData_reg[3]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.197    -0.080    
    SLICE_X9Y109         FDRE (Hold_fdre_C_D)         0.091     0.011    display7/oData_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.477    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 uart/image_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display7/oData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.186ns (15.248%)  route 1.034ns (84.752%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.566    -0.598    uart/clk_out2
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  uart/image_state_reg[1]/Q
                         net (fo=41, routed)          0.377    -0.080    uart/image_state[1]
    SLICE_X58Y99         LUT3 (Prop_lut3_I1_O)        0.045    -0.035 r  uart/oData[2]_i_1/O
                         net (fo=2, routed)           0.657     0.622    display7/oData_reg[2]_0
    SLICE_X12Y100        FDRE                                         r  display7/oData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.841    -0.832    display7/clk_out4
    SLICE_X12Y100        FDRE                                         r  display7/oData_reg[2]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.197    -0.078    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.059    -0.019    display7/oData_reg[2]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.622    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 uart/image_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display7/oData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.186ns (13.615%)  route 1.180ns (86.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.566    -0.598    uart/clk_out2
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  uart/image_state_reg[1]/Q
                         net (fo=41, routed)          1.180     0.723    uart/image_state[1]
    SLICE_X9Y93          LUT3 (Prop_lut3_I1_O)        0.045     0.768 r  uart/oData[4]_i_1/O
                         net (fo=1, routed)           0.000     0.768    display7/oData_reg[4]_0
    SLICE_X9Y93          FDRE                                         r  display7/oData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.846    -0.827    display7/clk_out4
    SLICE_X9Y93          FDRE                                         r  display7/oData_reg[4]/C
                         clock pessimism              0.557    -0.271    
                         clock uncertainty            0.197    -0.073    
    SLICE_X9Y93          FDRE (Hold_fdre_C_D)         0.107     0.034    display7/oData_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 uart/image_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display7/oData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.187ns (13.678%)  route 1.180ns (86.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.566    -0.598    uart/clk_out2
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  uart/image_state_reg[1]/Q
                         net (fo=41, routed)          1.180     0.723    uart/image_state[1]
    SLICE_X9Y93          LUT3 (Prop_lut3_I0_O)        0.046     0.769 r  uart/oData[5]_i_1/O
                         net (fo=1, routed)           0.000     0.769    display7/oData_reg[5]_0
    SLICE_X9Y93          FDRE                                         r  display7/oData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.846    -0.827    display7/clk_out4
    SLICE_X9Y93          FDRE                                         r  display7/oData_reg[5]/C
                         clock pessimism              0.557    -0.271    
                         clock uncertainty            0.197    -0.073    
    SLICE_X9Y93          FDRE (Hold_fdre_C_D)         0.107     0.034    display7/oData_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 uart/image_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display7/oData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.186ns (13.615%)  route 1.180ns (86.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.566    -0.598    uart/clk_out2
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  uart/image_state_reg[1]/Q
                         net (fo=41, routed)          1.180     0.723    uart/image_state[1]
    SLICE_X9Y93          LUT3 (Prop_lut3_I1_O)        0.045     0.768 r  uart/oData[1]_i_1/O
                         net (fo=1, routed)           0.000     0.768    display7/oData_reg[1]_0
    SLICE_X9Y93          FDRE                                         r  display7/oData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.846    -0.827    display7/clk_out4
    SLICE_X9Y93          FDRE                                         r  display7/oData_reg[1]/C
                         clock pessimism              0.557    -0.271    
                         clock uncertainty            0.197    -0.073    
    SLICE_X9Y93          FDRE (Hold_fdre_C_D)         0.092     0.019    display7/oData_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 uart/image_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display7/oData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.186ns (13.615%)  route 1.180ns (86.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.566    -0.598    uart/clk_out2
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  uart/image_state_reg[1]/Q
                         net (fo=41, routed)          1.180     0.723    uart/image_state[1]
    SLICE_X9Y93          LUT3 (Prop_lut3_I1_O)        0.045     0.768 r  uart/oData[0]_i_1/O
                         net (fo=1, routed)           0.000     0.768    display7/oData_reg[0]_0
    SLICE_X9Y93          FDRE                                         r  display7/oData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.846    -0.827    display7/clk_out4
    SLICE_X9Y93          FDRE                                         r  display7/oData_reg[0]/C
                         clock pessimism              0.557    -0.271    
                         clock uncertainty            0.197    -0.073    
    SLICE_X9Y93          FDRE (Hold_fdre_C_D)         0.091     0.018    display7/oData_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.750    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.459ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.475ns  (required time - arrival time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/uart_tx_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.931ns  (logic 0.456ns (15.558%)  route 2.475ns (84.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.640    -0.900    uart/clk_out2
    SLICE_X41Y98         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          2.475     2.031    uart/uartOut/AR[0]
    SLICE_X59Y118        FDPE                                         f  uart/uartOut/uart_tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.483     8.462    uart/uartOut/clk_out2
    SLICE_X59Y118        FDPE                                         r  uart/uartOut/uart_tx_reg/C
                         clock pessimism              0.480     8.943    
                         clock uncertainty           -0.077     8.865    
    SLICE_X59Y118        FDPE (Recov_fdpe_C_PRE)     -0.359     8.506    uart/uartOut/uart_tx_reg
  -------------------------------------------------------------------
                         required time                          8.506    
                         arrival time                          -2.031    
  -------------------------------------------------------------------
                         slack                                  6.475    

Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_bit_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.456ns (16.424%)  route 2.320ns (83.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.640    -0.900    uart/clk_out2
    SLICE_X41Y98         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          2.320     1.877    uart/uartOut/AR[0]
    SLICE_X59Y115        FDCE                                         f  uart/uartOut/cnt_bit_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.487     8.466    uart/uartOut/clk_out2
    SLICE_X59Y115        FDCE                                         r  uart/uartOut/cnt_bit_reg[2]/C
                         clock pessimism              0.480     8.947    
                         clock uncertainty           -0.077     8.869    
    SLICE_X59Y115        FDCE (Recov_fdce_C_CLR)     -0.405     8.464    uart/uartOut/cnt_bit_reg[2]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -1.877    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             7.030ns  (required time - arrival time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 0.456ns (19.476%)  route 1.885ns (80.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.640    -0.900    uart/clk_out2
    SLICE_X41Y98         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          1.885     1.442    uart/uartOut/AR[0]
    SLICE_X59Y100        FDCE                                         f  uart/uartOut/cnt_clk_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.494     8.473    uart/uartOut/clk_out2
    SLICE_X59Y100        FDCE                                         r  uart/uartOut/cnt_clk_reg[20]/C
                         clock pessimism              0.480     8.954    
                         clock uncertainty           -0.077     8.876    
    SLICE_X59Y100        FDCE (Recov_fdce_C_CLR)     -0.405     8.471    uart/uartOut/cnt_clk_reg[20]
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -1.442    
  -------------------------------------------------------------------
                         slack                                  7.030    

Slack (MET) :             7.030ns  (required time - arrival time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 0.456ns (19.476%)  route 1.885ns (80.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.640    -0.900    uart/clk_out2
    SLICE_X41Y98         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          1.885     1.442    uart/uartOut/AR[0]
    SLICE_X59Y100        FDCE                                         f  uart/uartOut/cnt_clk_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.494     8.473    uart/uartOut/clk_out2
    SLICE_X59Y100        FDCE                                         r  uart/uartOut/cnt_clk_reg[21]/C
                         clock pessimism              0.480     8.954    
                         clock uncertainty           -0.077     8.876    
    SLICE_X59Y100        FDCE (Recov_fdce_C_CLR)     -0.405     8.471    uart/uartOut/cnt_clk_reg[21]
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -1.442    
  -------------------------------------------------------------------
                         slack                                  7.030    

Slack (MET) :             7.030ns  (required time - arrival time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 0.456ns (19.476%)  route 1.885ns (80.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.640    -0.900    uart/clk_out2
    SLICE_X41Y98         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          1.885     1.442    uart/uartOut/AR[0]
    SLICE_X59Y100        FDCE                                         f  uart/uartOut/cnt_clk_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.494     8.473    uart/uartOut/clk_out2
    SLICE_X59Y100        FDCE                                         r  uart/uartOut/cnt_clk_reg[22]/C
                         clock pessimism              0.480     8.954    
                         clock uncertainty           -0.077     8.876    
    SLICE_X59Y100        FDCE (Recov_fdce_C_CLR)     -0.405     8.471    uart/uartOut/cnt_clk_reg[22]
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -1.442    
  -------------------------------------------------------------------
                         slack                                  7.030    

Slack (MET) :             7.030ns  (required time - arrival time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 0.456ns (19.476%)  route 1.885ns (80.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.640    -0.900    uart/clk_out2
    SLICE_X41Y98         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          1.885     1.442    uart/uartOut/AR[0]
    SLICE_X59Y100        FDCE                                         f  uart/uartOut/cnt_clk_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.494     8.473    uart/uartOut/clk_out2
    SLICE_X59Y100        FDCE                                         r  uart/uartOut/cnt_clk_reg[23]/C
                         clock pessimism              0.480     8.954    
                         clock uncertainty           -0.077     8.876    
    SLICE_X59Y100        FDCE (Recov_fdce_C_CLR)     -0.405     8.471    uart/uartOut/cnt_clk_reg[23]
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -1.442    
  -------------------------------------------------------------------
                         slack                                  7.030    

Slack (MET) :             7.104ns  (required time - arrival time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.456ns (20.113%)  route 1.811ns (79.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.640    -0.900    uart/clk_out2
    SLICE_X41Y98         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          1.811     1.367    uart/uartOut/AR[0]
    SLICE_X59Y101        FDCE                                         f  uart/uartOut/cnt_clk_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.494     8.473    uart/uartOut/clk_out2
    SLICE_X59Y101        FDCE                                         r  uart/uartOut/cnt_clk_reg[24]/C
                         clock pessimism              0.480     8.954    
                         clock uncertainty           -0.077     8.876    
    SLICE_X59Y101        FDCE (Recov_fdce_C_CLR)     -0.405     8.471    uart/uartOut/cnt_clk_reg[24]
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                  7.104    

Slack (MET) :             7.104ns  (required time - arrival time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.456ns (20.113%)  route 1.811ns (79.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.640    -0.900    uart/clk_out2
    SLICE_X41Y98         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          1.811     1.367    uart/uartOut/AR[0]
    SLICE_X59Y101        FDCE                                         f  uart/uartOut/cnt_clk_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.494     8.473    uart/uartOut/clk_out2
    SLICE_X59Y101        FDCE                                         r  uart/uartOut/cnt_clk_reg[25]/C
                         clock pessimism              0.480     8.954    
                         clock uncertainty           -0.077     8.876    
    SLICE_X59Y101        FDCE (Recov_fdce_C_CLR)     -0.405     8.471    uart/uartOut/cnt_clk_reg[25]
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                  7.104    

Slack (MET) :             7.104ns  (required time - arrival time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.456ns (20.113%)  route 1.811ns (79.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.640    -0.900    uart/clk_out2
    SLICE_X41Y98         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          1.811     1.367    uart/uartOut/AR[0]
    SLICE_X59Y101        FDCE                                         f  uart/uartOut/cnt_clk_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.494     8.473    uart/uartOut/clk_out2
    SLICE_X59Y101        FDCE                                         r  uart/uartOut/cnt_clk_reg[26]/C
                         clock pessimism              0.480     8.954    
                         clock uncertainty           -0.077     8.876    
    SLICE_X59Y101        FDCE (Recov_fdce_C_CLR)     -0.405     8.471    uart/uartOut/cnt_clk_reg[26]
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                  7.104    

Slack (MET) :             7.104ns  (required time - arrival time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.456ns (20.113%)  route 1.811ns (79.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.640    -0.900    uart/clk_out2
    SLICE_X41Y98         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          1.811     1.367    uart/uartOut/AR[0]
    SLICE_X59Y101        FDCE                                         f  uart/uartOut/cnt_clk_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.494     8.473    uart/uartOut/clk_out2
    SLICE_X59Y101        FDCE                                         r  uart/uartOut/cnt_clk_reg[27]/C
                         clock pessimism              0.480     8.954    
                         clock uncertainty           -0.077     8.876    
    SLICE_X59Y101        FDCE (Recov_fdce_C_CLR)     -0.405     8.471    uart/uartOut/cnt_clk_reg[27]
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                  7.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/img_end_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.111%)  route 0.261ns (64.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.569    -0.595    uart/clk_out2
    SLICE_X41Y98         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          0.261    -0.194    uart/uartOut/AR[0]
    SLICE_X49Y98         FDCE                                         f  uart/uartOut/img_end_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.838    -0.835    uart/uartOut/clk_out2
    SLICE_X49Y98         FDCE                                         r  uart/uartOut/img_end_reg/C
                         clock pessimism              0.275    -0.560    
    SLICE_X49Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.652    uart/uartOut/img_end_reg
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/img_start_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.111%)  route 0.261ns (64.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.569    -0.595    uart/clk_out2
    SLICE_X41Y98         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          0.261    -0.194    uart/uartOut/AR[0]
    SLICE_X49Y98         FDCE                                         f  uart/uartOut/img_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.838    -0.835    uart/uartOut/clk_out2
    SLICE_X49Y98         FDCE                                         r  uart/uartOut/img_start_reg/C
                         clock pessimism              0.275    -0.560    
    SLICE_X49Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.652    uart/uartOut/img_start_reg
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[12]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.141ns (20.414%)  route 0.550ns (79.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.569    -0.595    uart/clk_out2
    SLICE_X41Y98         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          0.550     0.095    uart/uartOut/AR[0]
    SLICE_X59Y98         FDCE                                         f  uart/uartOut/cnt_clk_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.838    -0.835    uart/uartOut/clk_out2
    SLICE_X59Y98         FDCE                                         r  uart/uartOut/cnt_clk_reg[12]/C
                         clock pessimism              0.504    -0.331    
    SLICE_X59Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.423    uart/uartOut/cnt_clk_reg[12]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[13]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.141ns (20.414%)  route 0.550ns (79.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.569    -0.595    uart/clk_out2
    SLICE_X41Y98         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          0.550     0.095    uart/uartOut/AR[0]
    SLICE_X59Y98         FDCE                                         f  uart/uartOut/cnt_clk_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.838    -0.835    uart/uartOut/clk_out2
    SLICE_X59Y98         FDCE                                         r  uart/uartOut/cnt_clk_reg[13]/C
                         clock pessimism              0.504    -0.331    
    SLICE_X59Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.423    uart/uartOut/cnt_clk_reg[13]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[14]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.141ns (20.414%)  route 0.550ns (79.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.569    -0.595    uart/clk_out2
    SLICE_X41Y98         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          0.550     0.095    uart/uartOut/AR[0]
    SLICE_X59Y98         FDCE                                         f  uart/uartOut/cnt_clk_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.838    -0.835    uart/uartOut/clk_out2
    SLICE_X59Y98         FDCE                                         r  uart/uartOut/cnt_clk_reg[14]/C
                         clock pessimism              0.504    -0.331    
    SLICE_X59Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.423    uart/uartOut/cnt_clk_reg[14]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[15]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.141ns (20.414%)  route 0.550ns (79.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.569    -0.595    uart/clk_out2
    SLICE_X41Y98         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          0.550     0.095    uart/uartOut/AR[0]
    SLICE_X59Y98         FDCE                                         f  uart/uartOut/cnt_clk_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.838    -0.835    uart/uartOut/clk_out2
    SLICE_X59Y98         FDCE                                         r  uart/uartOut/cnt_clk_reg[15]/C
                         clock pessimism              0.504    -0.331    
    SLICE_X59Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.423    uart/uartOut/cnt_clk_reg[15]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.141ns (18.701%)  route 0.613ns (81.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.569    -0.595    uart/clk_out2
    SLICE_X41Y98         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          0.613     0.159    uart/uartOut/AR[0]
    SLICE_X59Y95         FDCE                                         f  uart/uartOut/cnt_clk_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.837    -0.836    uart/uartOut/clk_out2
    SLICE_X59Y95         FDCE                                         r  uart/uartOut/cnt_clk_reg[0]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X59Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.424    uart/uartOut/cnt_clk_reg[0]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.141ns (18.701%)  route 0.613ns (81.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.569    -0.595    uart/clk_out2
    SLICE_X41Y98         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          0.613     0.159    uart/uartOut/AR[0]
    SLICE_X59Y95         FDCE                                         f  uart/uartOut/cnt_clk_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.837    -0.836    uart/uartOut/clk_out2
    SLICE_X59Y95         FDCE                                         r  uart/uartOut/cnt_clk_reg[1]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X59Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.424    uart/uartOut/cnt_clk_reg[1]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.141ns (18.701%)  route 0.613ns (81.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.569    -0.595    uart/clk_out2
    SLICE_X41Y98         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          0.613     0.159    uart/uartOut/AR[0]
    SLICE_X59Y95         FDCE                                         f  uart/uartOut/cnt_clk_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.837    -0.836    uart/uartOut/clk_out2
    SLICE_X59Y95         FDCE                                         r  uart/uartOut/cnt_clk_reg[2]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X59Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.424    uart/uartOut/cnt_clk_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.141ns (18.701%)  route 0.613ns (81.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.569    -0.595    uart/clk_out2
    SLICE_X41Y98         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          0.613     0.159    uart/uartOut/AR[0]
    SLICE_X59Y95         FDCE                                         f  uart/uartOut/cnt_clk_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.837    -0.836    uart/uartOut/clk_out2
    SLICE_X59Y95         FDCE                                         r  uart/uartOut/cnt_clk_reg[3]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X59Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.424    uart/uartOut/cnt_clk_reg[3]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.583    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           228 Endpoints
Min Delay           228 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/uartOut/uartGetData/row_pos_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/ram_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.550ns  (logic 4.559ns (53.323%)  route 3.991ns (46.677%))
  Logic Levels:           3  (DSP48E1=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDCE                         0.000     0.000 r  uart/uartOut/uartGetData/row_pos_reg[8]/C
    SLICE_X9Y139         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  uart/uartOut/uartGetData/row_pos_reg[8]/Q
                         net (fo=3, routed)           1.164     1.583    uart/uartOut/uartGetData/row_pos[8]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[8]_P[3])
                                                      4.016     5.599 r  uart/uartOut/uartGetData/ram_addr0/P[3]
                         net (fo=2, routed)           1.681     7.281    uart/uartOut/uartGetData/uart_addr[3]
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     7.405 r  uart/uartOut/uartGetData/ram_addr_reg[3]_i_1/O
                         net (fo=1, routed)           1.145     8.550    vga/D[3]
    SLICE_X28Y115        LDCE                                         r  vga/ram_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync
                            (input port)
  Destination:            getImage/data_out_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.382ns  (logic 1.629ns (19.433%)  route 6.753ns (80.567%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  vsync (IN)
                         net (fo=0)                   0.000     0.000    vsync
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  vsync_IBUF_inst/O
                         net (fo=6, routed)           4.802     6.277    getImage/vsync_IBUF
    SLICE_X63Y94         LUT3 (Prop_lut3_I2_O)        0.154     6.431 r  getImage/rgb_565[15]_i_1/O
                         net (fo=27, routed)          1.951     8.382    getImage/rgb_565_0
    SLICE_X72Y100        FDRE                                         r  getImage/data_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync
                            (input port)
  Destination:            getImage/rgb_565_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.382ns  (logic 1.629ns (19.433%)  route 6.753ns (80.567%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  vsync (IN)
                         net (fo=0)                   0.000     0.000    vsync
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  vsync_IBUF_inst/O
                         net (fo=6, routed)           4.802     6.277    getImage/vsync_IBUF
    SLICE_X63Y94         LUT3 (Prop_lut3_I2_O)        0.154     6.431 r  getImage/rgb_565[15]_i_1/O
                         net (fo=27, routed)          1.951     8.382    getImage/rgb_565_0
    SLICE_X72Y100        FDRE                                         r  getImage/rgb_565_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync
                            (input port)
  Destination:            getImage/image_pause_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.312ns  (logic 1.847ns (22.219%)  route 6.465ns (77.781%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  vsync (IN)
                         net (fo=0)                   0.000     0.000    vsync
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  vsync_IBUF_inst/O
                         net (fo=6, routed)           4.441     5.916    getImage/vsync_IBUF
    SLICE_X63Y93         LUT5 (Prop_lut5_I2_O)        0.124     6.040 r  getImage/get_ready_i_5/O
                         net (fo=1, routed)           0.433     6.473    getImage/get_ready_i_5_n_0
    SLICE_X63Y93         LUT4 (Prop_lut4_I3_O)        0.124     6.597 f  getImage/get_ready_i_2/O
                         net (fo=2, routed)           1.591     8.188    uart/p_2_in
    SLICE_X58Y99         LUT6 (Prop_lut6_I4_O)        0.124     8.312 r  uart/image_pause_i_1/O
                         net (fo=1, routed)           0.000     8.312    getImage/image_pause_reg_0
    SLICE_X58Y99         FDRE                                         r  getImage/image_pause_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uartOut/uartGetData/row_pos_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/ram_addr_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.164ns  (logic 4.559ns (55.842%)  route 3.605ns (44.158%))
  Logic Levels:           3  (DSP48E1=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDCE                         0.000     0.000 r  uart/uartOut/uartGetData/row_pos_reg[8]/C
    SLICE_X9Y139         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  uart/uartOut/uartGetData/row_pos_reg[8]/Q
                         net (fo=3, routed)           1.164     1.583    uart/uartOut/uartGetData/row_pos[8]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[8]_P[14])
                                                      4.016     5.599 r  uart/uartOut/uartGetData/ram_addr0/P[14]
                         net (fo=2, routed)           1.726     7.326    uart/uartOut/uartGetData/uart_addr[14]
    SLICE_X12Y126        LUT5 (Prop_lut5_I0_O)        0.124     7.450 r  uart/uartOut/uartGetData/ram_addr_reg[14]_i_1/O
                         net (fo=1, routed)           0.714     8.164    vga/D[14]
    SLICE_X28Y126        LDCE                                         r  vga/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uartOut/uartGetData/row_pos_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/ram_addr_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.074ns  (logic 4.559ns (56.466%)  route 3.515ns (43.534%))
  Logic Levels:           3  (DSP48E1=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDCE                         0.000     0.000 r  uart/uartOut/uartGetData/row_pos_reg[8]/C
    SLICE_X9Y139         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  uart/uartOut/uartGetData/row_pos_reg[8]/Q
                         net (fo=3, routed)           1.164     1.583    uart/uartOut/uartGetData/row_pos[8]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      4.016     5.599 r  uart/uartOut/uartGetData/ram_addr0/P[8]
                         net (fo=2, routed)           1.636     7.236    uart/uartOut/uartGetData/uart_addr[8]
    SLICE_X12Y124        LUT5 (Prop_lut5_I0_O)        0.124     7.360 r  uart/uartOut/uartGetData/ram_addr_reg[8]_i_1/O
                         net (fo=1, routed)           0.714     8.074    vga/D[8]
    SLICE_X28Y124        LDCE                                         r  vga/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync
                            (input port)
  Destination:            getImage/data_out_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.981ns  (logic 1.629ns (20.408%)  route 6.352ns (79.592%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  vsync (IN)
                         net (fo=0)                   0.000     0.000    vsync
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  vsync_IBUF_inst/O
                         net (fo=6, routed)           4.802     6.277    getImage/vsync_IBUF
    SLICE_X63Y94         LUT3 (Prop_lut3_I2_O)        0.154     6.431 r  getImage/rgb_565[15]_i_1/O
                         net (fo=27, routed)          1.550     7.981    getImage/rgb_565_0
    SLICE_X72Y88         FDRE                                         r  getImage/data_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uartOut/uartGetData/row_pos_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/ram_addr_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.969ns  (logic 4.559ns (57.212%)  route 3.410ns (42.788%))
  Logic Levels:           3  (DSP48E1=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDCE                         0.000     0.000 r  uart/uartOut/uartGetData/row_pos_reg[8]/C
    SLICE_X9Y139         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  uart/uartOut/uartGetData/row_pos_reg[8]/Q
                         net (fo=3, routed)           1.164     1.583    uart/uartOut/uartGetData/row_pos[8]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[8]_P[12])
                                                      4.016     5.599 r  uart/uartOut/uartGetData/ram_addr0/P[12]
                         net (fo=2, routed)           1.605     7.205    uart/uartOut/uartGetData/uart_addr[12]
    SLICE_X12Y126        LUT5 (Prop_lut5_I0_O)        0.124     7.329 r  uart/uartOut/uartGetData/ram_addr_reg[12]_i_1/O
                         net (fo=1, routed)           0.640     7.969    vga/D[12]
    SLICE_X28Y126        LDCE                                         r  vga/ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uartOut/uartGetData/row_pos_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/ram_addr_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.916ns  (logic 4.585ns (57.920%)  route 3.331ns (42.080%))
  Logic Levels:           3  (DSP48E1=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDCE                         0.000     0.000 r  uart/uartOut/uartGetData/row_pos_reg[8]/C
    SLICE_X9Y139         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  uart/uartOut/uartGetData/row_pos_reg[8]/Q
                         net (fo=3, routed)           1.164     1.583    uart/uartOut/uartGetData/row_pos[8]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[8]_P[18])
                                                      4.016     5.599 r  uart/uartOut/uartGetData/ram_addr0/P[18]
                         net (fo=2, routed)           1.527     7.127    uart/uartOut/uartGetData/uart_addr[18]
    SLICE_X12Y130        LUT5 (Prop_lut5_I0_O)        0.150     7.277 r  uart/uartOut/uartGetData/ram_addr_reg[18]_i_1/O
                         net (fo=1, routed)           0.640     7.916    vga/D[18]
    SLICE_X28Y130        LDCE                                         r  vga/ram_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uartOut/uartGetData/row_pos_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/ram_addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.906ns  (logic 4.559ns (57.663%)  route 3.347ns (42.337%))
  Logic Levels:           3  (DSP48E1=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDCE                         0.000     0.000 r  uart/uartOut/uartGetData/row_pos_reg[8]/C
    SLICE_X9Y139         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  uart/uartOut/uartGetData/row_pos_reg[8]/Q
                         net (fo=3, routed)           1.164     1.583    uart/uartOut/uartGetData/row_pos[8]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[8]_P[5])
                                                      4.016     5.599 r  uart/uartOut/uartGetData/ram_addr0/P[5]
                         net (fo=2, routed)           1.377     6.976    uart/uartOut/uartGetData/uart_addr[5]
    SLICE_X13Y128        LUT5 (Prop_lut5_I0_O)        0.124     7.100 r  uart/uartOut/uartGetData/ram_addr_reg[5]_i_1/O
                         net (fo=1, routed)           0.806     7.906    vga/D[5]
    SLICE_X28Y128        LDCE                                         r  vga/ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 getImage/rgb_565_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            getImage/rgb_565_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE                         0.000     0.000 r  getImage/rgb_565_reg[0]/C
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  getImage/rgb_565_reg[0]/Q
                         net (fo=1, routed)           0.110     0.274    getImage/rgb_565[0]
    SLICE_X60Y91         FDRE                                         r  getImage/rgb_565_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 getImage/rgb_565_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            getImage/data_out_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE                         0.000     0.000 r  getImage/rgb_565_reg[15]/C
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  getImage/rgb_565_reg[15]/Q
                         net (fo=1, routed)           0.116     0.280    getImage/rgb_565[15]
    SLICE_X66Y89         FDRE                                         r  getImage/data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 getImage/rgb_565_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            getImage/data_out_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.492%)  route 0.116ns (41.508%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y91         FDRE                         0.000     0.000 r  getImage/rgb_565_reg[14]/C
    SLICE_X66Y91         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  getImage/rgb_565_reg[14]/Q
                         net (fo=1, routed)           0.116     0.280    getImage/rgb_565[14]
    SLICE_X66Y91         FDRE                                         r  getImage/data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 getImage/next_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            getImage/now_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.164ns (56.311%)  route 0.127ns (43.689%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE                         0.000     0.000 r  getImage/next_addr_reg[2]/C
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  getImage/next_addr_reg[2]/Q
                         net (fo=3, routed)           0.127     0.291    getImage/next_addr_reg[2]
    SLICE_X63Y92         FDRE                                         r  getImage/now_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 getImage/next_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            getImage/now_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.164ns (56.310%)  route 0.127ns (43.690%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE                         0.000     0.000 r  getImage/next_addr_reg[1]/C
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  getImage/next_addr_reg[1]/Q
                         net (fo=3, routed)           0.127     0.291    getImage/next_addr_reg[1]
    SLICE_X63Y92         FDRE                                         r  getImage/now_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 getImage/rgb_565_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            getImage/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE                         0.000     0.000 r  getImage/rgb_565_reg[4]/C
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  getImage/rgb_565_reg[4]/Q
                         net (fo=2, routed)           0.128     0.292    getImage/rgb_565[4]
    SLICE_X61Y91         FDRE                                         r  getImage/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 getImage/next_addr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            getImage/now_addr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.164ns (55.174%)  route 0.133ns (44.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE                         0.000     0.000 r  getImage/next_addr_reg[7]/C
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  getImage/next_addr_reg[7]/Q
                         net (fo=3, routed)           0.133     0.297    getImage/next_addr_reg[7]
    SLICE_X63Y93         FDRE                                         r  getImage/now_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 getImage/next_addr_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            getImage/now_addr_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.164ns (54.219%)  route 0.138ns (45.781%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE                         0.000     0.000 r  getImage/next_addr_reg[17]/C
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  getImage/next_addr_reg[17]/Q
                         net (fo=3, routed)           0.138     0.302    getImage/next_addr_reg[17]
    SLICE_X64Y94         FDRE                                         r  getImage/now_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 getImage/next_addr_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            getImage/now_addr_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.164ns (53.477%)  route 0.143ns (46.523%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE                         0.000     0.000 r  getImage/next_addr_reg[10]/C
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  getImage/next_addr_reg[10]/Q
                         net (fo=3, routed)           0.143     0.307    getImage/next_addr_reg[10]
    SLICE_X64Y93         FDRE                                         r  getImage/now_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 getImage/rgb_565_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            getImage/data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.988%)  route 0.180ns (56.012%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y87         FDRE                         0.000     0.000 r  getImage/rgb_565_reg[1]/C
    SLICE_X68Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  getImage/rgb_565_reg[1]/Q
                         net (fo=2, routed)           0.180     0.321    getImage/rgb_565[1]
    SLICE_X68Y84         FDRE                                         r  getImage/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/col_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            red_vga[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.564ns  (logic 6.162ns (28.576%)  route 15.402ns (71.424%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.615    -0.925    vga/clk_out1
    SLICE_X28Y118        FDRE                                         r  vga/col_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.469 f  vga/col_pos_reg[10]/Q
                         net (fo=5, routed)           1.477     1.007    vga/col_pos_reg_n_0_[10]
    SLICE_X28Y114        LUT1 (Prop_lut1_I0_O)        0.124     1.131 r  vga/red_vga_OBUF[3]_inst_i_546/O
                         net (fo=1, routed)           0.000     1.131    vga/red_vga_OBUF[3]_inst_i_546_n_0
    SLICE_X28Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.532 r  vga/red_vga_OBUF[3]_inst_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.532    vga/red_vga_OBUF[3]_inst_i_199_n_0
    SLICE_X28Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.689 r  vga/red_vga_OBUF[3]_inst_i_64/CO[1]
                         net (fo=496, routed)         4.830     6.519    vga_n_151
    SLICE_X32Y97         LUT2 (Prop_lut2_I1_O)        0.329     6.848 r  red_vga_OBUF[3]_inst_i_757/O
                         net (fo=1, routed)           0.000     6.848    vga/red_vga_OBUF[3]_inst_i_143_1[1]
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.398 r  vga/red_vga_OBUF[3]_inst_i_357/CO[3]
                         net (fo=1, routed)           0.000     7.398    vga/red_vga_OBUF[3]_inst_i_357_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  vga/red_vga_OBUF[3]_inst_i_143/CO[3]
                         net (fo=1, routed)           1.055     8.567    vga/res_num522_in
    SLICE_X39Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.691 f  vga/red_vga_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           0.988     9.680    vga/red_vga_OBUF[3]_inst_i_33_n_0
    SLICE_X31Y100        LUT4 (Prop_lut4_I0_O)        0.124     9.804 r  vga/red_vga_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.357    11.161    uart/uartIn/green_vga_OBUF[0]_inst_i_1_1
    SLICE_X48Y108        LUT6 (Prop_lut6_I4_O)        0.124    11.285 f  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          2.153    13.437    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X59Y117        LUT5 (Prop_lut5_I1_O)        0.124    13.561 r  uart/uartIn/red_vga_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.542    17.103    red_vga_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    20.639 r  red_vga_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.639    red_vga[2]
    C5                                                                r  red_vga[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/col_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            blue_vga[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.158ns  (logic 6.178ns (29.201%)  route 14.980ns (70.799%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.615    -0.925    vga/clk_out1
    SLICE_X28Y118        FDRE                                         r  vga/col_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.469 f  vga/col_pos_reg[10]/Q
                         net (fo=5, routed)           1.477     1.007    vga/col_pos_reg_n_0_[10]
    SLICE_X28Y114        LUT1 (Prop_lut1_I0_O)        0.124     1.131 r  vga/red_vga_OBUF[3]_inst_i_546/O
                         net (fo=1, routed)           0.000     1.131    vga/red_vga_OBUF[3]_inst_i_546_n_0
    SLICE_X28Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.532 r  vga/red_vga_OBUF[3]_inst_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.532    vga/red_vga_OBUF[3]_inst_i_199_n_0
    SLICE_X28Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.689 r  vga/red_vga_OBUF[3]_inst_i_64/CO[1]
                         net (fo=496, routed)         4.830     6.519    vga_n_151
    SLICE_X32Y97         LUT2 (Prop_lut2_I1_O)        0.329     6.848 r  red_vga_OBUF[3]_inst_i_757/O
                         net (fo=1, routed)           0.000     6.848    vga/red_vga_OBUF[3]_inst_i_143_1[1]
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.398 r  vga/red_vga_OBUF[3]_inst_i_357/CO[3]
                         net (fo=1, routed)           0.000     7.398    vga/red_vga_OBUF[3]_inst_i_357_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 f  vga/red_vga_OBUF[3]_inst_i_143/CO[3]
                         net (fo=1, routed)           1.055     8.567    vga/res_num522_in
    SLICE_X39Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.691 r  vga/red_vga_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           0.988     9.680    vga/red_vga_OBUF[3]_inst_i_33_n_0
    SLICE_X31Y100        LUT4 (Prop_lut4_I0_O)        0.124     9.804 f  vga/red_vga_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.357    11.161    uart/uartIn/green_vga_OBUF[0]_inst_i_1_1
    SLICE_X48Y108        LUT6 (Prop_lut6_I4_O)        0.124    11.285 r  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.912    13.197    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X63Y118        LUT5 (Prop_lut5_I1_O)        0.124    13.321 r  uart/uartIn/blue_vga_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.361    16.682    blue_vga_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    20.233 r  blue_vga_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.233    blue_vga[1]
    C7                                                                r  blue_vga[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/col_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            red_vga[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.027ns  (logic 6.181ns (29.394%)  route 14.846ns (70.606%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.615    -0.925    vga/clk_out1
    SLICE_X28Y118        FDRE                                         r  vga/col_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.469 f  vga/col_pos_reg[10]/Q
                         net (fo=5, routed)           1.477     1.007    vga/col_pos_reg_n_0_[10]
    SLICE_X28Y114        LUT1 (Prop_lut1_I0_O)        0.124     1.131 r  vga/red_vga_OBUF[3]_inst_i_546/O
                         net (fo=1, routed)           0.000     1.131    vga/red_vga_OBUF[3]_inst_i_546_n_0
    SLICE_X28Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.532 r  vga/red_vga_OBUF[3]_inst_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.532    vga/red_vga_OBUF[3]_inst_i_199_n_0
    SLICE_X28Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.689 r  vga/red_vga_OBUF[3]_inst_i_64/CO[1]
                         net (fo=496, routed)         4.830     6.519    vga_n_151
    SLICE_X32Y97         LUT2 (Prop_lut2_I1_O)        0.329     6.848 r  red_vga_OBUF[3]_inst_i_757/O
                         net (fo=1, routed)           0.000     6.848    vga/red_vga_OBUF[3]_inst_i_143_1[1]
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.398 r  vga/red_vga_OBUF[3]_inst_i_357/CO[3]
                         net (fo=1, routed)           0.000     7.398    vga/red_vga_OBUF[3]_inst_i_357_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  vga/red_vga_OBUF[3]_inst_i_143/CO[3]
                         net (fo=1, routed)           1.055     8.567    vga/res_num522_in
    SLICE_X39Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.691 f  vga/red_vga_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           0.988     9.680    vga/red_vga_OBUF[3]_inst_i_33_n_0
    SLICE_X31Y100        LUT4 (Prop_lut4_I0_O)        0.124     9.804 r  vga/red_vga_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.357    11.161    uart/uartIn/green_vga_OBUF[0]_inst_i_1_1
    SLICE_X48Y108        LUT6 (Prop_lut6_I4_O)        0.124    11.285 f  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          2.135    13.420    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X63Y118        LUT5 (Prop_lut5_I1_O)        0.124    13.544 r  uart/uartIn/red_vga_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.005    16.548    red_vga_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    20.102 r  red_vga_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.102    red_vga[0]
    A3                                                                r  red_vga[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/col_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            green_vga[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.893ns  (logic 6.172ns (29.539%)  route 14.721ns (70.461%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.615    -0.925    vga/clk_out1
    SLICE_X28Y118        FDRE                                         r  vga/col_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.469 f  vga/col_pos_reg[10]/Q
                         net (fo=5, routed)           1.477     1.007    vga/col_pos_reg_n_0_[10]
    SLICE_X28Y114        LUT1 (Prop_lut1_I0_O)        0.124     1.131 r  vga/red_vga_OBUF[3]_inst_i_546/O
                         net (fo=1, routed)           0.000     1.131    vga/red_vga_OBUF[3]_inst_i_546_n_0
    SLICE_X28Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.532 r  vga/red_vga_OBUF[3]_inst_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.532    vga/red_vga_OBUF[3]_inst_i_199_n_0
    SLICE_X28Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.689 r  vga/red_vga_OBUF[3]_inst_i_64/CO[1]
                         net (fo=496, routed)         4.830     6.519    vga_n_151
    SLICE_X32Y97         LUT2 (Prop_lut2_I1_O)        0.329     6.848 r  red_vga_OBUF[3]_inst_i_757/O
                         net (fo=1, routed)           0.000     6.848    vga/red_vga_OBUF[3]_inst_i_143_1[1]
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.398 r  vga/red_vga_OBUF[3]_inst_i_357/CO[3]
                         net (fo=1, routed)           0.000     7.398    vga/red_vga_OBUF[3]_inst_i_357_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 f  vga/red_vga_OBUF[3]_inst_i_143/CO[3]
                         net (fo=1, routed)           1.055     8.567    vga/res_num522_in
    SLICE_X39Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.691 r  vga/red_vga_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           0.988     9.680    vga/red_vga_OBUF[3]_inst_i_33_n_0
    SLICE_X31Y100        LUT4 (Prop_lut4_I0_O)        0.124     9.804 f  vga/red_vga_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.357    11.161    uart/uartIn/green_vga_OBUF[0]_inst_i_1_1
    SLICE_X48Y108        LUT6 (Prop_lut6_I4_O)        0.124    11.285 r  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.765    13.049    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X63Y118        LUT5 (Prop_lut5_I1_O)        0.124    13.173 r  uart/uartIn/green_vga_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.250    16.423    green_vga_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    19.968 r  green_vga_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.968    green_vga[1]
    A5                                                                r  green_vga[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/col_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            green_vga[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.809ns  (logic 6.173ns (29.668%)  route 14.635ns (70.332%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.615    -0.925    vga/clk_out1
    SLICE_X28Y118        FDRE                                         r  vga/col_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.469 f  vga/col_pos_reg[10]/Q
                         net (fo=5, routed)           1.477     1.007    vga/col_pos_reg_n_0_[10]
    SLICE_X28Y114        LUT1 (Prop_lut1_I0_O)        0.124     1.131 r  vga/red_vga_OBUF[3]_inst_i_546/O
                         net (fo=1, routed)           0.000     1.131    vga/red_vga_OBUF[3]_inst_i_546_n_0
    SLICE_X28Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.532 r  vga/red_vga_OBUF[3]_inst_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.532    vga/red_vga_OBUF[3]_inst_i_199_n_0
    SLICE_X28Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.689 r  vga/red_vga_OBUF[3]_inst_i_64/CO[1]
                         net (fo=496, routed)         4.830     6.519    vga_n_151
    SLICE_X32Y97         LUT2 (Prop_lut2_I1_O)        0.329     6.848 r  red_vga_OBUF[3]_inst_i_757/O
                         net (fo=1, routed)           0.000     6.848    vga/red_vga_OBUF[3]_inst_i_143_1[1]
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.398 r  vga/red_vga_OBUF[3]_inst_i_357/CO[3]
                         net (fo=1, routed)           0.000     7.398    vga/red_vga_OBUF[3]_inst_i_357_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 f  vga/red_vga_OBUF[3]_inst_i_143/CO[3]
                         net (fo=1, routed)           1.055     8.567    vga/res_num522_in
    SLICE_X39Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.691 r  vga/red_vga_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           0.988     9.680    vga/red_vga_OBUF[3]_inst_i_33_n_0
    SLICE_X31Y100        LUT4 (Prop_lut4_I0_O)        0.124     9.804 f  vga/red_vga_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.357    11.161    uart/uartIn/green_vga_OBUF[0]_inst_i_1_1
    SLICE_X48Y108        LUT6 (Prop_lut6_I4_O)        0.124    11.285 r  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.303    12.587    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X61Y117        LUT5 (Prop_lut5_I1_O)        0.124    12.711 r  uart/uartIn/green_vga_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.626    16.337    green_vga_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    19.884 r  green_vga_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.884    green_vga[3]
    A6                                                                r  green_vga[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/col_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            green_vga[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.745ns  (logic 6.165ns (29.719%)  route 14.580ns (70.281%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.615    -0.925    vga/clk_out1
    SLICE_X28Y118        FDRE                                         r  vga/col_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.469 f  vga/col_pos_reg[10]/Q
                         net (fo=5, routed)           1.477     1.007    vga/col_pos_reg_n_0_[10]
    SLICE_X28Y114        LUT1 (Prop_lut1_I0_O)        0.124     1.131 r  vga/red_vga_OBUF[3]_inst_i_546/O
                         net (fo=1, routed)           0.000     1.131    vga/red_vga_OBUF[3]_inst_i_546_n_0
    SLICE_X28Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.532 r  vga/red_vga_OBUF[3]_inst_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.532    vga/red_vga_OBUF[3]_inst_i_199_n_0
    SLICE_X28Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.689 r  vga/red_vga_OBUF[3]_inst_i_64/CO[1]
                         net (fo=496, routed)         4.830     6.519    vga_n_151
    SLICE_X32Y97         LUT2 (Prop_lut2_I1_O)        0.329     6.848 r  red_vga_OBUF[3]_inst_i_757/O
                         net (fo=1, routed)           0.000     6.848    vga/red_vga_OBUF[3]_inst_i_143_1[1]
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.398 r  vga/red_vga_OBUF[3]_inst_i_357/CO[3]
                         net (fo=1, routed)           0.000     7.398    vga/red_vga_OBUF[3]_inst_i_357_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 f  vga/red_vga_OBUF[3]_inst_i_143/CO[3]
                         net (fo=1, routed)           1.055     8.567    vga/res_num522_in
    SLICE_X39Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.691 r  vga/red_vga_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           0.988     9.680    vga/red_vga_OBUF[3]_inst_i_33_n_0
    SLICE_X31Y100        LUT4 (Prop_lut4_I0_O)        0.124     9.804 f  vga/red_vga_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.357    11.161    uart/uartIn/green_vga_OBUF[0]_inst_i_1_1
    SLICE_X48Y108        LUT6 (Prop_lut6_I4_O)        0.124    11.285 r  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.285    12.570    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X63Y117        LUT5 (Prop_lut5_I1_O)        0.124    12.694 r  uart/uartIn/green_vga_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.588    16.282    green_vga_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    19.820 r  green_vga_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.820    green_vga[0]
    C6                                                                r  green_vga[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/col_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            green_vga[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.692ns  (logic 6.173ns (29.835%)  route 14.518ns (70.165%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.615    -0.925    vga/clk_out1
    SLICE_X28Y118        FDRE                                         r  vga/col_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.469 f  vga/col_pos_reg[10]/Q
                         net (fo=5, routed)           1.477     1.007    vga/col_pos_reg_n_0_[10]
    SLICE_X28Y114        LUT1 (Prop_lut1_I0_O)        0.124     1.131 r  vga/red_vga_OBUF[3]_inst_i_546/O
                         net (fo=1, routed)           0.000     1.131    vga/red_vga_OBUF[3]_inst_i_546_n_0
    SLICE_X28Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.532 r  vga/red_vga_OBUF[3]_inst_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.532    vga/red_vga_OBUF[3]_inst_i_199_n_0
    SLICE_X28Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.689 r  vga/red_vga_OBUF[3]_inst_i_64/CO[1]
                         net (fo=496, routed)         4.830     6.519    vga_n_151
    SLICE_X32Y97         LUT2 (Prop_lut2_I1_O)        0.329     6.848 r  red_vga_OBUF[3]_inst_i_757/O
                         net (fo=1, routed)           0.000     6.848    vga/red_vga_OBUF[3]_inst_i_143_1[1]
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.398 r  vga/red_vga_OBUF[3]_inst_i_357/CO[3]
                         net (fo=1, routed)           0.000     7.398    vga/red_vga_OBUF[3]_inst_i_357_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 f  vga/red_vga_OBUF[3]_inst_i_143/CO[3]
                         net (fo=1, routed)           1.055     8.567    vga/res_num522_in
    SLICE_X39Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.691 r  vga/red_vga_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           0.988     9.680    vga/red_vga_OBUF[3]_inst_i_33_n_0
    SLICE_X31Y100        LUT4 (Prop_lut4_I0_O)        0.124     9.804 f  vga/red_vga_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.357    11.161    uart/uartIn/green_vga_OBUF[0]_inst_i_1_1
    SLICE_X48Y108        LUT6 (Prop_lut6_I4_O)        0.124    11.285 r  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.553    12.837    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X62Y118        LUT5 (Prop_lut5_I1_O)        0.124    12.961 r  uart/uartIn/green_vga_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.259    16.220    green_vga_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    19.767 r  green_vga_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.767    green_vga[2]
    B6                                                                r  green_vga[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/col_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            red_vga[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.680ns  (logic 6.175ns (29.862%)  route 14.504ns (70.138%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.615    -0.925    vga/clk_out1
    SLICE_X28Y118        FDRE                                         r  vga/col_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.469 f  vga/col_pos_reg[10]/Q
                         net (fo=5, routed)           1.477     1.007    vga/col_pos_reg_n_0_[10]
    SLICE_X28Y114        LUT1 (Prop_lut1_I0_O)        0.124     1.131 r  vga/red_vga_OBUF[3]_inst_i_546/O
                         net (fo=1, routed)           0.000     1.131    vga/red_vga_OBUF[3]_inst_i_546_n_0
    SLICE_X28Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.532 r  vga/red_vga_OBUF[3]_inst_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.532    vga/red_vga_OBUF[3]_inst_i_199_n_0
    SLICE_X28Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.689 r  vga/red_vga_OBUF[3]_inst_i_64/CO[1]
                         net (fo=496, routed)         4.830     6.519    vga_n_151
    SLICE_X32Y97         LUT2 (Prop_lut2_I1_O)        0.329     6.848 r  red_vga_OBUF[3]_inst_i_757/O
                         net (fo=1, routed)           0.000     6.848    vga/red_vga_OBUF[3]_inst_i_143_1[1]
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.398 r  vga/red_vga_OBUF[3]_inst_i_357/CO[3]
                         net (fo=1, routed)           0.000     7.398    vga/red_vga_OBUF[3]_inst_i_357_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  vga/red_vga_OBUF[3]_inst_i_143/CO[3]
                         net (fo=1, routed)           1.055     8.567    vga/res_num522_in
    SLICE_X39Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.691 f  vga/red_vga_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           0.988     9.680    vga/red_vga_OBUF[3]_inst_i_33_n_0
    SLICE_X31Y100        LUT4 (Prop_lut4_I0_O)        0.124     9.804 r  vga/red_vga_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.357    11.161    uart/uartIn/green_vga_OBUF[0]_inst_i_1_1
    SLICE_X48Y108        LUT6 (Prop_lut6_I4_O)        0.124    11.285 f  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.633    12.918    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X63Y118        LUT5 (Prop_lut5_I1_O)        0.124    13.042 r  uart/uartIn/red_vga_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.164    16.206    red_vga_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    19.755 r  red_vga_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.755    red_vga[1]
    B4                                                                r  red_vga[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/col_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            blue_vga[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.600ns  (logic 6.150ns (29.857%)  route 14.449ns (70.143%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.615    -0.925    vga/clk_out1
    SLICE_X28Y118        FDRE                                         r  vga/col_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.469 f  vga/col_pos_reg[10]/Q
                         net (fo=5, routed)           1.477     1.007    vga/col_pos_reg_n_0_[10]
    SLICE_X28Y114        LUT1 (Prop_lut1_I0_O)        0.124     1.131 r  vga/red_vga_OBUF[3]_inst_i_546/O
                         net (fo=1, routed)           0.000     1.131    vga/red_vga_OBUF[3]_inst_i_546_n_0
    SLICE_X28Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.532 r  vga/red_vga_OBUF[3]_inst_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.532    vga/red_vga_OBUF[3]_inst_i_199_n_0
    SLICE_X28Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.689 r  vga/red_vga_OBUF[3]_inst_i_64/CO[1]
                         net (fo=496, routed)         4.830     6.519    vga_n_151
    SLICE_X32Y97         LUT2 (Prop_lut2_I1_O)        0.329     6.848 r  red_vga_OBUF[3]_inst_i_757/O
                         net (fo=1, routed)           0.000     6.848    vga/red_vga_OBUF[3]_inst_i_143_1[1]
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.398 r  vga/red_vga_OBUF[3]_inst_i_357/CO[3]
                         net (fo=1, routed)           0.000     7.398    vga/red_vga_OBUF[3]_inst_i_357_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 f  vga/red_vga_OBUF[3]_inst_i_143/CO[3]
                         net (fo=1, routed)           1.055     8.567    vga/res_num522_in
    SLICE_X39Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.691 r  vga/red_vga_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           0.988     9.680    vga/red_vga_OBUF[3]_inst_i_33_n_0
    SLICE_X31Y100        LUT4 (Prop_lut4_I0_O)        0.124     9.804 f  vga/red_vga_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.357    11.161    uart/uartIn/green_vga_OBUF[0]_inst_i_1_1
    SLICE_X48Y108        LUT6 (Prop_lut6_I4_O)        0.124    11.285 r  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.542    12.826    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X62Y118        LUT5 (Prop_lut5_I1_O)        0.124    12.950 r  uart/uartIn/blue_vga_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.201    16.151    blue_vga_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523    19.674 r  blue_vga_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.674    blue_vga[2]
    D7                                                                r  blue_vga[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/col_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            blue_vga[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.462ns  (logic 6.174ns (30.173%)  route 14.288ns (69.827%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.615    -0.925    vga/clk_out1
    SLICE_X28Y118        FDRE                                         r  vga/col_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.469 f  vga/col_pos_reg[10]/Q
                         net (fo=5, routed)           1.477     1.007    vga/col_pos_reg_n_0_[10]
    SLICE_X28Y114        LUT1 (Prop_lut1_I0_O)        0.124     1.131 r  vga/red_vga_OBUF[3]_inst_i_546/O
                         net (fo=1, routed)           0.000     1.131    vga/red_vga_OBUF[3]_inst_i_546_n_0
    SLICE_X28Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.532 r  vga/red_vga_OBUF[3]_inst_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.532    vga/red_vga_OBUF[3]_inst_i_199_n_0
    SLICE_X28Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.689 r  vga/red_vga_OBUF[3]_inst_i_64/CO[1]
                         net (fo=496, routed)         4.830     6.519    vga_n_151
    SLICE_X32Y97         LUT2 (Prop_lut2_I1_O)        0.329     6.848 r  red_vga_OBUF[3]_inst_i_757/O
                         net (fo=1, routed)           0.000     6.848    vga/red_vga_OBUF[3]_inst_i_143_1[1]
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.398 r  vga/red_vga_OBUF[3]_inst_i_357/CO[3]
                         net (fo=1, routed)           0.000     7.398    vga/red_vga_OBUF[3]_inst_i_357_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 f  vga/red_vga_OBUF[3]_inst_i_143/CO[3]
                         net (fo=1, routed)           1.055     8.567    vga/res_num522_in
    SLICE_X39Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.691 r  vga/red_vga_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           0.988     9.680    vga/red_vga_OBUF[3]_inst_i_33_n_0
    SLICE_X31Y100        LUT4 (Prop_lut4_I0_O)        0.124     9.804 f  vga/red_vga_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.357    11.161    uart/uartIn/green_vga_OBUF[0]_inst_i_1_1
    SLICE_X48Y108        LUT6 (Prop_lut6_I4_O)        0.124    11.285 r  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.280    12.565    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X63Y117        LUT5 (Prop_lut5_I1_O)        0.124    12.689 r  uart/uartIn/blue_vga_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.301    15.990    blue_vga_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    19.537 r  blue_vga_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.537    blue_vga[0]
    B7                                                                r  blue_vga[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/ram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga/ram_addr_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.059ns  (logic 0.532ns (50.227%)  route 0.527ns (49.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.651    -0.513    vga/clk_out1
    DSP48_X0Y47          DSP48E1                                      r  vga/ram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.487    -0.026 r  vga/ram_addr0/P[10]
                         net (fo=1, routed)           0.326     0.300    uart/uartOut/uartGetData/P[10]
    SLICE_X12Y119        LUT5 (Prop_lut5_I4_O)        0.045     0.345 r  uart/uartOut/uartGetData/ram_addr_reg[10]_i_1/O
                         net (fo=1, routed)           0.201     0.547    vga/D[10]
    SLICE_X28Y119        LDCE                                         r  vga/ram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/ram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga/ram_addr_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.163ns  (logic 0.532ns (45.733%)  route 0.631ns (54.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.651    -0.513    vga/clk_out1
    DSP48_X0Y47          DSP48E1                                      r  vga/ram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.487    -0.026 r  vga/ram_addr0/P[17]
                         net (fo=1, routed)           0.430     0.404    uart/uartOut/uartGetData/P[17]
    SLICE_X12Y124        LUT5 (Prop_lut5_I4_O)        0.045     0.449 r  uart/uartOut/uartGetData/ram_addr_reg[17]_i_1/O
                         net (fo=1, routed)           0.201     0.651    vga/D[17]
    SLICE_X28Y124        LDCE                                         r  vga/ram_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/ram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga/ram_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.201ns  (logic 0.532ns (44.305%)  route 0.669ns (55.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.651    -0.513    vga/clk_out1
    DSP48_X0Y47          DSP48E1                                      r  vga/ram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.487    -0.026 r  vga/ram_addr0/P[4]
                         net (fo=1, routed)           0.383     0.357    uart/uartOut/uartGetData/P[4]
    SLICE_X12Y128        LUT5 (Prop_lut5_I4_O)        0.045     0.402 r  uart/uartOut/uartGetData/ram_addr_reg[4]_i_1/O
                         net (fo=1, routed)           0.286     0.688    vga/D[4]
    SLICE_X28Y128        LDCE                                         r  vga/ram_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/ram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga/ram_addr_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.205ns  (logic 0.532ns (44.165%)  route 0.673ns (55.835%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.651    -0.513    vga/clk_out1
    DSP48_X0Y47          DSP48E1                                      r  vga/ram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.487    -0.026 r  vga/ram_addr0/P[12]
                         net (fo=1, routed)           0.444     0.418    uart/uartOut/uartGetData/P[12]
    SLICE_X12Y126        LUT5 (Prop_lut5_I4_O)        0.045     0.463 r  uart/uartOut/uartGetData/ram_addr_reg[12]_i_1/O
                         net (fo=1, routed)           0.229     0.692    vga/D[12]
    SLICE_X28Y126        LDCE                                         r  vga/ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/ram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga/ram_addr_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.229ns  (logic 0.532ns (43.296%)  route 0.697ns (56.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.651    -0.513    vga/clk_out1
    DSP48_X0Y47          DSP48E1                                      r  vga/ram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.487    -0.026 r  vga/ram_addr0/P[8]
                         net (fo=1, routed)           0.442     0.416    uart/uartOut/uartGetData/P[8]
    SLICE_X12Y124        LUT5 (Prop_lut5_I4_O)        0.045     0.461 r  uart/uartOut/uartGetData/ram_addr_reg[8]_i_1/O
                         net (fo=1, routed)           0.255     0.716    vga/D[8]
    SLICE_X28Y124        LDCE                                         r  vga/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/ram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga/ram_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.238ns  (logic 0.532ns (42.960%)  route 0.706ns (57.040%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.651    -0.513    vga/clk_out1
    DSP48_X0Y47          DSP48E1                                      r  vga/ram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.487    -0.026 r  vga/ram_addr0/P[3]
                         net (fo=1, routed)           0.275     0.250    uart/uartOut/uartGetData/P[3]
    SLICE_X12Y115        LUT5 (Prop_lut5_I4_O)        0.045     0.295 r  uart/uartOut/uartGetData/ram_addr_reg[3]_i_1/O
                         net (fo=1, routed)           0.431     0.726    vga/D[3]
    SLICE_X28Y115        LDCE                                         r  vga/ram_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/ram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga/ram_addr_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.239ns  (logic 0.532ns (42.953%)  route 0.707ns (57.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.651    -0.513    vga/clk_out1
    DSP48_X0Y47          DSP48E1                                      r  vga/ram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.487    -0.026 r  vga/ram_addr0/P[11]
                         net (fo=1, routed)           0.484     0.458    uart/uartOut/uartGetData/P[11]
    SLICE_X13Y130        LUT5 (Prop_lut5_I4_O)        0.045     0.503 r  uart/uartOut/uartGetData/ram_addr_reg[11]_i_1/O
                         net (fo=1, routed)           0.222     0.726    vga/D[11]
    SLICE_X28Y130        LDCE                                         r  vga/ram_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/ram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga/ram_addr_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.247ns  (logic 0.533ns (42.736%)  route 0.714ns (57.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.651    -0.513    vga/clk_out1
    DSP48_X0Y47          DSP48E1                                      r  vga/ram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.487    -0.026 r  vga/ram_addr0/P[18]
                         net (fo=1, routed)           0.465     0.439    uart/uartOut/uartGetData/P[18]
    SLICE_X12Y130        LUT5 (Prop_lut5_I4_O)        0.046     0.485 r  uart/uartOut/uartGetData/ram_addr_reg[18]_i_1/O
                         net (fo=1, routed)           0.250     0.735    vga/D[18]
    SLICE_X28Y130        LDCE                                         r  vga/ram_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/ram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga/ram_addr_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.250ns  (logic 0.532ns (42.546%)  route 0.718ns (57.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.651    -0.513    vga/clk_out1
    DSP48_X0Y47          DSP48E1                                      r  vga/ram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.487    -0.026 r  vga/ram_addr0/P[16]
                         net (fo=1, routed)           0.490     0.464    uart/uartOut/uartGetData/P[16]
    SLICE_X12Y123        LUT5 (Prop_lut5_I4_O)        0.045     0.509 r  uart/uartOut/uartGetData/ram_addr_reg[16]_i_1/O
                         net (fo=1, routed)           0.229     0.738    vga/D[16]
    SLICE_X28Y123        LDCE                                         r  vga/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/ram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga/ram_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.251ns  (logic 0.532ns (42.538%)  route 0.719ns (57.462%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.651    -0.513    vga/clk_out1
    DSP48_X0Y47          DSP48E1                                      r  vga/ram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.487    -0.026 r  vga/ram_addr0/P[1]
                         net (fo=1, routed)           0.548     0.523    uart/uartOut/uartGetData/P[1]
    SLICE_X12Y128        LUT5 (Prop_lut5_I4_O)        0.045     0.568 r  uart/uartOut/uartGetData/ram_addr_reg[1]_i_1/O
                         net (fo=1, routed)           0.170     0.738    vga/D[1]
    SLICE_X28Y128        LDCE                                         r  vga/ram_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/uartIn/image_res_reg[289]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_vga[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.122ns  (logic 6.625ns (36.558%)  route 11.497ns (63.442%))
  Logic Levels:           14  (CARRY4=7 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.626    -0.914    uart/uartIn/clk_out2
    SLICE_X53Y97         FDRE                                         r  uart/uartIn/image_res_reg[289]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  uart/uartIn/image_res_reg[289]/Q
                         net (fo=4, routed)           1.768     1.311    uart/uartIn/image_res[289]
    SLICE_X58Y79         LUT1 (Prop_lut1_I0_O)        0.124     1.435 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2412/O
                         net (fo=1, routed)           0.000     1.435    uart/uartIn/red_vga_OBUF[3]_inst_i_2412_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.968 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2304/CO[3]
                         net (fo=1, routed)           0.000     1.968    uart/uartIn/red_vga_OBUF[3]_inst_i_2304_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.085 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2106/CO[3]
                         net (fo=1, routed)           0.000     2.085    uart/uartIn/red_vga_OBUF[3]_inst_i_2106_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.202 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1505/CO[3]
                         net (fo=1, routed)           0.000     2.202    uart/uartIn/red_vga_OBUF[3]_inst_i_1505_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.456 r  uart/uartIn/red_vga_OBUF[3]_inst_i_913/CO[0]
                         net (fo=20, routed)          1.767     4.223    uart/uartIn/red_vga_OBUF[3]_inst_i_913_n_3
    SLICE_X55Y99         LUT2 (Prop_lut2_I0_O)        0.367     4.590 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1502/O
                         net (fo=1, routed)           0.000     4.590    uart/uartIn/red_vga_OBUF[3]_inst_i_1502_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.988 r  uart/uartIn/red_vga_OBUF[3]_inst_i_904/CO[3]
                         net (fo=1, routed)           0.001     4.988    uart/uartIn/red_vga_OBUF[3]_inst_i_904_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  uart/uartIn/red_vga_OBUF[3]_inst_i_497/CO[3]
                         net (fo=1, routed)           0.000     5.102    uart/uartIn/red_vga_OBUF[3]_inst_i_497_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  uart/uartIn/red_vga_OBUF[3]_inst_i_171/CO[3]
                         net (fo=1, routed)           0.790     6.006    uart/uartIn/vga/res_num327_in
    SLICE_X51Y105        LUT4 (Prop_lut4_I2_O)        0.124     6.130 r  uart/uartIn/red_vga_OBUF[3]_inst_i_40/O
                         net (fo=1, routed)           0.586     6.716    uart/uartIn/red_vga_OBUF[3]_inst_i_40_n_0
    SLICE_X48Y108        LUT4 (Prop_lut4_I3_O)        0.124     6.840 r  uart/uartIn/red_vga_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.890     7.731    uart/uartIn/red_vga_OBUF[3]_inst_i_10_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124     7.855 f  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          2.153    10.007    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X59Y117        LUT5 (Prop_lut5_I1_O)        0.124    10.131 r  uart/uartIn/red_vga_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.542    13.673    red_vga_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    17.209 r  red_vga_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.209    red_vga[2]
    C5                                                                r  red_vga[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uartIn/image_res_reg[289]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_vga[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.716ns  (logic 6.641ns (37.487%)  route 11.075ns (62.513%))
  Logic Levels:           14  (CARRY4=7 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.626    -0.914    uart/uartIn/clk_out2
    SLICE_X53Y97         FDRE                                         r  uart/uartIn/image_res_reg[289]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  uart/uartIn/image_res_reg[289]/Q
                         net (fo=4, routed)           1.768     1.311    uart/uartIn/image_res[289]
    SLICE_X58Y79         LUT1 (Prop_lut1_I0_O)        0.124     1.435 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2412/O
                         net (fo=1, routed)           0.000     1.435    uart/uartIn/red_vga_OBUF[3]_inst_i_2412_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.968 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2304/CO[3]
                         net (fo=1, routed)           0.000     1.968    uart/uartIn/red_vga_OBUF[3]_inst_i_2304_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.085 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2106/CO[3]
                         net (fo=1, routed)           0.000     2.085    uart/uartIn/red_vga_OBUF[3]_inst_i_2106_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.202 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1505/CO[3]
                         net (fo=1, routed)           0.000     2.202    uart/uartIn/red_vga_OBUF[3]_inst_i_1505_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.456 r  uart/uartIn/red_vga_OBUF[3]_inst_i_913/CO[0]
                         net (fo=20, routed)          1.767     4.223    uart/uartIn/red_vga_OBUF[3]_inst_i_913_n_3
    SLICE_X55Y99         LUT2 (Prop_lut2_I0_O)        0.367     4.590 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1502/O
                         net (fo=1, routed)           0.000     4.590    uart/uartIn/red_vga_OBUF[3]_inst_i_1502_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.988 r  uart/uartIn/red_vga_OBUF[3]_inst_i_904/CO[3]
                         net (fo=1, routed)           0.001     4.988    uart/uartIn/red_vga_OBUF[3]_inst_i_904_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  uart/uartIn/red_vga_OBUF[3]_inst_i_497/CO[3]
                         net (fo=1, routed)           0.000     5.102    uart/uartIn/red_vga_OBUF[3]_inst_i_497_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 f  uart/uartIn/red_vga_OBUF[3]_inst_i_171/CO[3]
                         net (fo=1, routed)           0.790     6.006    uart/uartIn/vga/res_num327_in
    SLICE_X51Y105        LUT4 (Prop_lut4_I2_O)        0.124     6.130 f  uart/uartIn/red_vga_OBUF[3]_inst_i_40/O
                         net (fo=1, routed)           0.586     6.716    uart/uartIn/red_vga_OBUF[3]_inst_i_40_n_0
    SLICE_X48Y108        LUT4 (Prop_lut4_I3_O)        0.124     6.840 f  uart/uartIn/red_vga_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.890     7.731    uart/uartIn/red_vga_OBUF[3]_inst_i_10_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124     7.855 r  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.912     9.767    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X63Y118        LUT5 (Prop_lut5_I1_O)        0.124     9.891 r  uart/uartIn/blue_vga_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.361    13.251    blue_vga_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    16.803 r  blue_vga_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.803    blue_vga[1]
    C7                                                                r  blue_vga[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uartIn/image_res_reg[289]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_vga[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.586ns  (logic 6.644ns (37.779%)  route 10.942ns (62.221%))
  Logic Levels:           14  (CARRY4=7 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.626    -0.914    uart/uartIn/clk_out2
    SLICE_X53Y97         FDRE                                         r  uart/uartIn/image_res_reg[289]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  uart/uartIn/image_res_reg[289]/Q
                         net (fo=4, routed)           1.768     1.311    uart/uartIn/image_res[289]
    SLICE_X58Y79         LUT1 (Prop_lut1_I0_O)        0.124     1.435 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2412/O
                         net (fo=1, routed)           0.000     1.435    uart/uartIn/red_vga_OBUF[3]_inst_i_2412_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.968 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2304/CO[3]
                         net (fo=1, routed)           0.000     1.968    uart/uartIn/red_vga_OBUF[3]_inst_i_2304_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.085 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2106/CO[3]
                         net (fo=1, routed)           0.000     2.085    uart/uartIn/red_vga_OBUF[3]_inst_i_2106_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.202 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1505/CO[3]
                         net (fo=1, routed)           0.000     2.202    uart/uartIn/red_vga_OBUF[3]_inst_i_1505_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.456 r  uart/uartIn/red_vga_OBUF[3]_inst_i_913/CO[0]
                         net (fo=20, routed)          1.767     4.223    uart/uartIn/red_vga_OBUF[3]_inst_i_913_n_3
    SLICE_X55Y99         LUT2 (Prop_lut2_I0_O)        0.367     4.590 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1502/O
                         net (fo=1, routed)           0.000     4.590    uart/uartIn/red_vga_OBUF[3]_inst_i_1502_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.988 r  uart/uartIn/red_vga_OBUF[3]_inst_i_904/CO[3]
                         net (fo=1, routed)           0.001     4.988    uart/uartIn/red_vga_OBUF[3]_inst_i_904_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  uart/uartIn/red_vga_OBUF[3]_inst_i_497/CO[3]
                         net (fo=1, routed)           0.000     5.102    uart/uartIn/red_vga_OBUF[3]_inst_i_497_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  uart/uartIn/red_vga_OBUF[3]_inst_i_171/CO[3]
                         net (fo=1, routed)           0.790     6.006    uart/uartIn/vga/res_num327_in
    SLICE_X51Y105        LUT4 (Prop_lut4_I2_O)        0.124     6.130 r  uart/uartIn/red_vga_OBUF[3]_inst_i_40/O
                         net (fo=1, routed)           0.586     6.716    uart/uartIn/red_vga_OBUF[3]_inst_i_40_n_0
    SLICE_X48Y108        LUT4 (Prop_lut4_I3_O)        0.124     6.840 r  uart/uartIn/red_vga_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.890     7.731    uart/uartIn/red_vga_OBUF[3]_inst_i_10_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124     7.855 f  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          2.135     9.990    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X63Y118        LUT5 (Prop_lut5_I1_O)        0.124    10.114 r  uart/uartIn/red_vga_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.005    13.118    red_vga_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    16.672 r  red_vga_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.672    red_vga[0]
    A3                                                                r  red_vga[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uartIn/image_res_reg[289]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_vga[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.452ns  (logic 6.635ns (38.017%)  route 10.817ns (61.983%))
  Logic Levels:           14  (CARRY4=7 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.626    -0.914    uart/uartIn/clk_out2
    SLICE_X53Y97         FDRE                                         r  uart/uartIn/image_res_reg[289]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  uart/uartIn/image_res_reg[289]/Q
                         net (fo=4, routed)           1.768     1.311    uart/uartIn/image_res[289]
    SLICE_X58Y79         LUT1 (Prop_lut1_I0_O)        0.124     1.435 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2412/O
                         net (fo=1, routed)           0.000     1.435    uart/uartIn/red_vga_OBUF[3]_inst_i_2412_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.968 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2304/CO[3]
                         net (fo=1, routed)           0.000     1.968    uart/uartIn/red_vga_OBUF[3]_inst_i_2304_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.085 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2106/CO[3]
                         net (fo=1, routed)           0.000     2.085    uart/uartIn/red_vga_OBUF[3]_inst_i_2106_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.202 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1505/CO[3]
                         net (fo=1, routed)           0.000     2.202    uart/uartIn/red_vga_OBUF[3]_inst_i_1505_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.456 r  uart/uartIn/red_vga_OBUF[3]_inst_i_913/CO[0]
                         net (fo=20, routed)          1.767     4.223    uart/uartIn/red_vga_OBUF[3]_inst_i_913_n_3
    SLICE_X55Y99         LUT2 (Prop_lut2_I0_O)        0.367     4.590 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1502/O
                         net (fo=1, routed)           0.000     4.590    uart/uartIn/red_vga_OBUF[3]_inst_i_1502_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.988 r  uart/uartIn/red_vga_OBUF[3]_inst_i_904/CO[3]
                         net (fo=1, routed)           0.001     4.988    uart/uartIn/red_vga_OBUF[3]_inst_i_904_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  uart/uartIn/red_vga_OBUF[3]_inst_i_497/CO[3]
                         net (fo=1, routed)           0.000     5.102    uart/uartIn/red_vga_OBUF[3]_inst_i_497_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 f  uart/uartIn/red_vga_OBUF[3]_inst_i_171/CO[3]
                         net (fo=1, routed)           0.790     6.006    uart/uartIn/vga/res_num327_in
    SLICE_X51Y105        LUT4 (Prop_lut4_I2_O)        0.124     6.130 f  uart/uartIn/red_vga_OBUF[3]_inst_i_40/O
                         net (fo=1, routed)           0.586     6.716    uart/uartIn/red_vga_OBUF[3]_inst_i_40_n_0
    SLICE_X48Y108        LUT4 (Prop_lut4_I3_O)        0.124     6.840 f  uart/uartIn/red_vga_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.890     7.731    uart/uartIn/red_vga_OBUF[3]_inst_i_10_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124     7.855 r  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.765     9.619    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X63Y118        LUT5 (Prop_lut5_I1_O)        0.124     9.743 r  uart/uartIn/green_vga_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.250    12.993    green_vga_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    16.538 r  green_vga_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.538    green_vga[1]
    A5                                                                r  green_vga[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uartIn/image_res_reg[289]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_vga[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.367ns  (logic 6.636ns (38.212%)  route 10.731ns (61.788%))
  Logic Levels:           14  (CARRY4=7 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.626    -0.914    uart/uartIn/clk_out2
    SLICE_X53Y97         FDRE                                         r  uart/uartIn/image_res_reg[289]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  uart/uartIn/image_res_reg[289]/Q
                         net (fo=4, routed)           1.768     1.311    uart/uartIn/image_res[289]
    SLICE_X58Y79         LUT1 (Prop_lut1_I0_O)        0.124     1.435 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2412/O
                         net (fo=1, routed)           0.000     1.435    uart/uartIn/red_vga_OBUF[3]_inst_i_2412_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.968 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2304/CO[3]
                         net (fo=1, routed)           0.000     1.968    uart/uartIn/red_vga_OBUF[3]_inst_i_2304_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.085 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2106/CO[3]
                         net (fo=1, routed)           0.000     2.085    uart/uartIn/red_vga_OBUF[3]_inst_i_2106_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.202 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1505/CO[3]
                         net (fo=1, routed)           0.000     2.202    uart/uartIn/red_vga_OBUF[3]_inst_i_1505_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.456 r  uart/uartIn/red_vga_OBUF[3]_inst_i_913/CO[0]
                         net (fo=20, routed)          1.767     4.223    uart/uartIn/red_vga_OBUF[3]_inst_i_913_n_3
    SLICE_X55Y99         LUT2 (Prop_lut2_I0_O)        0.367     4.590 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1502/O
                         net (fo=1, routed)           0.000     4.590    uart/uartIn/red_vga_OBUF[3]_inst_i_1502_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.988 r  uart/uartIn/red_vga_OBUF[3]_inst_i_904/CO[3]
                         net (fo=1, routed)           0.001     4.988    uart/uartIn/red_vga_OBUF[3]_inst_i_904_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  uart/uartIn/red_vga_OBUF[3]_inst_i_497/CO[3]
                         net (fo=1, routed)           0.000     5.102    uart/uartIn/red_vga_OBUF[3]_inst_i_497_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 f  uart/uartIn/red_vga_OBUF[3]_inst_i_171/CO[3]
                         net (fo=1, routed)           0.790     6.006    uart/uartIn/vga/res_num327_in
    SLICE_X51Y105        LUT4 (Prop_lut4_I2_O)        0.124     6.130 f  uart/uartIn/red_vga_OBUF[3]_inst_i_40/O
                         net (fo=1, routed)           0.586     6.716    uart/uartIn/red_vga_OBUF[3]_inst_i_40_n_0
    SLICE_X48Y108        LUT4 (Prop_lut4_I3_O)        0.124     6.840 f  uart/uartIn/red_vga_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.890     7.731    uart/uartIn/red_vga_OBUF[3]_inst_i_10_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124     7.855 r  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.303     9.157    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X61Y117        LUT5 (Prop_lut5_I1_O)        0.124     9.281 r  uart/uartIn/green_vga_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.626    12.907    green_vga_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    16.454 r  green_vga_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.454    green_vga[3]
    A6                                                                r  green_vga[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uartIn/image_res_reg[289]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_vga[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.303ns  (logic 6.628ns (38.306%)  route 10.675ns (61.694%))
  Logic Levels:           14  (CARRY4=7 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.626    -0.914    uart/uartIn/clk_out2
    SLICE_X53Y97         FDRE                                         r  uart/uartIn/image_res_reg[289]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  uart/uartIn/image_res_reg[289]/Q
                         net (fo=4, routed)           1.768     1.311    uart/uartIn/image_res[289]
    SLICE_X58Y79         LUT1 (Prop_lut1_I0_O)        0.124     1.435 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2412/O
                         net (fo=1, routed)           0.000     1.435    uart/uartIn/red_vga_OBUF[3]_inst_i_2412_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.968 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2304/CO[3]
                         net (fo=1, routed)           0.000     1.968    uart/uartIn/red_vga_OBUF[3]_inst_i_2304_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.085 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2106/CO[3]
                         net (fo=1, routed)           0.000     2.085    uart/uartIn/red_vga_OBUF[3]_inst_i_2106_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.202 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1505/CO[3]
                         net (fo=1, routed)           0.000     2.202    uart/uartIn/red_vga_OBUF[3]_inst_i_1505_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.456 r  uart/uartIn/red_vga_OBUF[3]_inst_i_913/CO[0]
                         net (fo=20, routed)          1.767     4.223    uart/uartIn/red_vga_OBUF[3]_inst_i_913_n_3
    SLICE_X55Y99         LUT2 (Prop_lut2_I0_O)        0.367     4.590 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1502/O
                         net (fo=1, routed)           0.000     4.590    uart/uartIn/red_vga_OBUF[3]_inst_i_1502_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.988 r  uart/uartIn/red_vga_OBUF[3]_inst_i_904/CO[3]
                         net (fo=1, routed)           0.001     4.988    uart/uartIn/red_vga_OBUF[3]_inst_i_904_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  uart/uartIn/red_vga_OBUF[3]_inst_i_497/CO[3]
                         net (fo=1, routed)           0.000     5.102    uart/uartIn/red_vga_OBUF[3]_inst_i_497_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 f  uart/uartIn/red_vga_OBUF[3]_inst_i_171/CO[3]
                         net (fo=1, routed)           0.790     6.006    uart/uartIn/vga/res_num327_in
    SLICE_X51Y105        LUT4 (Prop_lut4_I2_O)        0.124     6.130 f  uart/uartIn/red_vga_OBUF[3]_inst_i_40/O
                         net (fo=1, routed)           0.586     6.716    uart/uartIn/red_vga_OBUF[3]_inst_i_40_n_0
    SLICE_X48Y108        LUT4 (Prop_lut4_I3_O)        0.124     6.840 f  uart/uartIn/red_vga_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.890     7.731    uart/uartIn/red_vga_OBUF[3]_inst_i_10_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124     7.855 r  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.285     9.140    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X63Y117        LUT5 (Prop_lut5_I1_O)        0.124     9.264 r  uart/uartIn/green_vga_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.588    12.851    green_vga_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    16.390 r  green_vga_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.390    green_vga[0]
    C6                                                                r  green_vga[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uartIn/image_res_reg[289]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_vga[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.250ns  (logic 6.636ns (38.471%)  route 10.614ns (61.529%))
  Logic Levels:           14  (CARRY4=7 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.626    -0.914    uart/uartIn/clk_out2
    SLICE_X53Y97         FDRE                                         r  uart/uartIn/image_res_reg[289]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  uart/uartIn/image_res_reg[289]/Q
                         net (fo=4, routed)           1.768     1.311    uart/uartIn/image_res[289]
    SLICE_X58Y79         LUT1 (Prop_lut1_I0_O)        0.124     1.435 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2412/O
                         net (fo=1, routed)           0.000     1.435    uart/uartIn/red_vga_OBUF[3]_inst_i_2412_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.968 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2304/CO[3]
                         net (fo=1, routed)           0.000     1.968    uart/uartIn/red_vga_OBUF[3]_inst_i_2304_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.085 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2106/CO[3]
                         net (fo=1, routed)           0.000     2.085    uart/uartIn/red_vga_OBUF[3]_inst_i_2106_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.202 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1505/CO[3]
                         net (fo=1, routed)           0.000     2.202    uart/uartIn/red_vga_OBUF[3]_inst_i_1505_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.456 r  uart/uartIn/red_vga_OBUF[3]_inst_i_913/CO[0]
                         net (fo=20, routed)          1.767     4.223    uart/uartIn/red_vga_OBUF[3]_inst_i_913_n_3
    SLICE_X55Y99         LUT2 (Prop_lut2_I0_O)        0.367     4.590 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1502/O
                         net (fo=1, routed)           0.000     4.590    uart/uartIn/red_vga_OBUF[3]_inst_i_1502_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.988 r  uart/uartIn/red_vga_OBUF[3]_inst_i_904/CO[3]
                         net (fo=1, routed)           0.001     4.988    uart/uartIn/red_vga_OBUF[3]_inst_i_904_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  uart/uartIn/red_vga_OBUF[3]_inst_i_497/CO[3]
                         net (fo=1, routed)           0.000     5.102    uart/uartIn/red_vga_OBUF[3]_inst_i_497_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 f  uart/uartIn/red_vga_OBUF[3]_inst_i_171/CO[3]
                         net (fo=1, routed)           0.790     6.006    uart/uartIn/vga/res_num327_in
    SLICE_X51Y105        LUT4 (Prop_lut4_I2_O)        0.124     6.130 f  uart/uartIn/red_vga_OBUF[3]_inst_i_40/O
                         net (fo=1, routed)           0.586     6.716    uart/uartIn/red_vga_OBUF[3]_inst_i_40_n_0
    SLICE_X48Y108        LUT4 (Prop_lut4_I3_O)        0.124     6.840 f  uart/uartIn/red_vga_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.890     7.731    uart/uartIn/red_vga_OBUF[3]_inst_i_10_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124     7.855 r  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.553     9.407    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X62Y118        LUT5 (Prop_lut5_I1_O)        0.124     9.531 r  uart/uartIn/green_vga_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.259    12.790    green_vga_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    16.337 r  green_vga_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.337    green_vga[2]
    B6                                                                r  green_vga[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uartIn/image_res_reg[289]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_vga[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.238ns  (logic 6.638ns (38.509%)  route 10.600ns (61.491%))
  Logic Levels:           14  (CARRY4=7 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.626    -0.914    uart/uartIn/clk_out2
    SLICE_X53Y97         FDRE                                         r  uart/uartIn/image_res_reg[289]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  uart/uartIn/image_res_reg[289]/Q
                         net (fo=4, routed)           1.768     1.311    uart/uartIn/image_res[289]
    SLICE_X58Y79         LUT1 (Prop_lut1_I0_O)        0.124     1.435 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2412/O
                         net (fo=1, routed)           0.000     1.435    uart/uartIn/red_vga_OBUF[3]_inst_i_2412_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.968 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2304/CO[3]
                         net (fo=1, routed)           0.000     1.968    uart/uartIn/red_vga_OBUF[3]_inst_i_2304_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.085 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2106/CO[3]
                         net (fo=1, routed)           0.000     2.085    uart/uartIn/red_vga_OBUF[3]_inst_i_2106_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.202 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1505/CO[3]
                         net (fo=1, routed)           0.000     2.202    uart/uartIn/red_vga_OBUF[3]_inst_i_1505_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.456 r  uart/uartIn/red_vga_OBUF[3]_inst_i_913/CO[0]
                         net (fo=20, routed)          1.767     4.223    uart/uartIn/red_vga_OBUF[3]_inst_i_913_n_3
    SLICE_X55Y99         LUT2 (Prop_lut2_I0_O)        0.367     4.590 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1502/O
                         net (fo=1, routed)           0.000     4.590    uart/uartIn/red_vga_OBUF[3]_inst_i_1502_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.988 r  uart/uartIn/red_vga_OBUF[3]_inst_i_904/CO[3]
                         net (fo=1, routed)           0.001     4.988    uart/uartIn/red_vga_OBUF[3]_inst_i_904_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  uart/uartIn/red_vga_OBUF[3]_inst_i_497/CO[3]
                         net (fo=1, routed)           0.000     5.102    uart/uartIn/red_vga_OBUF[3]_inst_i_497_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  uart/uartIn/red_vga_OBUF[3]_inst_i_171/CO[3]
                         net (fo=1, routed)           0.790     6.006    uart/uartIn/vga/res_num327_in
    SLICE_X51Y105        LUT4 (Prop_lut4_I2_O)        0.124     6.130 r  uart/uartIn/red_vga_OBUF[3]_inst_i_40/O
                         net (fo=1, routed)           0.586     6.716    uart/uartIn/red_vga_OBUF[3]_inst_i_40_n_0
    SLICE_X48Y108        LUT4 (Prop_lut4_I3_O)        0.124     6.840 r  uart/uartIn/red_vga_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.890     7.731    uart/uartIn/red_vga_OBUF[3]_inst_i_10_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124     7.855 f  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.633     9.488    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X63Y118        LUT5 (Prop_lut5_I1_O)        0.124     9.612 r  uart/uartIn/red_vga_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.164    12.776    red_vga_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    16.325 r  red_vga_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.325    red_vga[1]
    B4                                                                r  red_vga[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uartIn/image_res_reg[289]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_vga[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.158ns  (logic 6.613ns (38.544%)  route 10.545ns (61.456%))
  Logic Levels:           14  (CARRY4=7 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.626    -0.914    uart/uartIn/clk_out2
    SLICE_X53Y97         FDRE                                         r  uart/uartIn/image_res_reg[289]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  uart/uartIn/image_res_reg[289]/Q
                         net (fo=4, routed)           1.768     1.311    uart/uartIn/image_res[289]
    SLICE_X58Y79         LUT1 (Prop_lut1_I0_O)        0.124     1.435 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2412/O
                         net (fo=1, routed)           0.000     1.435    uart/uartIn/red_vga_OBUF[3]_inst_i_2412_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.968 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2304/CO[3]
                         net (fo=1, routed)           0.000     1.968    uart/uartIn/red_vga_OBUF[3]_inst_i_2304_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.085 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2106/CO[3]
                         net (fo=1, routed)           0.000     2.085    uart/uartIn/red_vga_OBUF[3]_inst_i_2106_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.202 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1505/CO[3]
                         net (fo=1, routed)           0.000     2.202    uart/uartIn/red_vga_OBUF[3]_inst_i_1505_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.456 r  uart/uartIn/red_vga_OBUF[3]_inst_i_913/CO[0]
                         net (fo=20, routed)          1.767     4.223    uart/uartIn/red_vga_OBUF[3]_inst_i_913_n_3
    SLICE_X55Y99         LUT2 (Prop_lut2_I0_O)        0.367     4.590 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1502/O
                         net (fo=1, routed)           0.000     4.590    uart/uartIn/red_vga_OBUF[3]_inst_i_1502_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.988 r  uart/uartIn/red_vga_OBUF[3]_inst_i_904/CO[3]
                         net (fo=1, routed)           0.001     4.988    uart/uartIn/red_vga_OBUF[3]_inst_i_904_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  uart/uartIn/red_vga_OBUF[3]_inst_i_497/CO[3]
                         net (fo=1, routed)           0.000     5.102    uart/uartIn/red_vga_OBUF[3]_inst_i_497_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 f  uart/uartIn/red_vga_OBUF[3]_inst_i_171/CO[3]
                         net (fo=1, routed)           0.790     6.006    uart/uartIn/vga/res_num327_in
    SLICE_X51Y105        LUT4 (Prop_lut4_I2_O)        0.124     6.130 f  uart/uartIn/red_vga_OBUF[3]_inst_i_40/O
                         net (fo=1, routed)           0.586     6.716    uart/uartIn/red_vga_OBUF[3]_inst_i_40_n_0
    SLICE_X48Y108        LUT4 (Prop_lut4_I3_O)        0.124     6.840 f  uart/uartIn/red_vga_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.890     7.731    uart/uartIn/red_vga_OBUF[3]_inst_i_10_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124     7.855 r  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.542     9.396    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X62Y118        LUT5 (Prop_lut5_I1_O)        0.124     9.520 r  uart/uartIn/blue_vga_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.201    12.721    blue_vga_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523    16.244 r  blue_vga_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.244    blue_vga[2]
    D7                                                                r  blue_vga[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uartIn/image_res_reg[289]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_vga[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.020ns  (logic 6.637ns (38.994%)  route 10.383ns (61.006%))
  Logic Levels:           14  (CARRY4=7 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.626    -0.914    uart/uartIn/clk_out2
    SLICE_X53Y97         FDRE                                         r  uart/uartIn/image_res_reg[289]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  uart/uartIn/image_res_reg[289]/Q
                         net (fo=4, routed)           1.768     1.311    uart/uartIn/image_res[289]
    SLICE_X58Y79         LUT1 (Prop_lut1_I0_O)        0.124     1.435 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2412/O
                         net (fo=1, routed)           0.000     1.435    uart/uartIn/red_vga_OBUF[3]_inst_i_2412_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.968 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2304/CO[3]
                         net (fo=1, routed)           0.000     1.968    uart/uartIn/red_vga_OBUF[3]_inst_i_2304_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.085 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2106/CO[3]
                         net (fo=1, routed)           0.000     2.085    uart/uartIn/red_vga_OBUF[3]_inst_i_2106_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.202 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1505/CO[3]
                         net (fo=1, routed)           0.000     2.202    uart/uartIn/red_vga_OBUF[3]_inst_i_1505_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.456 r  uart/uartIn/red_vga_OBUF[3]_inst_i_913/CO[0]
                         net (fo=20, routed)          1.767     4.223    uart/uartIn/red_vga_OBUF[3]_inst_i_913_n_3
    SLICE_X55Y99         LUT2 (Prop_lut2_I0_O)        0.367     4.590 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1502/O
                         net (fo=1, routed)           0.000     4.590    uart/uartIn/red_vga_OBUF[3]_inst_i_1502_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.988 r  uart/uartIn/red_vga_OBUF[3]_inst_i_904/CO[3]
                         net (fo=1, routed)           0.001     4.988    uart/uartIn/red_vga_OBUF[3]_inst_i_904_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  uart/uartIn/red_vga_OBUF[3]_inst_i_497/CO[3]
                         net (fo=1, routed)           0.000     5.102    uart/uartIn/red_vga_OBUF[3]_inst_i_497_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 f  uart/uartIn/red_vga_OBUF[3]_inst_i_171/CO[3]
                         net (fo=1, routed)           0.790     6.006    uart/uartIn/vga/res_num327_in
    SLICE_X51Y105        LUT4 (Prop_lut4_I2_O)        0.124     6.130 f  uart/uartIn/red_vga_OBUF[3]_inst_i_40/O
                         net (fo=1, routed)           0.586     6.716    uart/uartIn/red_vga_OBUF[3]_inst_i_40_n_0
    SLICE_X48Y108        LUT4 (Prop_lut4_I3_O)        0.124     6.840 f  uart/uartIn/red_vga_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.890     7.731    uart/uartIn/red_vga_OBUF[3]_inst_i_10_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124     7.855 r  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.280     9.135    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X63Y117        LUT5 (Prop_lut5_I1_O)        0.124     9.259 r  uart/uartIn/blue_vga_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.301    12.560    blue_vga_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    16.107 r  blue_vga_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.107    blue_vga[0]
    B7                                                                r  blue_vga[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/image_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getImage/image_pause_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.093ns  (logic 0.467ns (42.739%)  route 0.626ns (57.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.512    -1.508    uart/clk_out2
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.367    -1.141 f  uart/image_state_reg[0]/Q
                         net (fo=57, routed)          0.626    -0.516    uart/image_state[0]
    SLICE_X58Y99         LUT6 (Prop_lut6_I2_O)        0.100    -0.416 r  uart/image_pause_i_1/O
                         net (fo=1, routed)           0.000    -0.416    getImage/image_pause_reg_0
    SLICE_X58Y99         FDRE                                         r  getImage/image_pause_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/image_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getImage/get_ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.334ns  (logic 0.467ns (35.007%)  route 0.867ns (64.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.512    -1.508    uart/clk_out2
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.367    -1.141 r  uart/image_state_reg[0]/Q
                         net (fo=57, routed)          0.867    -0.274    uart/image_state[0]
    SLICE_X60Y96         LUT6 (Prop_lut6_I2_O)        0.100    -0.174 r  uart/get_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.174    getImage/get_ready_reg_0
    SLICE_X60Y96         FDRE                                         r  getImage/get_ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/uartGetData/col_pos_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.021ns  (logic 0.141ns (13.812%)  route 0.880ns (86.188%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.569    -0.595    uart/clk_out2
    SLICE_X41Y98         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          0.880     0.426    uart/uartOut/uartGetData/AR[0]
    SLICE_X10Y138        FDCE                                         f  uart/uartOut/uartGetData/col_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/uartGetData/col_pos_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.081ns  (logic 0.141ns (13.043%)  route 0.940ns (86.957%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.569    -0.595    uart/clk_out2
    SLICE_X41Y98         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          0.940     0.486    uart/uartOut/uartGetData/AR[0]
    SLICE_X10Y140        FDCE                                         f  uart/uartOut/uartGetData/col_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/uartGetData/col_pos_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.081ns  (logic 0.141ns (13.043%)  route 0.940ns (86.957%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.569    -0.595    uart/clk_out2
    SLICE_X41Y98         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          0.940     0.486    uart/uartOut/uartGetData/AR[0]
    SLICE_X10Y140        FDCE                                         f  uart/uartOut/uartGetData/col_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/uartGetData/col_pos_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.081ns  (logic 0.141ns (13.043%)  route 0.940ns (86.957%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.569    -0.595    uart/clk_out2
    SLICE_X41Y98         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          0.940     0.486    uart/uartOut/uartGetData/AR[0]
    SLICE_X10Y140        FDCE                                         f  uart/uartOut/uartGetData/col_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/uartGetData/col_pos_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.081ns  (logic 0.141ns (13.043%)  route 0.940ns (86.957%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.569    -0.595    uart/clk_out2
    SLICE_X41Y98         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          0.940     0.486    uart/uartOut/uartGetData/AR[0]
    SLICE_X10Y140        FDCE                                         f  uart/uartOut/uartGetData/col_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/uartGetData/col_pos_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.081ns  (logic 0.141ns (13.043%)  route 0.940ns (86.957%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.569    -0.595    uart/clk_out2
    SLICE_X41Y98         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          0.940     0.486    uart/uartOut/uartGetData/AR[0]
    SLICE_X10Y140        FDCE                                         f  uart/uartOut/uartGetData/col_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/uartGetData/row_pos_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.136ns  (logic 0.141ns (12.410%)  route 0.995ns (87.590%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.569    -0.595    uart/clk_out2
    SLICE_X41Y98         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          0.995     0.541    uart/uartOut/uartGetData/AR[0]
    SLICE_X9Y138         FDCE                                         f  uart/uartOut/uartGetData/row_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/uartGetData/row_pos_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.136ns  (logic 0.141ns (12.410%)  route 0.995ns (87.590%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.569    -0.595    uart/clk_out2
    SLICE_X41Y98         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          0.995     0.541    uart/uartOut/uartGetData/AR[0]
    SLICE_X9Y138         FDCE                                         f  uart/uartOut/uartGetData/row_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clk_wiz_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_out3_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.336ns  (logic 3.618ns (43.401%)  route 4.718ns (56.599%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    15.645 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    17.364    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 f  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          2.999    20.459    xclk_OBUF
    F16                  OBUF (Prop_obuf_I_O)         3.522    23.981 f  xclk_OBUF_inst/O
                         net (fo=0)                   0.000    23.981    xclk
    F16                                                               f  xclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera/sender/data_temp_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sio_d
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.020ns  (logic 4.182ns (52.143%)  route 3.838ns (47.857%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.794    -0.746    camera/sender/clk_out3
    SLICE_X8Y174         FDSE                                         r  camera/sender/data_temp_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y174         FDSE (Prop_fdse_C_Q)         0.478    -0.268 r  camera/sender/data_temp_reg[31]/Q
                         net (fo=1, routed)           3.838     3.571    sio_d_OBUF
    H14                  OBUFT (Prop_obuft_I_O)       3.704     7.275 r  sio_d_OBUFT_inst/O
                         net (fo=0)                   0.000     7.275    sio_d
    H14                                                               r  sio_d (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera/sender/sio_c_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sio_c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.426ns  (logic 4.120ns (64.114%)  route 2.306ns (35.886%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.708    -0.832    camera/sender/clk_out3
    SLICE_X3Y141         FDRE                                         r  camera/sender/sio_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  camera/sender/sio_c_reg/Q
                         net (fo=1, routed)           2.306     1.893    sio_c_OBUF
    H16                  OBUF (Prop_obuf_I_O)         3.701     5.594 r  sio_c_OBUF_inst/O
                         net (fo=0)                   0.000     5.594    sio_c
    H16                                                               r  sio_c (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_out3_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.249ns (50.152%)  route 1.241ns (49.848%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.742    -0.421    xclk_OBUF
    F16                  OBUF (Prop_obuf_I_O)         1.223     0.802 r  xclk_OBUF_inst/O
                         net (fo=0)                   0.000     0.802    xclk
    F16                                                               r  xclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera/sender/sio_d_send_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sio_d
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.969ns  (logic 0.988ns (50.188%)  route 0.981ns (49.812%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.598    -0.566    camera/sender/clk_out3
    SLICE_X2Y143         FDRE                                         r  camera/sender/sio_d_send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  camera/sender/sio_d_send_reg/Q
                         net (fo=2, routed)           0.981     0.578    sio_d_TRI
    H14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.402 r  sio_d_OBUFT_inst/O
                         net (fo=0)                   0.000     1.402    sio_d
    H14                                                               r  sio_d (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera/sender/sio_c_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sio_c
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.409ns (69.923%)  route 0.606ns (30.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.597    -0.567    camera/sender/clk_out3
    SLICE_X3Y141         FDRE                                         r  camera/sender/sio_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  camera/sender/sio_c_reg/Q
                         net (fo=1, routed)           0.606     0.167    sio_c_OBUF
    H16                  OBUF (Prop_obuf_I_O)         1.281     1.448 r  sio_c_OBUF_inst/O
                         net (fo=0)                   0.000     1.448    sio_c
    H16                                                               r  sio_c (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out4_clk_wiz_0
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_vga[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.033ns  (logic 6.250ns (34.661%)  route 11.782ns (65.339%))
  Logic Levels:           11  (LUT5=3 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.605    -0.935    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X57Y113        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         1.748     1.269    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X36Y106        LUT6 (Prop_lut6_I2_O)        0.124     1.393 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_32/O
                         net (fo=1, routed)           0.000     1.393    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_32_n_0
    SLICE_X36Y106        MUXF7 (Prop_muxf7_I1_O)      0.245     1.638 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     1.638    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_15_n_0
    SLICE_X36Y106        MUXF8 (Prop_muxf8_I0_O)      0.104     1.742 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           1.345     3.087    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X59Y123        LUT6 (Prop_lut6_I5_O)        0.316     3.403 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.403    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1_n_0
    SLICE_X59Y123        MUXF7 (Prop_muxf7_I0_O)      0.238     3.641 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=6, routed)           1.786     5.427    vga_data[8]
    SLICE_X59Y118        LUT6 (Prop_lut6_I4_O)        0.298     5.725 r  red_vga_OBUF[3]_inst_i_42/O
                         net (fo=2, routed)           0.875     6.600    red_vga_OBUF[3]_inst_i_42_n_0
    SLICE_X58Y118        LUT5 (Prop_lut5_I1_O)        0.146     6.746 r  red_vga_OBUF[3]_inst_i_12/O
                         net (fo=3, routed)           0.625     7.372    red_vga_OBUF[3]_inst_i_12_n_0
    SLICE_X60Y117        LUT5 (Prop_lut5_I0_O)        0.320     7.692 r  red_vga_OBUF[1]_inst_i_3/O
                         net (fo=2, routed)           1.009     8.701    bluetooth/green_vga_OBUF[1]_inst_i_1_2
    SLICE_X62Y117        LUT6 (Prop_lut6_I0_O)        0.328     9.029 f  bluetooth/red_vga_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           1.032    10.061    uart/uartIn/red_vga[1]
    SLICE_X63Y118        LUT5 (Prop_lut5_I4_O)        0.124    10.185 r  uart/uartIn/blue_vga_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.361    13.546    blue_vga_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    17.097 r  blue_vga_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.097    blue_vga[1]
    C7                                                                r  blue_vga[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_vga[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.942ns  (logic 6.361ns (35.454%)  route 11.581ns (64.546%))
  Logic Levels:           12  (LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.605    -0.935    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X57Y113        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         1.748     1.269    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X36Y106        LUT6 (Prop_lut6_I2_O)        0.124     1.393 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_32/O
                         net (fo=1, routed)           0.000     1.393    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_32_n_0
    SLICE_X36Y106        MUXF7 (Prop_muxf7_I1_O)      0.245     1.638 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     1.638    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_15_n_0
    SLICE_X36Y106        MUXF8 (Prop_muxf8_I0_O)      0.104     1.742 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           1.345     3.087    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X59Y123        LUT6 (Prop_lut6_I5_O)        0.316     3.403 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.403    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1_n_0
    SLICE_X59Y123        MUXF7 (Prop_muxf7_I0_O)      0.238     3.641 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=6, routed)           1.786     5.427    vga_data[8]
    SLICE_X59Y118        LUT6 (Prop_lut6_I4_O)        0.298     5.725 r  red_vga_OBUF[3]_inst_i_42/O
                         net (fo=2, routed)           0.875     6.600    red_vga_OBUF[3]_inst_i_42_n_0
    SLICE_X58Y118        LUT5 (Prop_lut5_I1_O)        0.146     6.746 r  red_vga_OBUF[3]_inst_i_12/O
                         net (fo=3, routed)           0.625     7.372    red_vga_OBUF[3]_inst_i_12_n_0
    SLICE_X60Y117        LUT5 (Prop_lut5_I0_O)        0.320     7.692 r  red_vga_OBUF[1]_inst_i_3/O
                         net (fo=2, routed)           1.026     8.718    red_vga_OBUF[1]_inst_i_3_n_0
    SLICE_X62Y117        LUT5 (Prop_lut5_I0_O)        0.328     9.046 r  red_vga_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.165     9.211    bluetooth/green_vga_OBUF[0]_inst_i_1
    SLICE_X62Y117        LUT6 (Prop_lut6_I0_O)        0.124     9.335 f  bluetooth/red_vga_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.422     9.757    uart/uartIn/red_vga[0]
    SLICE_X63Y117        LUT5 (Prop_lut5_I4_O)        0.124     9.881 r  uart/uartIn/green_vga_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.588    13.469    green_vga_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    17.007 r  green_vga_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.007    green_vga[0]
    C6                                                                r  green_vga[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_vga[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.914ns  (logic 6.244ns (34.853%)  route 11.671ns (65.147%))
  Logic Levels:           11  (LUT5=3 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.605    -0.935    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X57Y113        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         1.748     1.269    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X36Y106        LUT6 (Prop_lut6_I2_O)        0.124     1.393 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_32/O
                         net (fo=1, routed)           0.000     1.393    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_32_n_0
    SLICE_X36Y106        MUXF7 (Prop_muxf7_I1_O)      0.245     1.638 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     1.638    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_15_n_0
    SLICE_X36Y106        MUXF8 (Prop_muxf8_I0_O)      0.104     1.742 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           1.345     3.087    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X59Y123        LUT6 (Prop_lut6_I5_O)        0.316     3.403 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.403    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1_n_0
    SLICE_X59Y123        MUXF7 (Prop_muxf7_I0_O)      0.238     3.641 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=6, routed)           1.786     5.427    vga_data[8]
    SLICE_X59Y118        LUT6 (Prop_lut6_I4_O)        0.298     5.725 r  red_vga_OBUF[3]_inst_i_42/O
                         net (fo=2, routed)           0.875     6.600    red_vga_OBUF[3]_inst_i_42_n_0
    SLICE_X58Y118        LUT5 (Prop_lut5_I1_O)        0.146     6.746 r  red_vga_OBUF[3]_inst_i_12/O
                         net (fo=3, routed)           0.625     7.372    red_vga_OBUF[3]_inst_i_12_n_0
    SLICE_X60Y117        LUT5 (Prop_lut5_I0_O)        0.320     7.692 r  red_vga_OBUF[1]_inst_i_3/O
                         net (fo=2, routed)           1.009     8.701    bluetooth/green_vga_OBUF[1]_inst_i_1_2
    SLICE_X62Y117        LUT6 (Prop_lut6_I0_O)        0.328     9.029 f  bluetooth/red_vga_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           1.031    10.060    uart/uartIn/red_vga[1]
    SLICE_X63Y118        LUT5 (Prop_lut5_I4_O)        0.124    10.184 r  uart/uartIn/green_vga_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.250    13.434    green_vga_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    16.979 r  green_vga_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.979    green_vga[1]
    A5                                                                r  green_vga[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_vga[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.835ns  (logic 6.247ns (35.028%)  route 11.588ns (64.972%))
  Logic Levels:           11  (LUT5=3 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.605    -0.935    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X57Y113        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         1.748     1.269    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X36Y106        LUT6 (Prop_lut6_I2_O)        0.124     1.393 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_32/O
                         net (fo=1, routed)           0.000     1.393    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_32_n_0
    SLICE_X36Y106        MUXF7 (Prop_muxf7_I1_O)      0.245     1.638 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     1.638    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_15_n_0
    SLICE_X36Y106        MUXF8 (Prop_muxf8_I0_O)      0.104     1.742 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           1.345     3.087    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X59Y123        LUT6 (Prop_lut6_I5_O)        0.316     3.403 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.403    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1_n_0
    SLICE_X59Y123        MUXF7 (Prop_muxf7_I0_O)      0.238     3.641 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=6, routed)           1.786     5.427    vga_data[8]
    SLICE_X59Y118        LUT6 (Prop_lut6_I4_O)        0.298     5.725 r  red_vga_OBUF[3]_inst_i_42/O
                         net (fo=2, routed)           0.875     6.600    red_vga_OBUF[3]_inst_i_42_n_0
    SLICE_X58Y118        LUT5 (Prop_lut5_I1_O)        0.146     6.746 r  red_vga_OBUF[3]_inst_i_12/O
                         net (fo=3, routed)           0.625     7.372    red_vga_OBUF[3]_inst_i_12_n_0
    SLICE_X60Y117        LUT5 (Prop_lut5_I0_O)        0.320     7.692 r  red_vga_OBUF[1]_inst_i_3/O
                         net (fo=2, routed)           1.009     8.701    bluetooth/green_vga_OBUF[1]_inst_i_1_2
    SLICE_X62Y117        LUT6 (Prop_lut6_I0_O)        0.328     9.029 f  bluetooth/red_vga_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           1.034    10.063    uart/uartIn/red_vga[1]
    SLICE_X63Y118        LUT5 (Prop_lut5_I4_O)        0.124    10.187 r  uart/uartIn/red_vga_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.164    13.352    red_vga_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    16.900 r  red_vga_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.900    red_vga[1]
    B4                                                                r  red_vga[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_vga[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.665ns  (logic 6.370ns (36.060%)  route 11.295ns (63.940%))
  Logic Levels:           12  (LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.605    -0.935    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X57Y113        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         1.748     1.269    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X36Y106        LUT6 (Prop_lut6_I2_O)        0.124     1.393 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_32/O
                         net (fo=1, routed)           0.000     1.393    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_32_n_0
    SLICE_X36Y106        MUXF7 (Prop_muxf7_I1_O)      0.245     1.638 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     1.638    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_15_n_0
    SLICE_X36Y106        MUXF8 (Prop_muxf8_I0_O)      0.104     1.742 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           1.345     3.087    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X59Y123        LUT6 (Prop_lut6_I5_O)        0.316     3.403 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.403    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1_n_0
    SLICE_X59Y123        MUXF7 (Prop_muxf7_I0_O)      0.238     3.641 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=6, routed)           1.786     5.427    vga_data[8]
    SLICE_X59Y118        LUT6 (Prop_lut6_I4_O)        0.298     5.725 r  red_vga_OBUF[3]_inst_i_42/O
                         net (fo=2, routed)           0.875     6.600    red_vga_OBUF[3]_inst_i_42_n_0
    SLICE_X58Y118        LUT5 (Prop_lut5_I1_O)        0.146     6.746 r  red_vga_OBUF[3]_inst_i_12/O
                         net (fo=3, routed)           0.625     7.372    red_vga_OBUF[3]_inst_i_12_n_0
    SLICE_X60Y117        LUT5 (Prop_lut5_I0_O)        0.320     7.692 r  red_vga_OBUF[1]_inst_i_3/O
                         net (fo=2, routed)           1.026     8.718    red_vga_OBUF[1]_inst_i_3_n_0
    SLICE_X62Y117        LUT5 (Prop_lut5_I0_O)        0.328     9.046 r  red_vga_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.165     9.211    bluetooth/green_vga_OBUF[0]_inst_i_1
    SLICE_X62Y117        LUT6 (Prop_lut6_I0_O)        0.124     9.335 f  bluetooth/red_vga_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.423     9.758    uart/uartIn/red_vga[0]
    SLICE_X63Y117        LUT5 (Prop_lut5_I4_O)        0.124     9.882 r  uart/uartIn/blue_vga_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.301    13.183    blue_vga_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    16.730 r  blue_vga_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.730    blue_vga[0]
    B7                                                                r  blue_vga[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_vga[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.515ns  (logic 6.377ns (36.407%)  route 11.139ns (63.593%))
  Logic Levels:           12  (LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.605    -0.935    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X57Y113        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         1.748     1.269    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X36Y106        LUT6 (Prop_lut6_I2_O)        0.124     1.393 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_32/O
                         net (fo=1, routed)           0.000     1.393    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_32_n_0
    SLICE_X36Y106        MUXF7 (Prop_muxf7_I1_O)      0.245     1.638 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     1.638    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_15_n_0
    SLICE_X36Y106        MUXF8 (Prop_muxf8_I0_O)      0.104     1.742 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           1.345     3.087    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X59Y123        LUT6 (Prop_lut6_I5_O)        0.316     3.403 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.403    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1_n_0
    SLICE_X59Y123        MUXF7 (Prop_muxf7_I0_O)      0.238     3.641 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=6, routed)           1.786     5.427    vga_data[8]
    SLICE_X59Y118        LUT6 (Prop_lut6_I4_O)        0.298     5.725 r  red_vga_OBUF[3]_inst_i_42/O
                         net (fo=2, routed)           0.875     6.600    red_vga_OBUF[3]_inst_i_42_n_0
    SLICE_X58Y118        LUT5 (Prop_lut5_I1_O)        0.146     6.746 r  red_vga_OBUF[3]_inst_i_12/O
                         net (fo=3, routed)           0.625     7.372    red_vga_OBUF[3]_inst_i_12_n_0
    SLICE_X60Y117        LUT5 (Prop_lut5_I0_O)        0.320     7.692 r  red_vga_OBUF[1]_inst_i_3/O
                         net (fo=2, routed)           1.026     8.718    red_vga_OBUF[1]_inst_i_3_n_0
    SLICE_X62Y117        LUT5 (Prop_lut5_I0_O)        0.328     9.046 r  red_vga_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.165     9.211    bluetooth/green_vga_OBUF[0]_inst_i_1
    SLICE_X62Y117        LUT6 (Prop_lut6_I0_O)        0.124     9.335 f  bluetooth/red_vga_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.563     9.898    uart/uartIn/red_vga[0]
    SLICE_X63Y118        LUT5 (Prop_lut5_I4_O)        0.124    10.022 r  uart/uartIn/red_vga_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.005    13.027    red_vga_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    16.580 r  red_vga_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.580    red_vga[0]
    A3                                                                r  red_vga[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_vga[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.672ns  (logic 5.914ns (35.474%)  route 10.757ns (64.526%))
  Logic Levels:           10  (LUT5=2 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.605    -0.935    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X57Y113        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         1.748     1.269    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X36Y106        LUT6 (Prop_lut6_I2_O)        0.124     1.393 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_32/O
                         net (fo=1, routed)           0.000     1.393    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_32_n_0
    SLICE_X36Y106        MUXF7 (Prop_muxf7_I1_O)      0.245     1.638 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     1.638    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_15_n_0
    SLICE_X36Y106        MUXF8 (Prop_muxf8_I0_O)      0.104     1.742 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           1.345     3.087    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X59Y123        LUT6 (Prop_lut6_I5_O)        0.316     3.403 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.403    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1_n_0
    SLICE_X59Y123        MUXF7 (Prop_muxf7_I0_O)      0.238     3.641 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=6, routed)           1.786     5.427    vga_data[8]
    SLICE_X59Y118        LUT6 (Prop_lut6_I4_O)        0.298     5.725 r  red_vga_OBUF[3]_inst_i_42/O
                         net (fo=2, routed)           0.875     6.600    red_vga_OBUF[3]_inst_i_42_n_0
    SLICE_X58Y118        LUT5 (Prop_lut5_I1_O)        0.146     6.746 r  red_vga_OBUF[3]_inst_i_12/O
                         net (fo=3, routed)           0.816     7.562    red_vga_OBUF[3]_inst_i_12_n_0
    SLICE_X60Y117        LUT6 (Prop_lut6_I5_O)        0.328     7.890 f  red_vga_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           0.645     8.535    uart/uartIn/red_vga[2]
    SLICE_X59Y117        LUT5 (Prop_lut5_I4_O)        0.124     8.659 r  uart/uartIn/red_vga_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.542    12.201    red_vga_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    15.737 r  red_vga_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.737    red_vga[2]
    C5                                                                r  red_vga[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_vga[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.450ns  (logic 5.925ns (36.022%)  route 10.524ns (63.978%))
  Logic Levels:           10  (LUT5=3 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.605    -0.935    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X57Y113        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         1.748     1.269    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X36Y106        LUT6 (Prop_lut6_I2_O)        0.124     1.393 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_32/O
                         net (fo=1, routed)           0.000     1.393    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_32_n_0
    SLICE_X36Y106        MUXF7 (Prop_muxf7_I1_O)      0.245     1.638 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     1.638    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_15_n_0
    SLICE_X36Y106        MUXF8 (Prop_muxf8_I0_O)      0.104     1.742 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           1.345     3.087    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X59Y123        LUT6 (Prop_lut6_I5_O)        0.316     3.403 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.403    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1_n_0
    SLICE_X59Y123        MUXF7 (Prop_muxf7_I0_O)      0.238     3.641 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=6, routed)           1.786     5.427    vga_data[8]
    SLICE_X59Y118        LUT6 (Prop_lut6_I4_O)        0.298     5.725 r  red_vga_OBUF[3]_inst_i_42/O
                         net (fo=2, routed)           0.875     6.600    red_vga_OBUF[3]_inst_i_42_n_0
    SLICE_X58Y118        LUT5 (Prop_lut5_I1_O)        0.146     6.746 r  red_vga_OBUF[3]_inst_i_12/O
                         net (fo=3, routed)           0.625     7.372    red_vga_OBUF[3]_inst_i_12_n_0
    SLICE_X60Y117        LUT5 (Prop_lut5_I4_O)        0.328     7.700 f  red_vga_OBUF[3]_inst_i_4/O
                         net (fo=5, routed)           0.518     8.218    uart/uartIn/red_vga[3]_0
    SLICE_X61Y117        LUT5 (Prop_lut5_I4_O)        0.124     8.342 r  uart/uartIn/green_vga_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.626    11.968    green_vga_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    15.515 r  green_vga_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.515    green_vga[3]
    A6                                                                r  green_vga[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_vga[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.370ns  (logic 5.931ns (36.228%)  route 10.439ns (63.772%))
  Logic Levels:           10  (LUT5=3 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.605    -0.935    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X57Y113        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         1.748     1.269    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X36Y106        LUT6 (Prop_lut6_I2_O)        0.124     1.393 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_32/O
                         net (fo=1, routed)           0.000     1.393    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_32_n_0
    SLICE_X36Y106        MUXF7 (Prop_muxf7_I1_O)      0.245     1.638 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     1.638    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_15_n_0
    SLICE_X36Y106        MUXF8 (Prop_muxf8_I0_O)      0.104     1.742 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           1.345     3.087    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X59Y123        LUT6 (Prop_lut6_I5_O)        0.316     3.403 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.403    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1_n_0
    SLICE_X59Y123        MUXF7 (Prop_muxf7_I0_O)      0.238     3.641 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=6, routed)           1.786     5.427    vga_data[8]
    SLICE_X59Y118        LUT6 (Prop_lut6_I4_O)        0.298     5.725 r  red_vga_OBUF[3]_inst_i_42/O
                         net (fo=2, routed)           0.875     6.600    red_vga_OBUF[3]_inst_i_42_n_0
    SLICE_X58Y118        LUT5 (Prop_lut5_I1_O)        0.146     6.746 r  red_vga_OBUF[3]_inst_i_12/O
                         net (fo=3, routed)           0.625     7.372    red_vga_OBUF[3]_inst_i_12_n_0
    SLICE_X60Y117        LUT5 (Prop_lut5_I4_O)        0.328     7.700 f  red_vga_OBUF[3]_inst_i_4/O
                         net (fo=5, routed)           0.420     8.120    uart/uartIn/red_vga[3]_0
    SLICE_X59Y116        LUT5 (Prop_lut5_I2_O)        0.124     8.244 r  uart/uartIn/blue_vga_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.639    11.883    blue_vga_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    15.435 r  blue_vga_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.435    blue_vga[3]
    D8                                                                r  blue_vga[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_vga[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.335ns  (logic 5.925ns (36.274%)  route 10.410ns (63.726%))
  Logic Levels:           10  (LUT5=2 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.605    -0.935    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X57Y113        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         1.748     1.269    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X36Y106        LUT6 (Prop_lut6_I2_O)        0.124     1.393 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_32/O
                         net (fo=1, routed)           0.000     1.393    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_32_n_0
    SLICE_X36Y106        MUXF7 (Prop_muxf7_I1_O)      0.245     1.638 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     1.638    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_15_n_0
    SLICE_X36Y106        MUXF8 (Prop_muxf8_I0_O)      0.104     1.742 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           1.345     3.087    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X59Y123        LUT6 (Prop_lut6_I5_O)        0.316     3.403 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.403    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1_n_0
    SLICE_X59Y123        MUXF7 (Prop_muxf7_I0_O)      0.238     3.641 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=6, routed)           1.786     5.427    vga_data[8]
    SLICE_X59Y118        LUT6 (Prop_lut6_I4_O)        0.298     5.725 r  red_vga_OBUF[3]_inst_i_42/O
                         net (fo=2, routed)           0.875     6.600    red_vga_OBUF[3]_inst_i_42_n_0
    SLICE_X58Y118        LUT5 (Prop_lut5_I1_O)        0.146     6.746 r  red_vga_OBUF[3]_inst_i_12/O
                         net (fo=3, routed)           0.816     7.562    red_vga_OBUF[3]_inst_i_12_n_0
    SLICE_X60Y117        LUT6 (Prop_lut6_I5_O)        0.328     7.890 f  red_vga_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           0.580     8.471    uart/uartIn/red_vga[2]
    SLICE_X62Y118        LUT5 (Prop_lut5_I4_O)        0.124     8.595 r  uart/uartIn/green_vga_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.259    11.854    green_vga_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    15.400 r  green_vga_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.400    green_vga[2]
    B6                                                                r  green_vga[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display7/dis_pos_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_pos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.664ns  (logic 1.377ns (82.801%)  route 0.286ns (17.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.598    -0.566    display7/clk_out4
    SLICE_X0Y103         FDRE                                         r  display7/dis_pos_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  display7/dis_pos_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.286    -0.139    lopt
    J18                  OBUF (Prop_obuf_I_O)         1.236     1.097 r  dis_pos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.097    dis_pos[1]
    J18                                                               r  dis_pos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display7/dis_pos_reg[7]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_pos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.678ns  (logic 1.392ns (82.947%)  route 0.286ns (17.053%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.599    -0.565    display7/clk_out4
    SLICE_X0Y83          FDRE                                         r  display7/dis_pos_reg[7]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  display7/dis_pos_reg[7]_lopt_replica_4/Q
                         net (fo=1, routed)           0.286    -0.138    lopt_3
    P14                  OBUF (Prop_obuf_I_O)         1.251     1.113 r  dis_pos_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.113    dis_pos[4]
    P14                                                               r  dis_pos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display7/dis_pos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_pos[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.681ns  (logic 1.395ns (82.981%)  route 0.286ns (17.019%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.604    -0.560    display7/clk_out4
    SLICE_X0Y53          FDRE                                         r  display7/dis_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  display7/dis_pos_reg[7]/Q
                         net (fo=1, routed)           0.286    -0.133    dis_pos_OBUF[1]
    U13                  OBUF (Prop_obuf_I_O)         1.254     1.121 r  dis_pos_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.121    dis_pos[7]
    U13                                                               r  dis_pos[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display7/dis_pos_reg[7]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_pos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.716ns  (logic 1.393ns (81.181%)  route 0.323ns (18.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.594    -0.570    display7/clk_out4
    SLICE_X0Y71          FDRE                                         r  display7/dis_pos_reg[7]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  display7/dis_pos_reg[7]_lopt_replica_5/Q
                         net (fo=1, routed)           0.323    -0.106    lopt_4
    T14                  OBUF (Prop_obuf_I_O)         1.252     1.146 r  dis_pos_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.146    dis_pos[5]
    T14                                                               r  dis_pos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display7/dis_pos_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_pos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.717ns  (logic 1.394ns (81.186%)  route 0.323ns (18.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.596    -0.568    display7/clk_out4
    SLICE_X0Y111         FDRE                                         r  display7/dis_pos_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display7/dis_pos_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           0.323    -0.104    lopt_2
    J14                  OBUF (Prop_obuf_I_O)         1.253     1.149 r  dis_pos_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.149    dis_pos[3]
    J14                                                               r  dis_pos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display7/dis_pos_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_pos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.760ns  (logic 1.416ns (80.448%)  route 0.344ns (19.552%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.604    -0.560    display7/clk_out4
    SLICE_X0Y53          FDRE                                         r  display7/dis_pos_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  display7/dis_pos_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           0.344    -0.075    lopt_1
    T9                   OBUF (Prop_obuf_I_O)         1.275     1.200 r  dis_pos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.200    dis_pos[2]
    T9                                                                r  dis_pos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display7/oData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 1.358ns (70.233%)  route 0.576ns (29.767%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.570    -0.594    display7/clk_out4
    SLICE_X12Y100        FDRE                                         r  display7/oData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  display7/oData_reg[2]/Q
                         net (fo=1, routed)           0.576     0.146    display_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     1.340 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.340    display[2]
    K16                                                               r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display7/oData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.392ns (70.549%)  route 0.581ns (29.451%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.568    -0.596    display7/clk_out4
    SLICE_X9Y109         FDRE                                         r  display7/oData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  display7/oData_reg[3]/Q
                         net (fo=1, routed)           0.581     0.126    display_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     1.377 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.377    display[3]
    K13                                                               r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display7/dis_pos_reg[7]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_pos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.383ns (69.410%)  route 0.609ns (30.590%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.591    -0.573    display7/clk_out4
    SLICE_X74Y103        FDRE                                         r  display7/dis_pos_reg[7]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  display7/dis_pos_reg[7]_lopt_replica_6/Q
                         net (fo=1, routed)           0.609     0.200    lopt_5
    K2                   OBUF (Prop_obuf_I_O)         1.219     1.419 r  dis_pos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.419    dis_pos[6]
    K2                                                                r  dis_pos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display7/oData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.155ns  (logic 1.420ns (65.896%)  route 0.735ns (34.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.568    -0.596    display7/clk_out4
    SLICE_X9Y109         FDRE                                         r  display7/oData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  display7/oData_reg[6]/Q
                         net (fo=1, routed)           0.735     0.267    display_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.292     1.559 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.559    display[6]
    L18                                                               r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/uartOut/uartGetData/row_pos_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart/image_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.026ns  (logic 4.931ns (44.721%)  route 6.095ns (55.279%))
  Logic Levels:           6  (DSP48E1=1 FDCE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDCE                         0.000     0.000 r  uart/uartOut/uartGetData/row_pos_reg[8]/C
    SLICE_X9Y139         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  uart/uartOut/uartGetData/row_pos_reg[8]/Q
                         net (fo=3, routed)           1.164     1.583    uart/uartOut/uartGetData/row_pos[8]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[8]_P[18])
                                                      4.016     5.599 r  uart/uartOut/uartGetData/ram_addr0/P[18]
                         net (fo=2, routed)           1.509     7.109    uart/uartOut/uartGetData/uart_addr[18]
    SLICE_X12Y131        LUT4 (Prop_lut4_I2_O)        0.124     7.233 f  uart/uartOut/uartGetData/image_state[2]_i_10/O
                         net (fo=1, routed)           0.427     7.660    uart/uartOut/uartGetData/image_state[2]_i_10_n_0
    SLICE_X12Y130        LUT5 (Prop_lut5_I4_O)        0.124     7.784 f  uart/uartOut/uartGetData/image_state[2]_i_8/O
                         net (fo=1, routed)           0.596     8.380    uart/uartOut/uartGetData/image_state[2]_i_8_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I5_O)        0.124     8.504 r  uart/uartOut/uartGetData/image_state[2]_i_5/O
                         net (fo=3, routed)           2.398    10.902    uart/uartOut_n_35
    SLICE_X51Y98         LUT6 (Prop_lut6_I3_O)        0.124    11.026 r  uart/image_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.026    uart/image_state[0]_i_1_n_0
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.512    -1.508    uart/clk_out2
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[0]/C

Slack:                    inf
  Source:                 uart/uartOut/uartGetData/row_pos_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart/image_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.858ns  (logic 4.931ns (45.413%)  route 5.927ns (54.587%))
  Logic Levels:           6  (DSP48E1=1 FDCE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDCE                         0.000     0.000 r  uart/uartOut/uartGetData/row_pos_reg[8]/C
    SLICE_X9Y139         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  uart/uartOut/uartGetData/row_pos_reg[8]/Q
                         net (fo=3, routed)           1.164     1.583    uart/uartOut/uartGetData/row_pos[8]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[8]_P[18])
                                                      4.016     5.599 r  uart/uartOut/uartGetData/ram_addr0/P[18]
                         net (fo=2, routed)           1.509     7.109    uart/uartOut/uartGetData/uart_addr[18]
    SLICE_X12Y131        LUT4 (Prop_lut4_I2_O)        0.124     7.233 f  uart/uartOut/uartGetData/image_state[2]_i_10/O
                         net (fo=1, routed)           0.427     7.660    uart/uartOut/uartGetData/image_state[2]_i_10_n_0
    SLICE_X12Y130        LUT5 (Prop_lut5_I4_O)        0.124     7.784 f  uart/uartOut/uartGetData/image_state[2]_i_8/O
                         net (fo=1, routed)           0.596     8.380    uart/uartOut/uartGetData/image_state[2]_i_8_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I5_O)        0.124     8.504 r  uart/uartOut/uartGetData/image_state[2]_i_5/O
                         net (fo=3, routed)           2.230    10.734    uart/uartOut_n_35
    SLICE_X51Y98         LUT6 (Prop_lut6_I3_O)        0.124    10.858 r  uart/image_state[2]_i_1/O
                         net (fo=1, routed)           0.000    10.858    uart/image_state[2]_i_1_n_0
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.512    -1.508    uart/clk_out2
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[2]/C

Slack:                    inf
  Source:                 uart/uartOut/uartGetData/row_pos_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart/image_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.621ns  (logic 4.931ns (46.426%)  route 5.690ns (53.574%))
  Logic Levels:           6  (DSP48E1=1 FDCE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDCE                         0.000     0.000 r  uart/uartOut/uartGetData/row_pos_reg[8]/C
    SLICE_X9Y139         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  uart/uartOut/uartGetData/row_pos_reg[8]/Q
                         net (fo=3, routed)           1.164     1.583    uart/uartOut/uartGetData/row_pos[8]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[8]_P[18])
                                                      4.016     5.599 r  uart/uartOut/uartGetData/ram_addr0/P[18]
                         net (fo=2, routed)           1.509     7.109    uart/uartOut/uartGetData/uart_addr[18]
    SLICE_X12Y131        LUT4 (Prop_lut4_I2_O)        0.124     7.233 f  uart/uartOut/uartGetData/image_state[2]_i_10/O
                         net (fo=1, routed)           0.427     7.660    uart/uartOut/uartGetData/image_state[2]_i_10_n_0
    SLICE_X12Y130        LUT5 (Prop_lut5_I4_O)        0.124     7.784 f  uart/uartOut/uartGetData/image_state[2]_i_8/O
                         net (fo=1, routed)           0.596     8.380    uart/uartOut/uartGetData/image_state[2]_i_8_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I5_O)        0.124     8.504 r  uart/uartOut/uartGetData/image_state[2]_i_5/O
                         net (fo=3, routed)           1.993    10.497    uart/uartOut_n_35
    SLICE_X51Y98         LUT6 (Prop_lut6_I3_O)        0.124    10.621 r  uart/image_state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.621    uart/image_state[1]_i_1_n_0
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.512    -1.508    uart/clk_out2
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bluetooth/bps_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.205ns  (logic 1.478ns (23.812%)  route 4.728ns (76.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=117, routed)         4.728     6.205    bluetooth/rst_IBUF
    SLICE_X68Y91         FDRE                                         r  bluetooth/bps_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.511    -1.509    bluetooth/clk_out2
    SLICE_X68Y91         FDRE                                         r  bluetooth/bps_cnt_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bluetooth/bps_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.205ns  (logic 1.478ns (23.812%)  route 4.728ns (76.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=117, routed)         4.728     6.205    bluetooth/rst_IBUF
    SLICE_X68Y91         FDRE                                         r  bluetooth/bps_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.511    -1.509    bluetooth/clk_out2
    SLICE_X68Y91         FDRE                                         r  bluetooth/bps_cnt_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bluetooth/bps_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.205ns  (logic 1.478ns (23.812%)  route 4.728ns (76.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=117, routed)         4.728     6.205    bluetooth/rst_IBUF
    SLICE_X68Y91         FDRE                                         r  bluetooth/bps_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.511    -1.509    bluetooth/clk_out2
    SLICE_X68Y91         FDRE                                         r  bluetooth/bps_cnt_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bluetooth/bps_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.205ns  (logic 1.478ns (23.812%)  route 4.728ns (76.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=117, routed)         4.728     6.205    bluetooth/rst_IBUF
    SLICE_X68Y91         FDRE                                         r  bluetooth/bps_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.511    -1.509    bluetooth/clk_out2
    SLICE_X68Y91         FDRE                                         r  bluetooth/bps_cnt_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bluetooth/bps_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.205ns  (logic 1.478ns (23.812%)  route 4.728ns (76.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=117, routed)         4.728     6.205    bluetooth/rst_IBUF
    SLICE_X68Y91         FDRE                                         r  bluetooth/bps_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.511    -1.509    bluetooth/clk_out2
    SLICE_X68Y91         FDRE                                         r  bluetooth/bps_cnt_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bluetooth/bps_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.205ns  (logic 1.478ns (23.812%)  route 4.728ns (76.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=117, routed)         4.728     6.205    bluetooth/rst_IBUF
    SLICE_X68Y91         FDRE                                         r  bluetooth/bps_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.511    -1.509    bluetooth/clk_out2
    SLICE_X68Y91         FDRE                                         r  bluetooth/bps_cnt_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bluetooth/bps_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.027ns  (logic 1.478ns (24.514%)  route 4.550ns (75.486%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=117, routed)         4.550     6.027    bluetooth/rst_IBUF
    SLICE_X70Y92         FDRE                                         r  bluetooth/bps_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.511    -1.509    bluetooth/clk_out2
    SLICE_X70Y92         FDRE                                         r  bluetooth/bps_cnt_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 getImage/image_pause_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/image_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.328ns (43.251%)  route 0.430ns (56.749%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE                         0.000     0.000 r  getImage/image_pause_reg/C
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  getImage/image_pause_reg/Q
                         net (fo=2, routed)           0.174     0.341    uart/image_pause
    SLICE_X58Y99         LUT5 (Prop_lut5_I3_O)        0.043     0.384 r  uart/image_state[2]_i_6/O
                         net (fo=3, routed)           0.256     0.640    uart/image_state[2]_i_6_n_0
    SLICE_X51Y98         LUT6 (Prop_lut6_I4_O)        0.118     0.758 r  uart/image_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.758    uart/image_state[0]_i_1_n_0
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.836    -0.837    uart/clk_out2
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[0]/C

Slack:                    inf
  Source:                 getImage/image_pause_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/image_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.328ns (38.846%)  route 0.516ns (61.154%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE                         0.000     0.000 r  getImage/image_pause_reg/C
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  getImage/image_pause_reg/Q
                         net (fo=2, routed)           0.174     0.341    uart/image_pause
    SLICE_X58Y99         LUT5 (Prop_lut5_I3_O)        0.043     0.384 r  uart/image_state[2]_i_6/O
                         net (fo=3, routed)           0.342     0.726    uart/image_state[2]_i_6_n_0
    SLICE_X51Y98         LUT6 (Prop_lut6_I4_O)        0.118     0.844 r  uart/image_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.844    uart/image_state[2]_i_1_n_0
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.836    -0.837    uart/clk_out2
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[2]/C

Slack:                    inf
  Source:                 getImage/image_pause_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/image_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.328ns (35.331%)  route 0.600ns (64.669%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE                         0.000     0.000 r  getImage/image_pause_reg/C
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  getImage/image_pause_reg/Q
                         net (fo=2, routed)           0.174     0.341    uart/image_pause
    SLICE_X58Y99         LUT5 (Prop_lut5_I3_O)        0.043     0.384 f  uart/image_state[2]_i_6/O
                         net (fo=3, routed)           0.426     0.810    uart/image_state[2]_i_6_n_0
    SLICE_X51Y98         LUT6 (Prop_lut6_I4_O)        0.118     0.928 r  uart/image_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.928    uart/image_state[1]_i_1_n_0
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.836    -0.837    uart/clk_out2
    SLICE_X51Y98         FDCE                                         r  uart/image_state_reg[1]/C

Slack:                    inf
  Source:                 bluetooth_in
                            (input port)
  Destination:            bluetooth/bluetooth_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.259ns  (logic 0.255ns (20.270%)  route 1.003ns (79.730%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 r  bluetooth_in (IN)
                         net (fo=0)                   0.000     0.000    bluetooth_in
    G6                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  bluetooth_in_IBUF_inst/O
                         net (fo=5, routed)           1.003     1.259    bluetooth/D[0]
    SLICE_X64Y97         FDRE                                         r  bluetooth/bluetooth_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.841    -0.832    bluetooth/clk_out2
    SLICE_X64Y97         FDRE                                         r  bluetooth/bluetooth_out_reg[0]/C

Slack:                    inf
  Source:                 bluetooth_in
                            (input port)
  Destination:            bluetooth/first_two_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.300ns  (logic 0.255ns (19.622%)  route 1.045ns (80.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 r  bluetooth_in (IN)
                         net (fo=0)                   0.000     0.000    bluetooth_in
    G6                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  bluetooth_in_IBUF_inst/O
                         net (fo=5, routed)           1.045     1.300    bluetooth/D[0]
    SLICE_X71Y92         FDSE                                         r  bluetooth/first_two_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.839    -0.834    bluetooth/clk_out2
    SLICE_X71Y92         FDSE                                         r  bluetooth/first_two_reg[0]/C

Slack:                    inf
  Source:                 bluetooth_in
                            (input port)
  Destination:            bluetooth/bluetooth_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.306ns  (logic 0.255ns (19.537%)  route 1.051ns (80.463%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 r  bluetooth_in (IN)
                         net (fo=0)                   0.000     0.000    bluetooth_in
    G6                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  bluetooth_in_IBUF_inst/O
                         net (fo=5, routed)           1.051     1.306    bluetooth/D[0]
    SLICE_X67Y93         FDRE                                         r  bluetooth/bluetooth_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.840    -0.833    bluetooth/clk_out2
    SLICE_X67Y93         FDRE                                         r  bluetooth/bluetooth_out_reg[3]/C

Slack:                    inf
  Source:                 bluetooth_in
                            (input port)
  Destination:            bluetooth/bluetooth_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.311ns  (logic 0.255ns (19.453%)  route 1.056ns (80.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 r  bluetooth_in (IN)
                         net (fo=0)                   0.000     0.000    bluetooth_in
    G6                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  bluetooth_in_IBUF_inst/O
                         net (fo=5, routed)           1.056     1.311    bluetooth/D[0]
    SLICE_X64Y96         FDRE                                         r  bluetooth/bluetooth_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.840    -0.833    bluetooth/clk_out2
    SLICE_X64Y96         FDRE                                         r  bluetooth/bluetooth_out_reg[2]/C

Slack:                    inf
  Source:                 bluetooth_in
                            (input port)
  Destination:            bluetooth/bluetooth_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.361ns  (logic 0.255ns (18.749%)  route 1.106ns (81.251%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 r  bluetooth_in (IN)
                         net (fo=0)                   0.000     0.000    bluetooth_in
    G6                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  bluetooth_in_IBUF_inst/O
                         net (fo=5, routed)           1.106     1.361    bluetooth/D[0]
    SLICE_X66Y94         FDRE                                         r  bluetooth/bluetooth_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.840    -0.833    bluetooth/clk_out2
    SLICE_X66Y94         FDRE                                         r  bluetooth/bluetooth_out_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart/uart_out_rst_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.421ns  (logic 0.245ns (17.268%)  route 1.176ns (82.732%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=117, routed)         1.176     1.421    uart/rst_IBUF
    SLICE_X41Y98         FDPE                                         f  uart/uart_out_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.841    -0.832    uart/clk_out2
    SLICE_X41Y98         FDPE                                         r  uart/uart_out_rst_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart/uart_in_rst_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.563ns  (logic 0.245ns (15.703%)  route 1.318ns (84.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=117, routed)         1.318     1.563    uart/rst_IBUF
    SLICE_X48Y98         FDPE                                         f  uart/uart_in_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.838    -0.835    uart/clk_out2
    SLICE_X48Y98         FDPE                                         r  uart/uart_in_rst_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_clk_wiz_0

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/sender/data_temp_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.178ns  (logic 1.478ns (20.586%)  route 5.700ns (79.414%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=117, routed)         5.700     7.178    camera/sender/rst_IBUF
    SLICE_X9Y174         FDSE                                         r  camera/sender/data_temp_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.668    -1.352    camera/sender/clk_out3
    SLICE_X9Y174         FDSE                                         r  camera/sender/data_temp_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/sender/data_temp_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.178ns  (logic 1.478ns (20.586%)  route 5.700ns (79.414%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=117, routed)         5.700     7.178    camera/sender/rst_IBUF
    SLICE_X9Y174         FDSE                                         r  camera/sender/data_temp_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.668    -1.352    camera/sender/clk_out3
    SLICE_X9Y174         FDSE                                         r  camera/sender/data_temp_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/sender/data_temp_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.178ns  (logic 1.478ns (20.586%)  route 5.700ns (79.414%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=117, routed)         5.700     7.178    camera/sender/rst_IBUF
    SLICE_X9Y174         FDSE                                         r  camera/sender/data_temp_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.668    -1.352    camera/sender/clk_out3
    SLICE_X9Y174         FDSE                                         r  camera/sender/data_temp_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/sender/data_temp_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.178ns  (logic 1.478ns (20.586%)  route 5.700ns (79.414%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=117, routed)         5.700     7.178    camera/sender/rst_IBUF
    SLICE_X8Y174         FDSE                                         r  camera/sender/data_temp_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.668    -1.352    camera/sender/clk_out3
    SLICE_X8Y174         FDSE                                         r  camera/sender/data_temp_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/sender/data_temp_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.178ns  (logic 1.478ns (20.586%)  route 5.700ns (79.414%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=117, routed)         5.700     7.178    camera/sender/rst_IBUF
    SLICE_X8Y174         FDSE                                         r  camera/sender/data_temp_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.668    -1.352    camera/sender/clk_out3
    SLICE_X8Y174         FDSE                                         r  camera/sender/data_temp_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/sender/data_temp_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.178ns  (logic 1.478ns (20.586%)  route 5.700ns (79.414%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=117, routed)         5.700     7.178    camera/sender/rst_IBUF
    SLICE_X8Y174         FDSE                                         r  camera/sender/data_temp_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.668    -1.352    camera/sender/clk_out3
    SLICE_X8Y174         FDSE                                         r  camera/sender/data_temp_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/sender/data_temp_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.178ns  (logic 1.478ns (20.586%)  route 5.700ns (79.414%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=117, routed)         5.700     7.178    camera/sender/rst_IBUF
    SLICE_X8Y174         FDSE                                         r  camera/sender/data_temp_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.668    -1.352    camera/sender/clk_out3
    SLICE_X8Y174         FDSE                                         r  camera/sender/data_temp_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/sender/data_temp_reg[27]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.178ns  (logic 1.478ns (20.586%)  route 5.700ns (79.414%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=117, routed)         5.700     7.178    camera/sender/rst_IBUF
    SLICE_X9Y174         FDSE                                         r  camera/sender/data_temp_reg[27]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.668    -1.352    camera/sender/clk_out3
    SLICE_X9Y174         FDSE                                         r  camera/sender/data_temp_reg[27]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/sender/data_temp_reg[28]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.178ns  (logic 1.478ns (20.586%)  route 5.700ns (79.414%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=117, routed)         5.700     7.178    camera/sender/rst_IBUF
    SLICE_X9Y174         FDSE                                         r  camera/sender/data_temp_reg[28]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.668    -1.352    camera/sender/clk_out3
    SLICE_X9Y174         FDSE                                         r  camera/sender/data_temp_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/sender/data_temp_reg[29]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.178ns  (logic 1.478ns (20.586%)  route 5.700ns (79.414%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=117, routed)         5.700     7.178    camera/sender/rst_IBUF
    SLICE_X9Y174         FDSE                                         r  camera/sender/data_temp_reg[29]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.668    -1.352    camera/sender/clk_out3
    SLICE_X9Y174         FDSE                                         r  camera/sender/data_temp_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/sender/change_time_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.475ns  (logic 0.290ns (19.693%)  route 1.184ns (80.307%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=117, routed)         1.065     1.311    camera/sender/rst_IBUF
    SLICE_X3Y141         LUT5 (Prop_lut5_I0_O)        0.045     1.356 r  camera/sender/change_time[8]_i_1/O
                         net (fo=7, routed)           0.119     1.475    camera/sender/change_time[8]_i_1_n_0
    SLICE_X2Y141         FDRE                                         r  camera/sender/change_time_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.870    -0.803    camera/sender/clk_out3
    SLICE_X2Y141         FDRE                                         r  camera/sender/change_time_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/sender/change_time_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.475ns  (logic 0.290ns (19.693%)  route 1.184ns (80.307%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=117, routed)         1.065     1.311    camera/sender/rst_IBUF
    SLICE_X3Y141         LUT5 (Prop_lut5_I0_O)        0.045     1.356 r  camera/sender/change_time[8]_i_1/O
                         net (fo=7, routed)           0.119     1.475    camera/sender/change_time[8]_i_1_n_0
    SLICE_X2Y141         FDRE                                         r  camera/sender/change_time_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.870    -0.803    camera/sender/clk_out3
    SLICE_X2Y141         FDRE                                         r  camera/sender/change_time_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/sender/change_time_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.475ns  (logic 0.290ns (19.693%)  route 1.184ns (80.307%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=117, routed)         1.065     1.311    camera/sender/rst_IBUF
    SLICE_X3Y141         LUT5 (Prop_lut5_I0_O)        0.045     1.356 r  camera/sender/change_time[8]_i_1/O
                         net (fo=7, routed)           0.119     1.475    camera/sender/change_time[8]_i_1_n_0
    SLICE_X2Y141         FDRE                                         r  camera/sender/change_time_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.870    -0.803    camera/sender/clk_out3
    SLICE_X2Y141         FDRE                                         r  camera/sender/change_time_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/sender/change_time_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.475ns  (logic 0.290ns (19.693%)  route 1.184ns (80.307%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=117, routed)         1.065     1.311    camera/sender/rst_IBUF
    SLICE_X3Y141         LUT5 (Prop_lut5_I0_O)        0.045     1.356 r  camera/sender/change_time[8]_i_1/O
                         net (fo=7, routed)           0.119     1.475    camera/sender/change_time[8]_i_1_n_0
    SLICE_X2Y141         FDRE                                         r  camera/sender/change_time_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.870    -0.803    camera/sender/clk_out3
    SLICE_X2Y141         FDRE                                         r  camera/sender/change_time_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/sender/change_time_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.475ns  (logic 0.290ns (19.693%)  route 1.184ns (80.307%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=117, routed)         1.065     1.311    camera/sender/rst_IBUF
    SLICE_X3Y141         LUT5 (Prop_lut5_I0_O)        0.045     1.356 r  camera/sender/change_time[8]_i_1/O
                         net (fo=7, routed)           0.119     1.475    camera/sender/change_time[8]_i_1_n_0
    SLICE_X2Y141         FDRE                                         r  camera/sender/change_time_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.870    -0.803    camera/sender/clk_out3
    SLICE_X2Y141         FDRE                                         r  camera/sender/change_time_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/sender/change_time_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.475ns  (logic 0.290ns (19.693%)  route 1.184ns (80.307%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=117, routed)         1.065     1.311    camera/sender/rst_IBUF
    SLICE_X3Y141         LUT5 (Prop_lut5_I0_O)        0.045     1.356 r  camera/sender/change_time[8]_i_1/O
                         net (fo=7, routed)           0.119     1.475    camera/sender/change_time[8]_i_1_n_0
    SLICE_X2Y141         FDRE                                         r  camera/sender/change_time_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.870    -0.803    camera/sender/clk_out3
    SLICE_X2Y141         FDRE                                         r  camera/sender/change_time_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/sender/change_time_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.475ns  (logic 0.290ns (19.693%)  route 1.184ns (80.307%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=117, routed)         1.065     1.311    camera/sender/rst_IBUF
    SLICE_X3Y141         LUT5 (Prop_lut5_I0_O)        0.045     1.356 r  camera/sender/change_time[8]_i_1/O
                         net (fo=7, routed)           0.119     1.475    camera/sender/change_time[8]_i_1_n_0
    SLICE_X2Y141         FDRE                                         r  camera/sender/change_time_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.870    -0.803    camera/sender/clk_out3
    SLICE_X2Y141         FDRE                                         r  camera/sender/change_time_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/sender/next_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.526ns  (logic 0.294ns (19.301%)  route 1.231ns (80.699%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=117, routed)         1.065     1.311    camera/sender/rst_IBUF
    SLICE_X3Y141         LUT5 (Prop_lut5_I0_O)        0.049     1.360 r  camera/sender/next_state[3]_i_1/O
                         net (fo=5, routed)           0.166     1.526    camera/sender/sio_c1_out
    SLICE_X2Y142         FDRE                                         r  camera/sender/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.870    -0.803    camera/sender/clk_out3
    SLICE_X2Y142         FDRE                                         r  camera/sender/next_state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/sender/next_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.526ns  (logic 0.294ns (19.301%)  route 1.231ns (80.699%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=117, routed)         1.065     1.311    camera/sender/rst_IBUF
    SLICE_X3Y141         LUT5 (Prop_lut5_I0_O)        0.049     1.360 r  camera/sender/next_state[3]_i_1/O
                         net (fo=5, routed)           0.166     1.526    camera/sender/sio_c1_out
    SLICE_X2Y142         FDRE                                         r  camera/sender/next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.870    -0.803    camera/sender/clk_out3
    SLICE_X2Y142         FDRE                                         r  camera/sender/next_state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/sender/next_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.526ns  (logic 0.294ns (19.301%)  route 1.231ns (80.699%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=117, routed)         1.065     1.311    camera/sender/rst_IBUF
    SLICE_X3Y141         LUT5 (Prop_lut5_I0_O)        0.049     1.360 r  camera/sender/next_state[3]_i_1/O
                         net (fo=5, routed)           0.166     1.526    camera/sender/sio_c1_out
    SLICE_X2Y142         FDRE                                         r  camera/sender/next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.870    -0.803    camera/sender/clk_out3
    SLICE_X2Y142         FDRE                                         r  camera/sender/next_state_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out4_clk_wiz_0

Max Delay          3756 Endpoints
Min Delay          3756 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 getImage/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.007ns  (logic 0.518ns (3.452%)  route 14.489ns (96.548%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE                         0.000     0.000 r  getImage/data_out_reg[11]/C
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  getImage/data_out_reg[11]/Q
                         net (fo=75, routed)         14.489    15.007    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y14         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.544    -1.477    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 getImage/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.542ns  (logic 0.518ns (3.562%)  route 14.024ns (96.438%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE                         0.000     0.000 r  getImage/data_out_reg[11]/C
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  getImage/data_out_reg[11]/Q
                         net (fo=75, routed)         14.024    14.542    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y15         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.550    -1.471    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 getImage/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.333ns  (logic 0.518ns (3.614%)  route 13.815ns (96.386%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE                         0.000     0.000 r  getImage/data_out_reg[11]/C
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  getImage/data_out_reg[11]/Q
                         net (fo=75, routed)         13.815    14.333    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y16         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.555    -1.466    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 getImage/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.175ns  (logic 0.518ns (3.654%)  route 13.657ns (96.346%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE                         0.000     0.000 r  getImage/data_out_reg[11]/C
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  getImage/data_out_reg[11]/Q
                         net (fo=75, routed)         13.657    14.175    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y17         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.559    -1.462    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 getImage/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.808ns  (logic 0.518ns (3.751%)  route 13.290ns (96.249%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE                         0.000     0.000 r  getImage/data_out_reg[11]/C
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  getImage/data_out_reg[11]/Q
                         net (fo=75, routed)         13.290    13.808    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y18         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.561    -1.460    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 vga/ram_addr_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.561ns  (logic 0.807ns (5.951%)  route 12.754ns (94.049%))
  Logic Levels:           3  (LDCE=1 LUT4=2)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        LDCE                         0.000     0.000 r  vga/ram_addr_reg[15]/G
    SLICE_X28Y126        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  vga/ram_addr_reg[15]/Q
                         net (fo=106, routed)         7.389     7.948    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X52Y85         LUT4 (Prop_lut4_I3_O)        0.124     8.072 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38/O
                         net (fo=11, routed)          2.785    10.857    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/ram_addr_reg[15]
    SLICE_X72Y129        LUT4 (Prop_lut4_I0_O)        0.124    10.981 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37/O
                         net (fo=1, routed)           2.580    13.561    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/enb_array[65]
    RAMB36_X2Y35         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.748    -1.273    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y35         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 vga/ram_addr_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.525ns  (logic 0.807ns (5.967%)  route 12.718ns (94.033%))
  Logic Levels:           3  (LDCE=1 LUT4=2)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        LDCE                         0.000     0.000 r  vga/ram_addr_reg[15]/G
    SLICE_X28Y126        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  vga/ram_addr_reg[15]/Q
                         net (fo=106, routed)         7.389     7.948    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X52Y85         LUT4 (Prop_lut4_I3_O)        0.124     8.072 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38/O
                         net (fo=11, routed)          2.476    10.548    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3
    SLICE_X63Y129        LUT4 (Prop_lut4_I3_O)        0.124    10.672 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__32/O
                         net (fo=1, routed)           2.852    13.525    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/enb_array[71]
    RAMB36_X1Y38         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.711    -1.310    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 vga/ram_addr_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.517ns  (logic 0.807ns (5.970%)  route 12.710ns (94.030%))
  Logic Levels:           3  (LDCE=1 LUT4=2)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        LDCE                         0.000     0.000 r  vga/ram_addr_reg[15]/G
    SLICE_X28Y126        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  vga/ram_addr_reg[15]/Q
                         net (fo=106, routed)         7.389     7.948    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X52Y85         LUT4 (Prop_lut4_I3_O)        0.124     8.072 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38/O
                         net (fo=11, routed)          2.270    10.342    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3
    SLICE_X62Y129        LUT4 (Prop_lut4_I3_O)        0.124    10.466 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__36/O
                         net (fo=1, routed)           3.051    13.517    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/enb_array[67]
    RAMB36_X1Y39         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.712    -1.309    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y39         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 getImage/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.359ns  (logic 0.518ns (3.878%)  route 12.841ns (96.122%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE                         0.000     0.000 r  getImage/data_out_reg[11]/C
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  getImage/data_out_reg[11]/Q
                         net (fo=75, routed)         12.841    13.359    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y19         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.562    -1.459    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 getImage/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.148ns  (logic 0.518ns (3.940%)  route 12.630ns (96.060%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE                         0.000     0.000 r  getImage/data_out_reg[11]/C
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  getImage/data_out_reg[11]/Q
                         net (fo=75, routed)         12.630    13.148    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y20         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         1.544    -1.477    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 getImage/data_out_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.612%)  route 0.175ns (55.388%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE                         0.000     0.000 r  getImage/data_out_reg[9]/C
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  getImage/data_out_reg[9]/Q
                         net (fo=75, routed)          0.175     0.316    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X1Y19         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.882    -0.791    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 getImage/now_addr_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.492%)  route 0.188ns (59.508%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE                         0.000     0.000 r  getImage/now_addr_reg[9]/C
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  getImage/now_addr_reg[9]/Q
                         net (fo=104, routed)         0.188     0.316    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y18         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.881    -0.792    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 getImage/now_addr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.364%)  route 0.189ns (59.636%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE                         0.000     0.000 r  getImage/now_addr_reg[4]/C
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  getImage/now_addr_reg[4]/Q
                         net (fo=104, routed)         0.189     0.317    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y18         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.881    -0.792    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 getImage/now_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.117%)  route 0.179ns (55.883%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE                         0.000     0.000 r  getImage/now_addr_reg[1]/C
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  getImage/now_addr_reg[1]/Q
                         net (fo=104, routed)         0.179     0.320    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y18         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.881    -0.792    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 getImage/now_addr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.573%)  route 0.242ns (65.427%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE                         0.000     0.000 r  getImage/now_addr_reg[6]/C
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  getImage/now_addr_reg[6]/Q
                         net (fo=104, routed)         0.242     0.370    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X1Y18         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.881    -0.792    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 getImage/now_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.960%)  route 0.230ns (62.040%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE                         0.000     0.000 r  getImage/now_addr_reg[2]/C
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  getImage/now_addr_reg[2]/Q
                         net (fo=104, routed)         0.230     0.371    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y18         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.881    -0.792    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 getImage/now_addr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.392%)  route 0.244ns (65.608%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE                         0.000     0.000 r  getImage/now_addr_reg[5]/C
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  getImage/now_addr_reg[5]/Q
                         net (fo=104, routed)         0.244     0.372    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X1Y18         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.881    -0.792    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 getImage/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.266%)  route 0.237ns (62.734%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE                         0.000     0.000 r  getImage/data_out_reg[5]/C
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  getImage/data_out_reg[5]/Q
                         net (fo=75, routed)          0.237     0.378    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y18         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.881    -0.792    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 getImage/now_addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.914%)  route 0.241ns (63.086%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE                         0.000     0.000 r  getImage/now_addr_reg[0]/C
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  getImage/now_addr_reg[0]/Q
                         net (fo=104, routed)         0.241     0.382    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y18         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.881    -0.792    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 getImage/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.644%)  route 0.266ns (65.356%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y84         FDRE                         0.000     0.000 r  getImage/data_out_reg[6]/C
    SLICE_X68Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  getImage/data_out_reg[6]/Q
                         net (fo=75, routed)          0.266     0.407    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X2Y16         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=920, routed)         0.902    -0.771    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK





