============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Dec 20 2022  02:47:17 pm
  Module:                 busca_padrao
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[1]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (F) RC_CG_HIER_INST12/enl_reg/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1039                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  EA_reg[1]/C                 -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[1]/Q                 -       C->Q  R     DFRRX4         6 85.9   210   368     368 
  g54205/Q                    -       A->Q  F     INX4           6 53.1    94    75     443 
  g55664/Q                    -       A->Q  R     INX4           4 25.8    55    47     490 
  g55714/Q                    -       BN->Q R     NA4I2X2        6 47.0   209   316     806 
  g7004/Q                     -       A->Q  F     INX1           1  8.7    80    63     869 
  RC_CG_HIER_INST12/g7/Q      -       A->Q  F     OR2X1          1  9.4    82   170    1039 
  RC_CG_HIER_INST12/enl_reg/D -       -     F     DLLQX1         1    -     -     0    1039 
#-------------------------------------------------------------------------------------------

