{
    "description": "Only LUT benchmarks where LUT > 100",
    "tool": "vivado",
    "yosys_path": "yosys/install/bin/yosys",
    "abc_script": "scripts/synth/abc/abc_base6.v2.scr",
    "yosys_template_script": "scripts/synth/yosys/yosys_template_synth_rs_area.ys",
    "vivado_template_script": "scripts/synth/vivado/vivado_v1_template.tcl",
    "diamond_template_script": "scripts/synth/diamond/diamond_template.tcl",
    "num_process": 32,
    "timeout": 21600,
    "verific": true,
    "benchmarks": [
        {
            "name": "b04",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/i99t/b04", 
            "top_module": "b04"
        },
        {
            "name": "b05",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/i99t/b05", 
            "top_module": "b05"
        },
        {
            "name": "b11",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/i99t/b11", 
            "top_module": "b11"
        },
        {
            "name": "b12",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/i99t/b12", 
            "top_module": "b12"
        },
        {
            "name": "b14",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/i99t/b14", 
            "top_module": "b14"
        },
        {
            "name": "b15",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/i99t/b15", 
            "top_module": "b15"
        },
        {
            "name": "b17",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/i99t/b17", 
            "top_module": "b17"
        },
        {
            "name": "b18",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/i99t/b18", 
            "top_module": "b18"
        },
        {
            "name": "b20",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/i99t/b20", 
            "top_module": "b20"
        },
        {
            "name": "b21",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/i99t/b21", 
            "top_module": "b21"
        },
        {
            "name": "b22",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/i99t/b22", 
            "top_module": "b22"
        }
    ]
}
