{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 06 22:02:43 2023 " "Info: Processing started: Tue Jun 06 22:02:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Clock_on_FPGA -c Clock_on_FPGA " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Clock_on_FPGA -c Clock_on_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "time_module:com_time_module\|alarm:com_alarm\|alarm_ring~80 " "Warning: Node \"time_module:com_time_module\|alarm:com_alarm\|alarm_ring~80\"" {  } { { "alarm.vhd" "" { Text "F:/电子钟系统/alarm.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "alarm.vhd" "" { Text "F:/电子钟系统/alarm.vhd" 15 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "time_module:com_time_module\|sig_tmp_hour2\[3\]~76 " "Warning: Node \"time_module:com_time_module\|sig_tmp_hour2\[3\]~76\"" {  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 82 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "time_module:com_time_module\|sig_tmp_hour2\[2\]~72 " "Warning: Node \"time_module:com_time_module\|sig_tmp_hour2\[2\]~72\"" {  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 82 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "time_module:com_time_module\|sig_tmp_hour2\[1\]~68 " "Warning: Node \"time_module:com_time_module\|sig_tmp_hour2\[1\]~68\"" {  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 82 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "time_module:com_time_module\|sig_tmp_hour2\[0\]~64 " "Warning: Node \"time_module:com_time_module\|sig_tmp_hour2\[0\]~64\"" {  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 82 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "time_module:com_time_module\|sig_tmp_min2\[3\]~75 " "Warning: Node \"time_module:com_time_module\|sig_tmp_min2\[3\]~75\"" {  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 80 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "time_module:com_time_module\|sig_tmp_min2\[1\]~67 " "Warning: Node \"time_module:com_time_module\|sig_tmp_min2\[1\]~67\"" {  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 80 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "time_module:com_time_module\|sig_tmp_min2\[0\]~63 " "Warning: Node \"time_module:com_time_module\|sig_tmp_min2\[0\]~63\"" {  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 80 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "time_module:com_time_module\|sig_tmp_hour1\[3\]~75 " "Warning: Node \"time_module:com_time_module\|sig_tmp_hour1\[3\]~75\"" {  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 81 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 81 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "time_module:com_time_module\|sig_tmp_hour1\[1\]~67 " "Warning: Node \"time_module:com_time_module\|sig_tmp_hour1\[1\]~67\"" {  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 81 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 81 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "time_module:com_time_module\|sig_tmp_hour1\[0\]~63 " "Warning: Node \"time_module:com_time_module\|sig_tmp_hour1\[0\]~63\"" {  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 81 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 81 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "time_module:com_time_module\|sig_tmp_min1\[0\]~63 " "Warning: Node \"time_module:com_time_module\|sig_tmp_min1\[0\]~63\"" {  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 79 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "time_module:com_time_module\|sig_tmp_min1\[1\]~67 " "Warning: Node \"time_module:com_time_module\|sig_tmp_min1\[1\]~67\"" {  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 79 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "time_module:com_time_module\|sig_tmp_hour1\[2\]~71 " "Warning: Node \"time_module:com_time_module\|sig_tmp_hour1\[2\]~71\"" {  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 81 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 81 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "time_module:com_time_module\|sig_tmp_min2\[2\]~71 " "Warning: Node \"time_module:com_time_module\|sig_tmp_min2\[2\]~71\"" {  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 80 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "time_module:com_time_module\|sig_tmp_min1\[2\]~71 " "Warning: Node \"time_module:com_time_module\|sig_tmp_min1\[2\]~71\"" {  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 79 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "time_module:com_time_module\|sig_tmp_min1\[3\]~75 " "Warning: Node \"time_module:com_time_module\|sig_tmp_min1\[3\]~75\"" {  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 79 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in_100 " "Info: Assuming node \"clk_in_100\" is an undefined clock" {  } { { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in_100" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "set " "Info: Assuming node \"set\" is an undefined clock" {  } { { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "set" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "switch\[1\] " "Info: Assuming node \"switch\[1\]\" is an undefined clock" {  } { { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "switch\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "switch\[0\] " "Info: Assuming node \"switch\[0\]\" is an undefined clock" {  } { { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "switch\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "state " "Info: Assuming node \"state\" is an undefined clock" {  } { { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ctr_module:com_ctr_module\|add_hour~5 " "Info: Detected gated clock \"ctr_module:com_ctr_module\|add_hour~5\" as buffer" {  } { { "ctr_module.vhd" "" { Text "F:/电子钟系统/ctr_module.vhd" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctr_module:com_ctr_module\|add_hour~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "time_module:com_time_module\|clk_hour~54 " "Info: Detected gated clock \"time_module:com_time_module\|clk_hour~54\" as buffer" {  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_module:com_time_module\|clk_hour~54" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctr_module:com_ctr_module\|add_hour~4sexp " "Info: Detected gated clock \"ctr_module:com_ctr_module\|add_hour~4sexp\" as buffer" {  } { { "ctr_module.vhd" "" { Text "F:/电子钟系统/ctr_module.vhd" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctr_module:com_ctr_module\|add_hour~4sexp" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "time_module:com_time_module\|counter_60:com_min\|co " "Info: Detected ripple clock \"time_module:com_time_module\|counter_60:com_min\|co\" as buffer" {  } { { "counter_60.vhd" "" { Text "F:/电子钟系统/counter_60.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_module:com_time_module\|counter_60:com_min\|co" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "time_module:com_time_module\|clk_hour~46 " "Info: Detected gated clock \"time_module:com_time_module\|clk_hour~46\" as buffer" {  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_module:com_time_module\|clk_hour~46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "time_module:com_time_module\|clk_min~91 " "Info: Detected gated clock \"time_module:com_time_module\|clk_min~91\" as buffer" {  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_module:com_time_module\|clk_min~91" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "time_module:com_time_module\|clk_min~90 " "Info: Detected gated clock \"time_module:com_time_module\|clk_min~90\" as buffer" {  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_module:com_time_module\|clk_min~90" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "time_module:com_time_module\|clk_min~89 " "Info: Detected gated clock \"time_module:com_time_module\|clk_min~89\" as buffer" {  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_module:com_time_module\|clk_min~89" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "time_module:com_time_module\|clk_min~88 " "Info: Detected gated clock \"time_module:com_time_module\|clk_min~88\" as buffer" {  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_module:com_time_module\|clk_min~88" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "time_module:com_time_module\|clk_min~55 " "Info: Detected gated clock \"time_module:com_time_module\|clk_min~55\" as buffer" {  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_module:com_time_module\|clk_min~55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "time_module:com_time_module\|clk_min~54 " "Info: Detected gated clock \"time_module:com_time_module\|clk_min~54\" as buffer" {  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_module:com_time_module\|clk_min~54" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "time_module:com_time_module\|clk_min~53 " "Info: Detected gated clock \"time_module:com_time_module\|clk_min~53\" as buffer" {  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_module:com_time_module\|clk_min~53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ctr_module:com_ctr_module\|clk_out " "Info: Detected ripple clock \"ctr_module:com_ctr_module\|clk_out\" as buffer" {  } { { "ctr_module.vhd" "" { Text "F:/电子钟系统/ctr_module.vhd" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctr_module:com_ctr_module\|clk_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "time_module:com_time_module\|counter_60:com_sec\|co " "Info: Detected ripple clock \"time_module:com_time_module\|counter_60:com_sec\|co\" as buffer" {  } { { "counter_60.vhd" "" { Text "F:/电子钟系统/counter_60.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_module:com_time_module\|counter_60:com_sec\|co" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "time_module:com_time_module\|clk_min~52 " "Info: Detected gated clock \"time_module:com_time_module\|clk_min~52\" as buffer" {  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_module:com_time_module\|clk_min~52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register ctr_module:com_ctr_module\|lpm_counter:temp1_rtl_1\|dffs\[3\] register ctr_module:com_ctr_module\|lpm_counter:temp1_rtl_1\|dffs\[3\] 33.33 MHz 30.0 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 33.33 MHz between source register \"ctr_module:com_ctr_module\|lpm_counter:temp1_rtl_1\|dffs\[3\]\" and destination register \"ctr_module:com_ctr_module\|lpm_counter:temp1_rtl_1\|dffs\[3\]\" (period= 30.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.000 ns + Longest register register " "Info: + Longest register to register delay is 25.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ctr_module:com_ctr_module\|lpm_counter:temp1_rtl_1\|dffs\[3\] 1 REG LC14 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC14; Fanout = 13; REG Node = 'ctr_module:com_ctr_module\|lpm_counter:temp1_rtl_1\|dffs\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 10.000 ns ctr_module:com_ctr_module\|LessThan1~17 2 COMB SEXP11 1 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 10.000 ns; Loc. = SEXP11; Fanout = 1; COMB Node = 'ctr_module:com_ctr_module\|LessThan1~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] ctr_module:com_ctr_module|LessThan1~17 } "NODE_NAME" } } { "ctr_module.vhd" "" { Text "F:/电子钟系统/ctr_module.vhd" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 17.000 ns ctr_module:com_ctr_module\|LessThan1~26 3 COMB LC4 10 " "Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 17.000 ns; Loc. = LC4; Fanout = 10; COMB Node = 'ctr_module:com_ctr_module\|LessThan1~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { ctr_module:com_ctr_module|LessThan1~17 ctr_module:com_ctr_module|LessThan1~26 } "NODE_NAME" } } { "ctr_module.vhd" "" { Text "F:/电子钟系统/ctr_module.vhd" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 25.000 ns ctr_module:com_ctr_module\|lpm_counter:temp1_rtl_1\|dffs\[3\] 4 REG LC14 13 " "Info: 4: + IC(2.000 ns) + CELL(6.000 ns) = 25.000 ns; Loc. = LC14; Fanout = 13; REG Node = 'ctr_module:com_ctr_module\|lpm_counter:temp1_rtl_1\|dffs\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { ctr_module:com_ctr_module|LessThan1~26 ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "21.000 ns ( 84.00 % ) " "Info: Total cell delay = 21.000 ns ( 84.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 16.00 % ) " "Info: Total interconnect delay = 4.000 ns ( 16.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.000 ns" { ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] ctr_module:com_ctr_module|LessThan1~17 ctr_module:com_ctr_module|LessThan1~26 ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.000 ns" { ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] {} ctr_module:com_ctr_module|LessThan1~17 {} ctr_module:com_ctr_module|LessThan1~26 {} ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] {} } { 0.000ns 2.000ns 0.000ns 2.000ns } { 0.000ns 8.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 10.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk_in 1 CLK PIN_56 10 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_56; Fanout = 10; CLK Node = 'clk_in'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns ctr_module:com_ctr_module\|lpm_counter:temp1_rtl_1\|dffs\[3\] 2 REG LC14 13 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC14; Fanout = 13; REG Node = 'ctr_module:com_ctr_module\|lpm_counter:temp1_rtl_1\|dffs\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clk_in ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk_in ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk_in {} clk_in~out {} ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 10.000 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk_in 1 CLK PIN_56 10 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_56; Fanout = 10; CLK Node = 'clk_in'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns ctr_module:com_ctr_module\|lpm_counter:temp1_rtl_1\|dffs\[3\] 2 REG LC14 13 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC14; Fanout = 13; REG Node = 'ctr_module:com_ctr_module\|lpm_counter:temp1_rtl_1\|dffs\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clk_in ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk_in ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk_in {} clk_in~out {} ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk_in ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk_in {} clk_in~out {} ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk_in {} clk_in~out {} ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.000 ns" { ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] ctr_module:com_ctr_module|LessThan1~17 ctr_module:com_ctr_module|LessThan1~26 ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.000 ns" { ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] {} ctr_module:com_ctr_module|LessThan1~17 {} ctr_module:com_ctr_module|LessThan1~26 {} ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] {} } { 0.000ns 2.000ns 0.000ns 2.000ns } { 0.000ns 8.000ns 7.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk_in ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk_in {} clk_in~out {} ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk_in {} clk_in~out {} ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in_100 register time_module:com_time_module\|counter_60:com_min\|cnt_l\[0\] register time_module:com_time_module\|counter_60:com_min\|cnt_l\[0\] 76.92 MHz 13.0 ns Internal " "Info: Clock \"clk_in_100\" has Internal fmax of 76.92 MHz between source register \"time_module:com_time_module\|counter_60:com_min\|cnt_l\[0\]\" and destination register \"time_module:com_time_module\|counter_60:com_min\|cnt_l\[0\]\" (period= 13.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.000 ns + Longest register register " "Info: + Longest register to register delay is 8.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns time_module:com_time_module\|counter_60:com_min\|cnt_l\[0\] 1 REG LC27 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC27; Fanout = 21; REG Node = 'time_module:com_time_module\|counter_60:com_min\|cnt_l\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { time_module:com_time_module|counter_60:com_min|cnt_l[0] } "NODE_NAME" } } { "counter_60.vhd" "" { Text "F:/电子钟系统/counter_60.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(8.000 ns) 8.000 ns time_module:com_time_module\|counter_60:com_min\|cnt_l\[0\] 2 REG LC27 21 " "Info: 2: + IC(0.000 ns) + CELL(8.000 ns) = 8.000 ns; Loc. = LC27; Fanout = 21; REG Node = 'time_module:com_time_module\|counter_60:com_min\|cnt_l\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { time_module:com_time_module|counter_60:com_min|cnt_l[0] time_module:com_time_module|counter_60:com_min|cnt_l[0] } "NODE_NAME" } } { "counter_60.vhd" "" { Text "F:/电子钟系统/counter_60.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 100.00 % ) " "Info: Total cell delay = 8.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { time_module:com_time_module|counter_60:com_min|cnt_l[0] time_module:com_time_module|counter_60:com_min|cnt_l[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { time_module:com_time_module|counter_60:com_min|cnt_l[0] {} time_module:com_time_module|counter_60:com_min|cnt_l[0] {} } { 0.000ns 0.000ns } { 0.000ns 8.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in_100 destination 36.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in_100\" to destination register is 36.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk_in_100 1 CLK PIN_57 25 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_57; Fanout = 25; CLK Node = 'clk_in_100'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in_100 } "NODE_NAME" } } { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns ctr_module:com_ctr_module\|clk_out 2 REG LC31 11 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC31; Fanout = 11; REG Node = 'ctr_module:com_ctr_module\|clk_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clk_in_100 ctr_module:com_ctr_module|clk_out } "NODE_NAME" } } { "ctr_module.vhd" "" { Text "F:/电子钟系统/ctr_module.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 20.000 ns time_module:com_time_module\|counter_60:com_sec\|co 3 REG LC70 10 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 20.000 ns; Loc. = LC70; Fanout = 10; REG Node = 'time_module:com_time_module\|counter_60:com_sec\|co'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { ctr_module:com_ctr_module|clk_out time_module:com_time_module|counter_60:com_sec|co } "NODE_NAME" } } { "counter_60.vhd" "" { Text "F:/电子钟系统/counter_60.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 30.000 ns time_module:com_time_module\|clk_min~55 4 COMB SEXP20 3 " "Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 30.000 ns; Loc. = SEXP20; Fanout = 3; COMB Node = 'time_module:com_time_module\|clk_min~55'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { time_module:com_time_module|counter_60:com_sec|co time_module:com_time_module|clk_min~55 } "NODE_NAME" } } { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 36.000 ns time_module:com_time_module\|counter_60:com_min\|cnt_l\[0\] 5 REG LC27 21 " "Info: 5: + IC(0.000 ns) + CELL(6.000 ns) = 36.000 ns; Loc. = LC27; Fanout = 21; REG Node = 'time_module:com_time_module\|counter_60:com_min\|cnt_l\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { time_module:com_time_module|clk_min~55 time_module:com_time_module|counter_60:com_min|cnt_l[0] } "NODE_NAME" } } { "counter_60.vhd" "" { Text "F:/电子钟系统/counter_60.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "30.000 ns ( 83.33 % ) " "Info: Total cell delay = 30.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.000 ns ( 16.67 % ) " "Info: Total interconnect delay = 6.000 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "36.000 ns" { clk_in_100 ctr_module:com_ctr_module|clk_out time_module:com_time_module|counter_60:com_sec|co time_module:com_time_module|clk_min~55 time_module:com_time_module|counter_60:com_min|cnt_l[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "36.000 ns" { clk_in_100 {} clk_in_100~out {} ctr_module:com_ctr_module|clk_out {} time_module:com_time_module|counter_60:com_sec|co {} time_module:com_time_module|clk_min~55 {} time_module:com_time_module|counter_60:com_min|cnt_l[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in_100 source 36.000 ns - Longest register " "Info: - Longest clock path from clock \"clk_in_100\" to source register is 36.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk_in_100 1 CLK PIN_57 25 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_57; Fanout = 25; CLK Node = 'clk_in_100'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in_100 } "NODE_NAME" } } { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns ctr_module:com_ctr_module\|clk_out 2 REG LC31 11 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC31; Fanout = 11; REG Node = 'ctr_module:com_ctr_module\|clk_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clk_in_100 ctr_module:com_ctr_module|clk_out } "NODE_NAME" } } { "ctr_module.vhd" "" { Text "F:/电子钟系统/ctr_module.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 20.000 ns time_module:com_time_module\|counter_60:com_sec\|co 3 REG LC70 10 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 20.000 ns; Loc. = LC70; Fanout = 10; REG Node = 'time_module:com_time_module\|counter_60:com_sec\|co'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { ctr_module:com_ctr_module|clk_out time_module:com_time_module|counter_60:com_sec|co } "NODE_NAME" } } { "counter_60.vhd" "" { Text "F:/电子钟系统/counter_60.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 30.000 ns time_module:com_time_module\|clk_min~55 4 COMB SEXP20 3 " "Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 30.000 ns; Loc. = SEXP20; Fanout = 3; COMB Node = 'time_module:com_time_module\|clk_min~55'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { time_module:com_time_module|counter_60:com_sec|co time_module:com_time_module|clk_min~55 } "NODE_NAME" } } { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 36.000 ns time_module:com_time_module\|counter_60:com_min\|cnt_l\[0\] 5 REG LC27 21 " "Info: 5: + IC(0.000 ns) + CELL(6.000 ns) = 36.000 ns; Loc. = LC27; Fanout = 21; REG Node = 'time_module:com_time_module\|counter_60:com_min\|cnt_l\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { time_module:com_time_module|clk_min~55 time_module:com_time_module|counter_60:com_min|cnt_l[0] } "NODE_NAME" } } { "counter_60.vhd" "" { Text "F:/电子钟系统/counter_60.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "30.000 ns ( 83.33 % ) " "Info: Total cell delay = 30.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.000 ns ( 16.67 % ) " "Info: Total interconnect delay = 6.000 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "36.000 ns" { clk_in_100 ctr_module:com_ctr_module|clk_out time_module:com_time_module|counter_60:com_sec|co time_module:com_time_module|clk_min~55 time_module:com_time_module|counter_60:com_min|cnt_l[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "36.000 ns" { clk_in_100 {} clk_in_100~out {} ctr_module:com_ctr_module|clk_out {} time_module:com_time_module|counter_60:com_sec|co {} time_module:com_time_module|clk_min~55 {} time_module:com_time_module|counter_60:com_min|cnt_l[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "36.000 ns" { clk_in_100 ctr_module:com_ctr_module|clk_out time_module:com_time_module|counter_60:com_sec|co time_module:com_time_module|clk_min~55 time_module:com_time_module|counter_60:com_min|cnt_l[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "36.000 ns" { clk_in_100 {} clk_in_100~out {} ctr_module:com_ctr_module|clk_out {} time_module:com_time_module|counter_60:com_sec|co {} time_module:com_time_module|clk_min~55 {} time_module:com_time_module|counter_60:com_min|cnt_l[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 8.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "36.000 ns" { clk_in_100 {} clk_in_100~out {} ctr_module:com_ctr_module|clk_out {} time_module:com_time_module|counter_60:com_sec|co {} time_module:com_time_module|clk_min~55 {} time_module:com_time_module|counter_60:com_min|cnt_l[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "counter_60.vhd" "" { Text "F:/电子钟系统/counter_60.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "counter_60.vhd" "" { Text "F:/电子钟系统/counter_60.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { time_module:com_time_module|counter_60:com_min|cnt_l[0] time_module:com_time_module|counter_60:com_min|cnt_l[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { time_module:com_time_module|counter_60:com_min|cnt_l[0] {} time_module:com_time_module|counter_60:com_min|cnt_l[0] {} } { 0.000ns 0.000ns } { 0.000ns 8.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "36.000 ns" { clk_in_100 ctr_module:com_ctr_module|clk_out time_module:com_time_module|counter_60:com_sec|co time_module:com_time_module|clk_min~55 time_module:com_time_module|counter_60:com_min|cnt_l[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "36.000 ns" { clk_in_100 {} clk_in_100~out {} ctr_module:com_ctr_module|clk_out {} time_module:com_time_module|counter_60:com_sec|co {} time_module:com_time_module|clk_min~55 {} time_module:com_time_module|counter_60:com_min|cnt_l[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 8.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "36.000 ns" { clk_in_100 {} clk_in_100~out {} ctr_module:com_ctr_module|clk_out {} time_module:com_time_module|counter_60:com_sec|co {} time_module:com_time_module|clk_min~55 {} time_module:com_time_module|counter_60:com_min|cnt_l[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "set register time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] register time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 45.45 MHz 22.0 ns Internal " "Info: Clock \"set\" has Internal fmax of 45.45 MHz between source register \"time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]\" and destination register \"time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]\" (period= 22.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.000 ns + Longest register register " "Info: + Longest register to register delay is 8.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 1 REG LC36 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 8.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 2 REG LC36 14 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 8.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.000 ns ( 75.00 % ) " "Info: Total cell delay = 6.000 ns ( 75.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 25.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 25.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 2.000ns } { 0.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.000 ns - Smallest " "Info: - Smallest clock skew is -9.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set destination 26.000 ns + Shortest register " "Info: + Shortest clock path from clock \"set\" to destination register is 26.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns set 1 CLK PIN_83 46 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 46; CLK Node = 'set'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { set } "NODE_NAME" } } { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(8.000 ns) 12.000 ns ctr_module:com_ctr_module\|add_hour~5 2 COMB SEXP37 1 " "Info: 2: + IC(1.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP37; Fanout = 1; COMB Node = 'ctr_module:com_ctr_module\|add_hour~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { set ctr_module:com_ctr_module|add_hour~5 } "NODE_NAME" } } { "ctr_module.vhd" "" { Text "F:/电子钟系统/ctr_module.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(8.000 ns) 20.000 ns time_module:com_time_module\|clk_hour~54 3 COMB SEXP35 7 " "Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 20.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module\|clk_hour~54'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { ctr_module:com_ctr_module|add_hour~5 time_module:com_time_module|clk_hour~54 } "NODE_NAME" } } { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 26.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 4 REG LC36 14 " "Info: 4: + IC(0.000 ns) + CELL(6.000 ns) = 26.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "25.000 ns ( 96.15 % ) " "Info: Total cell delay = 25.000 ns ( 96.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 3.85 % ) " "Info: Total interconnect delay = 1.000 ns ( 3.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { set ctr_module:com_ctr_module|add_hour~5 time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { set {} set~out {} ctr_module:com_ctr_module|add_hour~5 {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 1.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 8.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set source 35.000 ns - Longest register " "Info: - Longest clock path from clock \"set\" to source register is 35.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns set 1 CLK PIN_83 46 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 46; CLK Node = 'set'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { set } "NODE_NAME" } } { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(8.000 ns) 12.000 ns time_module:com_time_module\|clk_min~90 2 COMB SEXP55 6 " "Info: 2: + IC(1.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP55; Fanout = 6; COMB Node = 'time_module:com_time_module\|clk_min~90'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { set time_module:com_time_module|clk_min~90 } "NODE_NAME" } } { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 19.000 ns time_module:com_time_module\|counter_60:com_min\|co 3 REG LC62 4 " "Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC62; Fanout = 4; REG Node = 'time_module:com_time_module\|counter_60:com_min\|co'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { time_module:com_time_module|clk_min~90 time_module:com_time_module|counter_60:com_min|co } "NODE_NAME" } } { "counter_60.vhd" "" { Text "F:/电子钟系统/counter_60.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 29.000 ns time_module:com_time_module\|clk_hour~54 4 COMB SEXP35 7 " "Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 29.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module\|clk_hour~54'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 } "NODE_NAME" } } { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 35.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 5 REG LC36 14 " "Info: 5: + IC(0.000 ns) + CELL(6.000 ns) = 35.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "32.000 ns ( 91.43 % ) " "Info: Total cell delay = 32.000 ns ( 91.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.000 ns ( 8.57 % ) " "Info: Total interconnect delay = 3.000 ns ( 8.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.000 ns" { set time_module:com_time_module|clk_min~90 time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.000 ns" { set {} set~out {} time_module:com_time_module|clk_min~90 {} time_module:com_time_module|counter_60:com_min|co {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 1.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 3.000ns 8.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { set ctr_module:com_ctr_module|add_hour~5 time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { set {} set~out {} ctr_module:com_ctr_module|add_hour~5 {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 1.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 8.000ns 8.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.000 ns" { set time_module:com_time_module|clk_min~90 time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.000 ns" { set {} set~out {} time_module:com_time_module|clk_min~90 {} time_module:com_time_module|counter_60:com_min|co {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 1.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 3.000ns 8.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 2.000ns } { 0.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { set ctr_module:com_ctr_module|add_hour~5 time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { set {} set~out {} ctr_module:com_ctr_module|add_hour~5 {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 1.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 8.000ns 8.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.000 ns" { set time_module:com_time_module|clk_min~90 time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.000 ns" { set {} set~out {} time_module:com_time_module|clk_min~90 {} time_module:com_time_module|counter_60:com_min|co {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 1.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 3.000ns 8.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "switch\[1\] register time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] register time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 45.45 MHz 22.0 ns Internal " "Info: Clock \"switch\[1\]\" has Internal fmax of 45.45 MHz between source register \"time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]\" and destination register \"time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]\" (period= 22.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.000 ns + Longest register register " "Info: + Longest register to register delay is 8.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 1 REG LC36 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 8.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 2 REG LC36 14 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 8.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.000 ns ( 75.00 % ) " "Info: Total cell delay = 6.000 ns ( 75.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 25.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 25.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 2.000ns } { 0.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.000 ns - Smallest " "Info: - Smallest clock skew is -9.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "switch\[1\] destination 26.000 ns + Shortest register " "Info: + Shortest clock path from clock \"switch\[1\]\" to destination register is 26.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns switch\[1\] 1 CLK PIN_79 134 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_79; Fanout = 134; CLK Node = 'switch\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch[1] } "NODE_NAME" } } { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns ctr_module:com_ctr_module\|add_hour~5 2 COMB SEXP37 1 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP37; Fanout = 1; COMB Node = 'ctr_module:com_ctr_module\|add_hour~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { switch[1] ctr_module:com_ctr_module|add_hour~5 } "NODE_NAME" } } { "ctr_module.vhd" "" { Text "F:/电子钟系统/ctr_module.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(8.000 ns) 20.000 ns time_module:com_time_module\|clk_hour~54 3 COMB SEXP35 7 " "Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 20.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module\|clk_hour~54'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { ctr_module:com_ctr_module|add_hour~5 time_module:com_time_module|clk_hour~54 } "NODE_NAME" } } { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 26.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 4 REG LC36 14 " "Info: 4: + IC(0.000 ns) + CELL(6.000 ns) = 26.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "24.000 ns ( 92.31 % ) " "Info: Total cell delay = 24.000 ns ( 92.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 7.69 % ) " "Info: Total interconnect delay = 2.000 ns ( 7.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { switch[1] ctr_module:com_ctr_module|add_hour~5 time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { switch[1] {} switch[1]~out {} ctr_module:com_ctr_module|add_hour~5 {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "switch\[1\] source 35.000 ns - Longest register " "Info: - Longest clock path from clock \"switch\[1\]\" to source register is 35.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns switch\[1\] 1 CLK PIN_79 134 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_79; Fanout = 134; CLK Node = 'switch\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch[1] } "NODE_NAME" } } { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns time_module:com_time_module\|clk_min~91 2 COMB SEXP56 6 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP56; Fanout = 6; COMB Node = 'time_module:com_time_module\|clk_min~91'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { switch[1] time_module:com_time_module|clk_min~91 } "NODE_NAME" } } { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 19.000 ns time_module:com_time_module\|counter_60:com_min\|co 3 REG LC62 4 " "Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC62; Fanout = 4; REG Node = 'time_module:com_time_module\|counter_60:com_min\|co'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { time_module:com_time_module|clk_min~91 time_module:com_time_module|counter_60:com_min|co } "NODE_NAME" } } { "counter_60.vhd" "" { Text "F:/电子钟系统/counter_60.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 29.000 ns time_module:com_time_module\|clk_hour~54 4 COMB SEXP35 7 " "Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 29.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module\|clk_hour~54'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 } "NODE_NAME" } } { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 35.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 5 REG LC36 14 " "Info: 5: + IC(0.000 ns) + CELL(6.000 ns) = 35.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "31.000 ns ( 88.57 % ) " "Info: Total cell delay = 31.000 ns ( 88.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 11.43 % ) " "Info: Total interconnect delay = 4.000 ns ( 11.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.000 ns" { switch[1] time_module:com_time_module|clk_min~91 time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.000 ns" { switch[1] {} switch[1]~out {} time_module:com_time_module|clk_min~91 {} time_module:com_time_module|counter_60:com_min|co {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { switch[1] ctr_module:com_ctr_module|add_hour~5 time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { switch[1] {} switch[1]~out {} ctr_module:com_ctr_module|add_hour~5 {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 8.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.000 ns" { switch[1] time_module:com_time_module|clk_min~91 time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.000 ns" { switch[1] {} switch[1]~out {} time_module:com_time_module|clk_min~91 {} time_module:com_time_module|counter_60:com_min|co {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 2.000ns } { 0.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { switch[1] ctr_module:com_ctr_module|add_hour~5 time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { switch[1] {} switch[1]~out {} ctr_module:com_ctr_module|add_hour~5 {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 8.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.000 ns" { switch[1] time_module:com_time_module|clk_min~91 time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.000 ns" { switch[1] {} switch[1]~out {} time_module:com_time_module|clk_min~91 {} time_module:com_time_module|counter_60:com_min|co {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "switch\[0\] register time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] register time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 45.45 MHz 22.0 ns Internal " "Info: Clock \"switch\[0\]\" has Internal fmax of 45.45 MHz between source register \"time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]\" and destination register \"time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]\" (period= 22.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.000 ns + Longest register register " "Info: + Longest register to register delay is 8.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 1 REG LC36 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 8.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 2 REG LC36 14 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 8.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.000 ns ( 75.00 % ) " "Info: Total cell delay = 6.000 ns ( 75.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 25.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 25.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 2.000ns } { 0.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.000 ns - Smallest " "Info: - Smallest clock skew is -9.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "switch\[0\] destination 26.000 ns + Shortest register " "Info: + Shortest clock path from clock \"switch\[0\]\" to destination register is 26.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns switch\[0\] 1 CLK PIN_80 134 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_80; Fanout = 134; CLK Node = 'switch\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch[0] } "NODE_NAME" } } { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns ctr_module:com_ctr_module\|add_hour~5 2 COMB SEXP37 1 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP37; Fanout = 1; COMB Node = 'ctr_module:com_ctr_module\|add_hour~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { switch[0] ctr_module:com_ctr_module|add_hour~5 } "NODE_NAME" } } { "ctr_module.vhd" "" { Text "F:/电子钟系统/ctr_module.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(8.000 ns) 20.000 ns time_module:com_time_module\|clk_hour~54 3 COMB SEXP35 7 " "Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 20.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module\|clk_hour~54'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { ctr_module:com_ctr_module|add_hour~5 time_module:com_time_module|clk_hour~54 } "NODE_NAME" } } { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 26.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 4 REG LC36 14 " "Info: 4: + IC(0.000 ns) + CELL(6.000 ns) = 26.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "24.000 ns ( 92.31 % ) " "Info: Total cell delay = 24.000 ns ( 92.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 7.69 % ) " "Info: Total interconnect delay = 2.000 ns ( 7.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { switch[0] ctr_module:com_ctr_module|add_hour~5 time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { switch[0] {} switch[0]~out {} ctr_module:com_ctr_module|add_hour~5 {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "switch\[0\] source 35.000 ns - Longest register " "Info: - Longest clock path from clock \"switch\[0\]\" to source register is 35.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns switch\[0\] 1 CLK PIN_80 134 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_80; Fanout = 134; CLK Node = 'switch\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch[0] } "NODE_NAME" } } { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns time_module:com_time_module\|clk_min~89 2 COMB SEXP54 6 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP54; Fanout = 6; COMB Node = 'time_module:com_time_module\|clk_min~89'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { switch[0] time_module:com_time_module|clk_min~89 } "NODE_NAME" } } { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 19.000 ns time_module:com_time_module\|counter_60:com_min\|co 3 REG LC62 4 " "Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC62; Fanout = 4; REG Node = 'time_module:com_time_module\|counter_60:com_min\|co'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { time_module:com_time_module|clk_min~89 time_module:com_time_module|counter_60:com_min|co } "NODE_NAME" } } { "counter_60.vhd" "" { Text "F:/电子钟系统/counter_60.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 29.000 ns time_module:com_time_module\|clk_hour~54 4 COMB SEXP35 7 " "Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 29.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module\|clk_hour~54'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 } "NODE_NAME" } } { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 35.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 5 REG LC36 14 " "Info: 5: + IC(0.000 ns) + CELL(6.000 ns) = 35.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "31.000 ns ( 88.57 % ) " "Info: Total cell delay = 31.000 ns ( 88.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 11.43 % ) " "Info: Total interconnect delay = 4.000 ns ( 11.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.000 ns" { switch[0] time_module:com_time_module|clk_min~89 time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.000 ns" { switch[0] {} switch[0]~out {} time_module:com_time_module|clk_min~89 {} time_module:com_time_module|counter_60:com_min|co {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { switch[0] ctr_module:com_ctr_module|add_hour~5 time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { switch[0] {} switch[0]~out {} ctr_module:com_ctr_module|add_hour~5 {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 8.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.000 ns" { switch[0] time_module:com_time_module|clk_min~89 time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.000 ns" { switch[0] {} switch[0]~out {} time_module:com_time_module|clk_min~89 {} time_module:com_time_module|counter_60:com_min|co {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 2.000ns } { 0.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { switch[0] ctr_module:com_ctr_module|add_hour~5 time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { switch[0] {} switch[0]~out {} ctr_module:com_ctr_module|add_hour~5 {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 8.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.000 ns" { switch[0] time_module:com_time_module|clk_min~89 time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.000 ns" { switch[0] {} switch[0]~out {} time_module:com_time_module|clk_min~89 {} time_module:com_time_module|counter_60:com_min|co {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "state register time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] register time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 45.45 MHz 22.0 ns Internal " "Info: Clock \"state\" has Internal fmax of 45.45 MHz between source register \"time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]\" and destination register \"time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]\" (period= 22.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.000 ns + Longest register register " "Info: + Longest register to register delay is 8.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 1 REG LC36 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 8.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 2 REG LC36 14 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 8.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.000 ns ( 75.00 % ) " "Info: Total cell delay = 6.000 ns ( 75.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 25.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 25.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 2.000ns } { 0.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.000 ns - Smallest " "Info: - Smallest clock skew is -9.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "state destination 26.000 ns + Shortest register " "Info: + Shortest clock path from clock \"state\" to destination register is 26.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns state 1 CLK PIN_81 155 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_81; Fanout = 155; CLK Node = 'state'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state } "NODE_NAME" } } { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns ctr_module:com_ctr_module\|add_hour~5 2 COMB SEXP37 1 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP37; Fanout = 1; COMB Node = 'ctr_module:com_ctr_module\|add_hour~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { state ctr_module:com_ctr_module|add_hour~5 } "NODE_NAME" } } { "ctr_module.vhd" "" { Text "F:/电子钟系统/ctr_module.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(8.000 ns) 20.000 ns time_module:com_time_module\|clk_hour~54 3 COMB SEXP35 7 " "Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 20.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module\|clk_hour~54'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { ctr_module:com_ctr_module|add_hour~5 time_module:com_time_module|clk_hour~54 } "NODE_NAME" } } { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 26.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 4 REG LC36 14 " "Info: 4: + IC(0.000 ns) + CELL(6.000 ns) = 26.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "24.000 ns ( 92.31 % ) " "Info: Total cell delay = 24.000 ns ( 92.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 7.69 % ) " "Info: Total interconnect delay = 2.000 ns ( 7.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { state ctr_module:com_ctr_module|add_hour~5 time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { state {} state~out {} ctr_module:com_ctr_module|add_hour~5 {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "state source 35.000 ns - Longest register " "Info: - Longest clock path from clock \"state\" to source register is 35.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns state 1 CLK PIN_81 155 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_81; Fanout = 155; CLK Node = 'state'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state } "NODE_NAME" } } { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns time_module:com_time_module\|clk_min~88 2 COMB SEXP53 6 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP53; Fanout = 6; COMB Node = 'time_module:com_time_module\|clk_min~88'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { state time_module:com_time_module|clk_min~88 } "NODE_NAME" } } { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 19.000 ns time_module:com_time_module\|counter_60:com_min\|co 3 REG LC62 4 " "Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC62; Fanout = 4; REG Node = 'time_module:com_time_module\|counter_60:com_min\|co'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { time_module:com_time_module|clk_min~88 time_module:com_time_module|counter_60:com_min|co } "NODE_NAME" } } { "counter_60.vhd" "" { Text "F:/电子钟系统/counter_60.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 29.000 ns time_module:com_time_module\|clk_hour~54 4 COMB SEXP35 7 " "Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 29.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module\|clk_hour~54'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 } "NODE_NAME" } } { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 35.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 5 REG LC36 14 " "Info: 5: + IC(0.000 ns) + CELL(6.000 ns) = 35.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "31.000 ns ( 88.57 % ) " "Info: Total cell delay = 31.000 ns ( 88.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 11.43 % ) " "Info: Total interconnect delay = 4.000 ns ( 11.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.000 ns" { state time_module:com_time_module|clk_min~88 time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.000 ns" { state {} state~out {} time_module:com_time_module|clk_min~88 {} time_module:com_time_module|counter_60:com_min|co {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { state ctr_module:com_ctr_module|add_hour~5 time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { state {} state~out {} ctr_module:com_ctr_module|add_hour~5 {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 8.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.000 ns" { state time_module:com_time_module|clk_min~88 time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.000 ns" { state {} state~out {} time_module:com_time_module|clk_min~88 {} time_module:com_time_module|counter_60:com_min|co {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 2.000ns } { 0.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { state ctr_module:com_ctr_module|add_hour~5 time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { state {} state~out {} ctr_module:com_ctr_module|add_hour~5 {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 8.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.000 ns" { state time_module:com_time_module|clk_min~88 time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.000 ns" { state {} state~out {} time_module:com_time_module|clk_min~88 {} time_module:com_time_module|counter_60:com_min|co {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "set 45 " "Warning: Circuit may not operate. Detected 45 non-operational path(s) clocked by clock \"set\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] set 4.0 ns " "Info: Found hold time violation between source  pin or register \"time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]\" and destination pin or register \"time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]\" for clock \"set\" (Hold time is 4.0 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.000 ns + Largest " "Info: + Largest clock skew is 9.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set destination 35.000 ns + Longest register " "Info: + Longest clock path from clock \"set\" to destination register is 35.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns set 1 CLK PIN_83 46 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 46; CLK Node = 'set'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { set } "NODE_NAME" } } { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(8.000 ns) 12.000 ns time_module:com_time_module\|clk_min~90 2 COMB SEXP55 6 " "Info: 2: + IC(1.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP55; Fanout = 6; COMB Node = 'time_module:com_time_module\|clk_min~90'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { set time_module:com_time_module|clk_min~90 } "NODE_NAME" } } { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 19.000 ns time_module:com_time_module\|counter_60:com_min\|co 3 REG LC62 4 " "Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC62; Fanout = 4; REG Node = 'time_module:com_time_module\|counter_60:com_min\|co'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { time_module:com_time_module|clk_min~90 time_module:com_time_module|counter_60:com_min|co } "NODE_NAME" } } { "counter_60.vhd" "" { Text "F:/电子钟系统/counter_60.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 29.000 ns time_module:com_time_module\|clk_hour~54 4 COMB SEXP35 7 " "Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 29.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module\|clk_hour~54'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 } "NODE_NAME" } } { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 35.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 5 REG LC36 14 " "Info: 5: + IC(0.000 ns) + CELL(6.000 ns) = 35.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "32.000 ns ( 91.43 % ) " "Info: Total cell delay = 32.000 ns ( 91.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.000 ns ( 8.57 % ) " "Info: Total interconnect delay = 3.000 ns ( 8.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.000 ns" { set time_module:com_time_module|clk_min~90 time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.000 ns" { set {} set~out {} time_module:com_time_module|clk_min~90 {} time_module:com_time_module|counter_60:com_min|co {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 1.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 3.000ns 8.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set source 26.000 ns - Shortest register " "Info: - Shortest clock path from clock \"set\" to source register is 26.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns set 1 CLK PIN_83 46 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 46; CLK Node = 'set'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { set } "NODE_NAME" } } { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(8.000 ns) 12.000 ns ctr_module:com_ctr_module\|add_hour~5 2 COMB SEXP37 1 " "Info: 2: + IC(1.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP37; Fanout = 1; COMB Node = 'ctr_module:com_ctr_module\|add_hour~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { set ctr_module:com_ctr_module|add_hour~5 } "NODE_NAME" } } { "ctr_module.vhd" "" { Text "F:/电子钟系统/ctr_module.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(8.000 ns) 20.000 ns time_module:com_time_module\|clk_hour~54 3 COMB SEXP35 7 " "Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 20.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module\|clk_hour~54'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { ctr_module:com_ctr_module|add_hour~5 time_module:com_time_module|clk_hour~54 } "NODE_NAME" } } { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 26.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 4 REG LC36 14 " "Info: 4: + IC(0.000 ns) + CELL(6.000 ns) = 26.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "25.000 ns ( 96.15 % ) " "Info: Total cell delay = 25.000 ns ( 96.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 3.85 % ) " "Info: Total interconnect delay = 1.000 ns ( 3.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { set ctr_module:com_ctr_module|add_hour~5 time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { set {} set~out {} ctr_module:com_ctr_module|add_hour~5 {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 1.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 8.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.000 ns" { set time_module:com_time_module|clk_min~90 time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.000 ns" { set {} set~out {} time_module:com_time_module|clk_min~90 {} time_module:com_time_module|counter_60:com_min|co {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 1.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 3.000ns 8.000ns 7.000ns 8.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { set ctr_module:com_ctr_module|add_hour~5 time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { set {} set~out {} ctr_module:com_ctr_module|add_hour~5 {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 1.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 8.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns - " "Info: - Micro clock to output delay of source is 1.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.000 ns - Shortest register register " "Info: - Shortest register to register delay is 8.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 1 REG LC36 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 8.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 2 REG LC36 14 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 8.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.000 ns ( 75.00 % ) " "Info: Total cell delay = 6.000 ns ( 75.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 25.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 25.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 2.000ns } { 0.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "4.000 ns + " "Info: + Micro hold delay of destination is 4.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.000 ns" { set time_module:com_time_module|clk_min~90 time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.000 ns" { set {} set~out {} time_module:com_time_module|clk_min~90 {} time_module:com_time_module|counter_60:com_min|co {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 1.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 3.000ns 8.000ns 7.000ns 8.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { set ctr_module:com_ctr_module|add_hour~5 time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { set {} set~out {} ctr_module:com_ctr_module|add_hour~5 {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 1.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 8.000ns 8.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 2.000ns } { 0.000ns 6.000ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "switch\[1\] 45 " "Warning: Circuit may not operate. Detected 45 non-operational path(s) clocked by clock \"switch\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] switch\[1\] 4.0 ns " "Info: Found hold time violation between source  pin or register \"time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]\" and destination pin or register \"time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]\" for clock \"switch\[1\]\" (Hold time is 4.0 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.000 ns + Largest " "Info: + Largest clock skew is 9.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "switch\[1\] destination 35.000 ns + Longest register " "Info: + Longest clock path from clock \"switch\[1\]\" to destination register is 35.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns switch\[1\] 1 CLK PIN_79 134 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_79; Fanout = 134; CLK Node = 'switch\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch[1] } "NODE_NAME" } } { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns time_module:com_time_module\|clk_min~91 2 COMB SEXP56 6 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP56; Fanout = 6; COMB Node = 'time_module:com_time_module\|clk_min~91'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { switch[1] time_module:com_time_module|clk_min~91 } "NODE_NAME" } } { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 19.000 ns time_module:com_time_module\|counter_60:com_min\|co 3 REG LC62 4 " "Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC62; Fanout = 4; REG Node = 'time_module:com_time_module\|counter_60:com_min\|co'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { time_module:com_time_module|clk_min~91 time_module:com_time_module|counter_60:com_min|co } "NODE_NAME" } } { "counter_60.vhd" "" { Text "F:/电子钟系统/counter_60.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 29.000 ns time_module:com_time_module\|clk_hour~54 4 COMB SEXP35 7 " "Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 29.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module\|clk_hour~54'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 } "NODE_NAME" } } { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 35.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 5 REG LC36 14 " "Info: 5: + IC(0.000 ns) + CELL(6.000 ns) = 35.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "31.000 ns ( 88.57 % ) " "Info: Total cell delay = 31.000 ns ( 88.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 11.43 % ) " "Info: Total interconnect delay = 4.000 ns ( 11.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.000 ns" { switch[1] time_module:com_time_module|clk_min~91 time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.000 ns" { switch[1] {} switch[1]~out {} time_module:com_time_module|clk_min~91 {} time_module:com_time_module|counter_60:com_min|co {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "switch\[1\] source 26.000 ns - Shortest register " "Info: - Shortest clock path from clock \"switch\[1\]\" to source register is 26.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns switch\[1\] 1 CLK PIN_79 134 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_79; Fanout = 134; CLK Node = 'switch\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch[1] } "NODE_NAME" } } { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns ctr_module:com_ctr_module\|add_hour~5 2 COMB SEXP37 1 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP37; Fanout = 1; COMB Node = 'ctr_module:com_ctr_module\|add_hour~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { switch[1] ctr_module:com_ctr_module|add_hour~5 } "NODE_NAME" } } { "ctr_module.vhd" "" { Text "F:/电子钟系统/ctr_module.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(8.000 ns) 20.000 ns time_module:com_time_module\|clk_hour~54 3 COMB SEXP35 7 " "Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 20.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module\|clk_hour~54'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { ctr_module:com_ctr_module|add_hour~5 time_module:com_time_module|clk_hour~54 } "NODE_NAME" } } { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 26.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 4 REG LC36 14 " "Info: 4: + IC(0.000 ns) + CELL(6.000 ns) = 26.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "24.000 ns ( 92.31 % ) " "Info: Total cell delay = 24.000 ns ( 92.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 7.69 % ) " "Info: Total interconnect delay = 2.000 ns ( 7.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { switch[1] ctr_module:com_ctr_module|add_hour~5 time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { switch[1] {} switch[1]~out {} ctr_module:com_ctr_module|add_hour~5 {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.000 ns" { switch[1] time_module:com_time_module|clk_min~91 time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.000 ns" { switch[1] {} switch[1]~out {} time_module:com_time_module|clk_min~91 {} time_module:com_time_module|counter_60:com_min|co {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 8.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { switch[1] ctr_module:com_ctr_module|add_hour~5 time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { switch[1] {} switch[1]~out {} ctr_module:com_ctr_module|add_hour~5 {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns - " "Info: - Micro clock to output delay of source is 1.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.000 ns - Shortest register register " "Info: - Shortest register to register delay is 8.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 1 REG LC36 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 8.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 2 REG LC36 14 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 8.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.000 ns ( 75.00 % ) " "Info: Total cell delay = 6.000 ns ( 75.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 25.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 25.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 2.000ns } { 0.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "4.000 ns + " "Info: + Micro hold delay of destination is 4.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.000 ns" { switch[1] time_module:com_time_module|clk_min~91 time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.000 ns" { switch[1] {} switch[1]~out {} time_module:com_time_module|clk_min~91 {} time_module:com_time_module|counter_60:com_min|co {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 8.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { switch[1] ctr_module:com_ctr_module|add_hour~5 time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { switch[1] {} switch[1]~out {} ctr_module:com_ctr_module|add_hour~5 {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 8.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 2.000ns } { 0.000ns 6.000ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "switch\[0\] 45 " "Warning: Circuit may not operate. Detected 45 non-operational path(s) clocked by clock \"switch\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] switch\[0\] 4.0 ns " "Info: Found hold time violation between source  pin or register \"time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]\" and destination pin or register \"time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]\" for clock \"switch\[0\]\" (Hold time is 4.0 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.000 ns + Largest " "Info: + Largest clock skew is 9.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "switch\[0\] destination 35.000 ns + Longest register " "Info: + Longest clock path from clock \"switch\[0\]\" to destination register is 35.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns switch\[0\] 1 CLK PIN_80 134 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_80; Fanout = 134; CLK Node = 'switch\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch[0] } "NODE_NAME" } } { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns time_module:com_time_module\|clk_min~89 2 COMB SEXP54 6 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP54; Fanout = 6; COMB Node = 'time_module:com_time_module\|clk_min~89'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { switch[0] time_module:com_time_module|clk_min~89 } "NODE_NAME" } } { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 19.000 ns time_module:com_time_module\|counter_60:com_min\|co 3 REG LC62 4 " "Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC62; Fanout = 4; REG Node = 'time_module:com_time_module\|counter_60:com_min\|co'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { time_module:com_time_module|clk_min~89 time_module:com_time_module|counter_60:com_min|co } "NODE_NAME" } } { "counter_60.vhd" "" { Text "F:/电子钟系统/counter_60.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 29.000 ns time_module:com_time_module\|clk_hour~54 4 COMB SEXP35 7 " "Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 29.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module\|clk_hour~54'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 } "NODE_NAME" } } { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 35.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 5 REG LC36 14 " "Info: 5: + IC(0.000 ns) + CELL(6.000 ns) = 35.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "31.000 ns ( 88.57 % ) " "Info: Total cell delay = 31.000 ns ( 88.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 11.43 % ) " "Info: Total interconnect delay = 4.000 ns ( 11.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.000 ns" { switch[0] time_module:com_time_module|clk_min~89 time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.000 ns" { switch[0] {} switch[0]~out {} time_module:com_time_module|clk_min~89 {} time_module:com_time_module|counter_60:com_min|co {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "switch\[0\] source 26.000 ns - Shortest register " "Info: - Shortest clock path from clock \"switch\[0\]\" to source register is 26.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns switch\[0\] 1 CLK PIN_80 134 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_80; Fanout = 134; CLK Node = 'switch\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch[0] } "NODE_NAME" } } { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns ctr_module:com_ctr_module\|add_hour~5 2 COMB SEXP37 1 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP37; Fanout = 1; COMB Node = 'ctr_module:com_ctr_module\|add_hour~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { switch[0] ctr_module:com_ctr_module|add_hour~5 } "NODE_NAME" } } { "ctr_module.vhd" "" { Text "F:/电子钟系统/ctr_module.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(8.000 ns) 20.000 ns time_module:com_time_module\|clk_hour~54 3 COMB SEXP35 7 " "Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 20.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module\|clk_hour~54'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { ctr_module:com_ctr_module|add_hour~5 time_module:com_time_module|clk_hour~54 } "NODE_NAME" } } { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 26.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 4 REG LC36 14 " "Info: 4: + IC(0.000 ns) + CELL(6.000 ns) = 26.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "24.000 ns ( 92.31 % ) " "Info: Total cell delay = 24.000 ns ( 92.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 7.69 % ) " "Info: Total interconnect delay = 2.000 ns ( 7.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { switch[0] ctr_module:com_ctr_module|add_hour~5 time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { switch[0] {} switch[0]~out {} ctr_module:com_ctr_module|add_hour~5 {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.000 ns" { switch[0] time_module:com_time_module|clk_min~89 time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.000 ns" { switch[0] {} switch[0]~out {} time_module:com_time_module|clk_min~89 {} time_module:com_time_module|counter_60:com_min|co {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 8.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { switch[0] ctr_module:com_ctr_module|add_hour~5 time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { switch[0] {} switch[0]~out {} ctr_module:com_ctr_module|add_hour~5 {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns - " "Info: - Micro clock to output delay of source is 1.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.000 ns - Shortest register register " "Info: - Shortest register to register delay is 8.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 1 REG LC36 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 8.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 2 REG LC36 14 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 8.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.000 ns ( 75.00 % ) " "Info: Total cell delay = 6.000 ns ( 75.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 25.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 25.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 2.000ns } { 0.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "4.000 ns + " "Info: + Micro hold delay of destination is 4.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.000 ns" { switch[0] time_module:com_time_module|clk_min~89 time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.000 ns" { switch[0] {} switch[0]~out {} time_module:com_time_module|clk_min~89 {} time_module:com_time_module|counter_60:com_min|co {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 8.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { switch[0] ctr_module:com_ctr_module|add_hour~5 time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { switch[0] {} switch[0]~out {} ctr_module:com_ctr_module|add_hour~5 {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 8.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 2.000ns } { 0.000ns 6.000ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "state 45 " "Warning: Circuit may not operate. Detected 45 non-operational path(s) clocked by clock \"state\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] state 4.0 ns " "Info: Found hold time violation between source  pin or register \"time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]\" and destination pin or register \"time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]\" for clock \"state\" (Hold time is 4.0 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.000 ns + Largest " "Info: + Largest clock skew is 9.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "state destination 35.000 ns + Longest register " "Info: + Longest clock path from clock \"state\" to destination register is 35.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns state 1 CLK PIN_81 155 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_81; Fanout = 155; CLK Node = 'state'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state } "NODE_NAME" } } { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns time_module:com_time_module\|clk_min~88 2 COMB SEXP53 6 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP53; Fanout = 6; COMB Node = 'time_module:com_time_module\|clk_min~88'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { state time_module:com_time_module|clk_min~88 } "NODE_NAME" } } { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 19.000 ns time_module:com_time_module\|counter_60:com_min\|co 3 REG LC62 4 " "Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC62; Fanout = 4; REG Node = 'time_module:com_time_module\|counter_60:com_min\|co'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { time_module:com_time_module|clk_min~88 time_module:com_time_module|counter_60:com_min|co } "NODE_NAME" } } { "counter_60.vhd" "" { Text "F:/电子钟系统/counter_60.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 29.000 ns time_module:com_time_module\|clk_hour~54 4 COMB SEXP35 7 " "Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 29.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module\|clk_hour~54'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 } "NODE_NAME" } } { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 35.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 5 REG LC36 14 " "Info: 5: + IC(0.000 ns) + CELL(6.000 ns) = 35.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "31.000 ns ( 88.57 % ) " "Info: Total cell delay = 31.000 ns ( 88.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 11.43 % ) " "Info: Total interconnect delay = 4.000 ns ( 11.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.000 ns" { state time_module:com_time_module|clk_min~88 time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.000 ns" { state {} state~out {} time_module:com_time_module|clk_min~88 {} time_module:com_time_module|counter_60:com_min|co {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "state source 26.000 ns - Shortest register " "Info: - Shortest clock path from clock \"state\" to source register is 26.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns state 1 CLK PIN_81 155 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_81; Fanout = 155; CLK Node = 'state'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state } "NODE_NAME" } } { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns ctr_module:com_ctr_module\|add_hour~5 2 COMB SEXP37 1 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP37; Fanout = 1; COMB Node = 'ctr_module:com_ctr_module\|add_hour~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { state ctr_module:com_ctr_module|add_hour~5 } "NODE_NAME" } } { "ctr_module.vhd" "" { Text "F:/电子钟系统/ctr_module.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(8.000 ns) 20.000 ns time_module:com_time_module\|clk_hour~54 3 COMB SEXP35 7 " "Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 20.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module\|clk_hour~54'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { ctr_module:com_ctr_module|add_hour~5 time_module:com_time_module|clk_hour~54 } "NODE_NAME" } } { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 26.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 4 REG LC36 14 " "Info: 4: + IC(0.000 ns) + CELL(6.000 ns) = 26.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "24.000 ns ( 92.31 % ) " "Info: Total cell delay = 24.000 ns ( 92.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 7.69 % ) " "Info: Total interconnect delay = 2.000 ns ( 7.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { state ctr_module:com_ctr_module|add_hour~5 time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { state {} state~out {} ctr_module:com_ctr_module|add_hour~5 {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.000 ns" { state time_module:com_time_module|clk_min~88 time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.000 ns" { state {} state~out {} time_module:com_time_module|clk_min~88 {} time_module:com_time_module|counter_60:com_min|co {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 8.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { state ctr_module:com_ctr_module|add_hour~5 time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { state {} state~out {} ctr_module:com_ctr_module|add_hour~5 {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns - " "Info: - Micro clock to output delay of source is 1.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.000 ns - Shortest register register " "Info: - Shortest register to register delay is 8.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 1 REG LC36 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 8.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 2 REG LC36 14 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 8.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.000 ns ( 75.00 % ) " "Info: Total cell delay = 6.000 ns ( 75.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 25.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 25.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 2.000ns } { 0.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "4.000 ns + " "Info: + Micro hold delay of destination is 4.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.000 ns" { state time_module:com_time_module|clk_min~88 time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.000 ns" { state {} state~out {} time_module:com_time_module|clk_min~88 {} time_module:com_time_module|counter_60:com_min|co {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 8.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { state ctr_module:com_ctr_module|add_hour~5 time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { state {} state~out {} ctr_module:com_ctr_module|add_hour~5 {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 8.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 2.000ns } { 0.000ns 6.000ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "time_module:com_time_module\|sig_clock_min1\[3\] state set 28.000 ns register " "Info: tsu for register \"time_module:com_time_module\|sig_clock_min1\[3\]\" (data pin = \"state\", clock pin = \"set\") is 28.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "27.000 ns + Longest pin register " "Info: + Longest pin to register delay is 27.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns state 1 CLK PIN_81 155 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_81; Fanout = 155; CLK Node = 'state'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state } "NODE_NAME" } } { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns time_module:com_time_module\|sig_clock_min1\[0\]~11 2 COMB SEXP115 4 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP115; Fanout = 4; COMB Node = 'time_module:com_time_module\|sig_clock_min1\[0\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { state time_module:com_time_module|sig_clock_min1[0]~11 } "NODE_NAME" } } { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 19.000 ns time_module:com_time_module\|sig_tmp_min1\[3\]~75 3 COMB LOOP LC121 3 " "Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC121; Fanout = 3; COMB LOOP Node = 'time_module:com_time_module\|sig_tmp_min1\[3\]~75'" { { "Info" "ITDB_PART_OF_SCC" "time_module:com_time_module\|sig_tmp_min1\[3\]~75 LC121 " "Info: Loc. = LC121; Node \"time_module:com_time_module\|sig_tmp_min1\[3\]~75\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { time_module:com_time_module|sig_tmp_min1[3]~75 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { time_module:com_time_module|sig_tmp_min1[3]~75 } "NODE_NAME" } } { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 79 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { time_module:com_time_module|sig_clock_min1[0]~11 time_module:com_time_module|sig_tmp_min1[3]~75 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 27.000 ns time_module:com_time_module\|sig_clock_min1\[3\] 4 REG LC113 3 " "Info: 4: + IC(2.000 ns) + CELL(6.000 ns) = 27.000 ns; Loc. = LC113; Fanout = 3; REG Node = 'time_module:com_time_module\|sig_clock_min1\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { time_module:com_time_module|sig_tmp_min1[3]~75 time_module:com_time_module|sig_clock_min1[3] } "NODE_NAME" } } { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.000 ns ( 85.19 % ) " "Info: Total cell delay = 23.000 ns ( 85.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 14.81 % ) " "Info: Total interconnect delay = 4.000 ns ( 14.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.000 ns" { state time_module:com_time_module|sig_clock_min1[0]~11 time_module:com_time_module|sig_tmp_min1[3]~75 time_module:com_time_module|sig_clock_min1[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "27.000 ns" { state {} state~out {} time_module:com_time_module|sig_clock_min1[0]~11 {} time_module:com_time_module|sig_tmp_min1[3]~75 {} time_module:com_time_module|sig_clock_min1[3] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 74 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set destination 3.000 ns - Shortest register " "Info: - Shortest clock path from clock \"set\" to destination register is 3.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns set 1 CLK PIN_83 46 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 46; CLK Node = 'set'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { set } "NODE_NAME" } } { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 3.000 ns time_module:com_time_module\|sig_clock_min1\[3\] 2 REG LC113 3 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 3.000 ns; Loc. = LC113; Fanout = 3; REG Node = 'time_module:com_time_module\|sig_clock_min1\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { set time_module:com_time_module|sig_clock_min1[3] } "NODE_NAME" } } { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 100.00 % ) " "Info: Total cell delay = 3.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { set time_module:com_time_module|sig_clock_min1[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { set {} set~out {} time_module:com_time_module|sig_clock_min1[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.000 ns" { state time_module:com_time_module|sig_clock_min1[0]~11 time_module:com_time_module|sig_tmp_min1[3]~75 time_module:com_time_module|sig_clock_min1[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "27.000 ns" { state {} state~out {} time_module:com_time_module|sig_clock_min1[0]~11 {} time_module:com_time_module|sig_tmp_min1[3]~75 {} time_module:com_time_module|sig_clock_min1[3] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { set time_module:com_time_module|sig_clock_min1[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { set {} set~out {} time_module:com_time_module|sig_clock_min1[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in_100 alarm_ring time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 86.000 ns register " "Info: tco from clock \"clk_in_100\" to destination pin \"alarm_ring\" through register \"time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]\" is 86.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in_100 source 53.000 ns + Longest register " "Info: + Longest clock path from clock \"clk_in_100\" to source register is 53.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk_in_100 1 CLK PIN_57 25 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_57; Fanout = 25; CLK Node = 'clk_in_100'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in_100 } "NODE_NAME" } } { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns ctr_module:com_ctr_module\|clk_out 2 REG LC31 11 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC31; Fanout = 11; REG Node = 'ctr_module:com_ctr_module\|clk_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clk_in_100 ctr_module:com_ctr_module|clk_out } "NODE_NAME" } } { "ctr_module.vhd" "" { Text "F:/电子钟系统/ctr_module.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 20.000 ns time_module:com_time_module\|counter_60:com_sec\|co 3 REG LC70 10 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 20.000 ns; Loc. = LC70; Fanout = 10; REG Node = 'time_module:com_time_module\|counter_60:com_sec\|co'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { ctr_module:com_ctr_module|clk_out time_module:com_time_module|counter_60:com_sec|co } "NODE_NAME" } } { "counter_60.vhd" "" { Text "F:/电子钟系统/counter_60.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 30.000 ns time_module:com_time_module\|clk_min~91 4 COMB SEXP56 6 " "Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 30.000 ns; Loc. = SEXP56; Fanout = 6; COMB Node = 'time_module:com_time_module\|clk_min~91'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { time_module:com_time_module|counter_60:com_sec|co time_module:com_time_module|clk_min~91 } "NODE_NAME" } } { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 37.000 ns time_module:com_time_module\|counter_60:com_min\|co 5 REG LC62 4 " "Info: 5: + IC(0.000 ns) + CELL(7.000 ns) = 37.000 ns; Loc. = LC62; Fanout = 4; REG Node = 'time_module:com_time_module\|counter_60:com_min\|co'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { time_module:com_time_module|clk_min~91 time_module:com_time_module|counter_60:com_min|co } "NODE_NAME" } } { "counter_60.vhd" "" { Text "F:/电子钟系统/counter_60.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 47.000 ns time_module:com_time_module\|clk_hour~54 6 COMB SEXP35 7 " "Info: 6: + IC(2.000 ns) + CELL(8.000 ns) = 47.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module\|clk_hour~54'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 } "NODE_NAME" } } { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 53.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 7 REG LC36 14 " "Info: 7: + IC(0.000 ns) + CELL(6.000 ns) = 53.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "45.000 ns ( 84.91 % ) " "Info: Total cell delay = 45.000 ns ( 84.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.000 ns ( 15.09 % ) " "Info: Total interconnect delay = 8.000 ns ( 15.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "53.000 ns" { clk_in_100 ctr_module:com_ctr_module|clk_out time_module:com_time_module|counter_60:com_sec|co time_module:com_time_module|clk_min~91 time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "53.000 ns" { clk_in_100 {} clk_in_100~out {} ctr_module:com_ctr_module|clk_out {} time_module:com_time_module|counter_60:com_sec|co {} time_module:com_time_module|clk_min~91 {} time_module:com_time_module|counter_60:com_min|co {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 8.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "32.000 ns + Longest register pin " "Info: + Longest register to pin delay is 32.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\] 1 REG LC36 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\|dffs\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 8.000 ns time_module:com_time_module\|alarm:com_alarm\|alarm_ring~82 2 COMB LC82 1 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 8.000 ns; Loc. = LC82; Fanout = 1; COMB Node = 'time_module:com_time_module\|alarm:com_alarm\|alarm_ring~82'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] time_module:com_time_module|alarm:com_alarm|alarm_ring~82 } "NODE_NAME" } } { "alarm.vhd" "" { Text "F:/电子钟系统/alarm.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 10.000 ns time_module:com_time_module\|alarm:com_alarm\|alarm_ring~56 3 COMB LC83 2 " "Info: 3: + IC(0.000 ns) + CELL(2.000 ns) = 10.000 ns; Loc. = LC83; Fanout = 2; COMB Node = 'time_module:com_time_module\|alarm:com_alarm\|alarm_ring~56'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { time_module:com_time_module|alarm:com_alarm|alarm_ring~82 time_module:com_time_module|alarm:com_alarm|alarm_ring~56 } "NODE_NAME" } } { "alarm.vhd" "" { Text "F:/电子钟系统/alarm.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 19.000 ns time_module:com_time_module\|alarm:com_alarm\|alarm_ring~42 4 COMB LC55 3 " "Info: 4: + IC(2.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC55; Fanout = 3; COMB Node = 'time_module:com_time_module\|alarm:com_alarm\|alarm_ring~42'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { time_module:com_time_module|alarm:com_alarm|alarm_ring~56 time_module:com_time_module|alarm:com_alarm|alarm_ring~42 } "NODE_NAME" } } { "alarm.vhd" "" { Text "F:/电子钟系统/alarm.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(9.000 ns) 28.000 ns time_module:com_time_module\|alarm:com_alarm\|alarm_ring~80 5 COMB LOOP LC80 3 " "Info: 5: + IC(0.000 ns) + CELL(9.000 ns) = 28.000 ns; Loc. = LC80; Fanout = 3; COMB LOOP Node = 'time_module:com_time_module\|alarm:com_alarm\|alarm_ring~80'" { { "Info" "ITDB_PART_OF_SCC" "time_module:com_time_module\|alarm:com_alarm\|alarm_ring~80 LC80 " "Info: Loc. = LC80; Node \"time_module:com_time_module\|alarm:com_alarm\|alarm_ring~80\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { time_module:com_time_module|alarm:com_alarm|alarm_ring~80 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { time_module:com_time_module|alarm:com_alarm|alarm_ring~80 } "NODE_NAME" } } { "alarm.vhd" "" { Text "F:/电子钟系统/alarm.vhd" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { time_module:com_time_module|alarm:com_alarm|alarm_ring~42 time_module:com_time_module|alarm:com_alarm|alarm_ring~80 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 32.000 ns alarm_ring 6 PIN PIN_52 0 " "Info: 6: + IC(0.000 ns) + CELL(4.000 ns) = 32.000 ns; Loc. = PIN_52; Fanout = 0; PIN Node = 'alarm_ring'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { time_module:com_time_module|alarm:com_alarm|alarm_ring~80 alarm_ring } "NODE_NAME" } } { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "28.000 ns ( 87.50 % ) " "Info: Total cell delay = 28.000 ns ( 87.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 12.50 % ) " "Info: Total interconnect delay = 4.000 ns ( 12.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] time_module:com_time_module|alarm:com_alarm|alarm_ring~82 time_module:com_time_module|alarm:com_alarm|alarm_ring~56 time_module:com_time_module|alarm:com_alarm|alarm_ring~42 time_module:com_time_module|alarm:com_alarm|alarm_ring~80 alarm_ring } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} time_module:com_time_module|alarm:com_alarm|alarm_ring~82 {} time_module:com_time_module|alarm:com_alarm|alarm_ring~56 {} time_module:com_time_module|alarm:com_alarm|alarm_ring~42 {} time_module:com_time_module|alarm:com_alarm|alarm_ring~80 {} alarm_ring {} } { 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns 0.000ns } { 0.000ns 6.000ns 2.000ns 7.000ns 9.000ns 4.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "53.000 ns" { clk_in_100 ctr_module:com_ctr_module|clk_out time_module:com_time_module|counter_60:com_sec|co time_module:com_time_module|clk_min~91 time_module:com_time_module|counter_60:com_min|co time_module:com_time_module|clk_hour~54 time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "53.000 ns" { clk_in_100 {} clk_in_100~out {} ctr_module:com_ctr_module|clk_out {} time_module:com_time_module|counter_60:com_sec|co {} time_module:com_time_module|clk_min~91 {} time_module:com_time_module|counter_60:com_min|co {} time_module:com_time_module|clk_hour~54 {} time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 8.000ns 7.000ns 8.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] time_module:com_time_module|alarm:com_alarm|alarm_ring~82 time_module:com_time_module|alarm:com_alarm|alarm_ring~56 time_module:com_time_module|alarm:com_alarm|alarm_ring~42 time_module:com_time_module|alarm:com_alarm|alarm_ring~80 alarm_ring } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.000 ns" { time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] {} time_module:com_time_module|alarm:com_alarm|alarm_ring~82 {} time_module:com_time_module|alarm:com_alarm|alarm_ring~56 {} time_module:com_time_module|alarm:com_alarm|alarm_ring~42 {} time_module:com_time_module|alarm:com_alarm|alarm_ring~80 {} alarm_ring {} } { 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns 0.000ns } { 0.000ns 6.000ns 2.000ns 7.000ns 9.000ns 4.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk_in_100 alarm_ring 44.000 ns Longest " "Info: Longest tpd from source pin \"clk_in_100\" to destination pin \"alarm_ring\" is 44.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk_in_100 1 CLK PIN_57 25 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_57; Fanout = 25; CLK Node = 'clk_in_100'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in_100 } "NODE_NAME" } } { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns ctr_module:com_ctr_module\|LessThan1~27 2 COMB LC3 1 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC3; Fanout = 1; COMB Node = 'ctr_module:com_ctr_module\|LessThan1~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clk_in_100 ctr_module:com_ctr_module|LessThan1~27 } "NODE_NAME" } } { "ctr_module.vhd" "" { Text "F:/电子钟系统/ctr_module.vhd" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 12.000 ns ctr_module:com_ctr_module\|LessThan1~26 3 COMB LC4 10 " "Info: 3: + IC(0.000 ns) + CELL(2.000 ns) = 12.000 ns; Loc. = LC4; Fanout = 10; COMB Node = 'ctr_module:com_ctr_module\|LessThan1~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { ctr_module:com_ctr_module|LessThan1~27 ctr_module:com_ctr_module|LessThan1~26 } "NODE_NAME" } } { "ctr_module.vhd" "" { Text "F:/电子钟系统/ctr_module.vhd" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 20.000 ns time_module:com_time_module\|alarm:com_alarm\|alarm_ring~90 4 COMB LC5 1 " "Info: 4: + IC(2.000 ns) + CELL(6.000 ns) = 20.000 ns; Loc. = LC5; Fanout = 1; COMB Node = 'time_module:com_time_module\|alarm:com_alarm\|alarm_ring~90'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { ctr_module:com_ctr_module|LessThan1~26 time_module:com_time_module|alarm:com_alarm|alarm_ring~90 } "NODE_NAME" } } { "alarm.vhd" "" { Text "F:/电子钟系统/alarm.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 22.000 ns time_module:com_time_module\|alarm:com_alarm\|alarm_ring~68 5 COMB LC6 2 " "Info: 5: + IC(0.000 ns) + CELL(2.000 ns) = 22.000 ns; Loc. = LC6; Fanout = 2; COMB Node = 'time_module:com_time_module\|alarm:com_alarm\|alarm_ring~68'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { time_module:com_time_module|alarm:com_alarm|alarm_ring~90 time_module:com_time_module|alarm:com_alarm|alarm_ring~68 } "NODE_NAME" } } { "alarm.vhd" "" { Text "F:/电子钟系统/alarm.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 31.000 ns time_module:com_time_module\|alarm:com_alarm\|alarm_ring~42 6 COMB LC55 3 " "Info: 6: + IC(2.000 ns) + CELL(7.000 ns) = 31.000 ns; Loc. = LC55; Fanout = 3; COMB Node = 'time_module:com_time_module\|alarm:com_alarm\|alarm_ring~42'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { time_module:com_time_module|alarm:com_alarm|alarm_ring~68 time_module:com_time_module|alarm:com_alarm|alarm_ring~42 } "NODE_NAME" } } { "alarm.vhd" "" { Text "F:/电子钟系统/alarm.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(9.000 ns) 40.000 ns time_module:com_time_module\|alarm:com_alarm\|alarm_ring~80 7 COMB LOOP LC80 3 " "Info: 7: + IC(0.000 ns) + CELL(9.000 ns) = 40.000 ns; Loc. = LC80; Fanout = 3; COMB LOOP Node = 'time_module:com_time_module\|alarm:com_alarm\|alarm_ring~80'" { { "Info" "ITDB_PART_OF_SCC" "time_module:com_time_module\|alarm:com_alarm\|alarm_ring~80 LC80 " "Info: Loc. = LC80; Node \"time_module:com_time_module\|alarm:com_alarm\|alarm_ring~80\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { time_module:com_time_module|alarm:com_alarm|alarm_ring~80 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { time_module:com_time_module|alarm:com_alarm|alarm_ring~80 } "NODE_NAME" } } { "alarm.vhd" "" { Text "F:/电子钟系统/alarm.vhd" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { time_module:com_time_module|alarm:com_alarm|alarm_ring~42 time_module:com_time_module|alarm:com_alarm|alarm_ring~80 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 44.000 ns alarm_ring 8 PIN PIN_52 0 " "Info: 8: + IC(0.000 ns) + CELL(4.000 ns) = 44.000 ns; Loc. = PIN_52; Fanout = 0; PIN Node = 'alarm_ring'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { time_module:com_time_module|alarm:com_alarm|alarm_ring~80 alarm_ring } "NODE_NAME" } } { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "38.000 ns ( 86.36 % ) " "Info: Total cell delay = 38.000 ns ( 86.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.000 ns ( 13.64 % ) " "Info: Total interconnect delay = 6.000 ns ( 13.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "44.000 ns" { clk_in_100 ctr_module:com_ctr_module|LessThan1~27 ctr_module:com_ctr_module|LessThan1~26 time_module:com_time_module|alarm:com_alarm|alarm_ring~90 time_module:com_time_module|alarm:com_alarm|alarm_ring~68 time_module:com_time_module|alarm:com_alarm|alarm_ring~42 time_module:com_time_module|alarm:com_alarm|alarm_ring~80 alarm_ring } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "44.000 ns" { clk_in_100 {} clk_in_100~out {} ctr_module:com_ctr_module|LessThan1~27 {} ctr_module:com_ctr_module|LessThan1~26 {} time_module:com_time_module|alarm:com_alarm|alarm_ring~90 {} time_module:com_time_module|alarm:com_alarm|alarm_ring~68 {} time_module:com_time_module|alarm:com_alarm|alarm_ring~42 {} time_module:com_time_module|alarm:com_alarm|alarm_ring~80 {} alarm_ring {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns 0.000ns } { 0.000ns 2.000ns 6.000ns 2.000ns 6.000ns 2.000ns 7.000ns 9.000ns 4.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "time_module:com_time_module\|counter_60:com_min\|co state clk_in_100 30.000 ns register " "Info: th for register \"time_module:com_time_module\|counter_60:com_min\|co\" (data pin = \"state\", clock pin = \"clk_in_100\") is 30.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in_100 destination 36.000 ns + Longest register " "Info: + Longest clock path from clock \"clk_in_100\" to destination register is 36.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk_in_100 1 CLK PIN_57 25 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_57; Fanout = 25; CLK Node = 'clk_in_100'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in_100 } "NODE_NAME" } } { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns ctr_module:com_ctr_module\|clk_out 2 REG LC31 11 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC31; Fanout = 11; REG Node = 'ctr_module:com_ctr_module\|clk_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clk_in_100 ctr_module:com_ctr_module|clk_out } "NODE_NAME" } } { "ctr_module.vhd" "" { Text "F:/电子钟系统/ctr_module.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 20.000 ns time_module:com_time_module\|counter_60:com_sec\|co 3 REG LC70 10 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 20.000 ns; Loc. = LC70; Fanout = 10; REG Node = 'time_module:com_time_module\|counter_60:com_sec\|co'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { ctr_module:com_ctr_module|clk_out time_module:com_time_module|counter_60:com_sec|co } "NODE_NAME" } } { "counter_60.vhd" "" { Text "F:/电子钟系统/counter_60.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 30.000 ns time_module:com_time_module\|clk_min~91 4 COMB SEXP56 6 " "Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 30.000 ns; Loc. = SEXP56; Fanout = 6; COMB Node = 'time_module:com_time_module\|clk_min~91'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { time_module:com_time_module|counter_60:com_sec|co time_module:com_time_module|clk_min~91 } "NODE_NAME" } } { "time_module.vhd" "" { Text "F:/电子钟系统/time_module.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 36.000 ns time_module:com_time_module\|counter_60:com_min\|co 5 REG LC62 4 " "Info: 5: + IC(0.000 ns) + CELL(6.000 ns) = 36.000 ns; Loc. = LC62; Fanout = 4; REG Node = 'time_module:com_time_module\|counter_60:com_min\|co'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { time_module:com_time_module|clk_min~91 time_module:com_time_module|counter_60:com_min|co } "NODE_NAME" } } { "counter_60.vhd" "" { Text "F:/电子钟系统/counter_60.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "30.000 ns ( 83.33 % ) " "Info: Total cell delay = 30.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.000 ns ( 16.67 % ) " "Info: Total interconnect delay = 6.000 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "36.000 ns" { clk_in_100 ctr_module:com_ctr_module|clk_out time_module:com_time_module|counter_60:com_sec|co time_module:com_time_module|clk_min~91 time_module:com_time_module|counter_60:com_min|co } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "36.000 ns" { clk_in_100 {} clk_in_100~out {} ctr_module:com_ctr_module|clk_out {} time_module:com_time_module|counter_60:com_sec|co {} time_module:com_time_module|clk_min~91 {} time_module:com_time_module|counter_60:com_min|co {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "4.000 ns + " "Info: + Micro hold delay of destination is 4.000 ns" {  } { { "counter_60.vhd" "" { Text "F:/电子钟系统/counter_60.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns state 1 CLK PIN_81 155 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_81; Fanout = 155; CLK Node = 'state'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state } "NODE_NAME" } } { "Clock_on_FPGA.vhd" "" { Text "F:/电子钟系统/Clock_on_FPGA.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns time_module:com_time_module\|counter_60:com_min\|co 2 REG LC62 4 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC62; Fanout = 4; REG Node = 'time_module:com_time_module\|counter_60:com_min\|co'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { state time_module:com_time_module|counter_60:com_min|co } "NODE_NAME" } } { "counter_60.vhd" "" { Text "F:/电子钟系统/counter_60.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { state time_module:com_time_module|counter_60:com_min|co } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { state {} state~out {} time_module:com_time_module|counter_60:com_min|co {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "36.000 ns" { clk_in_100 ctr_module:com_ctr_module|clk_out time_module:com_time_module|counter_60:com_sec|co time_module:com_time_module|clk_min~91 time_module:com_time_module|counter_60:com_min|co } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "36.000 ns" { clk_in_100 {} clk_in_100~out {} ctr_module:com_ctr_module|clk_out {} time_module:com_time_module|counter_60:com_sec|co {} time_module:com_time_module|clk_min~91 {} time_module:com_time_module|counter_60:com_min|co {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 8.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { state time_module:com_time_module|counter_60:com_min|co } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { state {} state~out {} time_module:com_time_module|counter_60:com_min|co {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 41 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 06 22:02:45 2023 " "Info: Processing ended: Tue Jun 06 22:02:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
