{
    "Function": "dwmac100_dma_init_tx",
    "astEdges": [
        [
            0,
            4
        ],
        [
            0,
            3
        ],
        [
            0,
            1
        ],
        [
            0,
            12
        ],
        [
            0,
            5
        ],
        [
            0,
            2
        ],
        [
            7,
            8
        ],
        [
            6,
            7
        ],
        [
            6,
            9
        ],
        [
            5,
            6
        ],
        [
            9,
            11
        ],
        [
            9,
            10
        ]
    ],
    "candidateNodeList": [
        8,
        10,
        11
    ],
    "cfgEdges": [
        [
            0,
            7
        ],
        [
            7,
            9
        ],
        [
            6,
            12
        ],
        [
            9,
            6
        ]
    ],
    "ddgEdges": [
        [
            0,
            7
        ],
        [
            0,
            6
        ],
        [
            0,
            9
        ],
        [
            7,
            12
        ],
        [
            7,
            6
        ],
        [
            6,
            12
        ],
        [
            6,
            12
        ],
        [
            6,
            12
        ],
        [
            9,
            12
        ],
        [
            9,
            12
        ]
    ],
    "ncsEdges": [
        [
            1,
            2
        ],
        [
            2,
            3
        ],
        [
            3,
            4
        ],
        [
            4,
            8
        ],
        [
            8,
            10
        ],
        [
            10,
            11
        ]
    ],
    "nodeList": {
        "0": "METHOD",
        "1": "PARAM",
        "2": "PARAM",
        "3": "PARAM",
        "4": "PARAM",
        "5": "BLOCK",
        "6": "writel",
        "7": "lower_32_bits",
        "8": "dma_tx_phy",
        "9": "<operator>.addition",
        "10": "ioaddr",
        "11": "DMA_TX_BASE_ADDR",
        "12": "METHOD_RETURN"
    }
}