// Seed: 1249173136
module module_0 (
    input tri0 id_0,
    input tri0 id_1
);
  wand id_3;
  initial begin : LABEL_0
    if (id_1)
      if (id_3)
        if (id_3) id_4 <= {-1'b0};
        else;
      else if (id_4) id_3 = -1;
  end
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input wor id_2,
    input wire id_3,
    input uwire id_4,
    output supply0 id_5,
    input wire id_6,
    input wand id_7,
    input wor id_8,
    input supply0 id_9,
    input uwire id_10,
    input supply0 id_11
);
  initial assign id_5 = -1 - id_9;
  always id_5 = id_7;
  module_0 modCall_1 (
      id_10,
      id_4
  );
  assign id_5 = 1;
  wire id_13, id_14;
endmodule
