{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1554786477775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1554786477775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 09 02:07:52 2019 " "Processing started: Tue Apr 09 02:07:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1554786477775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1554786477775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off register -c register " "Command: quartus_map --read_settings_files=on --write_settings_files=off register -c register" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1554786477775 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1554786479525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder5_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder5_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder5_32 " "Found entity 1: decoder5_32" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1554786479712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1554786479712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/register_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/register_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_tb " "Found entity 1: register_tb" {  } { { "Testbench/register_tb.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/Testbench/register_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1554786479728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1554786479728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1554786479744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1554786479744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32 " "Found entity 1: mux32" {  } { { "mux32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/mux32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1554786479759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1554786479759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1554786479791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1554786479791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1554786479806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1554786479806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor.sv 1 1 " "Found 1 design units, including 1 entities, in source file inversor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inversor " "Found entity 1: inversor" {  } { { "inversor.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/inversor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1554786479822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1554786479822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1554786479837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1554786479837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank.sv 1 1 " "Found 1 design units, including 1 entities, in source file bank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bank " "Found entity 1: bank" {  } { { "bank.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/bank.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1554786479853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1554786479853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1554786479869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1554786479869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y0 mux4.sv(3) " "Verilog HDL Implicit Net warning at mux4.sv(3): created implicit net for \"y0\"" {  } { { "mux4.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/mux4.sv" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1554786479869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y1 mux4.sv(4) " "Verilog HDL Implicit Net warning at mux4.sv(4): created implicit net for \"y1\"" {  } { { "mux4.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/mux4.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1554786479869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ns mux2.sv(3) " "Verilog HDL Implicit Net warning at mux2.sv(3): created implicit net for \"ns\"" {  } { { "mux2.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/mux2.sv" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1554786479869 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "register " "Elaborating entity \"register\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1554786480087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5_32 decoder5_32:d " "Elaborating entity \"decoder5_32\" for hierarchy \"decoder5_32:d\"" {  } { { "register.sv" "d" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1554786480150 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder5_32.sv(4) " "Verilog HDL Case Statement warning at decoder5_32.sv(4): incomplete case statement has no default case item" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1554786480306 "|register|decoder5_32:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\]\[0\] decoder5_32.sv(4) " "Inferred latch for \"y\[31\]\[0\]\" at decoder5_32.sv(4)" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1554786480306 "|register|decoder5_32:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\]\[0\] decoder5_32.sv(4) " "Inferred latch for \"y\[30\]\[0\]\" at decoder5_32.sv(4)" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1554786480306 "|register|decoder5_32:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\]\[0\] decoder5_32.sv(4) " "Inferred latch for \"y\[29\]\[0\]\" at decoder5_32.sv(4)" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1554786480306 "|register|decoder5_32:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\]\[0\] decoder5_32.sv(4) " "Inferred latch for \"y\[28\]\[0\]\" at decoder5_32.sv(4)" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1554786480306 "|register|decoder5_32:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\]\[0\] decoder5_32.sv(4) " "Inferred latch for \"y\[27\]\[0\]\" at decoder5_32.sv(4)" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1554786480306 "|register|decoder5_32:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\]\[0\] decoder5_32.sv(4) " "Inferred latch for \"y\[26\]\[0\]\" at decoder5_32.sv(4)" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1554786480306 "|register|decoder5_32:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\]\[0\] decoder5_32.sv(4) " "Inferred latch for \"y\[25\]\[0\]\" at decoder5_32.sv(4)" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1554786480306 "|register|decoder5_32:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\]\[0\] decoder5_32.sv(4) " "Inferred latch for \"y\[24\]\[0\]\" at decoder5_32.sv(4)" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1554786480306 "|register|decoder5_32:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\]\[0\] decoder5_32.sv(4) " "Inferred latch for \"y\[23\]\[0\]\" at decoder5_32.sv(4)" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1554786480306 "|register|decoder5_32:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\]\[0\] decoder5_32.sv(4) " "Inferred latch for \"y\[22\]\[0\]\" at decoder5_32.sv(4)" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1554786480322 "|register|decoder5_32:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\]\[0\] decoder5_32.sv(4) " "Inferred latch for \"y\[21\]\[0\]\" at decoder5_32.sv(4)" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1554786480322 "|register|decoder5_32:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\]\[0\] decoder5_32.sv(4) " "Inferred latch for \"y\[20\]\[0\]\" at decoder5_32.sv(4)" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1554786480322 "|register|decoder5_32:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\]\[0\] decoder5_32.sv(4) " "Inferred latch for \"y\[19\]\[0\]\" at decoder5_32.sv(4)" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1554786480322 "|register|decoder5_32:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\]\[0\] decoder5_32.sv(4) " "Inferred latch for \"y\[18\]\[0\]\" at decoder5_32.sv(4)" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1554786480322 "|register|decoder5_32:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\]\[0\] decoder5_32.sv(4) " "Inferred latch for \"y\[17\]\[0\]\" at decoder5_32.sv(4)" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1554786480322 "|register|decoder5_32:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\]\[0\] decoder5_32.sv(4) " "Inferred latch for \"y\[16\]\[0\]\" at decoder5_32.sv(4)" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1554786480322 "|register|decoder5_32:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\]\[0\] decoder5_32.sv(4) " "Inferred latch for \"y\[15\]\[0\]\" at decoder5_32.sv(4)" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1554786480322 "|register|decoder5_32:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\]\[0\] decoder5_32.sv(4) " "Inferred latch for \"y\[14\]\[0\]\" at decoder5_32.sv(4)" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1554786480322 "|register|decoder5_32:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\]\[0\] decoder5_32.sv(4) " "Inferred latch for \"y\[13\]\[0\]\" at decoder5_32.sv(4)" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1554786480322 "|register|decoder5_32:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\]\[0\] decoder5_32.sv(4) " "Inferred latch for \"y\[12\]\[0\]\" at decoder5_32.sv(4)" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1554786480322 "|register|decoder5_32:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\]\[0\] decoder5_32.sv(4) " "Inferred latch for \"y\[11\]\[0\]\" at decoder5_32.sv(4)" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1554786480322 "|register|decoder5_32:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\]\[0\] decoder5_32.sv(4) " "Inferred latch for \"y\[10\]\[0\]\" at decoder5_32.sv(4)" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1554786480322 "|register|decoder5_32:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\]\[0\] decoder5_32.sv(4) " "Inferred latch for \"y\[9\]\[0\]\" at decoder5_32.sv(4)" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1554786480322 "|register|decoder5_32:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\]\[0\] decoder5_32.sv(4) " "Inferred latch for \"y\[8\]\[0\]\" at decoder5_32.sv(4)" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1554786480322 "|register|decoder5_32:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\]\[0\] decoder5_32.sv(4) " "Inferred latch for \"y\[7\]\[0\]\" at decoder5_32.sv(4)" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1554786480322 "|register|decoder5_32:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\]\[0\] decoder5_32.sv(4) " "Inferred latch for \"y\[6\]\[0\]\" at decoder5_32.sv(4)" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1554786480322 "|register|decoder5_32:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\]\[0\] decoder5_32.sv(4) " "Inferred latch for \"y\[5\]\[0\]\" at decoder5_32.sv(4)" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1554786480322 "|register|decoder5_32:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\]\[0\] decoder5_32.sv(4) " "Inferred latch for \"y\[4\]\[0\]\" at decoder5_32.sv(4)" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1554786480322 "|register|decoder5_32:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\]\[0\] decoder5_32.sv(4) " "Inferred latch for \"y\[3\]\[0\]\" at decoder5_32.sv(4)" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1554786480322 "|register|decoder5_32:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\]\[0\] decoder5_32.sv(4) " "Inferred latch for \"y\[2\]\[0\]\" at decoder5_32.sv(4)" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1554786480322 "|register|decoder5_32:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\]\[0\] decoder5_32.sv(4) " "Inferred latch for \"y\[1\]\[0\]\" at decoder5_32.sv(4)" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1554786480322 "|register|decoder5_32:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\]\[0\] decoder5_32.sv(4) " "Inferred latch for \"y\[0\]\[0\]\" at decoder5_32.sv(4)" {  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1554786480322 "|register|decoder5_32:d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bank bank:b " "Elaborating entity \"bank\" for hierarchy \"bank:b\"" {  } { { "register.sv" "b" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1554786480369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr bank:b\|flopenr:r0 " "Elaborating entity \"flopenr\" for hierarchy \"bank:b\|flopenr:r0\"" {  } { { "bank.sv" "r0" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/bank.sv" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1554786480462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32 mux32:m1 " "Elaborating entity \"mux32\" for hierarchy \"mux32:m1\"" {  } { { "register.sv" "m1" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1554786480587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux32:m1\|mux4:m1 " "Elaborating entity \"mux4\" for hierarchy \"mux32:m1\|mux4:m1\"" {  } { { "mux32.sv" "m1" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/mux32.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1554786480681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux32:m1\|mux4:m1\|mux2:m1 " "Elaborating entity \"mux2\" for hierarchy \"mux32:m1\|mux4:m1\|mux2:m1\"" {  } { { "mux4.sv" "m1" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/mux4.sv" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1554786480712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate mux32:m1\|mux4:m1\|mux2:m1\|tristate:t0 " "Elaborating entity \"tristate\" for hierarchy \"mux32:m1\|mux4:m1\|mux2:m1\|tristate:t0\"" {  } { { "mux2.sv" "t0" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/mux2.sv" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1554786480791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor mux32:m1\|mux4:m1\|mux2:m1\|inversor:inv " "Elaborating entity \"inversor\" for hierarchy \"mux32:m1\|mux4:m1\|mux2:m1\|inversor:inv\"" {  } { { "mux2.sv" "inv" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/mux2.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1554786480837 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m1\|mux2:m11\|tristate:t0\|y busA " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m1\|mux2:m11\|tristate:t0\|y\" to the node \"busA\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m2\|mux2:m11\|tristate:t0\|y busB " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m2\|mux2:m11\|tristate:t0\|y\" to the node \"busB\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m1\|mux4:m9\|mux2:m3\|tristate:t0\|y mux32:m1\|mux2:m11\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m1\|mux4:m9\|mux2:m3\|tristate:t0\|y\" to the node \"mux32:m1\|mux2:m11\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m1\|mux4:m10\|mux2:m3\|tristate:t0\|y mux32:m1\|mux2:m11\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m1\|mux4:m10\|mux2:m3\|tristate:t0\|y\" to the node \"mux32:m1\|mux2:m11\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m2\|mux4:m9\|mux2:m3\|tristate:t0\|y mux32:m2\|mux2:m11\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m2\|mux4:m9\|mux2:m3\|tristate:t0\|y\" to the node \"mux32:m2\|mux2:m11\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m2\|mux4:m10\|mux2:m3\|tristate:t0\|y mux32:m2\|mux2:m11\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m2\|mux4:m10\|mux2:m3\|tristate:t0\|y\" to the node \"mux32:m2\|mux2:m11\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m1\|mux4:m9\|mux2:m1\|tristate:t0\|y mux32:m1\|mux4:m9\|mux2:m3\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m1\|mux4:m9\|mux2:m1\|tristate:t0\|y\" to the node \"mux32:m1\|mux4:m9\|mux2:m3\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m1\|mux4:m9\|mux2:m2\|tristate:t0\|y mux32:m1\|mux4:m9\|mux2:m3\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m1\|mux4:m9\|mux2:m2\|tristate:t0\|y\" to the node \"mux32:m1\|mux4:m9\|mux2:m3\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m1\|mux4:m10\|mux2:m1\|tristate:t0\|y mux32:m1\|mux4:m10\|mux2:m3\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m1\|mux4:m10\|mux2:m1\|tristate:t0\|y\" to the node \"mux32:m1\|mux4:m10\|mux2:m3\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m1\|mux4:m10\|mux2:m2\|tristate:t0\|y mux32:m1\|mux4:m10\|mux2:m3\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m1\|mux4:m10\|mux2:m2\|tristate:t0\|y\" to the node \"mux32:m1\|mux4:m10\|mux2:m3\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m2\|mux4:m9\|mux2:m1\|tristate:t0\|y mux32:m2\|mux4:m9\|mux2:m3\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m2\|mux4:m9\|mux2:m1\|tristate:t0\|y\" to the node \"mux32:m2\|mux4:m9\|mux2:m3\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m2\|mux4:m9\|mux2:m2\|tristate:t0\|y mux32:m2\|mux4:m9\|mux2:m3\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m2\|mux4:m9\|mux2:m2\|tristate:t0\|y\" to the node \"mux32:m2\|mux4:m9\|mux2:m3\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m2\|mux4:m10\|mux2:m1\|tristate:t0\|y mux32:m2\|mux4:m10\|mux2:m3\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m2\|mux4:m10\|mux2:m1\|tristate:t0\|y\" to the node \"mux32:m2\|mux4:m10\|mux2:m3\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m2\|mux4:m10\|mux2:m2\|tristate:t0\|y mux32:m2\|mux4:m10\|mux2:m3\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m2\|mux4:m10\|mux2:m2\|tristate:t0\|y\" to the node \"mux32:m2\|mux4:m10\|mux2:m3\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m1\|mux4:m1\|mux2:m3\|tristate:t0\|y mux32:m1\|mux4:m9\|mux2:m1\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m1\|mux4:m1\|mux2:m3\|tristate:t0\|y\" to the node \"mux32:m1\|mux4:m9\|mux2:m1\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m1\|mux4:m2\|mux2:m3\|tristate:t0\|y mux32:m1\|mux4:m9\|mux2:m1\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m1\|mux4:m2\|mux2:m3\|tristate:t0\|y\" to the node \"mux32:m1\|mux4:m9\|mux2:m1\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m1\|mux4:m3\|mux2:m3\|tristate:t0\|y mux32:m1\|mux4:m9\|mux2:m2\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m1\|mux4:m3\|mux2:m3\|tristate:t0\|y\" to the node \"mux32:m1\|mux4:m9\|mux2:m2\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m1\|mux4:m4\|mux2:m3\|tristate:t0\|y mux32:m1\|mux4:m9\|mux2:m2\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m1\|mux4:m4\|mux2:m3\|tristate:t0\|y\" to the node \"mux32:m1\|mux4:m9\|mux2:m2\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m1\|mux4:m5\|mux2:m3\|tristate:t0\|y mux32:m1\|mux4:m10\|mux2:m1\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m1\|mux4:m5\|mux2:m3\|tristate:t0\|y\" to the node \"mux32:m1\|mux4:m10\|mux2:m1\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m1\|mux4:m6\|mux2:m3\|tristate:t0\|y mux32:m1\|mux4:m10\|mux2:m1\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m1\|mux4:m6\|mux2:m3\|tristate:t0\|y\" to the node \"mux32:m1\|mux4:m10\|mux2:m1\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m1\|mux4:m7\|mux2:m3\|tristate:t0\|y mux32:m1\|mux4:m10\|mux2:m2\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m1\|mux4:m7\|mux2:m3\|tristate:t0\|y\" to the node \"mux32:m1\|mux4:m10\|mux2:m2\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m1\|mux4:m8\|mux2:m3\|tristate:t0\|y mux32:m1\|mux4:m10\|mux2:m2\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m1\|mux4:m8\|mux2:m3\|tristate:t0\|y\" to the node \"mux32:m1\|mux4:m10\|mux2:m2\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m2\|mux4:m1\|mux2:m3\|tristate:t0\|y mux32:m2\|mux4:m9\|mux2:m1\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m2\|mux4:m1\|mux2:m3\|tristate:t0\|y\" to the node \"mux32:m2\|mux4:m9\|mux2:m1\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m2\|mux4:m2\|mux2:m3\|tristate:t0\|y mux32:m2\|mux4:m9\|mux2:m1\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m2\|mux4:m2\|mux2:m3\|tristate:t0\|y\" to the node \"mux32:m2\|mux4:m9\|mux2:m1\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m2\|mux4:m3\|mux2:m3\|tristate:t0\|y mux32:m2\|mux4:m9\|mux2:m2\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m2\|mux4:m3\|mux2:m3\|tristate:t0\|y\" to the node \"mux32:m2\|mux4:m9\|mux2:m2\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m2\|mux4:m4\|mux2:m3\|tristate:t0\|y mux32:m2\|mux4:m9\|mux2:m2\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m2\|mux4:m4\|mux2:m3\|tristate:t0\|y\" to the node \"mux32:m2\|mux4:m9\|mux2:m2\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m2\|mux4:m5\|mux2:m3\|tristate:t0\|y mux32:m2\|mux4:m10\|mux2:m1\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m2\|mux4:m5\|mux2:m3\|tristate:t0\|y\" to the node \"mux32:m2\|mux4:m10\|mux2:m1\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m2\|mux4:m6\|mux2:m3\|tristate:t0\|y mux32:m2\|mux4:m10\|mux2:m1\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m2\|mux4:m6\|mux2:m3\|tristate:t0\|y\" to the node \"mux32:m2\|mux4:m10\|mux2:m1\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m2\|mux4:m7\|mux2:m3\|tristate:t0\|y mux32:m2\|mux4:m10\|mux2:m2\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m2\|mux4:m7\|mux2:m3\|tristate:t0\|y\" to the node \"mux32:m2\|mux4:m10\|mux2:m2\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m2\|mux4:m8\|mux2:m3\|tristate:t0\|y mux32:m2\|mux4:m10\|mux2:m2\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m2\|mux4:m8\|mux2:m3\|tristate:t0\|y\" to the node \"mux32:m2\|mux4:m10\|mux2:m2\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m1\|mux4:m1\|mux2:m1\|tristate:t0\|y mux32:m1\|mux4:m1\|mux2:m3\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m1\|mux4:m1\|mux2:m1\|tristate:t0\|y\" to the node \"mux32:m1\|mux4:m1\|mux2:m3\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m1\|mux4:m1\|mux2:m2\|tristate:t0\|y mux32:m1\|mux4:m1\|mux2:m3\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m1\|mux4:m1\|mux2:m2\|tristate:t0\|y\" to the node \"mux32:m1\|mux4:m1\|mux2:m3\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m1\|mux4:m2\|mux2:m1\|tristate:t0\|y mux32:m1\|mux4:m2\|mux2:m3\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m1\|mux4:m2\|mux2:m1\|tristate:t0\|y\" to the node \"mux32:m1\|mux4:m2\|mux2:m3\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m1\|mux4:m2\|mux2:m2\|tristate:t0\|y mux32:m1\|mux4:m2\|mux2:m3\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m1\|mux4:m2\|mux2:m2\|tristate:t0\|y\" to the node \"mux32:m1\|mux4:m2\|mux2:m3\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m1\|mux4:m3\|mux2:m1\|tristate:t0\|y mux32:m1\|mux4:m3\|mux2:m3\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m1\|mux4:m3\|mux2:m1\|tristate:t0\|y\" to the node \"mux32:m1\|mux4:m3\|mux2:m3\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m1\|mux4:m3\|mux2:m2\|tristate:t0\|y mux32:m1\|mux4:m3\|mux2:m3\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m1\|mux4:m3\|mux2:m2\|tristate:t0\|y\" to the node \"mux32:m1\|mux4:m3\|mux2:m3\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m1\|mux4:m4\|mux2:m1\|tristate:t0\|y mux32:m1\|mux4:m4\|mux2:m3\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m1\|mux4:m4\|mux2:m1\|tristate:t0\|y\" to the node \"mux32:m1\|mux4:m4\|mux2:m3\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m1\|mux4:m4\|mux2:m2\|tristate:t0\|y mux32:m1\|mux4:m4\|mux2:m3\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m1\|mux4:m4\|mux2:m2\|tristate:t0\|y\" to the node \"mux32:m1\|mux4:m4\|mux2:m3\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m1\|mux4:m5\|mux2:m1\|tristate:t0\|y mux32:m1\|mux4:m5\|mux2:m3\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m1\|mux4:m5\|mux2:m1\|tristate:t0\|y\" to the node \"mux32:m1\|mux4:m5\|mux2:m3\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m1\|mux4:m5\|mux2:m2\|tristate:t0\|y mux32:m1\|mux4:m5\|mux2:m3\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m1\|mux4:m5\|mux2:m2\|tristate:t0\|y\" to the node \"mux32:m1\|mux4:m5\|mux2:m3\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m1\|mux4:m6\|mux2:m1\|tristate:t0\|y mux32:m1\|mux4:m6\|mux2:m3\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m1\|mux4:m6\|mux2:m1\|tristate:t0\|y\" to the node \"mux32:m1\|mux4:m6\|mux2:m3\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m1\|mux4:m6\|mux2:m2\|tristate:t0\|y mux32:m1\|mux4:m6\|mux2:m3\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m1\|mux4:m6\|mux2:m2\|tristate:t0\|y\" to the node \"mux32:m1\|mux4:m6\|mux2:m3\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m1\|mux4:m7\|mux2:m1\|tristate:t0\|y mux32:m1\|mux4:m7\|mux2:m3\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m1\|mux4:m7\|mux2:m1\|tristate:t0\|y\" to the node \"mux32:m1\|mux4:m7\|mux2:m3\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m1\|mux4:m7\|mux2:m2\|tristate:t0\|y mux32:m1\|mux4:m7\|mux2:m3\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m1\|mux4:m7\|mux2:m2\|tristate:t0\|y\" to the node \"mux32:m1\|mux4:m7\|mux2:m3\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m1\|mux4:m8\|mux2:m1\|tristate:t0\|y mux32:m1\|mux4:m8\|mux2:m3\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m1\|mux4:m8\|mux2:m1\|tristate:t0\|y\" to the node \"mux32:m1\|mux4:m8\|mux2:m3\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m1\|mux4:m8\|mux2:m2\|tristate:t1\|y mux32:m1\|mux4:m8\|mux2:m3\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m1\|mux4:m8\|mux2:m2\|tristate:t1\|y\" to the node \"mux32:m1\|mux4:m8\|mux2:m3\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m2\|mux4:m1\|mux2:m1\|tristate:t0\|y mux32:m2\|mux4:m1\|mux2:m3\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m2\|mux4:m1\|mux2:m1\|tristate:t0\|y\" to the node \"mux32:m2\|mux4:m1\|mux2:m3\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m2\|mux4:m1\|mux2:m2\|tristate:t0\|y mux32:m2\|mux4:m1\|mux2:m3\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m2\|mux4:m1\|mux2:m2\|tristate:t0\|y\" to the node \"mux32:m2\|mux4:m1\|mux2:m3\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m2\|mux4:m2\|mux2:m1\|tristate:t0\|y mux32:m2\|mux4:m2\|mux2:m3\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m2\|mux4:m2\|mux2:m1\|tristate:t0\|y\" to the node \"mux32:m2\|mux4:m2\|mux2:m3\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m2\|mux4:m2\|mux2:m2\|tristate:t0\|y mux32:m2\|mux4:m2\|mux2:m3\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m2\|mux4:m2\|mux2:m2\|tristate:t0\|y\" to the node \"mux32:m2\|mux4:m2\|mux2:m3\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m2\|mux4:m3\|mux2:m1\|tristate:t0\|y mux32:m2\|mux4:m3\|mux2:m3\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m2\|mux4:m3\|mux2:m1\|tristate:t0\|y\" to the node \"mux32:m2\|mux4:m3\|mux2:m3\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m2\|mux4:m3\|mux2:m2\|tristate:t0\|y mux32:m2\|mux4:m3\|mux2:m3\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m2\|mux4:m3\|mux2:m2\|tristate:t0\|y\" to the node \"mux32:m2\|mux4:m3\|mux2:m3\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m2\|mux4:m4\|mux2:m1\|tristate:t0\|y mux32:m2\|mux4:m4\|mux2:m3\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m2\|mux4:m4\|mux2:m1\|tristate:t0\|y\" to the node \"mux32:m2\|mux4:m4\|mux2:m3\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m2\|mux4:m4\|mux2:m2\|tristate:t0\|y mux32:m2\|mux4:m4\|mux2:m3\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m2\|mux4:m4\|mux2:m2\|tristate:t0\|y\" to the node \"mux32:m2\|mux4:m4\|mux2:m3\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m2\|mux4:m5\|mux2:m1\|tristate:t0\|y mux32:m2\|mux4:m5\|mux2:m3\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m2\|mux4:m5\|mux2:m1\|tristate:t0\|y\" to the node \"mux32:m2\|mux4:m5\|mux2:m3\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m2\|mux4:m5\|mux2:m2\|tristate:t0\|y mux32:m2\|mux4:m5\|mux2:m3\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m2\|mux4:m5\|mux2:m2\|tristate:t0\|y\" to the node \"mux32:m2\|mux4:m5\|mux2:m3\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m2\|mux4:m6\|mux2:m1\|tristate:t0\|y mux32:m2\|mux4:m6\|mux2:m3\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m2\|mux4:m6\|mux2:m1\|tristate:t0\|y\" to the node \"mux32:m2\|mux4:m6\|mux2:m3\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m2\|mux4:m6\|mux2:m2\|tristate:t0\|y mux32:m2\|mux4:m6\|mux2:m3\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m2\|mux4:m6\|mux2:m2\|tristate:t0\|y\" to the node \"mux32:m2\|mux4:m6\|mux2:m3\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m2\|mux4:m7\|mux2:m1\|tristate:t0\|y mux32:m2\|mux4:m7\|mux2:m3\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m2\|mux4:m7\|mux2:m1\|tristate:t0\|y\" to the node \"mux32:m2\|mux4:m7\|mux2:m3\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m2\|mux4:m7\|mux2:m2\|tristate:t0\|y mux32:m2\|mux4:m7\|mux2:m3\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m2\|mux4:m7\|mux2:m2\|tristate:t0\|y\" to the node \"mux32:m2\|mux4:m7\|mux2:m3\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m2\|mux4:m8\|mux2:m1\|tristate:t0\|y mux32:m2\|mux4:m8\|mux2:m3\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m2\|mux4:m8\|mux2:m1\|tristate:t0\|y\" to the node \"mux32:m2\|mux4:m8\|mux2:m3\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:m2\|mux4:m8\|mux2:m2\|tristate:t1\|y mux32:m2\|mux4:m8\|mux2:m3\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:m2\|mux4:m8\|mux2:m2\|tristate:t1\|y\" to the node \"mux32:m2\|mux4:m8\|mux2:m3\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554786486103 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1 1554786486103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder5_32:d\|y\[0\]\[0\] " "Latch decoder5_32:d\|y\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RW\[0\] " "Ports D and ENA on the latch are fed by the same signal RW\[0\]" {  } { { "register.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1554786486165 ""}  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1554786486165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder5_32:d\|y\[1\]\[0\] " "Latch decoder5_32:d\|y\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RW\[0\] " "Ports D and ENA on the latch are fed by the same signal RW\[0\]" {  } { { "register.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1554786486165 ""}  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1554786486165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder5_32:d\|y\[2\]\[0\] " "Latch decoder5_32:d\|y\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RW\[0\] " "Ports D and ENA on the latch are fed by the same signal RW\[0\]" {  } { { "register.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1554786486165 ""}  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1554786486165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder5_32:d\|y\[3\]\[0\] " "Latch decoder5_32:d\|y\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RW\[0\] " "Ports D and ENA on the latch are fed by the same signal RW\[0\]" {  } { { "register.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1554786486165 ""}  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1554786486165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder5_32:d\|y\[4\]\[0\] " "Latch decoder5_32:d\|y\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RW\[0\] " "Ports D and ENA on the latch are fed by the same signal RW\[0\]" {  } { { "register.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1554786486181 ""}  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1554786486181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder5_32:d\|y\[5\]\[0\] " "Latch decoder5_32:d\|y\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RW\[0\] " "Ports D and ENA on the latch are fed by the same signal RW\[0\]" {  } { { "register.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1554786486181 ""}  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1554786486181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder5_32:d\|y\[6\]\[0\] " "Latch decoder5_32:d\|y\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RW\[0\] " "Ports D and ENA on the latch are fed by the same signal RW\[0\]" {  } { { "register.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1554786486181 ""}  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1554786486181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder5_32:d\|y\[7\]\[0\] " "Latch decoder5_32:d\|y\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RW\[0\] " "Ports D and ENA on the latch are fed by the same signal RW\[0\]" {  } { { "register.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1554786486181 ""}  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1554786486181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder5_32:d\|y\[8\]\[0\] " "Latch decoder5_32:d\|y\[8\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RW\[0\] " "Ports D and ENA on the latch are fed by the same signal RW\[0\]" {  } { { "register.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1554786486181 ""}  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1554786486181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder5_32:d\|y\[9\]\[0\] " "Latch decoder5_32:d\|y\[9\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RW\[0\] " "Ports D and ENA on the latch are fed by the same signal RW\[0\]" {  } { { "register.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1554786486181 ""}  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1554786486181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder5_32:d\|y\[10\]\[0\] " "Latch decoder5_32:d\|y\[10\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RW\[0\] " "Ports D and ENA on the latch are fed by the same signal RW\[0\]" {  } { { "register.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1554786486181 ""}  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1554786486181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder5_32:d\|y\[11\]\[0\] " "Latch decoder5_32:d\|y\[11\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RW\[0\] " "Ports D and ENA on the latch are fed by the same signal RW\[0\]" {  } { { "register.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1554786486181 ""}  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1554786486181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder5_32:d\|y\[12\]\[0\] " "Latch decoder5_32:d\|y\[12\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RW\[0\] " "Ports D and ENA on the latch are fed by the same signal RW\[0\]" {  } { { "register.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1554786486181 ""}  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1554786486181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder5_32:d\|y\[13\]\[0\] " "Latch decoder5_32:d\|y\[13\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RW\[0\] " "Ports D and ENA on the latch are fed by the same signal RW\[0\]" {  } { { "register.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1554786486181 ""}  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1554786486181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder5_32:d\|y\[14\]\[0\] " "Latch decoder5_32:d\|y\[14\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RW\[0\] " "Ports D and ENA on the latch are fed by the same signal RW\[0\]" {  } { { "register.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1554786486181 ""}  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1554786486181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder5_32:d\|y\[15\]\[0\] " "Latch decoder5_32:d\|y\[15\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RW\[0\] " "Ports D and ENA on the latch are fed by the same signal RW\[0\]" {  } { { "register.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1554786486181 ""}  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1554786486181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder5_32:d\|y\[16\]\[0\] " "Latch decoder5_32:d\|y\[16\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RW\[0\] " "Ports D and ENA on the latch are fed by the same signal RW\[0\]" {  } { { "register.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1554786486181 ""}  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1554786486181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder5_32:d\|y\[17\]\[0\] " "Latch decoder5_32:d\|y\[17\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RW\[0\] " "Ports D and ENA on the latch are fed by the same signal RW\[0\]" {  } { { "register.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1554786486181 ""}  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1554786486181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder5_32:d\|y\[18\]\[0\] " "Latch decoder5_32:d\|y\[18\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RW\[0\] " "Ports D and ENA on the latch are fed by the same signal RW\[0\]" {  } { { "register.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1554786486197 ""}  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1554786486197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder5_32:d\|y\[19\]\[0\] " "Latch decoder5_32:d\|y\[19\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RW\[0\] " "Ports D and ENA on the latch are fed by the same signal RW\[0\]" {  } { { "register.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1554786486197 ""}  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1554786486197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder5_32:d\|y\[20\]\[0\] " "Latch decoder5_32:d\|y\[20\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RW\[0\] " "Ports D and ENA on the latch are fed by the same signal RW\[0\]" {  } { { "register.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1554786486197 ""}  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1554786486197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder5_32:d\|y\[21\]\[0\] " "Latch decoder5_32:d\|y\[21\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RW\[0\] " "Ports D and ENA on the latch are fed by the same signal RW\[0\]" {  } { { "register.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1554786486197 ""}  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1554786486197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder5_32:d\|y\[22\]\[0\] " "Latch decoder5_32:d\|y\[22\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RW\[0\] " "Ports D and ENA on the latch are fed by the same signal RW\[0\]" {  } { { "register.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1554786486197 ""}  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1554786486197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder5_32:d\|y\[23\]\[0\] " "Latch decoder5_32:d\|y\[23\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RW\[0\] " "Ports D and ENA on the latch are fed by the same signal RW\[0\]" {  } { { "register.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1554786486197 ""}  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1554786486197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder5_32:d\|y\[24\]\[0\] " "Latch decoder5_32:d\|y\[24\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RW\[0\] " "Ports D and ENA on the latch are fed by the same signal RW\[0\]" {  } { { "register.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1554786486212 ""}  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1554786486212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder5_32:d\|y\[25\]\[0\] " "Latch decoder5_32:d\|y\[25\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RW\[0\] " "Ports D and ENA on the latch are fed by the same signal RW\[0\]" {  } { { "register.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1554786486212 ""}  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1554786486212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder5_32:d\|y\[26\]\[0\] " "Latch decoder5_32:d\|y\[26\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RW\[0\] " "Ports D and ENA on the latch are fed by the same signal RW\[0\]" {  } { { "register.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1554786486212 ""}  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1554786486212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder5_32:d\|y\[27\]\[0\] " "Latch decoder5_32:d\|y\[27\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RW\[0\] " "Ports D and ENA on the latch are fed by the same signal RW\[0\]" {  } { { "register.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1554786486228 ""}  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1554786486228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder5_32:d\|y\[28\]\[0\] " "Latch decoder5_32:d\|y\[28\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RW\[0\] " "Ports D and ENA on the latch are fed by the same signal RW\[0\]" {  } { { "register.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1554786486228 ""}  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1554786486228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder5_32:d\|y\[29\]\[0\] " "Latch decoder5_32:d\|y\[29\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RW\[0\] " "Ports D and ENA on the latch are fed by the same signal RW\[0\]" {  } { { "register.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1554786486228 ""}  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1554786486228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder5_32:d\|y\[30\]\[0\] " "Latch decoder5_32:d\|y\[30\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RW\[3\] " "Ports D and ENA on the latch are fed by the same signal RW\[3\]" {  } { { "register.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/register.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1554786486243 ""}  } { { "decoder5_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Register File/decoder5_32.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1554786486243 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1554786487509 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1554786490493 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1554786490493 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "185 " "Implemented 185 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1554786491587 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1554786491587 ""} { "Info" "ICUT_CUT_TM_LCELLS" "165 " "Implemented 165 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1554786491587 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1554786491587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 130 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "390 " "Peak virtual memory: 390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1554786492509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 09 02:08:12 2019 " "Processing ended: Tue Apr 09 02:08:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1554786492509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1554786492509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1554786492509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1554786492509 ""}
