Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/x86-linux-kernel-4.19.83
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:27
gem5 executing on mnemosyne24.ecn.purdue.edu, pid 6076
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/dedup/ns_s_latop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec dedup -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/dedup --router_map_file configs/topologies/paper_solutions/ns_s_latop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_s_latop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_s_latop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/x86-linux-kernel-4.19.83 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe00818e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe008197710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe00819f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe0081a9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe0081b1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe00813c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe008144710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe00814d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe008156710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe00815f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe008169710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe008171710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe0080fb710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe008103710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe00810d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe008115710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe00811f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe008128710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe008130710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe0080ba710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe0080c2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe0080cc710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe0080d4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe0080df710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe0080e7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe0080f1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe00807a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe008083710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe00808c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe008095710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe00809f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe0080a7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe0080b1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe008039710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe008042710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe00804b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe008054710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe00805e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe008067710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe008070710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe007ff8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe008003710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe00800b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe008014710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe00801e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe008027710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe008030710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe007fb9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe007fc2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe007fcb710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe007fd3710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe007fdd710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe007fe6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe007ff0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe007f79710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe007f82710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe007f8b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe007f94710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe007f9d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe007fa5710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe007faf710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe007fb7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe007f40710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe007f49710>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007f52400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007f52e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007f5d8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007f65358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007f65da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007f6e828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007f772b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007f77cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007f00780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007f08208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007f08c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007f116d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007f1a160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007f1aba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007f23630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007f2d0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007f2db00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007f36588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007f36fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007ebfa58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007ec74e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007ec7f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007ed09b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007ed9438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007ed9e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007ee2908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007eeb390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007eebdd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007ef5860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007e7e2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007e7ed30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007e877b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007e90240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007e90c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007e99710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007ea2198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007ea2be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007ea9668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007eb40f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007eb4b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007e3d5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007e47048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007e47a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007e50518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007e50f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007e589e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007e61470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007e61eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007e6a940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007e733c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007e73e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007dfc898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007e04320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007e04d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007e0e7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007e17278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007e17cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007e1f748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe008ed60f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe008ed6ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007e2f630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007db90b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007db9b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe007dc1588>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fe007dc1eb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe007dc9128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe007dc9358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe007dc9588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe007dc97b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe007dc99e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe007dc9c18>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe007dc9e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe007dd60b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe007dd62e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe007dd6518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe007dd6748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe007dd6978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe007dd6ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe007dd6dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe007de1048>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fe007d88f28>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fe007d91588>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_s_latop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_s_latop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_s_latop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 39594830050000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 40105332821000 because a thread reached the max instruction count
