# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:05:05 on Oct 18,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.cla_16b
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.fullAdder_1b
# ** Warning: (vsim-3008) [CNNODP] - Component name (cin) is not on a downward path.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench File: proc_hier_bench.v Line: 150
# ** Error: (vsim-3043) Unresolved reference to 'cin' in DUT.p0.control0.cin.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench File: proc_hier_bench.v Line: 150
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'control0'.  Expected 17, found 16.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/control0 File: proc.v Line: 36
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (12th connection).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/control0 File: proc.v Line: 36
# ** Warning: (vsim-3722) proc.v(36): [TFMPC] - Missing connection for port 'Cin'.
# ** Warning: (vsim-3722) proc.v(36): [TFMPC] - Missing connection for port 'err'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'PC_B'. The port definition is at: fetch.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/fetch0 File: proc.v Line: 39
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'RegDst'. The port definition is at: decode.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/decode0 File: proc.v Line: 40
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'err'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/decode0 File: proc.v Line: 40
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'sImm8'. The port definition is at: decode.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/decode0 File: proc.v Line: 40
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'BranchTaken'. The port definition is at: execute.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/execute0 File: proc.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'PC_Next'. The port definition is at: execute.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/execute0 File: proc.v Line: 41
# ** Error: (vsim-3063) Port 'Zero' not found in the connected module (9th connection).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/execute0/alu1 File: execute.v Line: 32
# ** Error: (vsim-3063) Port 'Ofl' not found in the connected module (11th connection).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/execute0/alu1 File: execute.v Line: 32
# ** Fatal: (vsim-3373) Range of part-select [0:15] into 'Out' [15:0] is reversed.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/execute0/alu1 File: alu.v Line: 63
# FATAL ERROR while loading design
# Error loading design
# End time: 18:05:06 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 6, Warnings: 9
