STIL 1.0 { Design 2005; }
Header {
   Title "  TetraMAX(R)  P-2019.03-SP4-i20190830_192731 STIL output";
   Date "Wed Oct  7 09:19:28 2020";
   Source "Minimal STIL for design `h5digtop'";
   History {
      Ann {*  Incoming_Date "Mon Jun 19 11:31:29 2017"  *}
      Ann {*  Incoming_Src "DFT Compiler K-2015.06-SP1"  *}
      Ann {*      Uncollapsed IDDQ Fault Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* fault class                     code   #faults *}
      Ann {* ------------------------------  ----  --------- *}
      Ann {* Detected                         DT     162335 *}
      Ann {*   detected_by_simulation         DS    (162335) *}
      Ann {* Possibly detected                PT        443 *}
      Ann {*   atpg_untestable-pos_detected   AP         (2) *}
      Ann {*   not_analyzed-pos_detected      NP       (441) *}
      Ann {* Undetectable                     UD        604 *}
      Ann {*   undetectable-tied              UT       (604) *}
      Ann {* ATPG untestable                  AU      15819 *}
      Ann {*   atpg_untestable-not_detected   AN     (15819) *}
      Ann {* Not detected                     ND       5569 *}
      Ann {*   not-controlled                 NC      (5569) *}
      Ann {* ----------------------------------------------- *}
      Ann {* total faults                            184770 *}
      Ann {* test coverage                            88.27% *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {*            Pattern Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* #internal patterns                          11 *}
      Ann {*     #basic_scan patterns                    11 *}
      Ann {*     Total #loads                            11 *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {* rule  severity  #fails  description *}
      Ann {* ----  --------  ------  --------------------------------- *}
      Ann {* N5    warning      564  redefined module *}
      Ann {* N20   warning        1  underspecified UDP *}
      Ann {* N21   warning        1  unsupported UDP entry *}
      Ann {* N27   warning        3  incomplete memory definition *}
      Ann {* B6    warning        2  undriven module inout pin *}
      Ann {* B7    warning      870  undriven module output pin *}
      Ann {* B8    warning     2490  unconnected module input pin *}
      Ann {* B9    warning       86  undriven module internal net *}
      Ann {* B10   warning      946  unconnected module internal net *}
      Ann {* B12   warning       60  undriven instance input pin *}
      Ann {* B13   warning        6  undriven instance inout pin *}
      Ann {* B18   warning        1  tristate and non-tristate drivers combined *}
      Ann {* S19   warning      138  nonscan cell disturb *}
      Ann {* S30   warning        7  unstable RAM during test procedure operation *}
      Ann {* S32   warning        1  scancell set to fixed binary value after load *}
      Ann {* C15   warning     3641  scan cell port unable to capture *}
      Ann {* C16   warning      179  nonscan cell port unable to capture *}
      Ann {* C21   warning        7  RAM port unable to capture *}
      Ann {* V6    warning        2  unused item *}
      Ann {* V14   warning        1  missing state *}
      Ann {*  *}
      Ann {* clock_name        off  usage *}
      Ann {* ----------------  ---  -------------------------- *}
      Ann {* clk16w_i           0    *}
      Ann {* t_clock_i          0   shift  *}
      Ann {* v_t_clock_i        0    *}
      Ann {*  *}
      Ann {* port_name         constraint_value *}
      Ann {* ----------------  --------------- *}
      Ann {* io_in_1             X *}
      Ann {* io_in_2             X *}
      Ann {* io_in_3             X *}
      Ann {* io_in_4             X *}
      Ann {* t_clock_i           0 *}
      Ann {* clk16w_i            0 *}
      Ann {* v_t_clock_i         0 *}
      Ann {* t_din_i             1 *}
      Ann {* por_i               0 *}
      Ann {* v_en_i              1 *}
      Ann {*  *}
      Ann {* There are no equivalent pins *}
      Ann {* Net Connection PI u_hdigtop/u_TSMC_buf_scanE/I -port v_en_i -disconnect -buf  *}
      Ann {* top_module_name = hdigtop_wrapper *}
      Ann {* Unified STIL Flow *}
      Ann {* min_n_shifts = 10 *}
      Ann {* serial_flag = 0 *}
      Ann {* Automatic Shift Registers Identification enabled *}
      Ann {* internal_clock = u_hdigtop/CKND4BWP7T_G1B1I1/ZN *}
   }
}
Signals {
   "io_in_1" In; "io_in_2" In; "io_in_3" In; "io_in_4" In; "t_clock_i" In; "clk16w_i" In;
   "v_t_clock_i" In; "t_din_i" In { ScanIn; } "por_i" In; "v_en_i" In; "io_out_1" Out
   { ScanOut; } "io_out_2" Out; "t_dout_o" Out;
}
SignalGroups {
   "_pi" = '"t_clock_i" + "io_in_1" + "io_in_2" + "io_in_3" + "io_in_4" +
   "t_din_i" + "v_en_i" + "clk16w_i" + "por_i" + "v_t_clock_i"'; // #signals=10
   "_in" = '"io_in_1" + "io_in_2" + "io_in_3" + "io_in_4" + "t_clock_i" +
   "clk16w_i" + "v_en_i" + "v_t_clock_i" + "t_din_i" + "por_i"'; // #signals=10
   "all_inputs" = '"t_clock_i" + "io_in_1" + "io_in_2" + "io_in_3" + "io_in_4" +
   "t_din_i" + "v_en_i" + "clk16w_i" + "por_i" + "v_t_clock_i"'; // #signals=10
   "_po" = '"io_out_1" + "io_out_2" + "t_dout_o"'; // #signals=3
   "_si" = '"t_din_i"' { ScanIn; } // #signals=1
   "all_outputs" = '"io_out_1" + "io_out_2" + "t_dout_o"'; // #signals=3
   "all_ports" = '"all_inputs" + "all_outputs"'; // #signals=13
   "_so" = '"io_out_1"' { ScanOut; } // #signals=1
   "_clk" = '"clk16w_i" + "t_clock_i" + "v_t_clock_i"'; // #signals=3
   "_out" = '"io_out_1" + "io_out_2" + "t_dout_o"'; // #signals=3
}
Timing {
   WaveformTable "_allclock_launch_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '19ns' X; } }
         "all_outputs" { H { '0ns' X; '19ns' H; } }
         "all_outputs" { L { '0ns' X; '19ns' L; } }
         "all_outputs" { T { '0ns' X; '19ns' T; } }
         "clk16w_i" { P { '0ns' D; '48ns' U; '79ns' D; } }
         "t_clock_i" { P { '0ns' D; '48ns' U; '79ns' D; } }
         "v_t_clock_i" { P { '0ns' D; '48ns' U; '79ns' D; } }
      }
   }
   WaveformTable "_allclock_launch_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '19ns' X; } }
         "all_outputs" { H { '0ns' X; '19ns' H; } }
         "all_outputs" { L { '0ns' X; '19ns' L; } }
         "all_outputs" { T { '0ns' X; '19ns' T; } }
         "clk16w_i" { P { '0ns' D; '72ns' U; '100ns' D; } }
         "t_clock_i" { P { '0ns' D; '72ns' U; '100ns' D; } }
         "v_t_clock_i" { P { '0ns' D; '72ns' U; '100ns' D; } }
      }
   }
   WaveformTable "_default_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '19ns' X; } }
         "all_outputs" { H { '0ns' X; '19ns' H; } }
         "all_outputs" { L { '0ns' X; '19ns' L; } }
         "all_outputs" { T { '0ns' X; '19ns' T; } }
         "clk16w_i" { P { '0ns' D; '45ns' U; '72ns' D; } }
         "t_clock_i" { P { '0ns' D; '45ns' U; '72ns' D; } }
         "v_t_clock_i" { P { '0ns' D; '45ns' U; '72ns' D; } }
      }
   }
   WaveformTable "_multiclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '19ns' X; } }
         "all_outputs" { H { '0ns' X; '19ns' H; } }
         "all_outputs" { L { '0ns' X; '19ns' L; } }
         "all_outputs" { T { '0ns' X; '19ns' T; } }
         "clk16w_i" { P { '0ns' D; '45ns' U; '72ns' D; } }
         "t_clock_i" { P { '0ns' D; '45ns' U; '72ns' D; } }
         "v_t_clock_i" { P { '0ns' D; '45ns' U; '72ns' D; } }
      }
   }
   WaveformTable "_allclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '19ns' X; } }
         "all_outputs" { H { '0ns' X; '19ns' H; } }
         "all_outputs" { L { '0ns' X; '19ns' L; } }
         "all_outputs" { T { '0ns' X; '19ns' T; } }
         "clk16w_i" { P { '0ns' D; '28ns' U; '56ns' D; } }
         "t_clock_i" { P { '0ns' D; '28ns' U; '56ns' D; } }
         "v_t_clock_i" { P { '0ns' D; '28ns' U; '56ns' D; } }
      }
   }
   WaveformTable "_default_slow_WFT_" {
      Period '300ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '19ns' X; } }
         "all_outputs" { H { '0ns' X; '19ns' H; } }
         "all_outputs" { L { '0ns' X; '19ns' L; } }
         "all_outputs" { T { '0ns' X; '19ns' T; } }
         "clk16w_i" { P { '0ns' D; '45ns' U; '190ns' D; } }
         "t_clock_i" { P { '0ns' D; '45ns' U; '190ns' D; } }
         "v_t_clock_i" { P { '0ns' D; '45ns' U; '190ns' D; } }
      }
   }
}
ScanStructures {
   ScanChain "S0" {
      ScanLength 3864;
      ScanIn "t_din_i";
      ScanOut "io_out_1";
      ScanInversion 0;
      ScanCellType A_ { CellIn "D"; CellOut "Q"; }
      ScanCellType B_ { CellIn "SI"; CellOut "Q"; }
      ScanCellType C_ { CellIn "SI"; CellOut ! "QN"; }
      ScanCells { "hdigtop_wrapper.u_hdigtop.u_tin_select.t_in_o_reg" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_2.stck_cnt_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_2.stck_cnt_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_1.enable_r_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_1.prev_adc_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_1.prev_adc_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_2.prev_adc_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_2.prev_adc_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_2.enable_r_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_2.stck_cnt_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_1.adc_stuck_o_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_3.adc_stuck_o_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_3.prev_adc_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_3.stck_cnt_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_3.stck_cnt_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_3.prev_adc_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_3.prev_adc_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_3.prev_adc_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_3.enable_r_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_3.stck_cnt_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_1.stck_cnt_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_1.stck_cnt_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_1.stck_cnt_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_1.prev_adc_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_1.prev_adc_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_2.prev_adc_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_2.prev_adc_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_2.adc_stuck_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_ff_d_r_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_ck_r_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_data_sent_valid_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_out_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_out_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_out_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_out_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_ctr_out_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_ctr_out_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.byte_cnt_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.byte_cnt_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_ctr_out_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_out_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_out_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_out_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.xmem_n_start_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.TDO_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.XDR_TCK_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.XIR_TCK_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_34_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_33_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_32_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_31_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_30_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_29_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_28_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_27_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_26_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_25_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_24_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp3_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp2_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_81_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_124_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_47_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_127_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_83_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_123_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_42_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.DebugReqStep_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_128_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_88_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_82_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_89_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_122_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_130_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.DebugAckDelay_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.DebugReq_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TraceWrapped_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TraceRun_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.DebugReqFly_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_9__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_11__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_11__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_8__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_8__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_8__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_8__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_10__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_10__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_10__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_8__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_10__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_10__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_10__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_11__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_11__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_11__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_9__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_9__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_9__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.SeqA_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.SeqA_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.SeqA_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.SeqInc_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.JReset_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TraceA_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.TrigBrkType_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TraceA_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TraceA_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TraceA_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TraceA_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TraceA_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.IR_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.IR_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.IR_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.JXIR_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_iram.source_di_reg_1_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_iram.source_di_reg_2_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.XIR2_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.DRsize_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.DRsize_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_43_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp2_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp1_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp2_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp2_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp2_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp2_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp1_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp3_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.TrigTon_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.XIR1_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_iram.source_di_reg_4_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_iram.source_di_reg_3_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_iram.source_di_reg_0_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_iram.source_di_reg_5_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_iram.source_di_reg_6_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.TAP_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.IR_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp0_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp3_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp0_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp1_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp3_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp1_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp1_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp3_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp0_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp3_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp0_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_75_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_114_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp0_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp0_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_139_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_19_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_34_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_154_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_59_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_18_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.TrigBreak_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_159_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_119_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_79_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_39_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_39_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.TrigToff_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.DRsize_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.IR_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.IR_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.IR_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.IR_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.SeqA_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_9__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_11__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_9__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_0__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_3__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_2__4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.enable_r_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.state_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.fdiv_count_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF0_r_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF0_r_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_16_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_25_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_39_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_42_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_40_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_41_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_26_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_38_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_27_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_31_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_15_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_30_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_30_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_36_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_28_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.lower_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.lower_reg_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.lower_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.iom_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.output_action_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.capcom_ctrl_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.capcom_ctrl_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.capcom_ctrl_reg_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF1_r_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF1_r_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_38_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_26_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_25_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_20_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_17_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_23_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_18_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_32_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_33_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_19_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_21_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_17_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_22_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF2_r_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF0_r_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.fdiv_count_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF0_r_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.det_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_ctrl_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.pin_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_1__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_3__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_2__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_1__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_1__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_2__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_3__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_3__15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_3__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_2__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_1__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_ctrl_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.con_detect_r_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.fdiv_count_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.fdiv_count_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF0_r_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF2_r_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_23_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_16_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_33_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.lower_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg1_reg_13_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg2_reg_13_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg1_reg_0_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg2_reg_0_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg1_reg_6_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg2_reg_6_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg1_reg_4_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg2_reg_4_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg1_reg_5_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg2_reg_5_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg1_reg_8_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg2_reg_8_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg1_reg_12_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg2_reg_12_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg1_reg_14_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg2_reg_14_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_29_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_37_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_32_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_18_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF2_r_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.fdiv_count_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF0_r_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.fdiv_count_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_1__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_2__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_0__15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_0__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_3__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_3__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_3__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_2__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_1__9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.time_frm_r_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.time_frm_r_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.con_int_o_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.fdiv_count_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_res_reg_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_data_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_20_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_19_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_31_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_21_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_35_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_34_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF1_r_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF1_r_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF1_r_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF1_r_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_res_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_res_reg_reg_15_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_data_reg_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_39_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_res_reg_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_data_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.count_shift_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.iom_reg_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.iom_reg_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_res_reg_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_data_reg_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_res_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_data_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_res_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_res_reg_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_data_reg_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_res_reg_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_res_reg_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.count_shift_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.count_shift_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_data_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_data_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_res_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_res_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_res_reg_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_interface.crc_poly_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_ctrl_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_ctrl_reg_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_interface.crc_poly_reg_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_interface.crc_poly_reg_reg_15_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_interface.crc_poly_reg_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_ctrl_reg_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_interface.crc_poly_reg_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_interface.crc_poly_reg_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_interface.crc_poly_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_res_reg_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_ctrl_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_interface.crc_poly_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_interface.crc_poly_reg_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_interface.crc_poly_reg_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_interface.crc_poly_reg_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_spare.gen_sfr_spare_3__u_TSMC_spare"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.res_src_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_spare.gen_sfr_spare_4__u_TSMC_spare"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_spare.gen_sfr_spare_5__u_TSMC_spare"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_ctrl_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_2__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_1__11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_res_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_res_reg_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_res_reg_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_res_reg_reg_3_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_res_reg_reg_4_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.time_frm_r_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_ctrl_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_ctrl_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_0__11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.en_spi_diag_res_o_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.spi_write_lock_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_1__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_3__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_2__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_0__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.diag_1_res_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_0__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_3__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_3__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_0__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_0__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_0__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_0__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_0__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_1__15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_2__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_1__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_2__0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.cpu_has_read_lsb_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_1__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_2__15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_1__8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.cpu_has_read_lsb_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.r_shift_out_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_control.cr_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_control.cr_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.fsm_state_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg1_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg2_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg1_reg_3_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg2_reg_3_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg1_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg2_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_15_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF1_r_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_27_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_res_reg_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_ctrl_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.fdiv_count_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_ctrl_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_1__14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_2__14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_3__14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_0__13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_shift_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_shift_reg_5_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_shift_reg_4_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_shift_reg_3_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_shift_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_shift_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_shift_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_control.shift_op_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_control.last_op_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_control.last_op_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_control.master_state_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_25_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_24_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_30_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_31_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_addr_gen.oe_n_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_control.fsm_state_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_addr_gen.addr_cnt_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_addr_gen.addr_cnt_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_ext_o_reg_6_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_ext_o_reg_7_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_ext_o_reg_9_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_ext_o_reg_8_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_ext_o_reg_11_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_counter_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_18_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_19_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_control.slave_state_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_control.slave_state_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_control.slave_state_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_control.master_state_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan4_o_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan4_o_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan4_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg4_o_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg4_o_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_control.last_op_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_control.last_op_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_control.master_state_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan4_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan4_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg4_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg4_o_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg4_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan2_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_control.bok_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_control.shift_op_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_counter_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_counter_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_counter_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_counter_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_counter_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_ext_o_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_counter_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_ext_o_reg_4_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_ext_o_reg_5_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_2_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_12_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_27_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_27_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_18_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_18_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_24_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_24_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_26_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_26_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_25_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_25_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_22_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_22_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_17_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_16_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_15_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_13_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_19_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_19_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_20_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_20_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_counter_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_counter_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_20_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_21_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_control.slave_state_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_data_gen.exp_data_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_control.cr_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_control.cr_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_22_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_23_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.r_shift_out_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_control.master_state_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_control.bend_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_control.bok_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.gpio_out_data_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.gpio_out_data_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_3__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_0__6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.diag_active_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_0__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_0__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.diag_0_res_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.addr_reg_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.addr_reg_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_dma.dma_eep_state_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_dma.dma_eep_state_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_dma.dma_eep_state_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_xram_arbiter.wait_state_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.gpio_in_data_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_write_buffer_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_write_buffer_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_write_buffer_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_write_buffer_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_write_buffer_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_write_buffer_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_write_buffer_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_write_buffer_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_write_buffer_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.areg_rd_reg_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.gpio_in_data_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.areg_mwait_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_xram_arbiter.wait_state_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_dma.busyd_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.xram_act_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_xram_arbiter.proga_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_xram_arbiter.proga_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.addr_reg_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.addr_reg_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.bridge_state_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.data_reg_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.data_reg_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.data_reg_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.data_reg_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_addr_r_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.addr_reg_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_dma.dma_addr_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_dma.dma_addr_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.addr_reg_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_xram_arbiter.proga_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.addr_reg_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_xram_arbiter.proga_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_xram_arbiter.proga_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.addr_reg_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.areg_act_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.areg_rd_reg_reg_0_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adr_par_xram_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.gpio_in_data_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adr_par_xram_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adr_par_xram_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_write_buffer_reg_15_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_write_buffer_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adr_par_xram_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adr_par_xram_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adr_res_xram_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adr_res_xram_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adr_res_xram_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adr_res_xram_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adr_par_xram_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adr_par_xram_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.areg_wr_o_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_seq_par_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adr_res_xram_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_seq_par_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_seq_par_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_seq_res_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_seq_par_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_seq_par_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_seq_par_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_seq_res_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_value_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_value_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_value_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_value_reg_15_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_seq_res_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_value_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_value_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_value_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_value_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_seq_res_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_seq_res_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_seq_par_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_seq_par_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.result_h_l_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adr_par_xram_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.fsm_state_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.xram_rd_wr_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.fsm_state_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.addr_reg_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.addr_reg_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.addr_reg_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_dma.dma_addr_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_addr_r_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_dma.dma_addr_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_addr_r_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.rom_act_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_0_o_reg_6_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_0_o_reg_10_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_0_o_reg_7_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_0_o_reg_9_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_addr_r_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_addr_r_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_addr_r_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_addr_r_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_rom_ctrl.rom_diag_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_0_o_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.data_reg_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.data_reg_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.data_reg_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.data_reg_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.data_reg_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.bridge_state_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.hci_2_reg_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_bus_ctrl.dma_ram_grant_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_bus_ctrl.dma_eep_grant_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_bus_ctrl.cpu_eep_grant_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_bus_ctrl.eep_delay_cnt_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_bus_ctrl.eep_delay_cnt_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_control.slave_state_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_bus_ctrl.eep_delay_cnt_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_bus_ctrl.eep_delay_cnt_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_bus_ctrl.cpu_reg_grant_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.data_reg_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.data_reg_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.data_reg_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.data_reg_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.data_reg_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.data_reg_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.data_reg_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_1_o_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_1_o_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_1_o_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.gain3_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.dacval_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.dacpeak_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.en_mta3_shift_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.dacval_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.testin_cf_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.seltest_cf_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.dacval_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.dacval_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.enramp_o_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.eep_ul_era_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.eep_ul_prog_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.eep_era_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.cell_curr_mon_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.cell_curr_mon_d_reg"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.cell_curr_mon_dd_reg"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.margin_trim_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.margin_trim_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.eep_ipen_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.margin_trim_reg_2_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.eep_cpen_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.bulk_even_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.eep_prog_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.bulk_odd_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.osc_mon_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.testin_cf_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.testin_cf_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.dacval_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.seltest_cf_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.testin_cf_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.dacpeak_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.seltest_cf_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.gain3_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.manual_gain3_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.gain3_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.en_cf2_o_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.en_stck3_o_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.en_stck1_o_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.fdec_o_reg_1_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.fdec_o_reg_0_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.fdec_o_reg_5_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.fdec_o_reg_4_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.var_dec_cnt_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.var_dec_cnt_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.var_dec_cnt_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.var_dec_cnt_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.var_dec_cnt_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.var_dec_cnt_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.var_dec_cnt_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.fs_o_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.var_dec_cnt_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_calib_test.coil_en_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.fs_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.en_stck2_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.fs_o_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.fix_dec_cnt_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.fix_dec_cnt_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.fix_dec_cnt_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.fix_dec_cnt_reg_5_"
      B_; ! 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.spinph_o_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.fix_dec_cnt_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.fix_dec_cnt_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.hall_zeroin_o_reg"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.ramp_accu_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.ramp_accu_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.ramp_accu_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.ramp_accu_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.ramp_accu_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.ramp_accu_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.dacreg_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.dacreg_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.ramp_accu_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.ramp_accu_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.dacreg_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.dacreg_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.ramp_accu_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.ramp_accu_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.dacreg_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.ramp_accu_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.ramp_accu_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.ramp_accu_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.ramp_accu_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.z_reg_0_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.spinph_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.z_reg_1_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.z_reg_3_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.z_reg_2_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.z_reg_4_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.eeprom_rdy_sync_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.eeprom_rdy_reg" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.eep_era_prog_d_reg" C_;
      ! "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.eep_era_prog_dd_reg"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.margin_read_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_15__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_13__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_13__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_15__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_13__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_15__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_13__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_8__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_10__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_8__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_10__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_10__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_8__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_10__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_10__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_10__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_10__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_8__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_8__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_8__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_8__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_11__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_din_r_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_crc_offs_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_addr_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_addr_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_addr_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_addr_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_addr_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_data_get_valid_r_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.areg_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.saveadd_reg_4_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_psi5_sent_edge.cnt_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_psi5_sent_edge.cnt_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_we_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.state_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_err_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.state_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.checking_r_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.req_data_r_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.state_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.state_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.crc_valid_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.req_crc2_r_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.req_crc_r_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_addr_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.areg_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.saveadd_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_psi5_sent_edge.cnt_end_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_psi5_sent_edge.cnt_slow_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_psi5_sent_edge.cnt_slow_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_psi5_sent_edge.cnt_slow_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.areg_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.areg_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_22_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_24_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_23_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_26_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_19_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_18_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_18_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_28_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_24_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_25_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_22_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_18_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_28_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.prediv_cnt_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_reg"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_20_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_30_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_23_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_21_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_31_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_cnt_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_time_reg_10_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_cnt_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_time_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_cnt_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_time_reg_11_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_cnt_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_time_reg_13_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_cnt_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_time_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_cnt_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_time_reg_4_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_cnt_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_time_reg_7_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_cnt_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_time_reg_8_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_cnt_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_time_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_19_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_29_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_27_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_psi5_sent_edge.cnt_up_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_psi5_sent_edge.cnt_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_psi5_sent_edge.cnt_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_psi5_sent_edge.cnt_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_psi5_sent_edge.cnt_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_8_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_9_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_11_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_12_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_addr_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_addr_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_ctrl_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_prg_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_prg_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_13_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_ctrl_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_ctrl_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_ctrl_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_crc_offs_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_ctrl_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_prg_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.tst_psi5_slope_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.tst_psi5_slope_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.tst_psi5_slope_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_4_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_5_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_6_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_7_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_10_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.areg_reg_2_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.saveadd_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_write_buffer_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_write_buffer_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_write_buffer_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_write_buffer_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.last_read_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.hci_type_o_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.hci_request_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.hci_reg_read_done_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_transaction_done_o_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_write_buffer_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_crc.crc_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adr_res_xram_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adr_res_xram_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adr_res_xram_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip_config.spi_chip_id_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_crc.crc_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_crc.crc_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip_config.spi_chip_id_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.io_func_o_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stopspin_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_crc.crc_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_crc.crc_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_crc.crc_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_crc_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_crc_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_crc_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip_config.spi_rollcount_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip_config.spi_rollcount_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_crc_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.status_diag_r_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.crc_cnt_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.crc_cnt_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.last_transaction_done_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip_config.spi_new_data_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip_config.new_to_transmit_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.reg_rd_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.crc_cnt_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.crc_hidden_store_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.sys_data_sent_msb_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.status_diag_r_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.int_event_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.wr_valid_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.cancel_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.rd_valid_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.transaction_done_level_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.hi2_cmd_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.rom_monitor_control_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.rom_tm_o_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.rom_par_o_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.ctr_en_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.ctr_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip_config.bip_crc_off_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stby_wakeup_cnt_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.ctr_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.ctr_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.ctr_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stopph_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip_config.bip_crc_id_en_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_crc.clear_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip_config.spi_rollcount_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip_config.spi_rollcount_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_crc_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_crc_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_crc_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_crc_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_crc.crc_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_crc.crc_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.io_func_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.io_func_o_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.io_func_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.io_func_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fast_1_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fast_2_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.io_func_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.io_func_o_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.io_func_o_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_seq_res_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_seq_res_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_seq_res_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.gpadc_tst0_o_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_value_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.gpadc_tst1_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.gpadc_tst0_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.gpadc_tst0_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.gpadc_tst1_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.gpadc_tst1_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.gpadc_tst0_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.io_func_o_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.gpadc_tst1_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.io_func_o_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.gpadc_tst0_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.gpadc_tst1_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.io_func_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fast_2_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stby_wakeup_cnt_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fast_2_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fast_1_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.io_func_o_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.clsup_ovfl_o_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stby_wakeup_cnt_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.io_func_o_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stby_wakeup_cnt_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stby_wakeup_cnt_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.io_func_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.io_func_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.ctr_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.ctr_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.clsup_en_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_ul_o_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.en_slew_o_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.hi_cmd_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.rom_monitor_control_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.slew_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.rom_monitor_control_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.tst_stby_reg_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.slew_asym_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.slew_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.rom_monitor_control_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.tst_stby_reg_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.cnt_clk_reg_2_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.cnt_clk_reg_0_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.cnt_clk_reg_1_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.rom_monitor_control_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stby_wakeup_cnt_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stby_wakeup_cnt_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stby_wakeup_cnt_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fast_1_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.io_func_o_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stopph_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_din_r_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_din_r_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_din_r_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_din_r_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_din_r_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_din_r_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_h5_xmem_spare.gen_sfr_spare_7__u_TSMC_spare"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_h5_xmem_spare.gen_sfr_spare_4__u_TSMC_spare"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_h5_xmem_spare.gen_sfr_spare_6__u_TSMC_spare"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_stop_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_start_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_start_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_start_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_start_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_dma.dma_addr_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_xram_arbiter.proga_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_xram_arbiter.proga_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.addr_reg_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.enable_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.otp_act_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_xram_arbiter.dma_grant_o_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.seq_par_val_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.xram_request_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.conf_act_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.fsm_state_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.fsm_state_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_xram_arbiter.proga_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_xram_arbiter.proga_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_dma.dma_addr_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_dma.dma_addr_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_dma.dma_addr_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_start_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_start_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_start_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_start_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_mode_o_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.next_seq_end_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.next_seq_end_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_stop_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_stop_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_stop_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_stop_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_stop_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_stop_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_stop_o_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_h5_xmem_spare.gen_sfr_spare_1__u_TSMC_spare"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_h5_xmem_spare.gen_sfr_spare_0__u_TSMC_spare"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_h5_xmem_spare.gen_sfr_spare_3__u_TSMC_spare"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_h5_xmem_spare.gen_sfr_spare_2__u_TSMC_spare"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_din_r_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_din_r_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_din_r_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_din_r_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_din_r_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_din_r_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_din_r_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_din_r_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_din_r_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_h5_xmem_spare.gen_sfr_spare_5__u_TSMC_spare"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.resol_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.resol_l_reg_0_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.resol_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.resol_l_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.resol_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.resol_l_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.insel_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.insel_l_reg_0_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.insel_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.insel_l_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.resol_reg_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.resol_l_reg_3_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_ctrl_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_ctrl_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_ctrl_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_ctrl_reg_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.stop_pend_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.eoc_int_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.end_par_seq_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.next_sel_de_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.data_ready_de_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.end_seq_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.start_seq_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_ctrl_reg_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.start_conv_l_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.start_conv_l_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_ctrl_reg_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_value_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_value_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_value_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_value_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_value_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_value_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.cnt_clk_reg_8_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.clsup_rd_o_reg_5_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.cnt_clk_reg_7_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.clsup_rd_o_reg_4_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.cnt_clk_reg_9_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.clsup_rd_o_reg_6_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.cnt_clk_reg_4_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.clsup_rd_o_reg_1_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.cnt_clk_reg_5_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.clsup_rd_o_reg_2_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.state_reg_0_"
      B_; ! "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.wr_addr_reg"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.cnt_clk_reg_3_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.clsup_rd_o_reg_0_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_value_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_ctrl_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.start_ctrl_de_reg"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_ctrl_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.single_shot_strt_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.single_shot_done_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.inv_adc_reg_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.inv_adc_l_reg"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_reg_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_115_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_72_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg3_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan3_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan3_o_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.down_reg_13_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_25_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.down_reg_25_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg2_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan2_o_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan0_o_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan0_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_1_o_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_1_o_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_1_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_1_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg1_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan1_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg0_o_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan1_o_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan1_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg0_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan1_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.efp_done_reg_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_addr_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_addr_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_addr_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_addr_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_addr_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_data_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_data_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_addr_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_state_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_data_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_data_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_data_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_21_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_21_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_data_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_data_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_data_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_data_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_data_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_data_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_bus_ctrl.efp_ram_grant_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_bus_ctrl.efp_reg_grant_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_data_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_data_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_data_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_data_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_data_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.count_shift_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.fsm_state_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.count_shift_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.wr_ipc_chan0_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_control.last_op_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_control.slave_state_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_control.slave_state_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_control.slave_state_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip_config.new_flag_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_addr_gen.addr_counter_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_addr_gen.addr_counter_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_addr_gen.addr_counter_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_control.shift_op_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_control.last_op_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_control.bok_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_control.master_state_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_control.master_state_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.count_shift_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.count_shift_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_control.bend_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_bus_ctrl.eep_rd_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_bus_ctrl.spi_reg_grant_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_bus_ctrl.spi_ram_grant_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_bus_ctrl.cpu_ram_grant_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg1_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg1_o_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan1_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan1_o_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg1_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg1_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan1_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg1_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan1_o_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan1_o_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg1_o_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan1_o_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg0_o_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan0_o_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan0_o_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan0_o_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg5_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg5_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg0_o_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg0_o_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_1_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan1_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan1_o_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg1_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_1_o_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg1_o_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg1_o_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg1_o_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg1_o_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_1_o_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_1_o_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_1_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_1_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_1_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_1_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_nmi_o_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_1_o_reg_6_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan0_o_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan2_o_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan2_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan3_o_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg3_o_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_16_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.down_reg_16_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg2_o_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_24_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.down_reg_24_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg3_o_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg3_o_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_update_delay_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_event_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_counter_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_control.bend_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_control.shift_out_reg"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_frame_transmission_i.state_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_frame_transmission_i.state_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_pulse_gen.tog_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_frame_transmission_i.crc_r_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_frame_transmission_i.bit_valid_r_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_frame_transmission_i.crc_r_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_frame_transmission_i.crc_r_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_frame_transmission.state_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_frame_transmission.state_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_crc.state_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_crc.state_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_frame_transmission.nib_r_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_frame_transmission.en_crc_r_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_frame_transmission.counter_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_frame_transmission.counter_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_frame_transmission.counter_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_43_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_frame_transmission.counter_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_frame_transmission.nib_r_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_frame_transmission.nib_r_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_frame_transmission.nib_r_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_crc.state_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_crc.crc_r_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_crc.crc_r_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_nibble_level.next_r_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_frame_transmission.nib_r_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_frame_transmission.eof_r_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_frame_transmission_i.counter_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_frame_transmission_i.counter_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_frame_transmission_i.counter_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_frame_transmission.state_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_frame_transmission_i.counter_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_frame_transmission_i.counter_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_22_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_35_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_34_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_frame_transmission_i.getdata_r_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.autoload_r_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_frame_transmission_i.eof_r_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_frame_transmission_i.state_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.fdiv_count_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF0_r_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.fdiv_count_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.fdiv_count_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.fdiv_count_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_int_reg_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.interrupt_o_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.fdiv_count_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.fdiv_count_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_update_delay_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_pending_reg_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_event_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.cpu_has_read_lsb_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_event_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_counter_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_manchester_i.phase_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_manchester_i.data_d_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_frame_transmission_i.bit_r_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_nibble_level.state_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_nibble_level.state_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_nibble_level.state_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_nibble_level.counter_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_nibble_level.counter_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_nibble_level.counter_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_nibble_level.counter_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_crc.crc_r_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_crc.crc_r_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_nibble_level.counter_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_crc.load_count_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_crc.load_count_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_control.slave_state_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_control.slave_state_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_27_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_29_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_control.slave_state_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_control.slave_state_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_26_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_28_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_control.fsm_state_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_addr_gen.addr_cnt_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_addr_gen.addr_cnt_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_addr_gen.addr_cnt_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_addr_gen.addr_cnt_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_addr_gen.addr_cnt_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_addr_gen.addr_cnt_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_addr_gen.addr_cnt_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_addr_gen.addr_cnt_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.event_source_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.event_source_d_reg"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.iec_fifo_reg_reg_0__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.dav_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_24_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_28_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_29_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_37_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_36_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_24_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.dav_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.iec_fifo_reg_reg_0__0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.iec_fifo_reg_reg_1__5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.iec_fifo_reg_reg_0__4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.iec_fifo_reg_reg_1__0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.iec_fifo_reg_reg_1__4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.iec_fifo_full_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.iec_fifo_full_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.iec_rbf_adr_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.iec_fifo_reg_reg_1__1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.iec_fifo_reg_reg_0__1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.inlimit_edge_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.iec_fifo_reg_reg_1__2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__2_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__2_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_10__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_8__11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.capt_read_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.iec_fifo_reg_reg_1__3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.iec_fifo_reg_reg_0__2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.iec_fifo_reg_reg_0__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH0.COUNT_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH0.COUNT_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL0.COUNT_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH0.COUNT_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL0.COUNT_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL0.COUNT_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL0.COUNT_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL0.COUNT_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL0.COUNT_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL1.COUNT_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL1.COUNT_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL1.COUNT_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL1.COUNT_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL1.COUNT_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH1.COUNT_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH1.COUNT_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH1.COUNT_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH1.COUNT_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH1.COUNT_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH1.COUNT_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL2.COUNT_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL2.COUNT_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL2.COUNT_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH1.COUNT_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH1.COUNT_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL2.COUNT_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH2.COUNT_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH2.COUNT_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL2.COUNT_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL2.COUNT_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL2.COUNT_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL2.COUNT_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL1.COUNT_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL1.COUNT_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL1.COUNT_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL0.COUNT_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL0.COUNT_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.TMOD_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.TMOD_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.TMOD_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.RCP2H_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.RCP2L_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.RCP2L_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.RCP2H_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.RCP2L_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.RCP2L_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH2.COUNT_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_DIV16_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH2.COUNT_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH2.COUNT_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH2.COUNT_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH2.COUNT_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__0_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_DIV16_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH2.COUNT_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.RCP2L_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.RCP2L_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.RCP2L_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.RCP2H_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.RCP2H_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.RCP2H_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.RCP2H_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.RCP2L_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.RCP2H_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_SHIFTER_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_SHIFTER_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_SHIFTER_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_SHIFTER_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_DIV16_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_DIV16_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__0_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__13_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__0_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_55_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_135_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_SHIFTER_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_SHIFTER_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_SHIFTER_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_SHIFTER_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.INTERNAL_RESET_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PMwait_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_40_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_76_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_63_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_143_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_20_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_22_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_21_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_70_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_21_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_102_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_101_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_64_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_104_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_105_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_65_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_145_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_107_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_144_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_26_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_24_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_25_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_22_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_71_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_151_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_150_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_31_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_27_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_106_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.SOURCE_Adelay_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.SOURCE_Adelay_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_1__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.dout_pcell_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_1__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.dout_pcell_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.cdata_reg_6_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_1__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.dout_pcell_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.cdata_reg_2_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_1__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.dout_pcell_reg_7_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.cdata_reg_7_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.L_PROGA_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PROGAdelay_reg_14_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PC_reg_14_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PCA_reg_14_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__14_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.next_pwm_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.comp_reg_reg_0_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg1_reg_9_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg2_reg_9_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg1_reg_7_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg2_reg_7_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg1_reg_10_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg2_reg_10_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg1_reg_11_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg2_reg_11_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.next_pwm_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.comp_reg_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.next_pwm_reg_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.comp_reg_reg_3_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.next_pwm_reg_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.comp_reg_reg_7_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.next_pwm_reg_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.comp_reg_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.L_PROGA_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PROGAdelay_reg_15_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PC_reg_15_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PCA_reg_15_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__15_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.L_PROGA_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PROGAdelay_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PC_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PCA_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__5_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.L_PROGA_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PROGAdelay_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PC_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PCA_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__1_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.L_PROGA_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PROGAdelay_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PC_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PCA_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__0_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.L_PROGA_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PROGAdelay_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PC_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PCA_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__2_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.L_PROGA_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PROGAdelay_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PC_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PCA_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__3_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.L_PROGA_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PROGAdelay_reg_4_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PC_reg_4_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PCA_reg_4_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__4_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.L_PROGA_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PROGAdelay_reg_7_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PC_reg_7_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PCA_reg_7_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__7_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.L_PROGA_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PROGAdelay_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PC_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PCA_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__6_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.L_PROGA_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PROGAdelay_reg_13_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PC_reg_13_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PCA_reg_13_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__13_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.L_PROGA_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PROGAdelay_reg_11_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PC_reg_11_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PCA_reg_11_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__11_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_1__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.dout_pcell_reg_4_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.cdata_reg_4_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_1__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.dout_pcell_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.cdata_reg_1_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_1__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.dout_pcell_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.cdata_reg_5_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_stopped_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_stopped_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.L_PROGA_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PROGAdelay_reg_12_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PC_reg_12_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PCA_reg_12_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__12_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.next_pwm_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.comp_reg_reg_4_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_15_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg1_reg_15_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg2_reg_15_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_res_reg_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_res_reg_reg_13_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_res_reg_reg_14_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_res_reg_reg_15_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_res_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_res_reg_reg_6_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_res_reg_reg_7_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_res_reg_reg_8_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_res_reg_reg_9_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_res_reg_reg_10_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_res_reg_reg_11_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_0__14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_ctrl_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_0__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_3__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_int_reg_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan4_o_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan4_o_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan4_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg4_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan4_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg2_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg0_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan0_o_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan0_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan2_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg2_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg4_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan4_o_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg3_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg3_o_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan3_o_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg2_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan3_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan3_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan5_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan5_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan5_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg5_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg5_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan5_o_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg3_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg3_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg3_o_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan3_o_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan2_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg2_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan2_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan4_o_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg2_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan5_o_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan3_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan3_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan5_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan5_o_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg5_o_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan0_o_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan0_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan0_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_ocp_crc.opcram_ce_d_n_r_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_ocp_crc.opcrom_ce_d_n_r_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.opcram_oe_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.opc_checksum_error_r_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.checksum_valid_r_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.ram_bus_lsb_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_ce_d_n_r_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_addr_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_addr_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_state_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.reg_sel_reg_2_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.reg_sel_reg_1_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.reg_sel_reg_0_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.FLAGS.flags_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.FLAGS.flags_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.FLAGS.flags_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.FLAGS.flags_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.skip_execution_1_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.skip_execution_2_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_o_reg_0_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_o_reg_1_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_o_reg_2_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_o_reg_3_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_o_reg_7_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_o_reg_8_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_o_reg_11_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_o_reg_10_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_o_reg_9_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_o_reg_6_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_o_reg_4_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_o_reg_5_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_ext_o_reg_3_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_ext_o_reg_2_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_ext_o_reg_1_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_ext_o_reg_0_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.FLAGS.stop_o_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_addr_gen.addr_counter_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_addr_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.opcrom_oe_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_ocp_crc.mask_opc_err_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg0_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg0_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan0_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg5_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg5_o_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg5_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan5_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan5_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg3_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg5_o_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan4_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg4_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg4_o_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan2_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan2_o_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg4_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg4_o_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg4_o_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.gpio_out_data_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_18_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_18_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_18_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_18_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_18_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_19_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_19_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_19_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_18_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_18_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_19_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_18_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_19_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_19_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_19_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__8_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__3_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__4_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__2_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__4_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__3_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__3_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__4_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__6_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__16_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__16_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__16_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__16_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__18_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__18_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__18_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_92_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_133_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_131_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_132_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_109_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_73_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_74_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.gpio_out_data_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_3__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_3__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_2__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_1__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_ctrl_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_pending_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_pending_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_update_delay_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_counter_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_update_delay_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_event_reg_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_event_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_update_delay_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_event_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_update_delay_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_data_gen.exp_data_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg_wr_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg3_o_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan5_o_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan2_o_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan2_o_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg2_o_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg4_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg4_o_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan4_o_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan4_o_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan4_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg4_o_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg4_o_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg5_o_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg3_o_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg2_o_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg5_o_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg_wr_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg_wr_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg_wr_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg_wr_o_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_pending_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_pending_reg_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan5_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan1_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan1_o_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan1_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan5_o_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg_wr_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg1_o_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan2_o_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg1_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg1_o_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg1_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg5_o_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg5_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_1__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_ctrl_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.cpu_has_read_lsb_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.cpu_has_read_lsb_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_ctrl_reg_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_2__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_2__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_3__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_2__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_2__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_1__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan5_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan5_o_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_ctrl_reg_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg5_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg5_o_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan0_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan1_o_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan3_o_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg3_o_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg2_o_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg5_o_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan2_o_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan2_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan5_o_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan5_o_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan4_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan3_o_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan3_o_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.val_addr_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_shift_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_control.shift_op_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.data_capt_reg_15_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.data_capt_reg_14_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.data_capt_reg_13_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.data_capt_reg_12_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.data_capt_reg_11_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.data_capt_reg_10_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.data_capt_reg_9_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.data_capt_reg_8_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.data_capt_reg_7_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.data_capt_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.data_capt_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.data_capt_reg_4_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.data_capt_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.data_capt_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.data_capt_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.data_capt_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_14_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_4_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_15_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_14_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_13_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_12_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_11_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_10_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_9_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_8_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_7_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_4_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_0_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_shift_reg_8_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.cpu_has_read_lsb_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_ctrl_reg_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_pending_reg_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_ctrl_reg_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_ctrl_reg_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_1__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_regrd_if.hci_reg_rd_dat_o_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_rx_fifo_reg_9_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_reg_9_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_data_buffer_reg_0_"
      B_; ! "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.read_write_reg"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.last_read_write_reg"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.sys_data_get_valid_sync1_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.sys_data_get_valid_sync2_reg"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.sys_data_get_valid_d_reg"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.sys_data_sent_valid_sync1_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.sys_data_sent_valid_sync2_reg"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_data_buffer_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_addr_buffer_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_cmd_crc_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_data_buffer_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_addr_buffer_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_cmd_crc_reg_6_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_data_buffer_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_addr_buffer_reg_4_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_cmd_crc_reg_5_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_data_buffer_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_addr_buffer_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_cmd_crc_reg_4_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_data_buffer_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_addr_buffer_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_cmd_crc_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.data_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.data_reg_9_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.data_reg_10_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.data_reg_11_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.data_reg_12_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.data_reg_13_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.data_reg_14_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.data_reg_15_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.sys_csn_sync1_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.sys_csn_sync2_reg"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_in_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_in_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_in_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_in_reg_3_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_in_reg_4_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_in_reg_5_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_in_reg_6_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_in_buf_reg_7_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_data_buffer_reg_7_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_addr_buffer_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_cmd_crc_reg_7_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_data_buffer_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_addr_buffer_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_cmd_crc_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.wr_cmd_reg"
      B_; ! 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.crc_status_level_reg"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.areg_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.saveadd_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.areg_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.saveadd_reg_13_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.areg_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.saveadd_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.areg_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.saveadd_reg_12_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.areg_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.saveadd_reg_8_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.areg_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.saveadd_reg_11_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.areg_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.saveadd_reg_9_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.areg_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.saveadd_reg_10_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.areg_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.saveadd_reg_7_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_out_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.crc_chk_reg_0_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.crc_chk_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.crc_chk_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.crc_chk_reg_3_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.crc_chk_reg_4_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.crc_chk_reg_5_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.crc_chk_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.addr_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.addr_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.addr_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.addr_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.addr_reg_4_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.addr_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.addr_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.data_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.data_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.data_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.data_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.data_reg_4_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.data_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.data_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.data_reg_7_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_regrd_if.hci_reg_rd_dat_o_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_rx_fifo_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_regrd_if.hci_reg_rd_dat_o_reg_15_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_rx_fifo_reg_15_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_reg_15_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_regrd_if.hci_reg_rd_dat_o_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_rx_fifo_reg_6_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_regrd_if.hci_reg_rd_dat_o_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_rx_fifo_reg_12_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_reg_12_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_regrd_if.hci_reg_rd_dat_o_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_rx_fifo_reg_3_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_regrd_if.hci_reg_rd_dat_o_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_rx_fifo_reg_4_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_reg_4_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_regrd_if.hci_reg_rd_dat_o_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_rx_fifo_reg_14_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_reg_14_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_regrd_if.hci_reg_rd_dat_o_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_rx_fifo_reg_5_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_regrd_if.hci_reg_rd_dat_o_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_rx_fifo_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_regrd_if.hci_reg_rd_dat_o_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_rx_fifo_reg_7_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_reg_7_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_regrd_if.hci_reg_rd_dat_o_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_rx_fifo_reg_13_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_reg_13_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_regrd_if.hci_reg_rd_dat_o_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_rx_fifo_reg_10_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_reg_10_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.down_reg_14_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg2_o_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg0_o_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg2_o_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan2_o_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan3_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan3_o_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan3_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan0_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan0_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg0_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg0_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_0_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_0_o_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_0_o_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_0_o_reg_15_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.down_reg_12_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_17_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.down_reg_17_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_0_o_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_0_o_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.down_reg_14_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_18_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.down_reg_18_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_0_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_0_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_0_o_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_15_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.down_reg_15_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg3_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg3_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_calib_test.calib_test_wr_o_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.down_reg_13_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.down_reg_18_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.down_reg_11_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.down_reg_21_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_calib_test.coil_en_reg_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_calib_test.efp_en_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_calib_test.gpadc_en_o_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_20_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.down_reg_20_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_16_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.down_reg_16_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_21_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.ovfl_r_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.ovfl_o_reg"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.ovfl_r_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.ovfl_o_reg"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.sample_int_reg_reg_0_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.sample_int_reg_reg_1_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.down_reg_10_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.down_reg_12_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.efp_en_reg_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.efp_trigger_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.efp_fs_en_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_25_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.down_reg_25_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg2_o_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg0_o_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg3_o_reg_15_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_22_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.down_reg_22_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg0_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_0_o_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_l_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_ll_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.manual_gain1_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.fdec_o_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_l_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_ll_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.en_cf1_o_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.en_cf3_o_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.manual_gain2_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.gain2_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.gain2_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.gain2_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.gain1_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.gain1_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.fdec_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.fdec_o_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_l_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_ll_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_l_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_ll_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.down_reg_11_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_0_o_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_0_sync_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_0_dd_reg_9_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_1_sync_reg_15_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_1_dd_reg_15_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_1_sync_reg_13_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_1_dd_reg_13_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.prediv_reg_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.prediv_l_reg"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.prediv_ll_reg"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_l_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_ll_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_l_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_ll_reg_4_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.gain1_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.fdec_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_1_sync_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_1_dd_reg_14_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_0_sync_reg_8_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_0_dd_reg_8_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.down_reg_10_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_23_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.down_reg_23_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_19_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.down_reg_19_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_24_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.down_reg_24_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.efp_trig_oneshot_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_26_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_24_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_30_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_25_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_31_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_31_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_30_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_27_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_29_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_25_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_1_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_valid_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_2_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_reg_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_23_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_21_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_20_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_26_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_19_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_27_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_20_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_28_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_21_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_22_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_29_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_reg_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bip_en_reg_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.starting_edge_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_2_err_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.edge_detected_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_1_err_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.edge_cnt_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.edge_cnt_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_first_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_cnt_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_time_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_time_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_time_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_time_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_time_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_cnt_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_cnt_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_cnt_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_cnt_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_error_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_cnt_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.mod_data_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_4__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_4__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_6__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_4__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_6__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_6__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_2__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_4__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_4__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_3__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_7__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_5__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_7__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_2__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_5__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_2__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_5__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_0__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_1__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_0__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_2__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_2__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_5__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_7__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_0__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_3__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_3__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_6__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_3__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_3__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_4__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_6__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_7__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_5__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_1__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_1__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_1__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_7__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_1__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_0__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_3__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_4__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.stby_d_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.stby_dd_reg" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.stby_ddd_reg" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.cnt_clk_reg_6_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.clsup_rd_o_reg_3_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.down_reg_12_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_18_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_17_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.down_reg_17_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.ovfl_r_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.ovfl_o_reg"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_25_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.down_reg_25_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.down_reg_11_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.down_reg_10_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip_config.spi_crc_off_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.test_debug_r_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.test_debug_r_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip_config.bip_lvl_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.test_debug_r_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_crc_offs_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_2_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.test_debug_r_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.test_debug_r_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_crc_en_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip_config.bip_enable_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_14_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_22_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_en_o_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_crc_offs_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_ctrl_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_19_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_ctrl_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_crc_offs_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_crc_offs_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_addr_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_addr_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_addr_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_in_buf_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_in_buf_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_in_buf_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_ctr_in_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_ctr_in_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_ctr_in_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_in_buf_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_18_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_18_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_ctrl_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_21_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_22_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_20_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.tst_psi5_slope_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_3_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.tst_psi5_slope_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.tst_psi5_slope_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_0_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_1_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.test_debug_r_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.test_debug_r_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.test_debug_r_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.tst_stby_reg_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.tst_stby_reg_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.rom_monitor_control_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.rom_monitor_control_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_69_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_96_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_19_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_99_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_56_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_138_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_136_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_58_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.TAP_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.TAP_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.TAP_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_iram.source_di_reg_7_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.XDR1_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.XDR2_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.JXDR_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_18_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_98_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_97_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_137_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_57_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TraceA_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TraceWr_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TraceType_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.SeqRun_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.nResetDelay_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.Jump0_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TrigTon2_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_9__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_9__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_11__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_9__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_9__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_11__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_8__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_11__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_9__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_11__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_11__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_11__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_9__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_9__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_11__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_9__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TrigToff2_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TraceType_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TraceType_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TraceA_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TraceType_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_129_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.dav_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_16_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__7_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__8_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__8_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__7_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__7_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__12_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__11_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__9_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__9_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__9_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__5_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__5_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__5_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__6_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__6_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__17_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__17_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__17_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__10_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__1_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__10_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__10_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__1_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__1_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__19_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__17_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__19_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__18_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__19_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_52_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__19_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_50_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_91_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_51_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_53_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_94_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_54_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_95_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_134_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_93_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_49_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_90_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_48_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_87_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_86_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_84_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_44_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_126_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_46_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_85_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_45_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_41_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_121_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp2_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp2_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_80_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_125_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_78_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_118_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp1_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp1_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp1_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp0_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp0_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp3_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp3_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_37_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_38_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_117_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_116_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_36_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_23_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_23_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_100_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_111_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_110_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_108_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_148_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_103_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_35_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_153_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_155_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_113_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_33_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_112_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_29_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_32_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_152_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_30_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_20_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_68_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_28_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_60_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_140_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_156_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_77_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_157_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_158_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_120_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_17_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_16_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_15_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_14_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_13_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_12_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_11_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_10_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_9_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_8_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_7_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_6_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_5_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_4_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_3_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_0_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_shift_reg_8_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_shift_reg_7_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_shift_reg_6_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_shift_reg_5_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_shift_reg_4_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_shift_reg_3_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_shift_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_shift_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_shift_reg_0_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_control.shift_op_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_comp.data_capt_reg_7_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_comp.data_capt_reg_6_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_comp.data_capt_reg_5_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_comp.data_capt_reg_4_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_comp.data_capt_reg_3_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_comp.data_capt_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_comp.data_capt_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_comp.data_capt_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_11_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_7_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_8_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_9_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_10_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_23_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_23_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_21_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_20_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_19_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_18_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_17_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_16_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_15_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_14_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_13_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_12_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_11_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_10_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_9_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_8_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_7_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_4_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_15_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_14_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_13_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_12_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_11_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_10_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_9_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_8_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_7_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_4_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_0_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_addr_gen.addr_shift_reg_7_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_addr_gen.addr_shift_reg_6_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_addr_gen.addr_shift_reg_5_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_addr_gen.addr_shift_reg_4_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_addr_gen.addr_shift_reg_3_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_addr_gen.addr_shift_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_addr_gen.addr_shift_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_addr_gen.addr_shift_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_control.shift_op_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_31_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_30_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_29_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_28_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_27_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_26_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_25_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_24_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_23_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_22_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_data_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_data_reg_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_data_reg_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_data_reg_reg_3_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_data_reg_reg_4_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_data_reg_reg_5_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_data_reg_reg_6_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_data_reg_reg_7_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_data_reg_reg_8_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_data_reg_reg_9_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_data_reg_reg_10_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_data_reg_reg_11_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_data_reg_reg_12_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_data_reg_reg_13_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_data_reg_reg_14_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_data_reg_reg_15_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.down_reg_13_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_20_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.down_reg_20_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg0_o_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_18_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.down_reg_18_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan0_o_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg2_o_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg2_o_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_22_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.down_reg_22_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_17_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.down_reg_17_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan3_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg0_o_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg0_o_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg2_o_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_15_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.down_reg_15_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.gpio_in_data_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_23_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.down_reg_23_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_15_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.down_reg_15_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_21_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.down_reg_21_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_20_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.down_reg_20_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_22_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.down_reg_22_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_21_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.down_reg_21_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.gpio_in_data_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.down_reg_14_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_16_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.down_reg_16_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_19_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.down_reg_19_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_24_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.down_reg_24_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_19_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.down_reg_19_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_23_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.down_reg_23_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_regrd_if.hci_reg_rd_dat_o_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_rx_fifo_reg_0_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_cmd_crc_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.last_read_ok_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.status_crc_err_i_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.crc_ok_d_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.status_frm_ok_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.fsm_state_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.byte_cnt_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_in_buf_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_in_buf_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_addr_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_in_buf_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.fsm_state_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_data_select_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_data_select_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.fsm_state_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.csn_delay_cnt_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.byte_cnt_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.byte_cnt_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_15_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_19_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_17_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_16_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_20_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_21_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_23_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.csn_delay_cnt_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.ovfl_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.timeout_counter_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip_config.spi_enable_o_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.timeout_counter_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.timeout_counter_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.rom_monitor_control_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.ack_cmd_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.rd_cmd_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip_config.spi_status_r_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.reg_wr_o_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_addr_gen.addr_counter_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_addr_gen.addr_counter_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_data_gen.exp_data_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_19_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_addr_gen.addr_counter_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_addr_gen.addr_counter_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_regrd_if.hci_reg_rd_dat_o_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_rx_fifo_reg_8_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_reg_8_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_regrd_if.hci_reg_rd_dat_o_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_rx_fifo_reg_11_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_reg_11_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan2_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.gpio_in_data_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_149_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.IMMEDIATE_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.IMMEDIATE_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.IMMEDIATE_2_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.IMMEDIATE_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.IMMEDIATE_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.IMMEDIATE_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.IMMEDIATE_2_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.IMMEDIATE_2_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.IMMEDIATE_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.IMMEDIATE_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.IMMEDIATE_2_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.IMMEDIATE_2_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.IMMEDIATE_2_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.IMMEDIATE_2_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.L_ACC_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.IMMEDIATE_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.L_ACC_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.L_ACC_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.L_ACC_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uMUL.SUB_PRODUCT_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uMUL.SUB_PRODUCT_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.BIT_ADDRESS_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.BIT_ADDRESS_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.OPCODE_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.OPCODE_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.OPCODE_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.OPCODE_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.OPCODE_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.OPCODE_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.PSW_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.PSW_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.PSW_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.PSW_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.PSW_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.SOURCE_Adelay_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.NSOURCE_REdelay_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.SOURCE_Adelay_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.SOURCE_Adelay_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.STACK_POINTER_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.SOURCE_Adelay_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.STACK_POINTER_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.STACK_POINTER_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.STACK_POINTER_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.DESTIN_A_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.DESTIN_A_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.DIRECT_SRC_ADDR_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uSTM.INTERNAL_RESET_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.SCON_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_SHIFTER_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_SHIFTER_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_BEGIN_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.RCP2H_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.T2CON_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.T2CON_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.T2CON_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.I_TCON_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.TMOD_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.T2CON_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.T2CON_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.T2CON_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.T2CON_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.MODE0_CLK_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.SCON_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.SCON_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.DIRECT_SRC_ADDR_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.SCON_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_SEND_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.SCON_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_SHIFTER_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uSTM.RESET_SAMPLE_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.SCON_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.DIRECT_SRC_ADDR_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uSTM.I_PCON_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.DIRECT_SRC_ADDR_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.DIRECT_SRC_ADDR_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.DESTIN_A_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.DIRECT_SRC_ADDR_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.DESTIN_A_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.RESET_SAMPLE_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.DESTIN_A_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.DESTIN_A_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.SOURCE_Adelay_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.SOURCE_Adelay_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_62_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_67_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_61_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_146_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_66_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_141_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.B_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.B_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.B_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.B_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.B_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.PSW_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.BIT_ADDRESS_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.OPCODE_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uMUL.SUB_PRODUCT_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uMUL.SUB_PRODUCT_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.OPCODE_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uMUL.SUB_PRODUCT_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uMUL.SUB_PRODUCT_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uMUL.SUB_PRODUCT_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uMUL.SUB_PRODUCT_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uMUL.SUB_PRODUCT_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.L_ACC_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.L_ACC_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.IMMEDIATE_2_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stby_ctrl_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stby_ctrl_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stby_ctrl_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stby_ctrl_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.L_ACC_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.L_ACC_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uMUL.SUB_PRODUCT_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uMUL.SUB_PRODUCT_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uMUL.SUB_PRODUCT_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uMUL.SUB_PRODUCT_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uMUL.SUB_PRODUCT_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uMUL.SUB_PRODUCT_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_147_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uMUL.SUB_PRODUCT_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_142_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.B_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.B_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.B_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.PSW_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.PSW_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.fs_err_d_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.fs_err_dd_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.udtp_source_6_TDGO_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.udtp_source_TDGO_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.udtp_source_2_TDGO_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.fs_err_d_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.fs_err_dd_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patchout_en_reg"
      B_; "hdigtop_wrapper.u_hdigtop.udtp_source_4_TDGO_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.fs_err_d_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.fs_err_dd_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.xmem_cnt_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.softres_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.softres_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.mstart_reg_0_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.mstart_reg_1_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.mwait_stretch_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.moffset_reg_3_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.moffset_reg_1_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_c_debug.jtag_tdi_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_13_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.addr_reg_12_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_15_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.addr_reg_14_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_12_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.addr_reg_11_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_11_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.addr_reg_10_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_10_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.addr_reg_9_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_9_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.addr_reg_8_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_1__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.EOR_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_0__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_1__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_1__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.PROGRAM_COUNT_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.PROGRAM_COUNT_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.PROGRAM_COUNT_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_0__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_0__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_0__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_0__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_0__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_1__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_1__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_0__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_1__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.EOR_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_14_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.addr_reg_13_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.moffset_reg_2_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_0_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.write_reg" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.moffset_reg_0_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.cdata_apply_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.xmem_first_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.t_mode_prev_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.softres_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.xmem_cnt_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.xmem_start_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_c_debug.tend_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_c_debug.jtag_tck_next_reg" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_c_debug.jtag_tck_reg" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_c_debug.treg_reg_0_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_c_debug.treg_reg_1_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_c_debug.jtag_tms_reg" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_16_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.addr_reg_15_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.mdata_reg_0_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_0__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_1__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_1__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_17_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.data_reg_0_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_1__15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_0__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_0__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_0__15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_0__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_0__14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_1__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_1__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_1__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.mdata_reg_7_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.mdata_reg_2_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.mdata_reg_6_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.mdata_reg_1_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.cdata_reg_0_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.mdata_reg_3_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_24_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.data_reg_7_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_19_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.data_reg_2_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_23_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.data_reg_6_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_20_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.data_reg_3_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_18_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.data_reg_1_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stby_ctrl_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stby_ctrl_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_22_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.data_reg_5_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stby_ctrl_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stby_ctrl_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_21_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.data_reg_4_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_1__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_1__14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_1__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_0__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_0__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_0__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_38_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_37_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_36_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_35_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_1__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.mdata_reg_5_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.mdata_reg_4_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.cdata_reg_3_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.xmem_initial_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.xmem_cnt_reg_3_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.xmem_cnt_reg_1_" B_;
      "hdigtop_wrapper.u_hdigtop.udtp_source_10_TDGO_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.udtp_source_8_TDGO_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_counter_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_manchester_i.start_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_nibble_level.bit_r_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_counter_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_nibble_level.counter_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_counter_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_counter_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_counter_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_13__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_13__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_15__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_13__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_13__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_15__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_15__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_13__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_15__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_15__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_14__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_12__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_14__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_12__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_12__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_14__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_12__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_12__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_0__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_2__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_6__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_0__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_4__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_2__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_6__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_7__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_6__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_7__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_5__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_6__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_2__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_4__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_0__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_2__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_0__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_2__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_6__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_6__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_0__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_5__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_1__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_0__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_1__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_4__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_1__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_3__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_3__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_5__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_7__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_5__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_5__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_4__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_7__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_3__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_1__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_1__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_3__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_14__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_12__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_14__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_14__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_14__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_12__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_12__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_14__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_14__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_14__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_14__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_12__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_14__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_0__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_1__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_4__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_6__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_1__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_2__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_3__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_3__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_0__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_2__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_0__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_7__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_1__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_2__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_0__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_7__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_3__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_7__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_5__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_4__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_1__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_5__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_6__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_7__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_5__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_5__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_6__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_4__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_3__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_2__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_7__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_12__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_12__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_12__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_12__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_14__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_14__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_12__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_13__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_15__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_13__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_15__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_15__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_15__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_13__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_13__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_13__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_15__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_15__12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_counter_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.L_PROGA_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.PROGRAM_COUNT_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.NXRAMR_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.NPSWR_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.NXRAMW_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.INCREMENT_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.NPSEN_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.SOURCE_IS_SFR_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.L_NSOURCE_RE_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.RAM_BYPASS_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.L_NDESTIN_WE_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.DESTIN_A_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uSTM.WAIT_SYNC_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_SHIFTER_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.SBUF_RX_reg_4_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.SBUF_RX_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_STATE_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_DIV16_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.I_TCON_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.I_TCON_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_EN0_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_EN1_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_PRI0_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SOURCES_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_EN0_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_EN1_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_EN1_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_PRI1_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SOURCES_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_interface.watchdog_sig_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_interface.watchdog_sig_reg_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.lower_reg_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_int_ctrl_core.irpt_pending_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SOURCES_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SOURCES_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SOURCES_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SOURCES_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_PRI1_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_PRI0_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_PRI0_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_EN1_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SOURCES_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SOURCES_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SOURCES_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_PRI1_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_EN1_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_EN0_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.I_TCON_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_SHIFTER_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.ACKNOWLEDGE_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_EN0_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_PRI0_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SOURCES_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_PRI0_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SOURCES_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.NMI_SOURCE_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_EN1_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_EN0_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_EN1_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_PRI1_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SOURCES_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_int_ctrl_core.irpt_pending_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.PORT_3_SAMPLE_P1_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.PORT_3_SAMPLE_P2_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_DIV16_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_SAMPLE_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_SAMPLE_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_SAMPLE_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_SHIFTER_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_EN1_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_PRI1_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_PRI0_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_PRI1_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_EN0_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SERVICE_LEVEL_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SERVICE_LEVEL_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_SHIFTER_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.SBUF_RX_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_SHIFTER_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.SBUF_RX_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_STATE_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_DIV16_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.L_SFR_WRITE_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uSTM.STATE_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DebugVector_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.LAST_RESET_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.PROGRAM_COUNT_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_addr_gen.addr_cnt_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.PROGRAM_COUNT_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.PROGRAM_COUNT_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.PROGRAM_COUNT_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.PROGRAM_COUNT_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_addr_gen.addr_cnt_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_addr_gen.addr_cnt_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_addr_gen.addr_cnt_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_addr_gen.addr_cnt_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_addr_gen.addr_cnt_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SOURCES_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SOURCES_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_int_ctrl_core.irpt_pending_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.PORT_3_SAMPLE_P1_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.PORT_3_SAMPLE_P2_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_SHIFTER_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.SBUF_RX_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_SHIFTER_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.SBUF_RX_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_SHIFTER_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.SBUF_RX_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_SHIFTER_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.SBUF_RX_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uSTM.DebugReqSamp_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PROGAdelay_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PC_reg_9_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PCA_reg_9_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__9_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PROGAdelay_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PC_reg_10_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PCA_reg_10_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__10_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PROGAdelay_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PC_reg_8_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PCA_reg_8_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__8_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uSTM.PHASE_reg" B_;
      ! "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uSTM.STATE_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uSTM.STATE_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_LCALL_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SERVICE_LEVEL_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_3__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_3__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_3__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_3__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_0__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_2__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_0__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_2__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_2__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.badr_reg_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.badr_reg_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.xtx_reg_2_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.res_src_reg_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.t_wd_res_0_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.t_wd_res_1_reg"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_2_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.addr_reg_1_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_1_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.addr_reg_0_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_3_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.addr_reg_2_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_4_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.addr_reg_3_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_5_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.addr_reg_4_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_6_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.addr_reg_5_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_7_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.addr_reg_6_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_8_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.addr_reg_7_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.PROGRAM_COUNT_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.PROGRAM_COUNT_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.L_PROGA_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.PROGRAM_COUNT_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.PROGRAM_COUNT_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.L_PROGA_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.PROGRAM_COUNT_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.EOR_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.EOR_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.SELECT_DATA_PTR_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.JUMP_RELATIVE_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.SELECT_ACC_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.STACK_POINTER_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.STACK_POINTER_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.STACK_POINTER_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.STACK_POINTER_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.DESTIN_A_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uSTM.DebugState_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uSTM.I_PCON_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.SCON_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.CLK_ROOT_DIV2_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.T2CON_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.I_TCON_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.I_TCON_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.TMOD_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.TMOD_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH0.COUNT_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH0.COUNT_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH0.COUNT_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_interface.window_cnt_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_interface.window_cnt_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_interface.window_cnt_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_interface.window_cnt_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.lower_reg_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.lower_reg_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.upper_reg_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.upper_reg_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.upper_reg_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.lower_reg_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_interface.window_open_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_interface.watchdog_sig_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_interface.watchdog_sig_reg_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_interface.watchdog_sig_reg_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_interface.watchdog_sig_reg_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_PRI1_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH0.COUNT_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH0.COUNT_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.TMOD_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.TMOD_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.DIRECT_SRC_ADDR_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.DIRECT_SRC_ADDR_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uSTM.DebugState_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uSTM.I_PCON_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.SCON_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_DIV16_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.I_TCON_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.I_TCON_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_EN0_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_interface.watchdog_sig_reg_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_PRI1_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_interface.watchdog_sig_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.upper_reg_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.upper_reg_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.lower_reg_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.upper_reg_reg_15_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.lower_reg_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.PROGRAM_COUNT_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.PROGRAM_COUNT_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.res_src_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_spare.gen_sfr_spare_7__u_TSMC_spare"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.res_src_reg_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_3__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_3__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_0__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_0__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_3__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_2__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_0__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_0__1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.diag_ctrl_reg_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_2__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.badr_reg_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.badr_reg_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.softres_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.xtx_reg_0_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.xtx_reg_1_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.badr_reg_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.badr_reg_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.badr_reg_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.badr_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.diag_ctrl_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.diag_ctrl_reg_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_2__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_0__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.dout_pcell_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.gpio_in_data_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_2__1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.res_src_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_spare.gen_sfr_spare_2__u_TSMC_spare"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_spare.gen_sfr_spare_0__u_TSMC_spare"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_interface.crc_poly_reg_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_interface.crc_poly_reg_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_interface.crc_poly_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_interface.crc_poly_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_ctrl_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_res_reg_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_ctrl_reg_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.iper_reg_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.capcom_ctrl_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.capcom_ctrl_reg_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.capcom_ctrl_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.pwm_delayed_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.keep_iel_edgres_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.lower_reg_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.capcom_ctrl_reg_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.icmp_reg_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.iom_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.lower_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.lower_reg_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_16_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.upper_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.upper_reg_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.upper_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.upper_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.upper_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.upper_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.upper_reg_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.upper_reg_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.lower_reg_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.next_pwm_reg_reg_15_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.comp_reg_reg_15_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.next_pwm_reg_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.comp_reg_reg_9_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.next_pwm_reg_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.comp_reg_reg_12_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.next_pwm_reg_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.comp_reg_reg_11_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.next_pwm_reg_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.comp_reg_reg_13_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.upper_reg_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.next_pwm_reg_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.comp_reg_reg_14_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.lower_reg_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.upper_reg_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_int_ctrl_core.irpt_pending_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.next_pwm_reg_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.comp_reg_reg_8_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_int_ctrl_core.irpt_pending_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_int_ctrl_core.irpt_pending_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_int_ctrl_core.irpt_pending_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_int_ctrl_core.irpt_pending_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_int_ctrl_core.irpt_pending_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_int_ctrl_core.irpt_pending_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.wr_pend_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.next_pwm_reg_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.comp_reg_reg_10_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.next_pwm_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.comp_reg_reg_5_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.next_pwm_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.comp_reg_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_ext_interrupt.irpt_pending_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_ext_interrupt_interface.ien_reg_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_ext_interrupt.irpt_pending_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_ext_interrupt.irpt_pending_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_ext_interrupt_interface.ien_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_ext_interrupt.irpt_pending_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.iom_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.lower_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.iom_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_ext_interrupt.irpt_pending_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_ext_interrupt.irpt_pending_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_ext_interrupt_interface.ien_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_ext_interrupt_interface.ien_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_ext_interrupt_interface.ien_reg_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_ext_interrupt_interface.ien_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_ext_interrupt_interface.ien_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_ext_interrupt.irpt_pending_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_addr_gen.addr_cnt_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_addr_gen.addr_cnt_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_addr_gen.addr_cnt_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_addr_gen.addr_cnt_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_addr_gen.addr_cnt_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_addr_gen.addr_cnt_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_addr_gen.oe_n_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_control.fsm_state_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_control.fsm_state_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.r_shift_out_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.r_shift_out_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_26_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_25_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_24_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_23_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_22_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_21_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_20_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_19_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_18_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_17_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_16_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_15_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_14_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_13_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_11_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_10_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_27_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_interface.crc_poly_reg_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.res_src_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_28_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_29_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_31_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_30_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.res_src_reg_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_spare.gen_sfr_spare_6__u_TSMC_spare"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_spare.gen_sfr_spare_1__u_TSMC_spare"
      B_; "hdigtop_wrapper.u_ip_gpadc_ctrl.insel_o_reg_1_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.start_det_reg" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.inv_conv_reg" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.phase_o_reg" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.dac_ctrl_o_reg" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.inv_adc_o_reg" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.insel_o_reg_0_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.phase_cnt_reg_3_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.phase_cnt_reg_0_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.phase_cnt_reg_1_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.ffen_o_reg" B_; "hdigtop_wrapper.u_ip_gpadc_ctrl.count_o_reg"
      B_; "hdigtop_wrapper.u_ip_gpadc_ctrl.phase_cnt_reg_2_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.fl_suvi_p3n3_o_reg" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.wait_2us_reg" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.sync_err_del_r_reg" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.resol_reg_1_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.resol_reg_2_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.resol_reg_3_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_err_r_reg" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.resol_back_reg_0_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_r_reg_3_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_r_reg_5_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_r_reg_7_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_r_reg_10_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_r_reg_13_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_r_reg_12_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_r_reg_15_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_r_reg_14_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_r_reg_9_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_r_reg_11_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_r_reg_8_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_r_reg_2_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_r_reg_0_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_r_reg_1_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_r_reg_4_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_r_reg_6_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.resol_back_reg_1_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.resol_back_reg_2_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.resol_back_reg_3_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.rep_cnt_reg_4_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.rep_cnt_reg_2_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.rep_cnt_reg_3_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.rep_cnt_reg_5_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.rep_cnt_reg_0_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.fsm_state_reg_1_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_5_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.fsm_state_reg_2_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.chopgm_o_reg" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.fsm_state_reg_0_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_2_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_3_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_1_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_0_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_7_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_6_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_11_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_12_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_10_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_15_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_13_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_14_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_17_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_16_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_20_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_18_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_19_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_8_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_9_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_4_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.rep_cnt_reg_1_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.data_rdy_r_reg" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.resol_reg_0_" B_; }
      ScanMasterClock "t_clock_i" ;
   }
}
PatternBurst "_burst_" {
   PatList { "_pattern_" {
   }
}}
PatternExec {
   PatternBurst "_burst_";
}
Procedures {
   "multiclock_capture" {
      W "_multiclock_capture_WFT_";
      C { "all_inputs"=01NNN0N000; "all_outputs"=XXX; }
      F { "io_in_1"=N; "io_in_2"=N; "io_in_3"=N; "io_in_4"=N; "t_clock_i"=0; "clk16w_i"=0; "v_t_clock_i"=0; 
          "t_din_i"=1; "por_i"=0; "v_en_i"=1; "io_out_1"=X; "io_out_2"=X; "t_dout_o"=X; }
      V { "_pi"=\r10 # ; "_po"=XXX; }
   }
   "allclock_capture" {
      W "_allclock_capture_WFT_";
      C { "all_inputs"=01NNN00000; "all_outputs"=XXX; }
      F { "io_in_1"=N; "io_in_2"=N; "io_in_3"=N; "io_in_4"=N; "t_clock_i"=0; "clk16w_i"=0; "v_t_clock_i"=0; 
          "t_din_i"=1; "por_i"=0; "v_en_i"=1; "io_out_1"=X; "io_out_2"=X; "t_dout_o"=X; }
      V { "_pi"=\r10 # ; "_po"=XXX; }
   }
   "allclock_launch" {
      W "_allclock_launch_WFT_";
      C { "all_inputs"=01NNN00000; "all_outputs"=XXX; }
      F { "io_in_1"=N; "io_in_2"=N; "io_in_3"=N; "io_in_4"=N; "t_clock_i"=0; "clk16w_i"=0; "v_t_clock_i"=0; 
          "t_din_i"=1; "por_i"=0; "v_en_i"=1; "io_out_1"=X; "io_out_2"=X; "t_dout_o"=X; }
      V { "_pi"=\r10 # ; "_po"=XXX; }
   }
   "load_unload" {
      W "_default_WFT_";
      C { "io_in_1"=N; "io_in_2"=N; "io_in_3"=N; "io_in_4"=N; "t_din_i"=1; "v_en_i"=0; "t_clock_i"=0; 
         "clk16w_i"=0; "por_i"=0; "v_t_clock_i"=0; "all_outputs"=XXX; }
      Shift {          W "_default_WFT_";
         V { "_clk"=0P0; "_si"=#; "_so"=#; "v_en_i"=1; }
      }
   }
   "iddq_capture" {
      W "_default_WFT_";
      C { "_po"=XXX; }
//      F { "io_in_1"=N; "io_in_2"=N; "io_in_3"=N; "io_in_4"=N; "t_clock_i"=0; "clk16w_i"=0; "v_t_clock_i"=0; 
//          "t_din_i"=1; "por_i"=0; "v_en_i"=1; "io_out_1"=X; "io_out_2"=X; "t_dout_o"=X; }
      "forcePI": V { "_pi"=\r10 # ; }
      IddqTestPoint;
      "measurePO measureIDDQ": V { "_po"=###; }
   }
}
MacroDefs {
   "test_setup" {
      W "_default_WFT_";
      C { "all_inputs"=01NNNN0000; "all_outputs"=XXX; }
      V { "t_clock_i"=0; "t_din_i"=0; "clk16w_i"=0; "por_i"=1; "io_in_1"=N; "io_in_2"=N; "io_in_3"=N; 
         "io_in_4"=N; "v_t_clock_i"=0; }
      Loop 10 {
         V { "clk16w_i"=P; "por_i"=1; }
      }
      Loop 120 {
         V { "clk16w_i"=P; "por_i"=0; }
      }
      V { "t_clock_i"=0; "t_din_i"=1; "clk16w_i"=0; }
      V { "t_clock_i"=P; "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=1; }
      V { "t_din_i"=1; }
      V { "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=1; }
      V { "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=1; }
      V { "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=1; }
      V { "t_din_i"=0; }
      V { "t_din_i"=1; }
      V { "t_din_i"=0; }
      V { "t_din_i"=1; }
      V { "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=1; }
      V { "t_din_i"=0; }
      V { "t_clock_i"=0; "t_din_i"=0; }
      V { "t_clock_i"=0; "t_din_i"=0; }
      V { "t_clock_i"=0; "t_din_i"=0; }
      V { "t_clock_i"=P; "t_din_i"=0; }
      V { "t_din_i"=1; }
      V { "t_din_i"=0; }
      V { "t_din_i"=1; }
      V { "t_din_i"=0; }
      V { "t_din_i"=1; }
      V { "t_din_i"=1; }
      V { "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=1; }
      V { "t_din_i"=1; }
      V { "t_din_i"=1; }
      V { "t_din_i"=1; }
      V { "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=1; }
      V { "t_din_i"=0; }
      V { "t_din_i"=1; }
      V { "t_din_i"=0; }
      V { "t_din_i"=1; }
      V { "t_din_i"=0; }
      V { "t_din_i"=1; }
      V { "t_din_i"=0; }
      V { "t_clock_i"=0; "t_din_i"=0; }
      V { "t_clock_i"=0; "t_din_i"=0; }
      V { "t_clock_i"=0; "t_din_i"=0; }
      V { "t_clock_i"=P; "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=1; }
      V { "t_din_i"=0; }
      V { "t_din_i"=1; }
      V { "t_din_i"=1; }
      V { "t_clock_i"=0; "t_din_i"=1; "v_en_i"=1; }
   }
}
Pattern "_pattern_" {
   W "_multiclock_capture_WFT_";
   "precondition all Signals": C { "_pi"=\r10 0 ; "_po"=XXX; }
   Macro "test_setup";
   Ann {* chain_test *}
   "pattern 0": Call "load_unload" { 
      "t_din_i"=
1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000
0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
; }
   Ann {* Xs_are_explicit *}
   Call "iddq_capture" { 
      "_pi"=0NNNN11000; "_po"=XXX; }
   Ann {* chain_test *}
   "pattern 1": Call "load_unload" { 
      "io_out_1"=
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
; 
      "t_din_i"=
1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000
0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
; }
   Ann {* Xs_are_explicit *}
   Call "iddq_capture" { 
      "_pi"=0NNNN11000; "_po"=XXX; }
   "pattern 2": Call "load_unload" { 
      "io_out_1"=
XLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLHHLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLHLLLLLLLL
LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLHLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLHLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL
LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLXLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL
LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLHLLHLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLHLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLX
; 
      "t_din_i"=
1111111101111111011111101011111111011111111111111111011101110001111111011111101111101111111111111111111111001110010100111111111111111111111111111111111111111111111111111111001100011101101111111111111111111111111101101111111111111111111111111111010011011011101111111011111110111111101111011111111111010110010101111111111111101111111111111011111110110101110111110011111111111101011011111111111111111111111101110101111111111101101001100111111111101111100011111100101110011111110111101101111111011111111111101001001001011111111111111011111111110001111111111111111111111011111010111111111111111110111111111101010111111111111100111111111011111111111011011111101001111011011111111111011101111111111111111111011101111001110111110101011110111110111101111111111100000011111001111111110101111010101110111110000000101111101111011110111111011001000111001100110010111111111111111111111111011111111110111000001111111111111111111001111011110101010101111111101111001111111101111011110101111111111111111111110001111111111111111111110111111101
1111111011101111111101010101111101010011101101111111111111111111101010100001010111111011111111111101110010011111110100111111111100111101111101111111111110111111111110011011011111001111001111111000010101110111110101011111011111111111111111111110111011111111010001111100111111111111101111111111111101101011110111011011101011101101010101011111110101111101111111111111101111110111111110100001110001101111111111111111111011111111111111111100111011111111111101111111111101110111011101111111111111100111101111111111111101110111000011010001111101101111011111001110101111010101011111111011011110111101110110110111011110011111111101111111111111111101111101110111011101111111101110111111111111111111111110110111111111101101010110111111111111111110111110101111111111011111110111101101111111110110010111110111011011001111101110111111101111111011111101111111101111111101110011111110111111011111111110111111111111111111111111111101111111111111111111111101111111111111111111001111111111101101011111111110101111011111111111111111111111111110
0011111111111111011111111110111100111010110111101100101111111111111111110111100111101101111111111111111111110110111111111111101111111111111101111011111111101111111110111111111111111111111111111011101011111011110100110101011011111011111101111111110111101110111011011101011111011110010011111011111100000111010111110100100000000000000100111111111011111111111110000111010010110011111111011101101111111011011101100101111111011111110001110101111111111100100111011111010111111110111110111011111111111100111111011111111110111011001100111111111111110111111101110111101111111111011110011111111011100111101111111111111110110111111111111111010111111111111111111111111111111100101111011110010110101010111110111011001110111111111111100111111011111111111111111111100011111010101110111101111111101101011100111000101111111111110111111101111000111111110101011101011010110111111110001110011111000000101011001010110111111111111111110111111011111111111011111011111111001111111100101110111111111110110111011111110111111111111111111111111110000110
011011111111010100001110110100011011111110010011110100110101011011101101111110011111111110111111111100110110111111111111111100110111101110111111111111111111101111111111111111111111111111111111110110101110111111111001110111111111111000010000001011110010101111101010101010101110000000001111111111111111011000000000001101000101000011000100111111111111110111011111111111111011011111111101111111111110110111111111111111100111011001111001000111011101101011111111111111101111111111111111111111111111111011111011111111111111010111111101101111111111111111111111111111111111111111111111111111111111111111111111111111110111111111111110011111101111111111111011110101111111101111111100101110111111101111011011111111111111010111101111011111111110111111111111111111110111101011111011101011100110111100111011
; }
   Ann {* Xs_are_explicit *}
   Call "iddq_capture" { 
      "_pi"=0NNNN11000; "_po"=XXX; }
   "pattern 3": Call "load_unload" { 
      "io_out_1"=
XHHHHHHHLHHHHHHHLHHHHHHLHLHHHHHHHHLHHHHHHHHHHHHHHHHHLHHHLHHHLLLHHHHHHHLHHHHHHLHHHHHLHHHHHHHHHHHHHHHHHHHHHHLLHHHLLHLHLLHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHLLHHLLLHHHLHHLHHHHHHHHHHHHHHHHHHHHHHHHHHLHHLHHHHHHHHHHHHHHHHHHHHHHHHHHHHLHLLHHLHHLHHHLHHHHHHHLHHHHHHHLHHHHHHHLHHHHLHHHHHHHHHHHLHLHHLLHLHLHHHHHHHHHHHHHHLHHHHHHHHHHHHHLHHHHHHHLHHLHLHHHLHHHHHLLHHHHHHHHHHHHLHLHHLHHHHHHHHHHHHHHHHHHHHHHHHLHHHLHLHHHHHHHHHHHLHHLHLLHHLLHHHHHHHHHHLHHHHHLLLHHHHHHLLHLHHHLLHHHHHHHLHHHHLHHLHHHHHHHLHHHHHHHHHHHHLHLLHLLHLLHLHHHHHHHHHHHHHHLHHHHHHHHHHLLLHHHHHHHHHHHHHHHHHHHHHHLHHHHHLHLHHHHHHHHHHHHHHHHHLHHHHHHHHHHLHLHLHHHHHHHHHHHHHLLHHHHHHHHHLHHHHHHHHHHHLHHLHHHHHHLHLLHHHHLHHLHHHHHHHHHHHLHHHLHHHHHHHHHHHHHHHHHHHLHHHLHHHHLLHHHLHHHHHLHLHLHHHHLHHHHHLHHHHLHHHHHHHHHHHLLLLLLHHHHHLLHHHHHHHHHLHLHHHHLHLHLHHHLHHHHHLLLLLLLHLHHHHHLHHHHLHHHHLHHHHHHLHHLLHLLLHHHLLHHLLHHLLHLHHHHHHHHHHHHHHHHHHHHHHHHLHHHHHHHHHHLHHHLLLLLHHHHHHHHHHHHHHHHHHHLLHHHHLHHHHLHLHLHLHLHHHHHHHHLHHHHLLHHHHHHHHLHHHHLHHHHLHLHHHHHHHHHHHHHHHHHHHHHLLLHHHHHHHHHHHHHHHHHHHHHLHHHHHHHLH
HHHHHHHLHHHLHHHHHHHHLHLHLHLHHHHHLHLHLLHHHLHHLHHHHHHHHHHHHHHHHHHHHLHLHLHLLLLHLHLHHHHHHLHHHHHHHHHHHHLHHHLLHLLHHHHHHHLHLLHHHHHHHHHHLLHHHHLHHHHHLHHHHHHHHHHHHLHHHHHHHHHHHLLHHLHHLHHHHHLLHHHHLLHHHHHHHLLLLHLHLHHHLHHHHHLHLHLHHHHHLHHHHHHHHHHHHHHHHHHHHHHLHHHLHHHHHHHHLHLLLHHHHHLLHHHHHHHHHHHHHLHHHHHHHHHHHHHHLHHLHLHHHHLHHHLHHLHHHLHLHHHLHHLHLHLHLHLHHHHHHHLHLHHHHHLHHHHHHHHHHHHHHLHHHHHHLHHHHHHHHLHLLLLHHHLLLHHLHHHHHHHHHHHHHHHHHHHLHHHHHHHHHHHHHHHHHHLLHHHLHHHHHHHHHHHHLHHHHHHHHHHHLHHHLHHHLHHHLHHHHHHHHHHHHHHLLHHHHLHHHHHHHHHHHHHHLHHHLHHHLLLLHHLHLLLHHHHHLHHLHHHHLHHHHHLLHHHLHLHHHHLHLHLHLHHHHHHHHLHHLHHHHLHHHHLHHHLHHLHHLHHHLHHHHLLHHHHHHHHHLHHHHHHHHHHHHHHHHHLHHHHHLHHHLHHHLHHHLHHHHHHHHLHHHLHHHHHHHHHHHHHHHHHHHHHHHLHHLHHHHHHHHHHLHHLHLHLHHLHHHHHHHHHHHHHHHHHLHHHHHLHLHHHHHHHHHHLHHHHHHHLHHHHLHHLHHHHHHHHHLHHLLHLHHHHHLHHHLHHLHHLLHHHHHLHHHLHHHHHHHLHHHHHHHLHHHHHHLHHHHHHHHLHHHHHHHHLHHHLLHHHHHHHLHHHHHHLHHHHHHHHHHLHHHHHHHHHHHHHHHHHHHHHHHHHHHHLHHHHHHHHHHHHHHHHHHHHHHHLHHHHHHHHHHHHHHHHHHHLLHHHHHHHHHHHLHHLHLHHHHHHHHHHLHLHHHHLHHHHHHHHHHHHHHHHHHHHHHHHHHHHL
LLHHHHHHHHHHHHHHLHHHHHHHHHHLHHHHLLHHHLHLHHLHHHHLHHLLHLHHHHHHHHHHHHHHHHHHLHHHHLLHHHHLHHLHHHHHHHHHHHHHHHHHHHHHLHHLHHHHHHHHHHHHHLHHHHHHHHHHHHHHLHHHHLHHHHHHHHHLHHHHHHHHHLHHHHHHHHHHHHHHHHHHHHHHHHHHHLHHHLHLHHHHHLHHHHLHLLHHLHLHLHHLHHHHHLHHHHHHLHHHHHHHHHLHHHHLHHHLHHHLHHLHHHLHLHHHHHLHHHHLLHLLHHHHHLHHHHHHLLLLLHHHLHLHHHHHLHLLHLLLLLLLLLLLLLLHLLHHHHHHHHHLHHHHHHHHHHHHHLLLLHHHLHLLHLHHLLHHHHHHHHLHHHLHHLHHHHHHHLHHLHHHLHHLLHLHHHHHHHLHHHHHHHLLLHHHLHLHHHHHHHHHHHLLHLLHHHLHHHHHLHLHHHHHHHHLHHHHHLHHHLHHHHHHHHHHHHLLHHHHHHLHHHHHHHHHHLHHHLHHLLHHLLHHHHHHHHHHHHHHLHHHHHHHLHHHLHHHHLHHHHHHHHHHLHHHHLXHHHHHHHHLHHHLLHHHHLHHHHHHHHHHHHHHHLHHLHHHHHHHHHHHHHHHLHLHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHLLHLHHHHLHHHHLLHLHHLHLHLHLHHHHHLHHHLHHLLHHHLHHHHHHHHHHHHHLLHHHHHHLHHHHHHHHHHHHHHHHHHHHHLLLHHHHHLHLHLHHHLHHHHLHHHHHHHHLHHLHLHHHLLHHHLLLHLHHHHHHHHHHHHLHHHHHHHLHHHHLLLHHHHHHHHLHLHLHHHLHLHHLHLHHLHHHHHHHHLLLHHHLLHHHHHLLLLLLHLHLHHLLHLHLHHLHHHHHHHHHHHHHHHHHLHHHHHHLHHHHHHHHHHHLHHHHHLHHHHHHHHLLHHHHHHHHLLHLHHHLHHHHHHHHHHHLHHLHHHLHHHHHHHLHHHHHHHHHHHHHHHHHHHHHHHHHHLLLLHHL
LHHLHHHHHHHHLHLHLLLLHHHLHHLHLLLHHLHHHHHHHLLHLLHHHHLHLLHHLHLHLHHLHHHLHHLHHHHHHLLHHHHHHHHHHLHHHHHHHHHHLLHHLHHLHHHHHHHHHHHHHHHHLLHHLHHHHLHHHLHHHHHHHHHHHHHHHHHHHLHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHLHHLHLHHHLHHHHHHHHHLLHHHLHHHHHHHHHHHHLLLLHLLLLLLHLHHHHLLHLHLHHHHHLHLHLHLHLHLHLHHHLLLLLLLLLHHHHHHHHHHHHHHHHLHHLLLLLLLLLLLHHLHLLLHLHLLLLHHLLLHLLHHHHHHHHHHHHHHLHHHLHHHHHHHHHHHHHHLHHLHHHHHHHHHLHHHHHHHHHHHHLHHLHHHHHHHHHHHHHHHHLLHHHLHHLLHHHHLLHLLLHHHLHHHLHHLHLHHHHHHHHHHHHHHHLHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHLHHHHHLHHHHHHHHHHHHHHLHLHHHHHHHLHHLHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHLHHHHHHHHHHHHHHLLHHHHHHLHHHHHHHHHHHHHLHHHHLHLHHHHHHHHLHHHHHHHHLLHLHHHLHHHHHHHLHHHHLHHLHHHHHHHHHHHHHHLHLHHHHLHHHHLHHHHHHHHHHLHHHHHHHHHHHHHHHHHHHHLHHHHLHLHHHHHLHHHLHLHHHLLHHLHHHHLLHHHLHX
; 
      "t_din_i"=
1010110100001010111111111010111100110010111110100000000110101111110010111000011110011111011111111111100100111111010011001110110110001011000110010110011101000111011000100010110011111011101100111001100101111110101111110001011111101111111111011110010111111101011011100110111101110110000011111111011111000011000011111011001101011111100001001010100011001010011010010100100010001100100100001010011010100000010111011010111001111010011110000010000010011110000111001111010001100001001000010011000010101010001010011110110110000000100010100100000000101110100101000100101010010100110101010010111000111101010110011101111101110101000111010000000101010010100010111110011110000000100100000111000011011111110110100011111101111001011010011011111001110011100111001100101111110111011101110111011011010111110001010001101111110100010000101011010010000100111000110111001101010101001011001010110110110001110101010110110011110010111011010111100101100110101111001011110010110000000111000111011111011001011001110000001110000010011010000000100101000110
1001010110010000011101101110000011111100011010110000100000000110110110000100011000000101110010100110001111100000011011010000100111000010011111000110011111010000010101101100110000111000110000000111101011111011001010100010100011001010001000010101101100000011110011101000110000111011111011000101101110010101100111001010001111011110101010100001000010100011100000100010010000011101100101111011011110011111101110111110110101111111001110110111001100101101101011110100110001001000110110111011110001011101111010000000101010010100111001101111000010110001101010011001010101101011111000100101111010001010001001001001100001101000101010000000110101001010100110101010101010110001011001001110001100100011111110010111101010010011111001100110110001010010101001010000101001110101001110110010111000010001100000010001100101110111011011100110010010000100001110101101010110111111101101100001001100101100111111000100011001101111101011001011101111001011110101101011011110010111100000110001010011110111111010000101011101111101101011001100000000000011
1100001101000101101000011011000011011101111010100011010000000001011011101100011110110010000101110000011001111111110001110001011111011110110111111110011010011001111110010100000001011010001001010110100111001101101010011011100100010111010010111000001010110111001100101011101000001100111100010100001111001001101000001011010000101011011010010110000101100101111001111000011101001100001100100110011110101110110111111110011000001000001110001110000000010101111001011100110000110010000001000010101100011111011011110010010001011111111100110100110000000111110011000011111100000101100001011001011111111011110011101110000011011101011111010110001111101111111111011010000110001111011100101011011101110101011101110011110101101000000101011101111001010101110010000011101010110001111111011110000101111011110101001110101000001000101101111011001001010110101010100010101111101010000001110011111001111111111100111001010110110101010101110001111011110101110111011000011111111010011111000101100011000011011111101110111001001010001010111010011011010101
101000000000011110000011011100000011110111011111011111011110111110011100101001111010100000001111111011001001001101100000001010100010001011111100000111111111110101011001111111100110111111101110111101000101101000000001001010011101001100100111000101111101101000100100001011011111111001010111011001101100111111111110111111111110111000011011110110000101001010101101111111101110110100111010000001110101101101000000001110011110111110100110111010111111011111100111010001110111000000001110111000110110100111111111111110000101101111001010010010101011001100100110100100011111010110000000000101100000100000000111100100001010100100111101100011000011000100001100001111010000110011110011000011011100100110111101010000010000111100011001001010011101110110001100111110001000010100010100011101111011101111111111
; }
   Ann {* Xs_are_explicit *}
   Call "iddq_capture" { 
      "_pi"=0NNNN11000; "_po"=XXX; }
   "pattern 4": Call "load_unload" { 
      "io_out_1"=
XLHLHHLHLLLLHLHLHHHHHHHHHLHLHHHHLLHHLLHLHHHHHLHLLLLLLLLHHLHLHHHHHHLLHLHHHLLLLHHHHLLHHHHHLHHHHHHHHHHHHLLHLLHHHHHHLHLLHHLLHHHLHHLHHLLLHLHHLLLHHLLHLHHLLHHHLHLLLHHHLHHLLLHLLLHLHHLLHHHHHLHHHLHHLLHHHLLHHLLHLHHHHHHLHLHHHHHHLLLHLHHHHHHLHHHHHHHHHHLHHHHLLHLHHHHHHHLHLHHLHHHLLHHLHHHHLHHHLHHLLLLLHHHHHHHHLHHHHHLLLLHHLLLLHHHHHLHHLLHHLHLHHHHHHLLLLHLLHLHLHLLLHHLLHLHLLHHLHLLHLHLLHLLLHLLLHHLLHLLHLLLLHLHLLHHLHLHLLLLLLHLHHHLHHLHLHHHLLHHHHLHLLHHHHLLLLLHLLLLLHLLHHHHLLLLHHHLLHHHHLHLLLHHLLLLHLLHLLLLHLLHHLLLLHLHLHLHLLLHLHLLHHHHLHHLHHLLLLLLLHLLLHLHLLHLLLLLLLLHLHHHLHLLHLHLLLHLLHLHLHLLHLHLLHHLHLHLHLLHLHHHLLLHHHHLHLHLHHLLHHHLHHHHHLHHHLHLHLLLHHHLHLLLLLLLHLHLHLLHLHLLLHLHHHHHLLHHHHLLLLLLLHLLHLLLLLHHHLLLLHHLHHHHHHHLHHLHLLLHHHHHHLHHHHLLHLHHLHLLHHLHHHHHLLHHHLLHHHLLHHHLLHHLLHLHHHHHHLHHHLHHHLHHHLHHHLHHLHHLHLHHHHHLLLHLHLLLHHLHHHHHHLHLLLHLLLLHLHLHHLHLLHLLLLHLLHHHLLLHHLHHHLLHHLHLHLHLHLLHLHHLLHLHLHHLHHLHHLLLHHHLHLHLHLHHLHHLLHHHHLLHLHHHLHHLHLHHHHLLHLHHLLHHLHLHHHHLLHLHHHHLLHLHHLLLLLLLHHHLLLHHHLHHHHHLHHLLHLHHLLHHHLLLLLLHHHLLLLLHLLHHLHLLLLLLLHLLHLHLLLHHL
HLLHLHLHHLLHLLLLLHHHLHHLHHHLLLLLHHHHHHLLLHHLHLHHLLLLHLLLLLLLLHHLHHLHHLLLLHLLLHHLLLLLLHLHHHLLHLHLLHHLLLHHHHHLLLLLLHHLHHLHLLLLHLLHHHLLLLHLLHHHHHLLLHHLLHHHHHLHLLLLLHLHLHHLHHLLHHLLLLHHHLLLHHLLLLLLLHHHHLHLHHHHHLHHLLHLHLHLLLHLHLLLHHLLHLHLLLHLLLLHLHLHHLHHLLLLLLHHHHLLHHHLHLLLHHLLLLHHHLHHHHHLHHLLLHLHHLHHHLLHLHLHHLLHHHLLHLHLLLHHHHLHHHHLHLHLHLHLLLLHLLLLHLHLLLHHHLLLLLHLLLHLLHLLLLLHHHLHHLLHLHHHHLHHLHHHHLLHHHHHHLHHHLHHHHHLHHLHLHHHHHHHLLHHHLHHLHHHLLHHLLHLHHLHHLHLHHHHLHLLHHLLLHLLHLLLHHLHHLHHHLHHHHLLLHLHHHLHHHHLHLLLLLLLHLHLHLLHLHLLHHHLLHHLHHHHLLLLHLHHLLLHHLHLHLLHHLLHLHLHLHHLHLHHHHHLLLHLLHLHHHHLHLLLHLHLLLHLLHLLHLLHHLLLLHHLHLLLHLHLHLLLLLLLHHLHLHLLHLHLHLLHHLHLHLHLHLHLHLHHLLLHLHHLLHLLHHHLLLHHLLHLLLHHHHHHHLLHLHHHHLHLHLLHLLHHHHHLLHHLLHHLHHLLLHLHLLHLHLHLLHLHLLLLHLHLLHHHLHLHLLHHHLHHLLHLHHHLLLLHLLLHHLLLLLLHLLLHHLLHLHHHLHHHLHHLHHHLLHHLLHLLHLLLLHLLLLHHHLHLHHLHLHLHHLHHHHHHHLHHLHHLLLLHLLHHLLHLHHLLHHHHHHLLLHLLLHHLLHHLHHHHHLHLHHLLHLHHHLHHHHLLHLHHHHLHLHHLHLHHLHHHHLLHLHHHHLLLLLHHLLLHLHLLHHHHLHHHHHHLHLLLLHLHLHHHLHHHHHLHHLHLHHLLHHLLLLLLLLLLLLHH
HHLLLLHHLHLLLHLHHLHLLLLHHLHHLLLLHHLHHHLHHHHLHLHLLLHHLHLLLLLLLLLHLHHLHHHLHHLLLHHHHLHHLLHLLLLHLHHHLLLLLHHLLHHHHHHHHHLLLHHHLLLHLHHHHHLHHHHLHHLHHHHHHHHLLHHLHLLHHLLHHHHHHLLHLHLLLLLLLHLHHLHLLLHLLHLHLHHLHLLHHHLLHHLHHLHLHLLHHLHHHLLHLLLHLHHHLHLLHLHHHLLLLLHLHLHHLHHHLLHHLLHLHLHHHLHLLLLLHHLLHHHHLLLHLHLLLLHHHHLLHLLHHLHLLLLLHLHHLHLLLLHLHLHHLHHLHLLHLHHLLLLHLHHLLHLHHHHLLHHHHLLLLHHHLHLLHHLLLLHHLLHLLHHLLHHHHLHLHHHLHHLHHHHHHHHLLHHLLLLLHLLLLLHHHLLLHHHLLLLLLLLHLHLHHHHLLHLHHHLLHHLLLLHHLLHLLLLLLHLLLLHLHLHHLLLHHHHHLHHLHHHHLLHLLHLLLHLHHHHHHHHHLLHHLHLLHHLLLLLLLHHHHHLLHHLLLLHHHHHHLLLLLHLHHLLLLHXHHLLHLHHHHHHHHLHHHHLLHHHLHHHLLLLLHHLHHHLHLHHHHHLHLHHLLLHHHHHLHHHHHHHHHHLHHLHLLLLHHLLLHHHHLHHHLLHLHLHHLHHHLHHHLHLHLHHHLHHHLLHHHHLHLHHLHLLLLLLHLHLHHHLHHHHLLHLHLHLHHHLLHLLLLLHHHLHLHLHHLLLHHHHHHHLHHHHLLLLHLHHHHLHHHHLHLHLLHHHLHLHLLLLLHLLLHLHHLHHHHLHHLLHLLHLHLHHLHLHLHLHLLLHLHLHHHHHLHLHLLLLLLHHHLLHHHHHLLHHHHHHHHHHHLLHHHLLHLHLHHLHHLHLHLHLHLHHHLLLHHHHLHHHHLHLHHHLHHHLHHLLLLHHHHHHHHLHLLHHHHHLLLHLHHLLLHHLLLLHHLHHHHHHLHHHLHHHLLHLLHLHLLLHLHLHHHLHLLHHLHHLHLHLH
HLHLLLLLLLLLLHHHHLLLLLHHLHHHLLLLLLHHHHLHHHLHHHHHLHHHHHLHHHHLHHHHHLLHHHLLHLHLLHHHHLHLHLLLLLLLHHHHHHHLHHLLHLLHLLHHLHHLLLLLLLHLHLHLLLHLLLHLHHHHHHLLLLLHHHHHHHHHHHLHLHLHHLLHHHHHHHHLLHHLHHHHHHHLHHHLHHHHLHLLLHLHHLHLLLLLLLLHLLHLHLLHHHLHLLHHLLHLLHHHLLLHLHHHHHLHHLHLLLHLLHLLLLHLHHLHHHHHHHHLLHLHLHHHLHHLLHHLHHLLHHHHHHHHHHHLHHHHHHHHHHHLHHHLLLLHHLHHHHLHHLLLLHLHLLHLHLHLHHLHHHHHHHHLHHHLHHLHLLHHHLHLLLLLLHHHLHLHHLHHLHLLLLLLLLHHHLLHHHHLHHHHHLHLLHHLHHHLHLHHHHHHLHHHHHHLLHHHLHLLLHHHLHHHLLLLLLLLHHHLHHHLLLHHLHHLHLLHHHHHHHHHHHHHHLLLLHLHHLHHHHLLHLHLLHLLHLHLHLHHLLHHLLHLLHHLHLLHLLLHHHHHLHLHHLLLLLLLLLLHLHHLLLLLHLLLLLLLLHHHHLLHLLLLHLHLHLLHLLHHHHLHHLLLHHLLLLHHLLLHLLLLHHLLLLHHHHLHLLLLHHLLHHHHLLHHLLLLHHLHHHLLHLLHHLHHHHLHLHLLLLLHLLLLHHHHLLLHHLLHLLHLHLLHHHLHHHLHHLLLHHLLHHHHHLLLHLLLLHLHLLLHLHLLLHHHLHHHHLHHHLHHHHHHHHHX
; 
      "t_din_i"=
1101111111101111011011111011010001110010111110100000100100101110100010001001101110101110010100011111101011000110110101110110110111101011000110011111011101000110001000110110110001111000100100001001110111110110101110110101111101111111101110011011110000100000001001100101100001101100010111001111011100111101111111010111101111010010001011001110110011001100000000101000000010011110000000101110000001010101011111110100111111111111001010111110101100111111101011001011000111111000101101010011010000101001001101100000010001100110110100001010100000101011100110010000101011100100100000000000111000011111010110101110111101111101100101110011101010100111010111011111101001001100110000000110110101001011110011010011001101110111000001110111111100110001001010110001000010111010011010011101011100111101100010010100010010010110011111011001110100111111010011100011100100101011001011101010110111010001011111110010000111110011100101010111100101001100000101001111110110101000001101000111011100011001011001110011100100000010011000110000110101001101
0011101100011011111101001110100011011000001001110000100000000111011001110110100000010010000001001010011001010000100000011111000111111010101101110101010111100110001101100000111010100001010100100110111111011010111100001000101010101010001010101010100001010011101110100111110010111010101011000100101100001001101011100110111111011000110001100000101000100100000000100100101010001101000001100111111001001111100110101000110100111111011110110111001000000110111011110100111011000010110101111011100000001101111011010100110001011100010011001101100001110011101010101001010101110001000100100100011011001100100100000000100000000100000100100000110101000000100100110111011111010100001101000110001100100011111111011100110111000001100100001110110001110100111001000010101001101100110100001110111010011111001001011101100101110001011011100111110010100101001110101110010011000111101101000010011100111100111111011100011001111111100001001011101111000001110101111001011110010111000000010101011111000101011000000101011101111111101111001101101101000010
1011101111011101101100010111000111111001100001111010010100100101111011011100000111000001101000010001011011111011111101111101010111111111110111111100010010000001011111010110010100101010001011000010111001111111101101100010010000000101110000101001001111101111001111100100111001000110000001000100100000100000000011000001011111010111100101011110001011101000111010000100110101100111111010101010010001111001100010110110110000101011010001110100000011000010110001101100010010110011000010001110100100011110111011010010010001011111010101100100111111101010000001000011111100000101000000001001111010011010111010101100101010110101011111010110100111001111111011011010000110001011110101110101111100100100011100101111001101110110000101001000101111010111111000100110001010110101100110101100010111110101010110101001111000001100100111111001011100010010001011011111011111111111101000000000111011111110111100001000010010100001100101011001010110010001111110000110010111111000011101101110110110011000110000011110111001001010001010111111100010001101
101110001000011100000000000101110110010010100100110111111010101010111111101001111000100011100111111000111000101001110111111110101101010010101100001111110001011001111101011111000010011111101011001100110111111011100010010111001111111111110101110000111101101001110100001111001110000110111111010111101000101100100011000010110111001111010010000110000101110010001101111111010010011011110000010001100010010101000010011110100000111111001110100100110111111010101111010001100010001000001110011000110110100111011011111110100101101110111010111011111011001100101110100101011111100110000000001101100100100000001110111110000000110010101100010011011111100100100000000001010000100110100101010111011000100110011101010000010000000100010010101010101110100110001100111110011101111000010110110011110111100111101011
; }
   Ann {* Xs_are_explicit *}
   Call "iddq_capture" { 
      "_pi"=0NNNN11000; "_po"=XXX; }
   "pattern 5": Call "load_unload" { 
      "io_out_1"=
XHLHHHHHHHHLHHHHLHHLHHHHHLHHLHLLLHHHLLHLHHHHHLHLLLLLHLLHLLHLHHHLHLLLHLLLHLLHHLHHHLHLHHHLLHLHLLLHHHHHHLHLHHLLLHHLHHLHLHHHLHHLHHLHHHHLHLHHLLLHHLLHHHHHLHHHLHLLLHHLLLHLLLHHLHHLHHLLLHHHHLLLHLLHLLLLHLLHHHLHHHHHLHHLHLHHHLHHLHLHHHHHLHHHHHHHHLHHHLLHHLHHHHLLLLHLLLLLLLHLLHHLLHLHHLLLLHHLHHLLLHLHHHLLHHHHLHHHLLHHHHLHHHHHHHLHLHHHHLHHHHLHLLHLLLHLHHLLHHHLHHLLHHLLHHLLLLLLLLHLHLLLLLLLHLLHHHHLLLLLLLHLHHHLLLLLLHLHLHLHLHHHHHHHLHLLHHHHHHHHHHHHLLHLHLHHHHHLHLHHLLHHHHHHHLHLHHLLHLHHLLLHHHHHHLLLHLHHLHLHLLHHLHLLLLHLHLLHLLHHLHHLLLLLLHLLLHHLLHHLHHLHLLLLHLHLHLLLLLHLHLHHHLLHHLLHLLLLHLHLHHHLLHLLHLLLLLLLLLLLHHHLLLLHHHHHLHLHHLHLHHHLHHHHLHHHHHLHHLLHLHHHLLHHHLHLHLHLLHHHLHLHHHLHHHHHHLHLLHLLHHLLHHLLLLLLLHHLHHLHLHLLHLHHHHLLHHLHLLHHLLHHLHHHLHHHLLLLLHHHLHHHHHHHLLHHLLLHLLHLHLHHLLLHLLLLHLHHHLHLLHHLHLLHHHLHLHHHLLHHHHLHHLLLHLLHLHLLLHLLHLLHLHHLLHHHHHLHHLLHHHLHLLHHHHHHLHLLHHHLLLHHHLLHLLHLHLHHLLHLHHHLHLHLHHLHHHLHLLLHLHHHHHHHLLHLLLLHHHHHLLHHHLLHLHLHLHHHHLLHLHLLHHLLLLLHLHLLHHHHHHLHHLHLHLLLLLHHLHLLLHHHLHHHLLLHHLLHLHHLLHHHLLHHHLLHLLLLLLHLLHHLLLHHLLLLHHLHLHLLHHLH
LLHHHLHHLLLHHLHHHHHHLHLLHHHLHLLLHHLHHLLLLLHLLHHHLLLLHLLLLLLLLHHHLHHLLHHHLHHLHLLLLLLHLLHLLLLLLHLLHLHLLHHLLHLHLLLLHLLLLLLHHHHHLLLHHHHHHLHLHLHHLHHHLHLHLHLHHHHLLHHLLLHHLHHLLLLLHHHLHLHLLLLHLHLHLLHLLHHLHHHHHHLHHLHLHHHHLLLLHLLLHLHLHLHLHLHLLLHLHLHLHLHLHLLLLHLHLLHHHLHHHLHLLHHHHHLLHLHHHLHLHLHLHHLLLHLLHLHHLLLLHLLHHLHLHHHLLHHLHHHHHHLHHLLLHHLLLHHLLLLLHLHLLLHLLHLLLLLLLLHLLHLLHLHLHLLLHHLHLLLLLHHLLHHHHHHLLHLLHHHHHLLHHLHLHLLLHHLHLLHHHHHHLHHHHLHHLHHHLLHLLLLLLHHLHHHLHHHHLHLLHHHLHHLLLLHLHHLHLHHHHLHHHLLLLLLLHHLHHHHLHHLHLHLLHHLLLHLHHHLLLHLLHHLLHHLHHLLLLHHHLLHHHLHLHLHLHLLHLHLHLHHHLLLHLLLHLLHLLHLLLHHLHHLLHHLLHLLHLLLLLLLLHLLLLLLLLHLLLLLHLLHLLLLLHHLHLHLLLLLLHLLHLLHHLHHHLHHHHHLHLHLLLLHHLHLLLHHLLLHHLLHLLLHHHHHHHHLHHHLLHHLHHHLLLLLHHLLHLLLLHHHLHHLLLHHHLHLLHHHLLHLLLLHLHLHLLHHLHHLLHHLHLLLLHHHLHHHLHLLHHHHHLLHLLHLHHHLHHLLHLHHHLLLHLHHLHHHLLHHHHHLLHLHLLHLHLLHHHLHLHHHLLHLLHHLLLHHHHLHHLHLLLLHLLHHHLLHHHHLLHHHHHHLHHHLLLHHLLHHHHHHHHLLLLHLLHLHHHLHHHHLLLLLHHHLHLHHHHLLHLHHHHLLHLHHHLLLLLLLHLHLHLHHHHHLLLHLHLHHLLLLLLHLHLHHHLHHHHHHHHLHHHHLLHHLHHLHHLHLLLLHL
HLHHHLHHHHLHHHLHHLHHLLLHLHHHLLLHHHHHHLLHHLLLLHHHHLHLLHLHLLHLLHLHHHHLHHLHHHLLLLLHHHLLLLLHHLHLLLLHLLLHLHHLHHHHHLHHHHHHLHHHHHLHLHLHHHHHHHHHHHLHHHHHHHLLLHLLHLLLLLLHLHHHHHLHLHHLLHLHLLHLHLHLLLHLHHLLLLHLHHHLLHHHHHHHHLHHLHHLLLHLLHLLLLLLLHLHHHLLLLHLHLLHLLHHHHHLHHHHLLHHHHHLLHLLHHHLLHLLLHHLLLLLLHLLLHLLHLLLLLHLLLLLLLLLHHLLLLLHLHHHHHLHLHHHHLLHLHLHHHHLLLHLHHHLHLLLHHHLHLLLLHLLHHLHLHHLLHHHHHHLHLHLHLHLLHLLLHHHHLLHHLLLHLHHLHHLHHLLLLHLHLHHLHLLLHHHLHLLLLLLHHLLLLHLHHLLLHHLHHLLLHLLHLHHLLHHLLLLHLLLHHHLHLLHLLLHHHHLHHHLHHLHLLHLLHLLLHLHHHHHLHLHLHHLLHLLHHHHHHHLHLHLLLLLLHLLLLHHHHHHLLLLLHLHLLLLLLXLHLLHHHHLHLLHHLHLHHHLHLHLHHLLHLHLHLHHLHLHLHHHHHLHLHHLHLLHHHLLHHHHHHHLHHLHHLHLLLLHHLLLHLHHHHLHLHHHLHLHHHHHLLHLLHLLLHHHLLHLHHHHLLHHLHHHLHHLLLLHLHLLHLLLHLHHHHLHLHHHHHHLLLHLLHHLLLHLHLHHLHLHHLLHHLHLHHLLLHLHHHHHLHLHLHLHHLHLHLLHHHHLLLLLHHLLHLLHHHHHHLLHLHHHLLLHLLHLLLHLHHLHHHHHLHHHHHHHHHHHHLHLLLLLLLLLHHHLHHHHHHHLHHHHLLLLHLLLLHLLHLHLLLLHHLLHLHLHHLLHLHLHHLLHLLLHHHHHHLLLLHHLLHLHHHHHHLLLLHHHLHHLHHHLHHLHHLLHHLLLHHLLLLLHHHHLHHHLLHLLHLHLLLHLHLHHHHHHHLLLHLLLHHLH
HLHHHLLLHLLLLHHHLLLLLLLLLLLHLHHHLHHLLHLLHLHLLHLLHHLHHHHHHLHLHLHLHLHHHHHHHLHLLHHHHLLLHLLLHHHLLHHHHHHLLLHHHLLLHLHLLHHHLHHHHHHHHLHLHHLHLHLLHLHLHHLLLLHHHHHHLLLHLHHLLHHHHHLHLHHHHHLLLLHLLHHHHHHLHLHHLLHHLLHHLHHHHHHLHHHLLLHLLHLHHHLLHHHHHHHHHHHHLHLHHHLLLLHHHHLHHLHLLHHHLHLLLLHHHHLLHHHLLLLHHLHHHHHHLHLHHHHLHLLLHLHHLLHLLLHHLLLLHLHHLHHHLLHHHHLHLLHLLLLHHLLLLHLHHHLLHLLLHHLHHHHHHHLHLLHLLHHLHHHHLLLLLHLLLHHLLLHLLHLHLHLLLLHLLHHHHLHLLLLLHHHHHHLLHHHLHLLHLLHHLHHHHHHLHLHLHHHHLHLLLHHLLLHLLLHLLLLLHHHLLHHLLLHHLHHLHLLHHHLHHLHHHHHHHLHLLHLHHLHHHLHHHLHLHHHLHHHHHLHHLLHHLLHLHHHLHLLHLHLHHHHHHLLHHLLLLLLLLLHHLHHLLHLLHLLLLLLLHHHLHHHHHLLLLLLLHHLLHLHLHHLLLHLLHHLHHHHHHLLHLLHLLLLLLLLLLHLHLLLLHLLHHLHLLHLHLHLHHHLHHLLLHLLHHLLHHHLHLHLLLLLHLLLLLLLHLLLHLLHLHLHLHLHLHHHLHLLHHLLLHHLLHHHHHLLHHHLHHHHLLLLHLHHLHHLLHHHHLHHHHLLHHHHLHLHX
; 
      "t_din_i"=
1110000001000000000100001100111110010010111110100000000010101111010010111000101010001110111110111111101110100111100110110110110111001011000110011111011101001111011000110110110001111010110100011101110100101010101101110001101111101110101111111010110101011001001001100101111101110100011111110011000110001000100011010011001111101111111110001110101011001100010000110111001111000001000000001000000001011101011111101100111111111111001011110110101010111011101010101111000111111001101101000011010110101001001111001000010001100110100111101010100010101011110111010100101011100100010000010101111000101001000110111010111001001101100101110011001011110111010011011111001011001000010100000010110101001011110010010011011101111111000111110001011011100010101110100000111100010111011100001111011001110111100010000101100011101110011111011000111100011101010011100011100011000101111000111010100001000110110011000001010101110110101011010010110100011011011101000111011001111010011000010110011000011001011001110001101100010101011011000010100110010000
0100001100100100010110010101110111101000110011000010000000001110101001000000111000110011000110000000110001010000111000011100000110000001011000100101100111110100010101101000111010101010000100110111100101010010111100001010101011101101001000101110110010010101010001001110111011001100010000001010001111111010010100100010011011111101101000010000100000110101100000100110101010011101100010000100100100111101000010111000110000111110011100110011001100001111101000010000100110010111001100111011000010110101111111101010100000100100111101111111110100101111010100010111111010001011011110000101001011100001010101100111101000111001001100010100000110000001101111000010001010000000000001011111001011110101111111100110101110100010010100101110010011111011001011010010101001101100110010101110011010101110011111011000010110110111011010101011111100100001001110001111100110011101111101100010010100000011100111010110010111110001000001010101010101011010100100010111100111011111001111111001001110010101000010110101000101110100011010000011001010000010
1011001100100100100101110101110101111001010011111010111111100101110001111110100001101001101101110101011011111010110001111101000111011110110111111000011110010001101111110110010101111000011001000010111001000110111100100011010101000000110011111000001000110111001000000000000000100111000001000000011100000000000001000000000000000100000000011010000001100001011011000100000010110000000001101000101111011111010101110100011000101001010001101110000011011111010000111100010010101011000010001001111001110110100111011010010001001111000110010101010001010010010011011110100111000000110111010001111000111011011001101100100001000000111011010110100111001111111011011010000110011010110010110000000001100000010010000011110110001001000100101000101100011000100011001111000010011001011010000111010001101001010100111101101000001100000101000110010110011001110101011010001010011001000010010000101111101000011101011100011110110111110111011101011111010111111110010110010111110011011111010100100110001110001010011110111001001010001010110000100010111001
011001010000110011001100110010001010011111010011101101101011110111111011011010001101001001111110110101111001101111000100110000111000100010101100000111110001010001110101101101100010010010111110101101000111110011000011100110001101001111000110111010000001110000111001011111101000111111100101110111101000110100111111110000011111111111010011100100011101000111001101111111000111010110110101101110000111001101000010001110110000111111001110010100110111101010101111010001100111100111010010101000110010100011011111111010110101011111010101011111101111001100101110100101011101000110000000000100100100100000001101110010000010110001101100010011010011000100001011111001011110110110111110000011011000110010011101010000010000110100011011001010111111100110001100111111101000000101011110101111100010111101001111
; }
   Ann {* Xs_are_explicit *}
   Call "iddq_capture" { 
      "_pi"=0NNNN11000; "_po"=XXX; }
   "pattern 6": Call "load_unload" { 
      "io_out_1"=
XHHLLLLLLHLLLLLLLLLHLLLLHHLLHHHHHLLHLLHLHHHHHLHLLLLLLLLLHLHLHHHHLHLLHLHHHLLLHLHLHLLLHHHLHHHHHLHHHHHHHLHHHLHLLHHHHLLHHLHHLHHLHHLHHHLLHLHHLLLHHLLHHHHHLHHHLHLLHHHHLHHLLLHHLHHLHHLLLHHHHLHLHHLHLLLHHHLHHHLHLLHLHLHLHLHHLHHHLLLHHLHHHHHLHHHLHLHHHHHHHLHLHHLHLHLHHLLHLLHLLHHLLHLHHHHHLHHHLHLLLHHHHHHHLLHHLLLHHLLLHLLLHLLLHHLHLLHHLLHHHHHLHHHHHHHHHLLLHHHLHLHLHHLLHHLLLHLLLLHHLHHHLLHHHHLLLLLHLLLLLLLLHLLLLLLLLHLHHHLHLHHHHHHLHHLLHHHHHHHHHHHHLLHLHHHHLHHLHLHLHLHHHLHHHLHLHLHLHHHHLLLHHHHHHLLHHLHHLHLLLLHHLHLHHLHLHLLHLLHHHHLLHLLLLHLLLHHLLHHLHLLHHHHLHLHLHLLLHLHLHLHHHHLHHHLHLHLLHLHLHHHLLHLLLHLLLLLHLHLHHHHLLLHLHLLHLLLHHLHHHLHLHHHLLHLLHHLHHLLHLHHHLLHHLLHLHHHHLHHHLHLLHHLHHHHHLLHLHHLLHLLLLHLHLLLLLLHLHHLHLHLLHLHHHHLLHLLHLLHHLHHHLHHHHHHHLLLHHHHHLLLHLHHLHHHLLLHLHLHHHLHLLLLLHHHHLLLHLHHHLHHHLLLLHHHHLHHLLHHHLHHHHLLLHLLLLHLHHLLLHHHLHHHLLHHHHHLHHLLLHHHHLLLHHHLHLHLLHHHLLLHHHLLLHHLLLHLHHHHLLLHHHLHLHLLLLHLLLHHLHHLLHHLLLLLHLHLHLHHHLHHLHLHLHHLHLLHLHHLHLLLHHLHHLHHHLHLLLHHHLHHLLHHHHLHLLHHLLLLHLHHLLHHLLLLHHLLHLHHLLHHHLLLHHLHHLLLHLHLHLHHLHHLLLLHLHLLHHLLHLLLL
LHLLLLHHLLHLLHLLLHLHHLLHLHLHHHLHHHHLHLLLHHLLHHLLLLHLLLLLLLLLHHHLHLHLLHLLLLLLHHHLLLHHLLHHLLLHHLLLLLLLHHLLLHLHLLLLHHHLLLLHHHLLLLLHHLLLLLLHLHHLLLHLLHLHHLLHHHHHLHLLLHLHLHHLHLLLHHHLHLHLHLHLLLLHLLHHLHHHHLLHLHLHLLHLHHHHLLLLHLHLHLHLHHHLHHLHLLHLLLHLHHHLHHLLHLLHLHLHLHLLLHLLHHHLHHHLHHLLHHLLLHLLLLLLHLHLLLHHHHHHHLHLLHLHLLHLLLHLLHHLHHHHHHLHHLHLLLLHLLLLHLLLLLHHLHLHHLLLLLHLLHHLHLHLHLLHHHLHHLLLHLLLLHLLHLLHLLHHHHLHLLLLHLHHHLLLHHLLLLHHHHHLLHHHLLHHLLHHLLHHLLLLHHHHHLHLLLLHLLLLHLLHHLLHLHHHLLHHLLHHHLHHLLLLHLHHLHLHHHHHHHHLHLHLHLLLLLHLLHLLHHHHLHHHHHHHHHLHLLHLHHHHLHLHLLLHLHHHHHHLHLLLHLHHLHHHHLLLLHLHLLHLHHHLLLLHLHLHLHHLLHHHHLHLLLHHHLLHLLHHLLLHLHLLLLLHHLLLLLLHHLHHHHLLLLHLLLHLHLLLLLLLLLLLLHLHHHHHLLHLHHHHLHLHHHHHHHHLLHHLHLHHHLHLLLHLLHLHLLHLHHHLLHLLHHHHHLHHLLHLHHLHLLHLHLHLLHHLHHLLHHLLHLHLHHHLLHHLHLHLHHHLLHHHHHLHHLLLLHLHHLHHLHHHLHHLHLHLHLHHHHHHLLHLLLLHLLHHHLLLHHHHHLLHHLLHHHLHHHHHLHHLLLHLLHLHLLLLLLHHHLLHHHLHLHHLLHLHHHHHLLLHLLLLLHLHLHLHLHLHLHLHHLHLHLLHLLLHLHHHHLLHHHLHHHHHLLHHHHHHHLLHLLHHHLLHLHLHLLLLHLHHLHLHLLLHLHHHLHLLLHHLHLLLLLHHLLHLHLLLLLHL
HLHHLLHHLLHLLHLLHLLHLHHHLHLHHHLHLHHHHLLHLHLLHHHHHLHLHHHHHHHLLHLHHHLLLHHHHHHLHLLLLHHLHLLHHLHHLHHHLHLHLHHLHHHHHLHLHHLLLHHHHHLHLLLHHHLHHHHLHHLHHHHHHLLLLHHHHLLHLLLHHLHHHHHHLHHLLHLHLHHHHLLLLHHLLHLLLLHLHHHLLHLLLHHLHHHHLLHLLLHHLHLHLHLLLLLLHHLLHHHHHLLLLLHLLLHHLHHHLLHLLLLLLLLLLLLLLLHLLHHHLLLLLHLLLLLLLHHHLLLLLLLLLLLLLHLLLLLLLLLLLLLLLHLLLLLLLLLHHLHLLLLLLHHLLLLHLHHLHHLLLHLLLLLLHLHHLLLLLLLLLHHLHLLLHLHHHHLHHHHHLHLHLHHHLHLLLHHLLLHLHLLHLHLLLHHLHHHLLLLLHHLHHHHHLHLLLLHHHHLLLHLLHLHLHLHHLLLLHLLLHLLHHHHLLHHHLHHLHLLHHHLHHLHLLHLLLHLLHHHHLLLHHLLHLHLHLHLLLHLHLLHLLHLLHHLHHHHLHLLHHHLLLLLLHHLHHHXHLLLHHHHLLLHHHLHHLHHLLHHLHHLLHLLLLHLLLLLLHHHLHHLHLHHLHLLHHHLLHHHHHHHLHHLHHLHLLLLHHLLHHLHLHHLLHLHHLLLLLLLLLHHLLLLLLHLLHLLLLLHHHHLHHLLLHLLHLLLHLLHLHLLLHLHHLLLHHLLLHLLLHHLLHHHHLLLLHLLHHLLHLHHLHLLLLHHHLHLLLHHLHLLHLHLHLLHHHHLHHLHLLLLLHHLLLLLHLHLLLHHLLHLHHLLHHLLHHHLHLHLHHLHLLLHLHLLHHLLHLLLLHLLHLLLLHLHHHHHLHLLLLHHHLHLHHHLLLHHHHLHHLHHHHHLHHHLHHHLHLHHHHHLHLHHHHHHHHLLHLHHLLHLHHHHHLLHHLHHHHHLHLHLLHLLHHLLLHHHLLLHLHLLHHHHLHHHLLHLLHLHLLLHLHLHHLLLLHLLLHLHHHLLH
LHHLLHLHLLLLHHLLHHLLHHLLHHLLHLLLHLHLLHHHHHLHLLHHHLHHLHHLHLHHHHLHHHHHHLHHLHHLHLLLHHLHLLHLLHHHHHHLHHLHLHHHHLLHHLHHHHLLLHLLHHLLLLHHHLLLHLLLHLHLHHLLLLLHHHHHLLLHLHLLLHHHLHLHHLHHLHHLLLHLLHLLHLHHHHHLHLHHLHLLLHHHHHLLHHLLLLHHHLLHHLLLHHLHLLHHHHLLLHHLHHHLHLLLLLLHHHLLLLHHHLLHLHHHHHHLHLLLHHHHHHHLLHLHHHLHHHHLHLLLHHLHLLHHHHHHHHLLLLLHHHHHHHHHHHLHLLHHHLLHLLLHHHLHLLLHHHLLHHLHHHHHHHLLLHHHLHLHHLHHLHLHHLHHHLLLLHHHLLHHLHLLLLHLLLHHHLHHLLLLHHHHHHLLHHHLLHLHLLHHLHHHHLHLHLHLHHHHLHLLLHHLLHHHHLLHHHLHLLHLHLHLLLHHLLHLHLLLHHLHHHHHHHHLHLHHLHLHLHHHHHLHLHLHLHHHHHHLHHHHLLHHLLHLHHHLHLLHLHLHHHLHLLLHHLLLLLLLLLLHLLHLLHLLHLLLLLLLHHLHHHLLHLLLLLHLHHLLLHHLHHLLLHLLHHLHLLHHLLLHLLLLHLHHHHHLLHLHHHHLHHLHHLHHHHHLLLLLHHLHHLLLHHLLHLLHHHLHLHLLLLLHLLLLHHLHLLLHHLHHLLHLHLHHHHHHHLLHHLLLHHLLHHHHHHHLHLLLLLLHLHLHHHHLHLHHHHHLLLHLHHHHLHLLHHHX
; 
      "t_din_i"=
1110101101011111100100011001110101010010111110100000100000101111110010111000001010001111110101011111101110111111100000000110110111001011000110011111011101000110011000100110110001111010101101011001110100101010101100110001100101101111101111011010010001111001001001100101111101111101001101001111011100001000100011010011001111100011101110001010110011001100010000111111100011000001000000100100000001001001011111101100100111100110001010110110101010111010101101101011000111111001101101000010010110101011001111101000010001100110010111101010100000101011110111010100101011100100110000010011001010101111010110111110111001001101100101110011101011110111010011011110001001001000010100000110110101001011110011010111011100111011000001100001011001100000101111101001110001010111101101001101011110110111000010010101010000100100010010101001110000011101010011100011100011111100110010110000100101010000110111000010010101110111010101010110111100011011111101100111011101111010011010110111011000011001011001110001101100010101011011110010000111100000
0100001100100100001000010100110110111000110001000010000000000110101011000010111000010111110011101010011111010000110010010100000000111101111000110111101111110100010101101000111010101010000100110111100101011010111100001010101011101000001010001110100001010001010001001110111011001100010000001010001111101010110100110000111010111101000000010001100000110101100000100110101010011101100110110011110100100111100010111000110000110110011110010110001011001111101000010000100110110111000100111011000011110101110101101000100001101100110001011001110100101111010100010110111010011001011110000101001010100001000101100101101000101001001100010100000110011000101111000010001010000000000001111111001011110101111110101111101011100100011100101110010001011101111001111010101001101100110010101110011010101110001100010000010111110111011010101011111100100001001111101111100101011111111101100010000100001011000111100100001000111101001001000101011101101110001110010000100011011111111110011000011110011011000010110101000101111111011101001100001010000010
1011000101100100000111110101110101111001010011111010111111100101110001111110100101111001101101100101011011111110110001110101000111011110110110111000011110011001101110010100010101111000001001000010111001000110110010100001010000000100010011011001000000111111001111100101111001100110000011000100111001010000011001000001011000110001000000011110001001000000111011000100010010111111111110100000111101111010010100110101111010111001010001110110000010010001110000110100001011111010001010001011111101110110100111011010010001001011010110010100100011100011000011000110100001000000110111010001110110111011011000101100100001010000111011010110100111011111111011011011000110010010110011110101000001100000011010011111100101101001000100101110111000011000110111001010001110011001010011110111010001101001100010111101011000001100101110000100010110010001000100001011001011011001100010011010101111101100111101011111011110100010000011111001010000010011111111011110011101100011011111110100100110011101001100011111111001101110001010111000000111001000
011001001010110011111001100000000010011101010111101011111111111111111010000010000011000111010010110101011000100000000100100001110100101010101100000111110001010000110001001101100010010111101000101111000111110011000110110111001101111111111101110011000110110110001010011101001010001111100101110011101000100100100010111011110011001110000011100100011101010110001101111111101110000000110101101110000111000101001100001110110000111111001110010100110111101010101111010001100010111110010010001000110110100111111111111110100101001111110111001111101011001101100110100101011110000110000000000101100100111100000110110010001010110010101100000011001011000100000000001011010000110110111110000011011000100010011101010001111000000100011011001010101010100110001100111111101000000101011100110111101000111101111011
; }
   Ann {* Xs_are_explicit *}
   Call "iddq_capture" { 
      "_pi"=0NNNN11000; "_po"=XXX; }
   "pattern 7": Call "load_unload" { 
      "io_out_1"=
XHHLHLHHLHLHHHHHHLLHLLLHHLLHHHLHLHLHLLHLHHHHHLHLLLLLHLLLLLHLHHHHHHLLHLHHHLLLLLHLHLLLHHHHHHLHLHLHHHHHHLHHHLHHHHHHHLLLLLLLLHHLHHLHHHLLHLHHLLLHHLLHHHHHLHHHLHLLLHHLLHHLLLHLLHHLHHLLLHHHHLHLHLHHLHLHHLLHHHLHLLHLHLHLHLHHLLHHLLLHHLLHLHHLHHHHHLHHHHLHHLHLLHLLLHHHHLLHLLHLLHHLLHLHHHHHLHHHHHLHLLHHLHLLHHHHLHHHLLLLHLLLHLLLHHLHLLHHLLHHHHHLLLHHHLHHHLLLHLHLHHLLHHLLHHLLLHLLLLHHHHHHHLLLHHLLLLLHLLLLLLHLLHLLLLLLLHLLHLLHLHHHHHHLHHLLHLLHHHHLLHHLLLHLHLHHLHHLHLHLHLHHHLHLHLHHLHHLHLHHLLLHHHHHHLLHHLHHLHLLLLHLLHLHHLHLHLHHLLHHHHHLHLLLLHLLLHHLLHHLLHLHHHHLHLHLHLLLLLHLHLHHHHLHHHLHLHLLHLHLHHHLLHLLHHLLLLLHLLHHLLHLHLHLHHHHLHLHHLHHHHHLHHHLLHLLHHLHHLLHLHHHLLHHHLHLHHHHLHHHLHLLHHLHHHHLLLHLLHLLHLLLLHLHLLLLLHHLHHLHLHLLHLHHHHLLHHLHLHHHLHHHLLHHHLHHLLLLLHHLLLLHLHHLLHHLLLLLHLHHHHHLHLLHHHLLLHLHLHHHHLHHLHLLHHLHLHHHHLHHLHHHLLLLHLLHLHLHLHLLLLHLLHLLLHLLHLHLHLLHHHLLLLLHHHLHLHLLHHHLLLHHHLLLHHHHHHLLHHLLHLHHLLLLHLLHLHLHLLLLHHLHHHLLLLHLLHLHLHHHLHHHLHLHLHLHLHHLHHHHLLLHHLHHHHHHLHHLLHHHLHHHLHHHHLHLLHHLHLHHLHHHLHHLLLLHHLLHLHHLLHHHLLLHHLHHLLLHLHLHLHHLHHHHLLHLLLLHHHHLLLLL
LHLLLLHHLLHLLHLLLLHLLLLHLHLLHHLHHLHHHLLLHHLLLHLLLLHLLLLLLLLLLHHLHLHLHHLLLLHLHHHLLLLHLHHHHHLLHHHLHLHLLHHHHHLHLLLLHHLLHLLHLHLLLLLLLLHHHHLHHHHLLLHHLHHHHLHHHHHHLHLLLHLHLHHLHLLLHHHLHLHLHLHLLLLHLLHHLHHHHLLHLHLHHLHLHHHHLLLLHLHLHLHLHHHLHLLLLLHLHLLLHHHLHLLLLHLHLLLHLHLLLHLLHHHLHHHLHHLLHHLLLHLLLLLLHLHLLLHHHHHLHLHLHHLHLLHHLLLLHHHLHLHHHHLHLLLLLLLHLLLHHLLLLLHHLHLHHLLLLLHLLHHLHLHLHLLHHHLHHLLHHLHHLLHHHHLHLLHLLHHHHLLLHLHHHLLLHHLLLLHHLHHLLHHHHLLHLHHLLLHLHHLLHHHHHLHLLLLHLLLLHLLHHLHHLHHHLLLHLLHHHLHHLLLLHHHHLHLHHHLHLHHLHLLLHLLLLHHLHHLLHHLLLHLHHLLHHHLHLLHLHHHHLHLHLLLHLHHLHHHLHLLHHLLHLHHHHLLLLHLHLLHLHLHLLLLHLLLHLHHLLHLHHLHLLLHLHLLHLLHHLLLHLHLLLLLHHLLHHLLLHLHHHHLLLLHLLLHLHLLLLLLLLLLLLHHHHHHHLLHLHHHHLHLHHHHHHLHLHHHHHLHLHHHLLHLLLHHHLLHLHHHLLHLLLHLHHHLHHHHLLHHHHLHLHLHLLHHLHHLLHHLLHLHLHHHLLHHLHLHLHHHLLLHHLLLHLLLLLHLHHHHHLHHHLHHLHLHLHLHHHHHHLLHLLLLHLLHHHHHLHHHHHLLHLHLHHHHHHHHHLHHLLLHLLLLHLLLLHLHHLLLHHHHLLHLLLLHLLLHHHHLHLLHLLHLLLHLHLHHHLHHLHHHLLLHHHLLHLLLLHLLLHHLHHHHHHHHHHLLHHLLLLHHHHLLHHLHHLLLLHLHHLHLHLLLHLHHHHHHHLHHHLHLLHHLLLLHLHLLLLLHL
HLHHLLLHLHHLLHLLLLLHHHHHLHLHHHLHLHHHHLLHLHLLHHHHHLHLHHHHHHHLLHLHHHLLLHHHHHHLHLLHLHHHHLLHHLHHLHHLLHLHLHHLHHHHHHHLHHLLLHHHLHLHLLLHHHLHHHHLHHLHHLHHHLLLLHHHHLLHHLLHHLHHHLLHLHLLLHLHLHHHHLLLLLHLLHLLLLHLHHHLLHLLLHHLHHLLHLHLLLLHLHLLLLLLLHLLLHLLHHLHHLLHLLLLLLHHHHHHLLHHHHHLLHLHHHHLLHHLLHHLLLLLHHLLLHLLHHHLLHLHLLLLLHHLLHLLLLLHLHHLLLHHLLLHLLLLLLLHHHHLLLHLLHLLLLLLHHHLHHLLLHLLLHLLHLHHHHHHHHHHHLHLLLLLHHHHLHHHHLHLLHLHLLHHLHLHHHHLHLHHHLLHLHLLLHHHLHHLLLLLHLLHLLLHHHLLLLHHLHLLLLHLHHHHHLHLLLHLHLLLHLHHHHHHLHHHLHHLHLLHHHLHHLHLLHLLLHLLHLHHLHLHHLLHLHLLHLLLHHHLLLHHLLLLHHLLLHHLHLLLLHLLLLLLHHLHHHXHLLLHHHLHHLHHHLHHLHHLLLHLHHLLHLLLLHLHLLLLHHHLHHLHLHHLHLLHHHLHHHHHHHHLHHLHHLHHLLLHHLLHLLHLHHLLHHHHLHLHLLLLLHHLLLLLLHHLHLLHHHHHHLLHLHHLHLLHLLLHLLHLHHHLHHHLLLLHHLLLHHLHHHLLHLHLLLHHHLLHHLLHLHLLHHHHLHHHLHLLLHHLHLLHHLLLHLHHHHLHLHHLLLLLHHLLHLHHHLLLLHLLLHLHHLLHLLLHLLLHLLLLHLHHLLHLHHLHHLLHHLLLHLLHHLHLHLHHHHHLHHLLHHHHLHLHHHHHLHHHHLHLLLHLLLLLHHHHHLLHLHLLLLLHLLHHHHHHHHLHHHHLLHHHLHHLLLHHLHHHHHHHLHLLHLLHHLLHHHLHLLHHLLLHHHHHHHHLLHHLHHHLLLHLHLHHHLLLLLLHHHLLHLLL
LHHLLHLLHLHLHHLLHHHHHLLHHLLLLLLLLLHLLHHHLHLHLHHHHLHLHHHHHHHHHHHHHHHHHLHLLLLLHLLLLLHHLLLHHHLHLLHLHHLHLHLHHLLLHLLLLLLLLHLLHLLLLHHHLHLLHLHLHLHLHHLLLLLHHHHHLLLHLHLLLLHHLLLHLLHHLHHLLLHLLHLHHHHLHLLLHLHHHHLLLHHHHHLLHHLLLHHLHHLHHHLLHHLHHHHHHHHHHHLHHHLLHHLLLHHLHHLHHLLLHLHLLHHHLHLLHLHLLLHHHHHLLHLHHHLLHHHLHLLLHLLHLLHLLLHLHHHLHHHHLLHHLLHHHLLLLLHHHLLHLLLHHHLHLHLHHLLLHHLHHHHHHHHLHHHLLLLLLLHHLHLHHLHHHLLLLHHHLLLHLHLLHHLLLLHHHLHHLLLLHHHHHHLLHHHLLHLHLLHHLHHHHLHLHLHLHHHHLHLLLHHLLLHLHHHHHLLHLLHLLLHLLLHHLHHLHLLHHHHHHHHHHHHHHLHLLHLHLLHHHHHHLHHHLLHHHHHLHLHHLLHHLHHLLHHLHLLHLHLHHHHLLLLHHLLLLLLLLLLHLHHLLHLLHHHHLLLLLHHLHHLLHLLLHLHLHHLLHLHLHHLLLLLLHHLLHLHHLLLHLLLLLLLLLLHLHHLHLLLLHHLHHLHHHHHLLLLLHHLHHLLLHLLLHLLHHHLHLHLLLHHHHLLLLLLHLLLHHLHHLLHLHLHLHLHLHLLHHLLLHHLLHHHHHHHLHLLLLLLHLHLHHHLLHHLHHHHLHLLLHHHHLHHHHLHX
; 
      "t_din_i"=
1011111101111111111101111011011000101001011111101101000110011000110011010110110110010111011111111110101010101111010001110111100111111100111010100000001000010010000100011110110010101000000110101111110100101100111010001101101111111001111000000001011001110010110111001001010100010000101111111000100100111110111110000100001100011111101100101110000001110111111001000000010000010100000010101001010110100110111010100111110100101111011011111100001011010011010101010010111101101110110000100000101001010110111000010000011001100011011110000000110010000011111000010100111011101100011110000000001101111011001001110001000101000000001101111100100010101111110010011110110101010111011100001001111110101100010001111100100001100001000000010010111110110000101110000110010110010011001010011011110011101001000110000010001001101001001101111111100000110111110001000010001010001101001101101100101100110101010110111100011011100000001110101010101010111010010000100111001101100100011010110011110011101111001111110001100011000010011101101011010110000110
1011011011001000100100100010100001010111001111010100101110000010001000100111110110100101110011010000111100011000110101111001111000010100010100100000100110110101101101010011100000111110100111000101101100010101011011101111000100010010110101011100011011101010001011101000101000100010000010100101100001100001110101000010011111000111110110000000110101011010000011001010010001000111101010101001101001110101000111111111000001000111000110011101101000001001010111000000111100001110111101000110111011101101010001101011100110111111100011001010011010010100011111010111100001101001011000101011001110101101111011001110110101101000011010000001000100101011100111011010001001001011100101010101111101111010110110001101101111001101110010000110101110010010100100100010001010100001010010010111101001101001110001010110101010001101101000111101111100001101001100100010001101001100001011100100011100000010101000010011000101001111100010110011111110010100000111001010111000100101011001010111110000100111100011001001100011011101011110011111000001101010
0111011101000100011101100000100110111110101011000101110001111011111100000010010101100011000111101011111000000100111000000011111001101100011101010110011011101010011101011101101001101100001011010011000010100101000101101100010011000010010111110011110011100011110111100110000101101000001110011110011001000011001110100101011110000010001101101110010111111000011000000010001011010101111111101011101101101101110110011101001011100000110011001100000110100010100101100101111010110111110001101110011111011001100010100111111100111011010110110010010111110101001111001011100110111100000101010111011111011010110010100010000110100110000101111000010111101111111010111000100000101100111011110100011110010000011111100000010010000111111110010001110001110110111000100101010011001010100100011000011000001111111100100110110100010111100011001111011010100010101101001011011110011110101111101001010010101100110000000001100111111011111011011011101100011111010101011111111111101011111111101010001110011101100000000010001101100100100111111001011111100111
100111011011000010001000100110011010000110111001001111111011110110110101010011000111101110011001111000110001001111101100001110001010111011110001111110001101011110111111011010100100000011111110001000111011111111110100110110010011001111110001001111010101010100001001000011111111010000000000101011111001000010011110011001010010000000000111101011101011101101010111101110111111010001001111111011111001011101101111010011110111011101111101100101001010101101001101111000111001111101101110111010100011000101110111110110000000111111110111011111100000001111100000011010101011011101101000100011000100000010011011011111010000101110111011100000101111100011100110110100111111100010111011101101000101110100110001101010011010110000100000000011101011011101010010100001001000011011011101100001001110110010010001
; }
   Ann {* Xs_are_explicit *}
   Call "iddq_capture" { 
      "_pi"=0NNNN11000; "_po"=XXX; }
   "pattern 8": Call "load_unload" { 
      "io_out_1"=
XLHHHHHHLHHHHHHHHHHHLHHHHLHHLHHLLLHLHLLHLHHHHHHLHHLHLLLHHLLHHLLLHHLLHHLHLHHLHHLHHLLHLHHHLHHHHHHHHHHLHLHLHLHLHHHHLHLLLHHHLHHHHLLHHHHHHHLLHHHLHLHLLLLLLLHLLLLHLLHLLLLHLLLHHHHLHHLLHLHLHLLLLLLHHLHLHHHHHHLHLLHLHHLLHHHLHLLLHHLHHLHHHHHHHLLHHHHLLLLLLLLHLHHLLHHHLLHLHHLHHHLLHLLHLHLHLLLHLLLLHLHHHHHHHLLLHLLHLLHHHHHLHHHHHLLLLHLLLLHHLLLHHHHHHLHHLLHLHHHLLLLLLHHHLHHHHHHLLHLLLLLLLHLLLLLHLHLLLLLLHLHLHLLHLHLHHLHLLHHLHHHLHLHLLHHHHHLHLLHLHHHHLHHLHHHHHHLLLLHLHHLHLLHHLHLHLHLHLLHLHHHHLHHLHHHLHHLLLLHLLLLLHLHLLHLHLHHLHHHLLLLHLLLLLHHLLHHLLLHHLHHHHLLLLLLLHHLLHLLLLLHHHHHLLLLHLHLLHHHLHHHLHHLLLHHHHLLLLLLLLLHHLHHHHLHHLLHLLHHHLLLHLLLHLHLLLLLLLLHHLHHHHHLLHLLLHLHLHHHHHHLLHLLHHHHLHHLHLHLHLHHHLHHHLLLLHLLHHHHHHLHLHHLLLHLLLHHHHHLLHLLLLHHLLLLHLLLLLLLHLLHLHHHHHLHHLLLLHLHHHLLLLHHLLHLHHLLHLLHHLLHLHLLHHLHHHHLLHHHLHLLHLLLHHLLLLLHLLLHLLHHLHLLHLLHHLHHHHHHHHLLLLLHHLHHHHHLLLHLLLLHLLLHLHLLLHHLHLLHHLHHLHHLLHLHHLLHHLHLHLHLHHLHHHHLLLHHLHHHLLLLLLLHHHLHLHLHLHLHLHLHHHLHLLHLLLLHLLHHHLLHHLHHLLHLLLHHLHLHHLLHHHHLLHHHLHHHHLLHHHHHHLLLHHLLLHHLLLLHLLHHHLHHLHLHHLHLHHLLLLHHL
HLHHLHHLHHLLHLLLHLLHLLHLLLHLHLLLLHLHLHHHLLHHHHLHLHLLHLHHHLLLLLHLLLHLLLHLLHHHHHLHHLHLLHLHHHLLHHLHLLLLHHHHLLLHHLLLHHLHLHHHHLLHHHHLLLLHLHLLLHLHLLHLLLLLHLLHHLHHLHLHHLHHLHLHLLHHHLLLLLHHHHHLHLLHHHLLLHLHHLHHLLLHLHLHLHHLHHHLHHHHLLLHLLLHLLHLHHLHLHLHHHLLLHHLHHHLHLHLLLHLHHHLHLLLHLHLLLHLLLHLLLLLHLHLLHLHHLLLLHHLLLLHHHLHLHLLLLHLLHHHHHLLLHHHHHLHHLLLLLLLHHLHLHLHHLHLLLLLHHLLHLHLLHLLLHLLLHHHHLHLHLHLHLLHHLHLLHHHLHLHLLLHHHHHHHHHLLLLLHLLLHHHLLLHHLLHHHLHHLHLLLLLHLLHLHLHHHLLLLLLHHHHLLLLHHHLHHHHLHLLLHHLHHHLHHHLHHLHLHLLLHHLHLHHHLLHHLHHHHHHHLLLHHLLHLHLLHHLHLLHLHLLLHHHHHLHLHHHHLLLLHHLHLLHLHHLLLHLHLHHLLHHHLHLHHLHHHHLHHLLHHHLHHLHLHHLHLLLLHHLHLLLLLLHLLLHLLHLHLHHHLLHHHLHHLHLLLHLLHLLHLHHHLLHLHLHLHLHHHHHLHHHHLHLHHLHHLLLHHLHHLHHHHLLHHLHHHLLHLLLLHHLHLHHHLLHLLHLHLLHLLHLLLHLLLHLHLHLLLLHLHLLHLLHLHHHHLHLLHHLHLLHHHLLLHLHLHHLHLHLHLLLHHLHHLHLLLHHHHLHHHHHLLLLHHLHLLHHLLHLLLHLLLHHLHLLHHLLLLHLHHHLLHLLLHHHLLLLLLHLHLHLLLLHLLHHLLLHLHLLHHHHHLLLHLHHLLHHHHHHHLLHLHLLLLLHHHLLHLHLHHHLLLHLLHLHLHHLLHLHLHHHHHLLLLHLLHHHHLLLHHLLHLLHHLLLHHLHHHLHLHHHHLLHHHHHLLLLLHHLHLHL
LHHHLHHHLHLLLHLLLHHHLHHLLLLLHLLHHLHHHHHLHLHLHHLLLHLHHHLLLHHHHLHHHHHHLLLLLLHLLHLHLHHLLLHHLLLHHHHLHLHHHHHLLLLLLHLLHHHLLLLLLLHHHHHLLHHLHHLLLHHHLHLHLHHLLHHLHHHLHLHLLHHHLHLHHHLHHLHLLHHLHHLLLLHLHHLHLLHHLLLLHLHLLHLHLLLHLHHLHHLLLHLLHHLLLLHLLHLHHHHHLLHHHHLLHHHLLLHHHHLHHHHLLHHLLLLHLHHLHLLLLLHHHLLHHHHLLHHLLHLLLLHHLLHHHLHLLHLHLHHHHLLLLLHLLLHHLHHLHHHLLHLHHHHHHLLLLHHLLLLLLLHLLLHLHHLHLHLHHHHHHHHLHLHHHLHHLHHLHHLHHHLHHLLHHHLHLLHLHHHLLLLLHHLLHHLLHHLLLLLHHLHLLLHLHLLHLHHLLHLHHHHLHLHHLHHHHHLLLHHLHHHLLHHHHHLHHLLHHLLLHLHLLHHHHHHHLLHHHLHHLHLHHLHHLLHLLHLHHHHHLHLHLLHHHHLLHLHHHLLHHLHHHHLLLLLHLHXHLHHHLHHHHHLHHLHLHHLLHLHLLLHLLLLHHLHLLHHLLLLHLHHHHLLLLHLHHHHLHHHHHHHLHLHHHLLLHLLLLLHLHHLLHHHLHHHHLHLLLHHHHLLHLLLLLHHHHHHLLLLLLHLLHLLLLHHHHHHHHLLHLLLHHHLLLHHHLHHLHHHLLLHLLHLHLHLLHHLLHLHLHLLHLLLHHLLLLHHLLLLLHHHHHHHHLLHLLHHLHHLHLLLHLHHHHLLLHHLLHHHHLHHLHLHLLLHLHLHHLHLLHLHHLHHHHLLHHHHLHLHHHHHLHLLHLHLLHLHLHHLLHHLLLLLLLLLHHLLHHHHHHLHHHHHLHHLHHLHHHLHHLLLHHHHHLHLHLHLHHHHHHHHHHHHLHLHHHHHHHHHLHLHLLLHHHLLHHHLHHLLLLLLLLLHLLLHHLHHLLHLLHLLHHHHHHLLHLHHHHHHLLHHH
HLLHHHLHHLHHLLLLHLLLHLLLHLLHHLLHHLHLLLLHHLHHHLLHLLHHHHHHHLHHHHLHHLHHLHLHLHLLHHLLLHHHHLHHHLLHHLLHHHHLLLHHLLLHLLHHHHHLHHLLLLHHHLLLHLHLHHHLHHHHLLLHHHHHHLLLHHLHLHHHHLHHHHHHLHHLHLHLLHLLLLLLHHHHHHHLLLHLLLHHHLHHHHHHHHHHLHLLHHLHHLLHLLHHLLHHHHHHLLLHLLHHHHLHLHLHLHLHLLLLHLLHLLLLHHHHHHHHLHLLLLLLLLLLHLHLHHHHHLLHLLLLHLLHHHHLLHHLLHLHLLHLLLLLLLLLLHHHHLHLHHHLHLHHHLHHLHLHLHHHHLHHHLHHHHHHLHLLLHLLHHHHHHHLHHHHHLLHLHHHLHHLHHHHLHLLHHHHLHHHLHHHLHHHHHLHHLLHLHLLHLHLHLHHLHLLHHLHHHHLLLHHHLLHHHHHLHHLHHHLHHHLHLHLLLHHLLLHLHHHLHHHHHLHHLLLLLLLHHHHHHHHLHHHLHHHHHHLLLLLLLHHHHHLLLLLLHHLHLHLHLHHLHHHLHHLHLLLHLLLHHLLLHLLLLLLHLLHHLHHLHHHHHLHLLLLHLHHHLHHHLHHHLLLLLHLHHHHHLLLHHHLLHHLHHLHLLHHHHHHHLLLHLHHHLHHHLHHLHLLLHLHHHLHLLHHLLLHHLHLHLLHHLHLHHLLLLHLLLLLLLLLHHHLHLHHLHHHLHLHLLHLHLLLLHLLHLLLLHHLHHLHHHLHHLLLLHLLHHHLHHLLHLLHLLLX
; 
      "t_din_i"=
1011110101111111111011111100011001001001011111101101100000011001110011010110111110010011111100010010101010100111010011111111100111111100111010100000001000010010000100001110110010001010000100101111110100100100111101011100100001011001111000000011011001110010110111001001010101110000111111111100000000101010100000001100011100111110101101101110000001010111111001000100110000010000000010101101010111100110111111100101111001101111011011111110001001011110001100011010111101101110110000100110111001010110111000010000011001100011011110110100110011000011111000010100111011101100011110000110001111111011001001110001100101001000001101111100100010101111011111011110110111011011011110101001111110111010011000111110100000101011000000010010111100110110101111001110010111011010011111111001011010101001110110000000111001101001001110111001100100011101110001000010000111101101001101101000100000110111011110111000001111100000001100101010101010111010100000100111000101000000011010110011100011101111001111110001100011000010011101101011100110000110
1011011011001000100100100010100000001011001111010100101110000010001101110100000110100100000011000100101100011000101111111000111000000100010001100000110000110101101101010011100000111110100111000101101100011101011011101111000100010110110101011010011011100010001011101000001000100010000010100101100001100001010101000010000100000110110110000000110101011010000111001010010001000111101110001111000011101101000111111111000001000111000110011101111000001001010011000000110100001110110101000110111011101101010011100111101110111111100011001010011010010100011101010111000001101001011000101011001110111100000001000100001101101100000001001001010100101011100111011110011101001011100101011101111101111010110110001101100110001101110000000110101110010000101010000010001010100001010000010111101001101001011011010110101010001101101000111101111100001101001100100011011110001010001011100100011100000010101000010011000101001111101000110011101110010100010111000010111000100101011001010111110001100111100011001001100011011011011001010100000001000010
0111011101000100011101001100000110111110101011000101110001111011111100000010010100110011000111101001111011000100111000000111100001111101111100010110010111111010101100011110101001101100001001000011011000100101000011100100010000000010110011010011101011101011110111100110000101101000001110011110011111000011001110000100000000000010000101101110010111111000011000000010001011010000000011100011101101101100010110011101001011101000110011010110001110100011010101100101110011110110110001101010111111011001100010100111111100111100110101110000010001011101001111011011100110110100010011010111010111011010110011000010001110110110000101111000010111001111111010111000100000101100111011110100101111001011111111110100001111000111011100010001110001110110111000100001000111001000100000011000011000011111001100100110000001011111100010001101011010100010000101111010011100111111101111100111010010101000110000001111100111111100110111101011110001001011000101001111111110101011110011100010001110011011000000000010001101100100100111111001011111100001
100101010011000000001101100110011010100111001101101111111111110110110111011011001101101110011011111000101100011111101100001110001111010011110001111110001101011110111111100110101100101011110110001000011011011011111101010111000011001111000001101001010101101110010000010111110101010101101000101011111000100010011110111011011010000000000111011011101011011101010111101110110011000001101111100011111101111101101001010011110111011101111101100101001010101101001101111000111001111001100110111010100111100101110111110110100000011111001001000111100000001111101100011010101011011101101000101111000110000010010011011111010110011110011111100000100111100011100010001100111111101111100011111001000100111100110001101010011010010000101000010011101011011101010010100001001000011011011101100001001110110010010001
; }
   Ann {* Xs_are_explicit *}
   Call "iddq_capture" { 
      "_pi"=0NNNN11000; "_po"=XXX; }
   "pattern 9": Call "load_unload" { 
      "io_out_1"=
XLHHHHLHLHHHHHHHHHHLHHHHHHLLLHHLLHLLHLLHLHHHHHHLHHLHHLLLLLLHHLLHHHLLHHLHLHHLHHHHHLLHLLHHHHHHLLLHLLHLHLHLHLHLLHHHLHLLHHHHHHHHHLLHHHHHHHLLHHHLHLHLLLLLLLHLLLLHLLHLLLLHLLLLHHHLHHLLHLLLHLHLLLLHLLHLHHHHHHLHLLHLLHLLHHHHLHLHHHLLHLLLLHLHHLLHHHHLLLLLLLHHLHHLLHHHLLHLHHLHHHLLHLLHLHLHLHHHLLLLHHHHHHHHHHLLLLLLLLHLHLHLHLLLLLLLHHLLLHHHLLHHHHHLHLHHLHHLHHHLLLLLLHLHLHHHHHHLLHLLLHLLHHLLLLLHLLLLLLLLHLHLHHLHLHLHHHHLLHHLHHHHHHHLLHLHHHHLLHHLHHHHLHHLHHHHHHHLLLHLLHLHHHHLLLHHLLLHHLHLHHHHLHHLHHHLHHLLLLHLLHHLHHHLLHLHLHHLHHHLLLLHLLLLLHHLLHHLLLHHLHHHHLHHLHLLHHLLHHLLLLHHHHHLLLLHLHLLHHHLHHHLHHLLLHHHHLLLLHHLLLHHHHHHHLHHLLHLLHHHLLLHHLLHLHLLHLLLLLHHLHHHHHLLHLLLHLHLHHHHLHHHHHLHHHHLHHLHHHLHHLHHLHHHHLHLHLLHHHHHHLHHHLHLLHHLLLHHHHHLHLLLLLHLHLHHLLLLLLLHLLHLHHHHLLHHLHHLHLHHHHLLHHHLLHLHHHLHHLHLLHHHHHHHHLLHLHHLHLHLHLLHHHLHHLLLLLLLHHHLLHHLHLLHLLHHHLHHHLLHHLLHLLLHHHLHHHLLLHLLLLHLLLLHHHHLHHLHLLHHLHHLHLLLHLLLLLHHLHHHLHHHHLHHHLLLLLHHHHHLLLLLLLHHLLHLHLHLHLHLHLHHHLHLHLLLLLHLLHHHLLLHLHLLLLLLLHHLHLHHLLHHHLLLHHHLHHHHLLHHHHHHLLLHHLLLHHLLLLHLLHHHLHHLHLHHHLLHHLLLLHHL
HLHHLHHLHHLLHLLLHLLHLLHLLLHLHLLLLLLLHLHHLLHHHHLHLHLLHLHHHLLLLLHLLLHHLHHHLHLLLLLHHLHLLHLLLLLLHHLLLHLLHLHHLLLHHLLLHLHHHHHHHLLLHHHLLLLLLHLLLHLLLHHLLLLLHHLLLLHHLHLHHLHHLHLHLLHHHLLLLLHHHHHLHLLHHHLLLHLHHLHHLLLHHHLHLHHLHHHLHHHHLLLHLLLHLHHLHHLHLHLHHLHLLHHLHHHLLLHLLLHLHHHLHLLLLLHLLLHLLLHLLLLLHLHLLHLHHLLLLHHLLLLHLHLHLHLLLLHLLLLHLLLLLHHLHHLHHLLLLLLLHHLHLHLHHLHLLLLHHHLLHLHLLHLLLHLLLHHHHLHHHLLLHHHHLLLLHHHLHHLHLLLHHHHHHHHHLLLLLHLLLHHHLLLHHLLHHHLHHHHLLLLLHLLHLHLLHHLLLLLLHHLHLLLLHHHLHHLHLHLLLHHLHHHLHHHLHHLHLHLLHHHLLHHHHLHHHLHHHHHHHLLLHHLLHLHLLHHLHLLHLHLLLHHHLHLHLHHHLLLLLHHLHLLHLHHLLLHLHLHHLLHHHLHHHHLLLLLLLHLLLHLLLLHHLHHLHHLLLLLLLHLLHLLHLHLHLLHLHLHHHLLHHHLHHHHLLHHHLHLLHLHHHLLHLHLHHHLHHHHHLHHHHLHLHHLHHLLLHHLHHLLHHLLLHHLHHHLLLLLLLHHLHLHHHLLHLLLLHLHLHLLLLLHLLLHLHLHLLLLHLHLLLLLHLHHHHLHLLHHLHLLHLHHLHHLHLHHLHLHLHLLLHHLHHLHLLLHHHHLHHHHHLLLLHHLHLLHHLLHLLLHHLHHHHLLLHLHLLLHLHHHLLHLLLHHHLLLLLLHLHLHLLLLHLLHHLLLHLHLLHHHHHLHLLLHHLLHHHLHHHLLHLHLLLHLHHHLLLLHLHHHLLLHLLHLHLHHLLHLHLHHHHHLLLHHLLHHHHLLLHHLLHLLHHLLLHHLHHLHHLHHLLHLHLHLLLLLLLHLLLLHL
LHHHLHHHLHLLLHLLLHHHLHLLHHLLLLLHHLHHHHHLHLHLHHLLLHLHHHLLLHHHHLHHHHHHLLLLLLHLLHLHLLHHLLHHLLLHHHHLHLLHHHHLHHLLLHLLHHHLLLLLLHHHHLLLLHHHHHLHHHHHLLLHLHHLLHLHHHHHHLHLHLHHLLLHHHHLHLHLLHHLHHLLLLHLLHLLLLHHLHHLLLHLLHLHLLLLHHHLLHLLLHLLLLLLLLHLHHLLHHLHLLHHHLHLHHHLHLHHHHLHHHHLLHHLLLLHLHHLHLLLLLHHHLLHHHHLLHHHHHLLLLHHLLHHHLLLLHLLLLLLLLLLLLHLLLLHLHHLHHHLLHLHHHHHHLLLLHHLLLLLLLHLLLHLHHLHLLLLLLLLHHHLLLHHHLHHLHHLHHLLLHLHHLLHHHLHLLHLHHHLHLLLHHLLHHLHLHHLLLHHHLHLLLHHLHLHLHHLLHLHHHLLHHHHLHHLHHLLLHHLHLHLHHHHHHLHHLLHHLLLHLHLLHHHHHHHLLHHHHLLHHLHLHHHLLLLLHLLLHLHHHLHLLHHHHLHHLHHHLLHHLHHLHLLLHLLHHXHLHHHLHLHHHLHHLHLHHLLHHLLLLHLLLHHHLHHLHHLLLLHLHHHHLLLLHLHHHLLHHHHHHHLHLHHHLLLHLLLLLHLHHLLHHHLHHHHLHLLHLHHHHLLHLHHHHHHHHHHLHLLLLHHHHLLLHHHLHHHLLLHLLLHHHLLLHHHLHHLHHHLLLHLLLLHLLLHHHLLHLLLHLLLLLLHHLLLLHHLLLLHHHHHLLHHLLHLLHHLLLLLLHLHHHHHHLLLHLLLHHLHLHHLHLHLLLHLLLLHLHHHHLHLLHHHLLHHHHHHHLHHHHHLLHHHLHLLHLHLHLLLHHLLLLLLHHHHHLLHHHHHHHLLHHLHHHHLHLHHHHLLLHLLHLHHLLLHLHLLHHHHHHHHHLHLHLHHHHLLHHHLLLHLLLHHHLLHHLHHLLLLLLLLLLHLLLHHLHHLLHLLHLLHHHHHHLLHLHHHHHHLLLLH
HLLHLHLHLLHHLLLLLLLLHHLHHLLHHLLHHLHLHLLHHHLLHHLHHLHHHHHHHHHHHHLHHLHHLHHHLHHLHHLLHHLHHLHHHLLHHLHHHHHLLLHLHHLLLHHHHHHLHHLLLLHHHLLLHHHHLHLLHHHHLLLHHHHHHLLLHHLHLHHHHLHHHHHHHLLHHLHLHHLLHLHLHHHHLHHLLLHLLLLHHLHHLHHLHHHHHHLHLHLHHHLLLLHHLLHHHHLLLLLHHLHLLHLHLHLHHLHHHLLHLLLLLHLHHHHHLHLHLHLHLHHLHLLLHLHLHHHHHLLLHLLLHLLHHHHLHHHLHHLHHLHLLLLLLLLLLHHHLHHLHHHLHLHHLHHHLHLHLHHHHLHHHLHHLLHHLLLLLHHLHHHHHLLLHHHHHHLHHHHHLHHLHLLHLHLLHHHHLHHHLHHHLHHHHHLHHLLHLHLLHLHLHLHHLHLLHHLHHHHLLLHHHLLHHHHLLHHLLHHLHHHLHLHLLHHHHLLHLHHHLHHHHHLHHLHLLLLLLHHHHHLLHLLHLLLHHHHLLLLLLLHHHHHLHHLLLHHLHLHLHLHHLHHHLHHLHLLLHLHHHHLLLHHLLLLLHLLHLLHHLHHHHHLHLHHLLHHHHLLHHHHHHLLLLLHLLHHHHLLLHHHLLLHLLLHHLLHHHHHHHLHHHHHLLLHHHHHLLHLLLHLLHHHHLLHHLLLHHLHLHLLHHLHLLHLLLLHLHLLLLHLLHHHLHLHHLHHHLHLHLLHLHLLLLHLLHLLLLHHLHHLHHHLHHLLLLHLLHHHLHHLLHLLHLLLX
; 
      "t_din_i"=
1010000100000000000100111100011001001001011111101101100010010001010011110110110110010111011111111110101010111111100110110111100111111100111010100000001000010010000100001110110010101010000110101111110100101100111001001101101111111001111000000001011001110110110111001001010101010000011111001100010000111110110100001100011100011111101111101110000001010111111001000001010000010000000010101011010111100110111011100111111100011101011011111110001011011110001101011010111101101110110000100110111001010110111000010000011001100011011110110100110011000011110000010100101011101100011110000000001101011011001001110001100101001000001101111100100010101110010110011110010101010011010010101001001100111000010001111110110001101111000000010010111110110111101111001110010110010011001100101101011000101001010110000000000101101011001100111101100000011111110001000010000111001101001101101000100000110111010010011100001011100000001110101010100010111010110000100111001101100100011010110011110011101111001111110001100011000010011101101011100110100110
1011011011001000100000100010100001011111001111010100101110000011001000100100110110100100000011011000100000011000110111111000111010000100110001100000110110110101101101010011100000111110100111000101101100011101011011101111000100000110110101011000111011101010010011101000101000100010000010100101100001100001110101001000011110000111110110000000110101011010000111001010010001000111101110110001100001110101000111111011000001000111000110011101101000001001010011000000110100001110110101000110111011101101011011101001101111111111111111001010011010010100011111010111101001101001011010101011001110111100010011000110011101101100010001001001000100101010100111011010001000001011100001111101111101111010110111001101100111001011110010000110101110010100110010100010001010100001010000010111101001101001111011010110101010001101101000111101111100001101001100100011101100001110001011100100011100000010110000010011000101001111100000110011111000010100010111000010111000100101011001010111110101100011100011001001100011010101011100011011000001101010
0111011101001100011101001100100010111110101011000101110001111011111100000010010101110011000111101011111011000100111000000111100001111101111100010100010111110010101100011110101001101110001001010011011010100101000101100000010001000010010111110011101011101011110111100000000101101000001110011010011111000011001110100101011110010110000101101010010111111100011100000010001011111011111111100011111101101100010110011101001011101010110011101010000110100111110101010101111010110110110001101110111111011000000010100010111100111011010100110000010001101101001111010011100110110100000101000111011111011010110010000010000010100110000101111110010111001111111010111000100000101100111011111111101111001011111111111000000110100110011100011111110001110110111000101000000011001010100100111010001000011111111100100110000000011111110001001110011100100010001101001010011110011111101111101001010010101100110000001011100111111111100000101111010001011111010101011111111111111011111111101010010110001111100000001010001101100100100111111101011111100011
100111000111001110000101100000000010100111001001000111111111111110110100010011001101101110011001110000010011011010101111101110101100001010110001111111001101011110111111011000100100001110110110001000111011111111111110110110010011011101111001001011010101000110110000010111110111010000101000101111111000110010011110011101001110000011000111001011101011111101010111101110011011000001101111111011111001011101101001010011110111011101111101100101001010101101001101111000111001111100100110111010100111100101110111010010000000111111010101001011100000001111100000011011101011011101101000100111010100000010011001011011010010001110011011100000101111100011100111001100111111101111111011111101000101101000110001101010011010010100101000010111101011011101010010100001001000011011011101100001001110110010010001
; }
   Ann {* Xs_are_explicit *}
   Call "iddq_capture" { 
      "_pi"=0NNNN11000; "_po"=XXX; }
   "pattern 10": Call "load_unload" { 
      "io_out_1"=
XLHLLLLHLLLLLLLLLLLHLLHHHHLLLHHLLHLLHLLHLHHHHHHLHHLHHLLLHLLHLLLHLHLLHHHHLHHLHHLHHLLHLHHHLHHHHHHHHHHLHLHLHLHHHHHHHLLHHLHHLHHHHLLHHHHHHHLLHHHLHLHLLLLLLLHLLLLHLLHLLLLHLLLLHHHLHHLLHLHLHLHLLLLHHLHLHHHHHHLHLLHLHHLLHHHLLHLLHHLHHLHHHHHHHLLHHHHLLLLLLLLHLHHLLHHHLHHLHHLHHHLLHLLHLHLHLHLHLLLLLHHHHHLLHHLLLHLLLLHHHHHLHHLHLLLLHHLLLHHHLLLHHHHHHLHHHHHLHHHLLLLLLHLHLHHHHHHLLHLLLLLHLHLLLLLHLLLLLLLLHLHLHLHHLHLHHHHLLHHLHHHLHHHLLHHHHHHHLLLHHHLHLHHLHHHHHHHLLLHLHHLHHHHLLLHHLHLHHLHLHHHHLHHLHHHLHHLLLLHLLHHLHHHLLHLHLHHLHHHLLLLHLLLLLHHLLHHLLLHHLHHHHLHHLHLLHHLLHHLLLLHHHHLLLLLHLHLLHLHLHHHLHHLLLHHHHLLLLLLLLLHHLHLHHLHHLLHLLHHHLLLHHLLHLHLLHLLLLLHHLHHHHHLLHLLLHLHLHHHLLHLHHLLHHHHLLHLHLHLHLLHHLHLLHLHLHLLHLLHHLLHHHLLLLHLLLHHHHHHLHHLLLHHLHHHHLLLLLLLHLLHLHHHHHLHHLHHHHLHHHHLLHHHLLHLHHLLHLLHHLLHHLLHLHHLHLHHLLLHLHLLHLHLHHLLLLLLLLLLHLHHLHLHHLLHHLLHHHHLHHLLLLLLHHHHHHHLLLHLLLLHLLLLHHHLLHHLHLLHHLHHLHLLLHLLLLLHHLHHHLHLLHLLHHHLLLLHLHHHLLLLLLLHHHLHLHLHLHLLLHLHHHLHLHHLLLLHLLHHHLLHHLHHLLHLLLHHLHLHHLLHHHHLLHHHLHHHHLLHHHHHHLLLHHLLLHHLLLLHLLHHHLHHLHLHHHLLHHLHLLHHL
HLHHLHHLHHLLHLLLHLLLLLHLLLHLHLLLLHLHHHHHLLHHHHLHLHLLHLHHHLLLLLHHLLHLLLHLLHLLHHLHHLHLLHLLLLLLHHLHHLLLHLLLLLLHHLLLHHLHHHHHHLLLHHHLHLLLLHLLHHLLLHHLLLLLHHLHHLHHLHLHHLHHLHLHLLHHHLLLLLHHHHHLHLLHHHLLLHLHHLHHLLLHHHLHLHHLHHHLHHHHLLLHLLLLLHHLHHLHLHLHHLLLHHHLHHHLHLHLLHLLHHHLHLLLHLHLLLHLLLHLLLLLHLHLLHLHHLLLLHHLLLLHHHLHLHLLHLLLLHHHHLLLLHHHHHLHHLLLLLLLHHLHLHLHHLHLLLLHHHLLHLHLLHLLLHLLLHHHHLHHHLHHLLLHHLLLLHHHLHLHLLLHHHHHHLHHLLLLLHLLLHHHLLLHHLLHHHLHHLHLLLLLHLLHLHLLHHLLLLLLHHLHLLLLHHHLHHLHLHLLLHHLHHHLHHHLHHLHLHHLHHHLHLLHHLHHHHHHHHHHHHHHHHLLHLHLLHHLHLLHLHLLLHHHHHLHLHHHHLHLLHHLHLLHLHHLHLHLHLHHLLHHHLHHHHLLLHLLHHLLLHHLLHHHLHHLHHLLLHLLLHLLHLLHLLLHLLHLHLHLHLLHHHLHHLHLLLHLLLLLHLHHHLLLLHHHHHLHHHHHLHHHHLHLHHLHHHLLHHLHHLLHHHLLHLHHHHLLHLLLLHHLHLHHHLLHLHLLHHLLHLHLLLHLLLHLHLHLLLLHLHLLLLLHLHHHHLHLLHHLHLLHHHHLHHLHLHHLHLHLHLLLHHLHHLHLLLHHHHLHHHHHLLLLHHLHLLHHLLHLLLHHHLHHLLLLHHHLLLHLHHHLLHLLLHHHLLLLLLHLHHLLLLLHLLHHLLLHLHLLHHHHHLLLLLHHLLHHHHHLLLLHLHLLLHLHHHLLLLHLHHHLLLHLLHLHLHHLLHLHLHHHHHLHLHHLLLHHHLLLHHLLHLLHHLLLHHLHLHLHLHHHLLLHHLHHLLLLLHHLHLHL
LHHHLHHHLHLLHHLLLHHHLHLLHHLLHLLLHLHHHHHLHLHLHHLLLHLHHHLLLHHHHLHHHHHHLLLLLLHLLHLHLHHHLLHHLLLHHHHLHLHHHHHLHHLLLHLLHHHLLLLLLHHHHLLLLHHHHHLHHHHHLLLHLHLLLHLHHHHHLLHLHLHHLLLHHHHLHLHLLHHLHHHLLLHLLHLHLLHHLHHLHLHLLHLHLLLHLHHLLLLLLHLLLHLLLLHLLHLHHHHHLLHHHLHLHHHLHLHHHHLHHHHLLLLLLLLHLHHLHLLLLLHHHLLHHLHLLHHHHHLLLLHHLLHHHLHLLHLHLHHHHLLHLHHLLLLHLHHLHLHLLHLHHHHHHHLLLHHHLLLLLLHLLLHLHHHHHLHHHHHHHHHLLLHHHHHHLHHLHHLLLHLHHLLHHHLHLLHLHHHLHLHLHHLLHHHLHLHLLLLHHLHLLHHHHHLHLHLHLHLHHHHLHLHHLHHLHHLLLHHLHHHLHHHHHHLHHLLLLLLLHLHLLLHLHHHHLLHHHLHHLHLHLLHHLLLLLHLLLHHLHHLHLLHHHHLHLLHHHLLHHLHHLHLLLLLHLHXLLHHHLHHHHHLHHLHLHHLLHLLLLLHLLLLLHLHLLHHLLLLHLHHHHHHLLHLHHHLLHHHHHHHLHLHHHLLLHLLLLLHLHHLLHHHLHHHHHHHHHLHHHHLLHLHHHHHHHHHHHLLLLLLHHLHLLHHLLHHHLLLHHHHHHHLLLHHHLHHLHHHLLLHLHLLLLLLLHHLLHLHLHLLHLLHHHLHLLLHLLLLHHHHHHHHHLLHLLHHLLLLLLLLHHHHHHHLLLHLLHHHLLHHHLLHLLLHLLLHHLHLLHLHLLHHHHLLHHHHHHLHHHHHLHLLHLHLLHLHLHHLLHHLLLLLLHLHHHLLHHHHHHHHHHLLLLLHLHHHHLHLLLHLHHHHHLHLHLHLHHHHHHHHHHHHHHLHHHHHHHHHLHLHLLHLHHLLLHHHHHLLLLLLLHLHLLLHHLHHLLHLLHLLHHHHHHHLHLHHHHHHLLLHH
HLLHHHLLLHHHLLHHHLLLLHLHHLLLLLLLLLHLHLLHHHLLHLLHLLLHHHHHHHHHHHHHHLHHLHLLLHLLHHLLHHLHHLHHHLLHHLLHHHLLLLLHLLHHLHHLHLHLHHHHHLHHHLHLHHLLLLHLHLHHLLLHHHHHHHLLHHLHLHHHHLHHHHHHLHHLLLHLLHLLLLHHHLHHLHHLLLHLLLHHHLHHHHHHHHHHHHHLHHLHHLLHLLHHLHHHLHHHHLLHLLHLHHLHLHLHLLLHHLHHLLLLLHLHHHHHLHHHLHLLLLHLHLLLHLHHHHHHHLLLHHLLHLLHHHHLLHHHLHLLHHHLLLLLHHLLLHHHLLHLHHHLHLHHHHHHLHLHLHHHHLHHHLLHHLHHLLLLLHHLHHHHHHHLHHHHHLLHLHHHLHHLHLLHLHLLHHHHLHHHLHHHLHHHHHLHHLLHLHLLHLHLHLHHLHLLHHLHHHHLLLHHHLLHHHHHLLHLLHHLHHHLHLHLLHHHHLLHLHHHLHHHLHLLHLLLLLLLHHHHHHLHLHLHLLHLHHHLLLLLLLHHHHHLLLLLLHHLHHHLHLHHLHHHLHHLHLLLHLLHHHLHLHLLLLLLHLLHHLLHLHHLHHLHLLHLLLHHHLLHHLHHHLLLLLHLHHHHHLLLHHHLLHHHLLHHLLHHHHHHHLHHHHHHHLHHHHHHLHLLLHLHHLHLLLHHLLLHHLHLHLLHHLHLLHLHLLHLHLLLLHLHHHHLHLHHLHHHLHLHLLHLHLLLLHLLHLLLLHHLHHLHHHLHHLLLLHLLHHHLHHLLHLLHLLLX
; 
      "t_din_i"=
1011110001111111111111111110100011010001010100110100110001111111110001000101100000010000000111011010010101111111010111111111000110101011111000011101111000011110011101100010110100000100000111110000101011101010011110111100110010001100011101001111011010011010001010100000000111000101001101001100100100010110000100110001110100101010010000110011100011101011111001010000011010010100001000011111110111100111010100101011111100111111010010111110000110101011000011010001101110010001111000010011110111110110101100000011010010100000010100000111001011101011011111010010110110010111100001000111011010111010100010101110011100011000110101010000001001001011111011110010001001111010001010001010100111110111011111110001110000011001001100000011011000111000000001000111100010011111011001001011111001000000000011000011111101100100000111111000000010000000110011101001100011100111000000010111111111101011111110011100101000110111011000101111010101110101001000000111010000111101000000001110111000111111010000011011101100001100011011111001000110100011
1110001100001111011100110100111011000101001011011011010000010001101110100011011000001011011111010100111000101110000101111010000000011011100011110110101100001000000010000101100101110101001001011100110110100010010010001101011101100101000000100110110011000110011101000010001100111011001110101100101111101011001110100011001011010111100001011001101011010001101101101011001101001001000010101101111000111111111110111000011101011010110011001000100110100100001100100011111100000000000111101010110101011001100001000001101101110100110001111011110010001100100010111001100010110000101010111101100010010110001001000100100111001001110110110100100000011111110111000000000111000110000101100110100111101000100001011001001111100101101110110111001011100010100111110110100001001001110011000001000001101011011001011011000011011101111011100110100010000010110000111011001011101100101000110111001001001100010001110100101100010000011101011000011010000101100100001011011111110000001010001001100011100000000110000000101100001000010111010101110000110111
1011101011010100001011110101110110000000111111001001001111111110000110000110000111100010010001100110011110101100111011010101111110001000010101010011111000100010110001000111001010010100110111011011001001111010100100101110010011010111011001001011011001100111111010000111001111101111000110101011110010011111111100100000010011010001110101011101000111111110110001000001110101010110110000111011010010000111001110100011110001000100010000111110000011000111111110101000111000000000100010000101001001110000001000101010010110010011000111001010011100110110100011100000110101100101011101010100111001111100110011111110001101110010000011100001010010011101001001011010001100111001110101101111101101100010100000101100111101010011001001001101010000110000001100101011000111111100001000000010101101100011010111101000111100011110010111011100000010000101000000100000011000101111101000101000111101110001101101010000101000011001010001000010001101000100000011100110110000011101110111101001010101101000011000100101101111010100010000010101110111010111
111011000101110001001011111111110011010101000011101100010001010111011110010000011010100100101110010101100000101000100110110110000110010010011101001100111010101011011101011000100111001101111111101111100100011001100110001011100011001101100001111010100001010011100001010010000101000100110101101110000001100011010101001001010100000000000000111011100000101001101000000011111010111010000101100111110010101001000110011111111100001010101010110101010101011000011101100011111110010110100111110100010011001001101111111100010011001111101001011011000000101010010101011000001110110011011100100001010000001110000110010111001100111110001110001110101011011000010001011010100101000101011001101110100010101000100111101011100011110000001110110001101010011010110100011001100010100000101001011010111000101001101111
; }
   Ann {* Xs_are_explicit *}
   Call "iddq_capture" { 
      "_pi"=0NNNN11000; "_po"=XXX; }
   "end 10 unload": Call "load_unload" { 
      "io_out_1"=
XLHHHHLLLHHHHHHHHHHHHHHHHHHLHLLLHHLHLLLHLHLHLLHHLHLLHHLLLHHHHHHHHHLLLHLLLHLHHLLLLLLHLLLLLLLHHHLHHLHLLHLHLHHHHHHHLHLHHHHHHHHHLLLHHLHLHLHHHHHLLLLHHHLHHHHLLLLHHHHLLHHHLHHLLLHLHHLHLLLLLHLLLLLHHHHHLLLLHLHLHHHLHLHLLHHHHLHHHHLLHHLLHLLLHHLLLHHHLHLLHHHHLHHLHLLHHLHLLLHLHLHLLLLLLLLHHHLLLHLHLLHHLHLLHHLLHLLHLLLHLHHLLLLHLLHHLLLHHHLHLLHLHLHLLHLLLLHHLLHHHLLLHHHLHLHHHHHLLHLHLLLLLHHLHLLHLHLLLLHLLLLHHHHHHHLHHHHLLHHHLHLHLLHLHLHHHHHHLLHHHHHHLHLLHLHHHHHLLLLHHLHLHLHHLLLLHHLHLLLHHLHHHLLHLLLHHHHLLLLHLLHHHHLHHHHHLHHLHLHHLLLLLLHHLHLLHLHLLLLLLHLHLLLLLHHHLLHLHHHLHLHHLHHHHHLHLLHLHHLHHLLHLHHHHLLLLHLLLHHHLHHLHLHHHLHLHLLLHLHLHHHLLHHHLLLHHLLLHHLHLHLHLLLLLLHLLHLLHLHHHHHLHHHHLLHLLLHLLHHHHLHLLLHLHLLLHLHLHLLHHHHHLHHHLHHHHHHHLLLHHHLLLLLHHLLHLLHHLLLLLLHHLHHLLLHHHLLLLLLLLHLLLHHHHLLLHLLHHHHHLHHLLHLLHLHHHHHLLHLLLLLLLLLLHHLLLLHHHHHHLHHLLHLLLLLHHHHHHLLLLLLLHLLLLLLLHHLLHHHLHLLHHLLLHHHLLHHHLLLLLLLHLHHHHHHHHHHLHLHHHHHHHLLHHHLLHLHLLLHHLHHHLHHLLLHLHHHHLHLHLHHHLHLHLLHLLLLLLHHHLHLLLLHHHHLHLLLLLLLLHHHLHHHLLLHHHHHHLHLLLLLHHLHHHLHHLLLLHHLLLHHLHHHHHLLHLLLHHLHLLLHH
HHHLLLHHLLLLHHHHLHHHLLHHLHLLHHHLHHLLLHLHLLHLHHLHHLHHLHLLLLLHLLLHHLHHHLHLLLHHLHHLLLLLHLHHLHHHHHLHLHLLHHHLLLHLHHHLLLLHLHHHHLHLLLLLLLLHHLHHHLLLHHHHLHHLHLHHLLLLHLLLLLLLHLLLLHLHHLLHLHHHLHLHLLHLLHLHHHLLHHLHHLHLLLHLLHLLHLLLHHLHLHHHLHHLLHLHLLLLLLHLLHHLHHLLHHLLLHHLLHHHLHLLLLHLLLHHLLHHHLHHLLHHHLHLHHLLHLHHHHHLHLHHLLHHHLHLLLHHLLHLHHLHLHHHHLLLLHLHHLLHHLHLHHLHLLLHHLHHLHHLHLHHLLHHLHLLHLLHLLLLHLHLHHLHHHHLLLHHHHHHHHHHHLHHHLLLLHHHLHLHHLHLHHLLHHLLHLLLHLLHHLHLLHLLLLHHLLHLLLHHHHHHLLLLLLLLLLLHHHHLHLHLHHLHLHLHHLLHHLLLLHLLLLLHHLHHLHHHLHLLHHLLLHHHHLHHHHLLHLLLHHLLHLLLHLHHHLLHHLLLHLHHLLLLHLHLHLHHHHLHHLLLHLLHLHHLLLHLLHLLLHLLHLLHHHLLHLLHHHLHHLHHLHLLHLLLLLLHHHHHHHLHHHLLLLLLLLLHHHLLLHHLLLLHLHHLLHHLHLLHHHHLHLLLHLLLLHLHHLLHLLHHHHHLLHLHHLHHHLHHLHHHLLHLHHHLLLHLHLLHHHHHLHHLHLLLLHLLHLLHHHLLHHLLLLLHLLLLLHHLHLHHLHHLLHLHHLHHLLLLHHLHHHLHHHHLHHHLLHHLHLLLHLLLLLHLHHLLLLHHHLHHLLHLHHHLHHLLHLHLLLHHLHHHLLHLLHLLHHLLLHLLLHHHLHLLHLHHLLLHLLLLLHHHLHLHHLLLLHHLHLLLLHLHHLLHLLLLHLHHLHHHHHHHLLLLLLHLHLLLHLLHHLLLHHHLLLLLLLLHHLLLLLLLHLHHLLLLHLLLLHLHHHLHLHLHHHLLLLHHLHHH
HLHHHLHLHHLHLHLLLLHLHHHHLHLHHHLHHLLLLLLLHHHHHHLLHLLHLLHHHHHHHHHLLLLHHLLLLHHLLLLHHHHLLLHLLHLLLHHLLHHLLHHHHLHLHHLLHHHLHHLHLHLHHHHHHLLLHLLLLHLHLHLHLLHHHHHLLLHLLLHLHHLLLHLLLHHHLLHLHLLHLHLLHHLHHHLHHLHHLLHLLHHHHLHLHLLHLLHLHHHLLHLLHHLHLHHHLHHLLHLLHLHHLHHLLHHLLHHHHHHLHLLLLHHHLLHHHHHLHHHHLLLHHLHLHLHHHHLLHLLHHHHHHHHHLLHLLLLLLHLLHHLHLLLHHHLHLHLHHHLHLLLHHHHHHHHLHHLLLHLLLLLHHHLHLHLHLHHLHHLLLLHHHLHHLHLLHLLLLHHHLLHHHLHLLLHHHHLLLHLLLHLLLHLLLLHHHHHLLLLLHHLLLHHHHHHHHLHLHLLLHHHLLLLLLLLLHLLLHLLLLHLHLLHLLHHHLLLLLLHLLLHLHLHLLHLHHLLHLLHHLLLHHHLLHLHLLHHHLLHHLHHLHLLLHHHLLLLLHHLHLHHLLHLHLHHHLHXHLHLLHHHLLHHHHHLLHHLLHHHHHHHLLLHHLHHHLLHLLLLLHHHLLLLHLHLLHLLHHHLHLLHLLHLHHLHLLLHHLLHHHLLHHHLHLHHLHHHHHLHHLHHLLLHLHLLLLLHLHHLLHHHHLHLHLLHHLLHLLHLLHHLHLHLLLLHHLLLLLLHHLLHLHLHHLLLHHHHHHHLLLLHLLLLLLLHLHLHHLHHLLLHHLHLHHHHLHLLLHHHHLLLHHHHLLHLHHHLHHHLLLLLLHLLLLHLHLLLLLLHLLLLLLHHLLLHLHHHHHLHLLLHLHLLLHHHHLHHHLLLHHLHHLHLHLLLLHLHLLLLHHLLHLHLLLHLLLLHLLLHHLHLLLHLLLLLLHHHLLHHLHHLLLLLHHHLHHHLHHHHLHLLHLHLHLHHLHLLLLHHLLLHLLHLHHLHHHHLHLHLLLHLLLLLHLHLHHHLHHHLHLHHH
HHHLHHLLLHLHHHLLLHLLHLHHHHHHHHHHLLHHLHLHLHLLLLHHHLHHLLLHLLLHLHLHHHLHHHHLLHLLLLLHHLHLHLLHLLHLHHHLLHLHLHHLLLLLHLHLLLHLLHHLHHLHHLLLLHHLLHLLHLLHHHLHLLHHLLHHHLHLHLHLHHLHHHLHLHHLLLHLLHHHLLHHLHHHHHHHHLHHHHHLLHLLLHHLLHHLLHHLLLHLHHHLLLHHLLHHLHHLLLLHHHHLHLHLLLLHLHLLHHHLLLLHLHLLHLLLLHLHLLLHLLHHLHLHHLHHHLLLLLLHHLLLHHLHLHLHLLHLLHLHLHLLLLLLLLLLLLLLHHHLHHHLLLLLHLHLLHHLHLLLLLLLHHHHHLHLHHHLHLLLLHLHHLLHHHHHLLHLHLHLLHLLLHHLLHHHHHHHHHLLLLHLHLHLHLHLHHLHLHLHLHLHLHHLLLLHHHLHHLLLHHHHHHHLLHLHHLHLLHHHHHLHLLLHLLHHLLHLLHHLHHHHHHHHLLLHLLHHLLHHHHHLHLLHLHHLHHLLLLLLHLHLHLLHLHLHLHHLLLLLHHHLHHLLHHLHHHLLHLLLLHLHLLLLLLHHHLLLLHHLLHLHHHLLHHLLHHHHHLLLHHHLLLHHHLHLHLHHLHHLLLLHLLLHLHHLHLHLLHLHLLLHLHLHHLLHHLHHHLHLLLHLHLHLLLHLLHHHHLHLHHHLLLHHHHLLLLLLHHHLHHLLLHHLHLHLLHHLHLHHLHLLLHHLLHHLLLHLHLLLLLHLHLLHLHHLHLHHHLLLHLHLLHHLHHHX
; }
}

// Patterns reference 104 V statements, generating 46588 test cycles
