{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680907796234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680907796242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 07 15:49:56 2023 " "Processing started: Fri Apr 07 15:49:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680907796242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907796242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ELEX7660-TermProject -c ELEX7660-TermProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off ELEX7660-TermProject -c ELEX7660-TermProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907796242 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680907797004 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680907797004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt_int.sv 1 1 " "Found 1 design units, including 1 entities, in source file sqrt_int.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt_int " "Found entity 1: sqrt_int" {  } { { "sqrt_int.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/sqrt_int.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907806634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907806634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_fft_test.sv 2 2 " "Found 2 design units, including 2 entities, in source file toplevel_fft_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_fft_test " "Found entity 1: toplevel_fft_test" {  } { { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907806647 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll " "Found entity 2: pll" {  } { { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907806647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907806647 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fft_interface.sv(184) " "Verilog HDL information at fft_interface.sv(184): always construct contains both blocking and non-blocking assignments" {  } { { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 184 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1680907806657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fft_interface " "Found entity 1: fft_interface" {  } { { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907806659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907806659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface.sv 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adcinterface " "Found entity 1: adcinterface" {  } { { "adcinterface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/adcinterface.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907806664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907806664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/fft.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft " "Found entity 1: fft" {  } { { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907806668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907806668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "fft/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907806674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907806674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "fft/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907806679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907806679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (fft) " "Found design unit 1: auk_dspip_text_pkg (fft)" {  } { { "fft/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907807076 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "fft/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907807076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907807076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (fft) " "Found design unit 1: auk_dspip_math_pkg (fft)" {  } { { "fft/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907807081 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "fft/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907807081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907807081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (fft) " "Found design unit 1: auk_dspip_lib_pkg (fft)" {  } { { "fft/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907807086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907807086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907807179 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_sink " "Found entity 1: auk_dspip_avalon_streaming_block_sink" {  } { { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907807179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907807179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907807262 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_source " "Found entity 1: auk_dspip_avalon_streaming_block_source" {  } { { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907807262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907807262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "fft/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907807267 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "fft/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907807267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907807267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_can-rtl " "Found design unit 1: apn_fft_mult_can-rtl" {  } { { "fft/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/apn_fft_mult_can.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907807331 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_can " "Found entity 1: apn_fft_mult_can" {  } { { "fft/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/apn_fft_mult_can.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907807331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907807331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_cpx_1825.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx_1825.v" { { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx_1825 " "Found entity 1: apn_fft_mult_cpx_1825" {  } { { "fft/synthesis/submodules/apn_fft_mult_cpx_1825.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/apn_fft_mult_cpx_1825.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907807396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907807396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_cpx-rtl " "Found design unit 1: apn_fft_mult_cpx-rtl" {  } { { "fft/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/apn_fft_mult_cpx.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907807459 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx " "Found entity 1: apn_fft_mult_cpx" {  } { { "fft/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/apn_fft_mult_cpx.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907807459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907807459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/hyper_opt_off_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/hyper_opt_off_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hyper_opt_pkg (fft) " "Found design unit 1: hyper_opt_pkg (fft)" {  } { { "fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907807520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907807520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_dual_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_ram-rtl " "Found design unit 1: altera_fft_dual_port_ram-rtl" {  } { { "fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907807589 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_ram " "Found entity 1: altera_fft_dual_port_ram" {  } { { "fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907807589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907807589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_dual_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_rom-rtl " "Found design unit 1: altera_fft_dual_port_rom-rtl" {  } { { "fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907807656 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_rom " "Found entity 1: altera_fft_dual_port_rom" {  } { { "fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907807656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907807656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_mult_add.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fft/synthesis/submodules/altera_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_mult_add-rtl " "Found design unit 1: altera_fft_mult_add-rtl" {  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_mult_add.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907807745 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_fft_mult_add_new-rtl " "Found design unit 2: altera_fft_mult_add_new-rtl" {  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_mult_add.vhd" 159 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907807745 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altera_fft_mult_add_old-rtl " "Found design unit 3: altera_fft_mult_add_old-rtl" {  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_mult_add.vhd" 415 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907807745 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_mult_add " "Found entity 1: altera_fft_mult_add" {  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_mult_add.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907807745 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_fft_mult_add_new " "Found entity 2: altera_fft_mult_add_new" {  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_mult_add.vhd" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907807745 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_fft_mult_add_old " "Found entity 3: altera_fft_mult_add_old" {  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_mult_add.vhd" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907807745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907807745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_single_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_single_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_single_port_rom-rtl " "Found design unit 1: altera_fft_single_port_rom-rtl" {  } { { "fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907807807 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_single_port_rom " "Found entity 1: altera_fft_single_port_rom" {  } { { "fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907807807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907807807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_fft_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_fft_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_fft_pkg (fft) " "Found design unit 1: auk_fft_pkg (fft)" {  } { { "fft/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_fft_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907807869 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_fft_pkg-body " "Found design unit 2: auk_fft_pkg-body" {  } { { "fft/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_fft_pkg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907807869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907807869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "fft/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907807932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907807932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "fft/synthesis/submodules/counter_module.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907808006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907808006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_lib_pkg (fft) " "Found design unit 1: auk_dspip_r22sdf_lib_pkg (fft)" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907808109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907808109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_addr_control-rtl " "Found design unit 1: auk_dspip_bit_reverse_addr_control-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907808175 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_addr_control " "Found entity 1: auk_dspip_bit_reverse_addr_control" {  } { { "fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907808175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907808175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_core-rtl " "Found design unit 1: auk_dspip_bit_reverse_core-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 111 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907808246 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_core " "Found entity 1: auk_dspip_bit_reverse_core" {  } { { "fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907808246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907808246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_reverse_carry_adder-rtl " "Found design unit 1: auk_dspip_bit_reverse_reverse_carry_adder-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907808311 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_reverse_carry_adder " "Found entity 1: auk_dspip_bit_reverse_reverse_carry_adder" {  } { { "fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907808311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907808311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_adder_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_adder_fp-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907808385 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_adder_fp " "Found entity 1: auk_dspip_r22sdf_adder_fp" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907808385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907808385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_addsub-rtl " "Found design unit 1: auk_dspip_r22sdf_addsub-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907808454 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_addsub " "Found entity 1: auk_dspip_r22sdf_addsub" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907808454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907808454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bfi-rtl2 " "Found design unit 1: auk_dspip_r22sdf_bfi-rtl2" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907808546 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bfi " "Found entity 1: auk_dspip_r22sdf_bfi" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907808546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907808546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bfii-rtl " "Found design unit 1: auk_dspip_r22sdf_bfii-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907808633 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bfii " "Found entity 1: auk_dspip_r22sdf_bfii" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907808633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907808633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bf_control-rtl " "Found design unit 1: auk_dspip_r22sdf_bf_control-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907808700 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bf_control " "Found entity 1: auk_dspip_r22sdf_bf_control" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907808700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907808700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma-rtl " "Found design unit 1: auk_dspip_r22sdf_cma-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907808898 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma " "Found entity 1: auk_dspip_r22sdf_cma" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907808898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907808898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_adder_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_adder_fp-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907808986 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_adder_fp " "Found entity 1: auk_dspip_r22sdf_cma_adder_fp" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907808986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907808986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_bfi_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_bfi_fp-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907809080 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_bfi_fp " "Found entity 1: auk_dspip_r22sdf_cma_bfi_fp" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907809080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907809080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_fp-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907809159 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_fp " "Found entity 1: auk_dspip_r22sdf_cma_fp" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907809159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907809159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_core-rtl " "Found design unit 1: auk_dspip_r22sdf_core-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 160 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907809253 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_core " "Found entity 1: auk_dspip_r22sdf_core" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907809253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907809253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_counter-rtl " "Found design unit 1: auk_dspip_r22sdf_counter-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907809318 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_counter " "Found entity 1: auk_dspip_r22sdf_counter" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907809318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907809318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_delay-rtl " "Found design unit 1: auk_dspip_r22sdf_delay-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907809389 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_delay " "Found entity 1: auk_dspip_r22sdf_delay" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907809389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907809389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_enable_control-rtl " "Found design unit 1: auk_dspip_r22sdf_enable_control-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907809453 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_enable_control " "Found entity 1: auk_dspip_r22sdf_enable_control" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907809453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907809453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stage-rtl " "Found design unit 1: auk_dspip_r22sdf_stage-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907809567 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stage " "Found entity 1: auk_dspip_r22sdf_stage" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907809567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907809567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stg_out_pipe-rtl " "Found design unit 1: auk_dspip_r22sdf_stg_out_pipe-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907809632 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stg_out_pipe " "Found entity 1: auk_dspip_r22sdf_stg_out_pipe" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907809632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907809632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stg_pipe-rtl " "Found design unit 1: auk_dspip_r22sdf_stg_pipe-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907809699 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stg_pipe " "Found entity 1: auk_dspip_r22sdf_stg_pipe" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907809699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907809699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_top-str " "Found design unit 1: auk_dspip_r22sdf_top-str" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 174 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907809787 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_top " "Found entity 1: auk_dspip_r22sdf_top" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907809787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907809787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_twrom-rtl " "Found design unit 1: auk_dspip_r22sdf_twrom-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907809868 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_twrom " "Found entity 1: auk_dspip_r22sdf_twrom" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907809868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907809868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/fft_fft_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/fft_fft_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fft_fft_ii_0 " "Found entity 1: fft_fft_ii_0" {  } { { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907809874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907809874 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel_fft_test " "Elaborating entity \"toplevel_fft_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680907810119 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mag toplevel_fft_test.sv(13) " "Verilog HDL or VHDL warning at toplevel_fft_test.sv(13): object \"mag\" assigned a value but never read" {  } { { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680907810119 "|toplevel_fft_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll0 " "Elaborating entity \"pll\" for hierarchy \"pll:pll0\"" {  } { { "toplevel_fft_test.sv" "pll0" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907810130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll0\|altpll:altpll_component\"" {  } { { "toplevel_fft_test.sv" "altpll_component" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907810214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll0\|altpll:altpll_component\"" {  } { { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907810235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll0\|altpll:altpll_component " "Instantiated megafunction \"pll:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25000 " "Parameter \"clk0_divide_by\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=lab1clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=lab1clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680907810236 ""}  } { { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680907810236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lab1clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/lab1clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1clk_altpll " "Found entity 1: lab1clk_altpll" {  } { { "db/lab1clk_altpll.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/lab1clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907810307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907810307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1clk_altpll pll:pll0\|altpll:altpll_component\|lab1clk_altpll:auto_generated " "Elaborating entity \"lab1clk_altpll\" for hierarchy \"pll:pll0\|altpll:altpll_component\|lab1clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907810309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft_interface fft_interface:fft_0 " "Elaborating entity \"fft_interface\" for hierarchy \"fft_interface:fft_0\"" {  } { { "toplevel_fft_test.sv" "fft_0" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907810329 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fft_interface.sv(140) " "Verilog HDL assignment warning at fft_interface.sv(140): truncated value with size 32 to match size of target (3)" {  } { { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680907810331 "|toplevel_fft_test|fft_interface:fft_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fft_interface.sv(171) " "Verilog HDL assignment warning at fft_interface.sv(171): truncated value with size 32 to match size of target (3)" {  } { { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680907810332 "|toplevel_fft_test|fft_interface:fft_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mag_count fft_interface.sv(184) " "Verilog HDL Always Construct warning at fft_interface.sv(184): inferring latch(es) for variable \"mag_count\", which holds its previous value in one or more paths through the always construct" {  } { { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 184 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680907810335 "|toplevel_fft_test|fft_interface:fft_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mag_count\[0\] fft_interface.sv(192) " "Inferred latch for \"mag_count\[0\]\" at fft_interface.sv(192)" {  } { { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907810344 "|toplevel_fft_test|fft_interface:fft_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mag_count\[1\] fft_interface.sv(192) " "Inferred latch for \"mag_count\[1\]\" at fft_interface.sv(192)" {  } { { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907810344 "|toplevel_fft_test|fft_interface:fft_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mag_count\[2\] fft_interface.sv(192) " "Inferred latch for \"mag_count\[2\]\" at fft_interface.sv(192)" {  } { { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907810344 "|toplevel_fft_test|fft_interface:fft_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adcinterface fft_interface:fft_0\|adcinterface:adcinterface_0 " "Elaborating entity \"adcinterface\" for hierarchy \"fft_interface:fft_0\|adcinterface:adcinterface_0\"" {  } { { "fft_interface.sv" "adcinterface_0" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907810380 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adcinterface.sv(31) " "Verilog HDL assignment warning at adcinterface.sv(31): truncated value with size 32 to match size of target (4)" {  } { { "adcinterface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/adcinterface.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680907810381 "|toplevel_fft_test|fft_interface:fft_0|adcinterface:adcinterface_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft fft_interface:fft_0\|fft:fft_0 " "Elaborating entity \"fft\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\"" {  } { { "fft_interface.sv" "fft_0" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907810392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft_fft_ii_0 fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0 " "Elaborating entity \"fft_fft_ii_0\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\"" {  } { { "fft/synthesis/fft.v" "fft_ii_0" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907810404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_top fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst " "Elaborating entity \"auk_dspip_r22sdf_top\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\"" {  } { { "fft/synthesis/submodules/fft_fft_ii_0.sv" "auk_dspip_r22sdf_top_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907810449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_block_sink fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst " "Elaborating entity \"auk_dspip_avalon_streaming_block_sink\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "sink_ctrl_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907810595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\"" {  } { { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "sink_FIFO" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907810887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_uld1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_uld1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_uld1 " "Found entity 1: scfifo_uld1" {  } { { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907810955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907810955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_uld1 fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated " "Elaborating entity \"scfifo_uld1\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907810957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bv51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bv51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bv51 " "Found entity 1: a_dpfifo_bv51" {  } { { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907810989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907810989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bv51 fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo " "Elaborating entity \"a_dpfifo_bv51\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\"" {  } { { "db/scfifo_uld1.tdf" "dpfifo" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907810993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3en1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3en1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3en1 " "Found entity 1: altsyncram_3en1" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907811058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907811058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3en1 fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram " "Elaborating entity \"altsyncram_3en1\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\"" {  } { { "db/a_dpfifo_bv51.tdf" "FIFOram" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907811063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2l8 " "Found entity 1: cmpr_2l8" {  } { { "db/cmpr_2l8.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/cmpr_2l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907811137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907811137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|cmpr_2l8:almost_full_comparer " "Elaborating entity \"cmpr_2l8\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|cmpr_2l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_bv51.tdf" "almost_full_comparer" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907811142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|cmpr_2l8:two_comparison " "Elaborating entity \"cmpr_2l8\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|cmpr_2l8:two_comparison\"" {  } { { "db/a_dpfifo_bv51.tdf" "two_comparison" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907811160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d2b " "Found entity 1: cntr_d2b" {  } { { "db/cntr_d2b.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/cntr_d2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907811219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907811219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d2b fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|cntr_d2b:rd_ptr_msb " "Elaborating entity \"cntr_d2b\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|cntr_d2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_bv51.tdf" "rd_ptr_msb" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907811225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q27 " "Found entity 1: cntr_q27" {  } { { "db/cntr_q27.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/cntr_q27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907811285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907811285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q27 fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|cntr_q27:usedw_counter " "Elaborating entity \"cntr_q27\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|cntr_q27:usedw_counter\"" {  } { { "db/a_dpfifo_bv51.tdf" "usedw_counter" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907811290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e2b " "Found entity 1: cntr_e2b" {  } { { "db/cntr_e2b.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/cntr_e2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907811346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907811346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e2b fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|cntr_e2b:wr_ptr " "Elaborating entity \"cntr_e2b\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|cntr_e2b:wr_ptr\"" {  } { { "db/a_dpfifo_bv51.tdf" "wr_ptr" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907811351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_core fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst " "Elaborating entity \"auk_dspip_r22sdf_core\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "r22sdf_core_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907811402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_enable_control fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_enable_control:ena_ctrl " "Elaborating entity \"auk_dspip_r22sdf_enable_control\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_enable_control:ena_ctrl\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "ena_ctrl" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907811484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_stage fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage " "Elaborating entity \"auk_dspip_r22sdf_stage\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:0:r22_stage" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907811558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfi fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst " "Elaborating entity \"auk_dspip_r22sdf_bfi\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907811640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_addsub fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst " "Elaborating entity \"auk_dspip_r22sdf_addsub\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "del_in_real_comp_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907811739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_fixed:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_fixed:lpm_add_sub_component\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "\\gen_fixed:lpm_add_sub_component" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907811849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_v6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_v6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_v6j " "Found entity 1: add_sub_v6j" {  } { { "db/add_sub_v6j.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/add_sub_v6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907811918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907811918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_v6j fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_fixed:lpm_add_sub_component\|add_sub_v6j:auto_generated " "Elaborating entity \"add_sub_v6j\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_fixed:lpm_add_sub_component\|add_sub_v6j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907811921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "bf_control_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907812142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_counter fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\|auk_dspip_r22sdf_counter:bf_counter_inst " "Elaborating entity \"auk_dspip_r22sdf_counter\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\|auk_dspip_r22sdf_counter:bf_counter_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "bf_counter_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907812218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_delblk_real" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907812297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfii fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst " "Elaborating entity \"auk_dspip_r22sdf_bfii\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907812373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_addsub fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst " "Elaborating entity \"auk_dspip_r22sdf_addsub\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "del_in_real_comp_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907812462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_fixed:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_fixed:lpm_add_sub_component\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "\\gen_fixed:lpm_add_sub_component" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907812482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_07j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_07j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_07j " "Found entity 1: add_sub_07j" {  } { { "db/add_sub_07j.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/add_sub_07j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907812552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907812552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_07j fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_fixed:lpm_add_sub_component\|add_sub_07j:auto_generated " "Elaborating entity \"add_sub_07j\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_fixed:lpm_add_sub_component\|add_sub_07j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907812555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "bf_control_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907812772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_delblk_real" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907812854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_stg_pipe fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stg_pipe:\\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect " "Elaborating entity \"auk_dspip_r22sdf_stg_pipe\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stg_pipe:\\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907812902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_stage fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage " "Elaborating entity \"auk_dspip_r22sdf_stage\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:1:r22_stage" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907812982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_cma fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst " "Elaborating entity \"auk_dspip_r22sdf_cma\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_cma:cma_fixedpt:cma_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907813035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_mult_add fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real " "Elaborating entity \"altera_fft_mult_add\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907813158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_mult_add_new fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst " "Elaborating entity \"altera_fft_mult_add_new\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\"" {  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "\\use_new_mult_add_gen:mult_add_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_mult_add.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907813228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst " "Elaborating entity \"altera_mult_add\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\"" {  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "mult_add_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_mult_add.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907813287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_ljts.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_ljts.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_ljts " "Found entity 1: altera_mult_add_ljts" {  } { { "db/altera_mult_add_ljts.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altera_mult_add_ljts.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907813366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907813366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_ljts fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated " "Elaborating entity \"altera_mult_add_ljts\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907813369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_ljts.v" "altera_mult_add_rtl1" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altera_mult_add_ljts.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907813465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907813537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907813571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907813596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_2 " "Elaborating entity \"ama_register_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_2\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_2" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907813633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_latency_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_latency_function:data0_pipeline_reg_block " "Elaborating entity \"ama_latency_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_latency_function:data0_pipeline_reg_block\"" {  } { { "altera_mult_add_rtl.v" "data0_pipeline_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907813670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907813727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907813915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907813940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907814001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907814061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907814087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907814113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907814178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907814580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "mult_input_a_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907814609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907814714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907814778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907814803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907814862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ljts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907814921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_mult_add fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag " "Elaborating entity \"altera_fft_mult_add\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907814974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_mult_add_new fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst " "Elaborating entity \"altera_fft_mult_add_new\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\"" {  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "\\use_new_mult_add_gen:mult_add_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_mult_add.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907815015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst " "Elaborating entity \"altera_mult_add\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\"" {  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "mult_add_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_mult_add.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907815052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_kits.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_kits.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_kits " "Found entity 1: altera_mult_add_kits" {  } { { "db/altera_mult_add_kits.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altera_mult_add_kits.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907815126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907815126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_kits fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_kits:auto_generated " "Elaborating entity \"altera_mult_add_kits\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_kits:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907815130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_kits:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_kits:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_kits.v" "altera_mult_add_rtl1" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altera_mult_add_kits.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907815158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_kits:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_kits:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907816163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real " "Elaborating entity \"auk_dspip_roundsat\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "\\NONA10_C_Mult_Archs:gen_small_mult:round_real" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907816291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfi fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst " "Elaborating entity \"auk_dspip_r22sdf_bfi\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907816346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "bf_control_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907816614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_delblk_real" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907816694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_twrom fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2 " "Elaborating entity \"auk_dspip_r22sdf_twrom\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907816743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907816828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907816896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907816937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907816987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:single_port_rom_component_real" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907817029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907817163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2i34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2i34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2i34 " "Found entity 1: altsyncram_2i34" {  } { { "db/altsyncram_2i34.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_2i34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907817238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907817238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2i34 fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated " "Elaborating entity \"altsyncram_2i34\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907817242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_block_source fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst " "Elaborating entity \"auk_dspip_avalon_streaming_block_source\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "source_control_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907817446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\"" {  } { { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "source_FIFO" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907817638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_hnd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_hnd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_hnd1 " "Found entity 1: scfifo_hnd1" {  } { { "db/scfifo_hnd1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_hnd1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907817705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907817705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_hnd1 fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated " "Elaborating entity \"scfifo_hnd1\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907817708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_p061.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_p061.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_p061 " "Found entity 1: a_dpfifo_p061" {  } { { "db/a_dpfifo_p061.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_p061.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907817739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907817739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_p061 fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo " "Elaborating entity \"a_dpfifo_p061\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\"" {  } { { "db/scfifo_hnd1.tdf" "dpfifo" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_hnd1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907817743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tgn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tgn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tgn1 " "Found entity 1: altsyncram_tgn1" {  } { { "db/altsyncram_tgn1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_tgn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907817807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907817807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tgn1 fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram " "Elaborating entity \"altsyncram_tgn1\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\"" {  } { { "db/a_dpfifo_p061.tdf" "FIFOram" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_p061.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907817812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4l8 " "Found entity 1: cmpr_4l8" {  } { { "db/cmpr_4l8.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/cmpr_4l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907817880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907817880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4l8 fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|cmpr_4l8:almost_full_comparer " "Elaborating entity \"cmpr_4l8\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|cmpr_4l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_p061.tdf" "almost_full_comparer" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_p061.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907817886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4l8 fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|cmpr_4l8:two_comparison " "Elaborating entity \"cmpr_4l8\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|cmpr_4l8:two_comparison\"" {  } { { "db/a_dpfifo_p061.tdf" "two_comparison" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_p061.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907817906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f2b " "Found entity 1: cntr_f2b" {  } { { "db/cntr_f2b.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/cntr_f2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907817971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907817971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_f2b fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|cntr_f2b:rd_ptr_msb " "Elaborating entity \"cntr_f2b\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|cntr_f2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_p061.tdf" "rd_ptr_msb" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_p061.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907817977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s27 " "Found entity 1: cntr_s27" {  } { { "db/cntr_s27.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/cntr_s27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907818035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907818035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s27 fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|cntr_s27:usedw_counter " "Elaborating entity \"cntr_s27\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|cntr_s27:usedw_counter\"" {  } { { "db/a_dpfifo_p061.tdf" "usedw_counter" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_p061.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907818041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g2b " "Found entity 1: cntr_g2b" {  } { { "db/cntr_g2b.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/cntr_g2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907818102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907818102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g2b fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|cntr_g2b:wr_ptr " "Elaborating entity \"cntr_g2b\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|cntr_g2b:wr_ptr\"" {  } { { "db/a_dpfifo_p061.tdf" "wr_ptr" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_p061.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907818109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fft_interface:fft_0\|fft:fft_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|altera_reset_controller:rst_controller\"" {  } { { "fft/synthesis/fft.v" "rst_controller" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907818167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fft_interface:fft_0\|fft:fft_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "fft/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907818178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fft_interface:fft_0\|fft:fft_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "fft/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907818188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt_int fft_interface:fft_0\|sqrt_int:sqrt_0 " "Elaborating entity \"sqrt_int\" for hierarchy \"fft_interface:fft_0\|sqrt_int:sqrt_0\"" {  } { { "fft_interface.sv" "sqrt_0" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907818197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sqrt_int.sv(51) " "Verilog HDL assignment warning at sqrt_int.sv(51): truncated value with size 32 to match size of target (3)" {  } { { "sqrt_int.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/sqrt_int.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680907818198 "|toplevel_fft_test|fft_interface:fft_0|sqrt_int:sqrt_0"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1680907819063 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.04.07.15:50:23 Progress: Loading sldf3528b4f/alt_sld_fab_wrapper_hw.tcl " "2023.04.07.15:50:23 Progress: Loading sldf3528b4f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907823210 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907826758 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907826906 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907831786 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907831907 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907832014 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907832143 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907832150 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907832150 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1680907832864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf3528b4f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf3528b4f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf3528b4f/alt_sld_fab.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/ip/sldf3528b4f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907833104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907833104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907833184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907833184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907833194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907833194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907833260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907833260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907833346 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907833346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907833346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680907833419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907833419 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[0\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_tgn1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_tgn1.tdf" 39 2 0 } } { "db/a_dpfifo_p061.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_p061.tdf" 44 2 0 } } { "db/scfifo_hnd1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_hnd1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834865 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_hnd1:auto_generated|a_dpfifo_p061:dpfifo|altsyncram_tgn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[1\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_tgn1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_tgn1.tdf" 71 2 0 } } { "db/a_dpfifo_p061.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_p061.tdf" 44 2 0 } } { "db/scfifo_hnd1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_hnd1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834865 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_hnd1:auto_generated|a_dpfifo_p061:dpfifo|altsyncram_tgn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[2\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_tgn1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_tgn1.tdf" 103 2 0 } } { "db/a_dpfifo_p061.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_p061.tdf" 44 2 0 } } { "db/scfifo_hnd1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_hnd1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834865 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_hnd1:auto_generated|a_dpfifo_p061:dpfifo|altsyncram_tgn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[3\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_tgn1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_tgn1.tdf" 135 2 0 } } { "db/a_dpfifo_p061.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_p061.tdf" 44 2 0 } } { "db/scfifo_hnd1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_hnd1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834865 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_hnd1:auto_generated|a_dpfifo_p061:dpfifo|altsyncram_tgn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[4\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_tgn1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_tgn1.tdf" 167 2 0 } } { "db/a_dpfifo_p061.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_p061.tdf" 44 2 0 } } { "db/scfifo_hnd1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_hnd1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834865 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_hnd1:auto_generated|a_dpfifo_p061:dpfifo|altsyncram_tgn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[5\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_tgn1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_tgn1.tdf" 199 2 0 } } { "db/a_dpfifo_p061.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_p061.tdf" 44 2 0 } } { "db/scfifo_hnd1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_hnd1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834865 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_hnd1:auto_generated|a_dpfifo_p061:dpfifo|altsyncram_tgn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[6\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_tgn1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_tgn1.tdf" 231 2 0 } } { "db/a_dpfifo_p061.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_p061.tdf" 44 2 0 } } { "db/scfifo_hnd1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_hnd1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834865 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_hnd1:auto_generated|a_dpfifo_p061:dpfifo|altsyncram_tgn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[7\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_tgn1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_tgn1.tdf" 263 2 0 } } { "db/a_dpfifo_p061.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_p061.tdf" 44 2 0 } } { "db/scfifo_hnd1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_hnd1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834865 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_hnd1:auto_generated|a_dpfifo_p061:dpfifo|altsyncram_tgn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[8\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_tgn1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_tgn1.tdf" 295 2 0 } } { "db/a_dpfifo_p061.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_p061.tdf" 44 2 0 } } { "db/scfifo_hnd1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_hnd1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834865 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_hnd1:auto_generated|a_dpfifo_p061:dpfifo|altsyncram_tgn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[9\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_tgn1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_tgn1.tdf" 327 2 0 } } { "db/a_dpfifo_p061.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_p061.tdf" 44 2 0 } } { "db/scfifo_hnd1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_hnd1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834865 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_hnd1:auto_generated|a_dpfifo_p061:dpfifo|altsyncram_tgn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[10\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_tgn1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_tgn1.tdf" 359 2 0 } } { "db/a_dpfifo_p061.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_p061.tdf" 44 2 0 } } { "db/scfifo_hnd1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_hnd1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834865 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_hnd1:auto_generated|a_dpfifo_p061:dpfifo|altsyncram_tgn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[11\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_tgn1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_tgn1.tdf" 391 2 0 } } { "db/a_dpfifo_p061.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_p061.tdf" 44 2 0 } } { "db/scfifo_hnd1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_hnd1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834865 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_hnd1:auto_generated|a_dpfifo_p061:dpfifo|altsyncram_tgn1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[12\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_tgn1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_tgn1.tdf" 423 2 0 } } { "db/a_dpfifo_p061.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_p061.tdf" 44 2 0 } } { "db/scfifo_hnd1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_hnd1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834865 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_hnd1:auto_generated|a_dpfifo_p061:dpfifo|altsyncram_tgn1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[13\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_tgn1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_tgn1.tdf" 455 2 0 } } { "db/a_dpfifo_p061.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_p061.tdf" 44 2 0 } } { "db/scfifo_hnd1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_hnd1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834865 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_hnd1:auto_generated|a_dpfifo_p061:dpfifo|altsyncram_tgn1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[14\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_tgn1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_tgn1.tdf" 487 2 0 } } { "db/a_dpfifo_p061.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_p061.tdf" 44 2 0 } } { "db/scfifo_hnd1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_hnd1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834865 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_hnd1:auto_generated|a_dpfifo_p061:dpfifo|altsyncram_tgn1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[15\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_tgn1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_tgn1.tdf" 519 2 0 } } { "db/a_dpfifo_p061.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_p061.tdf" 44 2 0 } } { "db/scfifo_hnd1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_hnd1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834865 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_hnd1:auto_generated|a_dpfifo_p061:dpfifo|altsyncram_tgn1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[16\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_tgn1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_tgn1.tdf" 551 2 0 } } { "db/a_dpfifo_p061.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_p061.tdf" 44 2 0 } } { "db/scfifo_hnd1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_hnd1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834865 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_hnd1:auto_generated|a_dpfifo_p061:dpfifo|altsyncram_tgn1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[17\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_tgn1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_tgn1.tdf" 583 2 0 } } { "db/a_dpfifo_p061.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_p061.tdf" 44 2 0 } } { "db/scfifo_hnd1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_hnd1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834865 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_hnd1:auto_generated|a_dpfifo_p061:dpfifo|altsyncram_tgn1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[18\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_tgn1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_tgn1.tdf" 615 2 0 } } { "db/a_dpfifo_p061.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_p061.tdf" 44 2 0 } } { "db/scfifo_hnd1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_hnd1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834865 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_hnd1:auto_generated|a_dpfifo_p061:dpfifo|altsyncram_tgn1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[19\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_tgn1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_tgn1.tdf" 647 2 0 } } { "db/a_dpfifo_p061.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_p061.tdf" 44 2 0 } } { "db/scfifo_hnd1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_hnd1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834865 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_hnd1:auto_generated|a_dpfifo_p061:dpfifo|altsyncram_tgn1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[20\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_tgn1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_tgn1.tdf" 679 2 0 } } { "db/a_dpfifo_p061.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_p061.tdf" 44 2 0 } } { "db/scfifo_hnd1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_hnd1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834865 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_hnd1:auto_generated|a_dpfifo_p061:dpfifo|altsyncram_tgn1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[21\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_tgn1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_tgn1.tdf" 711 2 0 } } { "db/a_dpfifo_p061.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_p061.tdf" 44 2 0 } } { "db/scfifo_hnd1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_hnd1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834865 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_hnd1:auto_generated|a_dpfifo_p061:dpfifo|altsyncram_tgn1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[22\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_tgn1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_tgn1.tdf" 743 2 0 } } { "db/a_dpfifo_p061.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_p061.tdf" 44 2 0 } } { "db/scfifo_hnd1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_hnd1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834865 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_hnd1:auto_generated|a_dpfifo_p061:dpfifo|altsyncram_tgn1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[23\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_hnd1:auto_generated\|a_dpfifo_p061:dpfifo\|altsyncram_tgn1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_tgn1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_tgn1.tdf" 775 2 0 } } { "db/a_dpfifo_p061.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_p061.tdf" 44 2 0 } } { "db/scfifo_hnd1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_hnd1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834865 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_hnd1:auto_generated|a_dpfifo_p061:dpfifo|altsyncram_tgn1:FIFOram|ram_block1a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1680907834865 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1680907834865 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[0\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_2i34.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_2i34.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2i34:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[1\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_2i34.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_2i34.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2i34:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[2\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_2i34.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_2i34.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2i34:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[3\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_2i34.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_2i34.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2i34:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[4\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_2i34.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_2i34.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2i34:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[5\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_2i34.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_2i34.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2i34:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[6\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_2i34.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_2i34.tdf" 173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2i34:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[7\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_2i34.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_2i34.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2i34:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[8\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_2i34.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_2i34.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2i34:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[9\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_2i34.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_2i34.tdf" 242 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2i34:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[10\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_2i34.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_2i34.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2i34:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[11\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_2i34.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_2i34.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2i34:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[0\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_2i34.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_2i34.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2i34:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[1\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_2i34.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_2i34.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2i34:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[2\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_2i34.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_2i34.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2i34:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[3\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_2i34.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_2i34.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2i34:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[4\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_2i34.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_2i34.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2i34:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[5\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_2i34.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_2i34.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2i34:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[6\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_2i34.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_2i34.tdf" 173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2i34:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[7\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_2i34.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_2i34.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2i34:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[8\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_2i34.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_2i34.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2i34:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[9\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_2i34.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_2i34.tdf" 242 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2i34:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[10\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_2i34.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_2i34.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2i34:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[11\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2i34:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_2i34.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_2i34.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2i34:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[0\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 39 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[1\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 71 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[2\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 103 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[3\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 135 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[4\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 167 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[5\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 199 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[6\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 231 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[7\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 263 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[8\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 295 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[9\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 327 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[10\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 359 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[11\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 391 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[12\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 423 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[13\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 455 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[14\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 487 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[15\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 519 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[16\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 551 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[17\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 583 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[18\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 615 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[19\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 647 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[20\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 679 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[21\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 711 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[22\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 743 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[23\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 775 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[24\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 807 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[25\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 839 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[26\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 871 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[27\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 903 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[28\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 935 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[29\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 967 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[30\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 999 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[31\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 1031 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[32\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 1063 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[33\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 1095 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[34\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_uld1:auto_generated\|a_dpfifo_bv51:dpfifo\|altsyncram_3en1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_3en1.tdf" 1127 2 0 } } { "db/a_dpfifo_bv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_bv51.tdf" 44 2 0 } } { "db/scfifo_uld1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_uld1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 68 0 0 } } { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907834902 "|toplevel_fft_test|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_uld1:auto_generated|a_dpfifo_bv51:dpfifo|altsyncram_3en1:FIFOram|ram_block1a34"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1680907834902 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1680907834902 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "FFT/IFFT " "\"FFT/IFFT\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1680907836496 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1680907836496 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "altera_fft_ii " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature altera_fft_ii" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signals source_real, source_imag  will go low when the evaluation time expires " "The output signals source_real, source_imag  will go low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1680907836521 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1680907836521 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1680907836521 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1680907836522 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1680907836522 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1680907836537 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907836728 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1718 " "1718 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680907836880 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907837007 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907837332 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/output_files/ELEX7660-TermProject.map.smsg " "Generated suppressed messages file C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/output_files/ELEX7660-TermProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907838398 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 1 0 0 " "Adding 12 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680907840411 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680907840411 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:pll0\|altpll:altpll_component\|lab1clk_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance pll:pll0\|altpll:altpll_component\|lab1clk_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1680907840500 ""}  } { { "db/lab1clk_altpll.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/lab1clk_altpll.v" 60 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1680907840500 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDO " "No output dependent on input pin \"ADC_SDO\"" {  } { { "toplevel_fft_test.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/toplevel_fft_test.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680907840583 "|toplevel_fft_test|ADC_SDO"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1680907840583 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "241 " "Implemented 241 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680907840584 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680907840584 ""} { "Info" "ICUT_CUT_TM_LCELLS" "229 " "Implemented 229 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680907840584 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1680907840584 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680907840584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4946 " "Peak virtual memory: 4946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680907840654 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 07 15:50:40 2023 " "Processing ended: Fri Apr 07 15:50:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680907840654 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680907840654 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680907840654 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680907840654 ""}
