{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 10 18:31:33 2013 " "Info: Processing started: Thu Oct 10 18:31:33 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sine -c sine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sine -c sine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "sine.vhd" "" { Text "E:/Lab2 Super Real/Sin/sine.vhd" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_c101:auto_generated\|ram_block1a0~porta_address_reg2 input_value\[2\] clock 2.574 ns memory " "Info: tsu for memory \"lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_c101:auto_generated\|ram_block1a0~porta_address_reg2\" (data pin = \"input_value\[2\]\", clock pin = \"clock\") is 2.574 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.913 ns + Longest pin memory " "Info: + Longest pin to memory delay is 4.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns input_value\[2\] 1 PIN PIN_Y8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y8; Fanout = 1; PIN Node = 'input_value\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_value[2] } "NODE_NAME" } } { "sine.vhd" "" { Text "E:/Lab2 Super Real/Sin/sine.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.963 ns) + CELL(0.103 ns) 4.913 ns lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_c101:auto_generated\|ram_block1a0~porta_address_reg2 2 MEM M4K_X32_Y1 16 " "Info: 2: + IC(3.963 ns) + CELL(0.103 ns) = 4.913 ns; Loc. = M4K_X32_Y1; Fanout = 16; MEM Node = 'lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_c101:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.066 ns" { input_value[2] lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_c101.tdf" "" { Text "E:/Lab2 Super Real/Sin/db/altsyncram_c101.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.950 ns ( 19.34 % ) " "Info: Total cell delay = 0.950 ns ( 19.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.963 ns ( 80.66 % ) " "Info: Total interconnect delay = 3.963 ns ( 80.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.913 ns" { input_value[2] lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.913 ns" { input_value[2] {} input_value[2]~combout {} lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 3.963ns } { 0.000ns 0.847ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_c101.tdf" "" { Text "E:/Lab2 Super Real/Sin/db/altsyncram_c101.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.361 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "sine.vhd" "" { Text "E:/Lab2 Super Real/Sin/sine.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "sine.vhd" "" { Text "E:/Lab2 Super Real/Sin/sine.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.481 ns) 2.361 ns lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_c101:auto_generated\|ram_block1a0~porta_address_reg2 3 MEM M4K_X32_Y1 16 " "Info: 3: + IC(0.683 ns) + CELL(0.481 ns) = 2.361 ns; Loc. = M4K_X32_Y1; Fanout = 16; MEM Node = 'lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_c101:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.164 ns" { clock~clkctrl lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_c101.tdf" "" { Text "E:/Lab2 Super Real/Sin/db/altsyncram_c101.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.54 % ) " "Info: Total cell delay = 1.335 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.026 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.361 ns" { clock clock~clkctrl lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.361 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.913 ns" { input_value[2] lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.913 ns" { input_value[2] {} input_value[2]~combout {} lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 3.963ns } { 0.000ns 0.847ns 0.103ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.361 ns" { clock clock~clkctrl lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.361 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock sine\[5\] lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_c101:auto_generated\|ram_block1a0~porta_address_reg0 8.628 ns memory " "Info: tco from clock \"clock\" to destination pin \"sine\[5\]\" through memory \"lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_c101:auto_generated\|ram_block1a0~porta_address_reg0\" is 8.628 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.361 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "sine.vhd" "" { Text "E:/Lab2 Super Real/Sin/sine.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "sine.vhd" "" { Text "E:/Lab2 Super Real/Sin/sine.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.481 ns) 2.361 ns lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_c101:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X32_Y1 16 " "Info: 3: + IC(0.683 ns) + CELL(0.481 ns) = 2.361 ns; Loc. = M4K_X32_Y1; Fanout = 16; MEM Node = 'lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_c101:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.164 ns" { clock~clkctrl lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c101.tdf" "" { Text "E:/Lab2 Super Real/Sin/db/altsyncram_c101.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.54 % ) " "Info: Total cell delay = 1.335 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.026 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.361 ns" { clock clock~clkctrl lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.361 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_c101.tdf" "" { Text "E:/Lab2 Super Real/Sin/db/altsyncram_c101.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.131 ns + Longest memory pin " "Info: + Longest memory to pin delay is 6.131 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_c101:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X32_Y1 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y1; Fanout = 16; MEM Node = 'lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_c101:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c101.tdf" "" { Text "E:/Lab2 Super Real/Sin/db/altsyncram_c101.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_c101:auto_generated\|q_a\[5\] 2 MEM M4K_X32_Y1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X32_Y1; Fanout = 1; MEM Node = 'lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_c101:auto_generated\|q_a\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.850 ns" { lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_c101.tdf" "" { Text "E:/Lab2 Super Real/Sin/db/altsyncram_c101.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.299 ns) + CELL(1.982 ns) 6.131 ns sine\[5\] 3 PIN PIN_B5 0 " "Info: 3: + IC(2.299 ns) + CELL(1.982 ns) = 6.131 ns; Loc. = PIN_B5; Fanout = 0; PIN Node = 'sine\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.281 ns" { lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|q_a[5] sine[5] } "NODE_NAME" } } { "sine.vhd" "" { Text "E:/Lab2 Super Real/Sin/sine.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.832 ns ( 62.50 % ) " "Info: Total cell delay = 3.832 ns ( 62.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.299 ns ( 37.50 % ) " "Info: Total interconnect delay = 2.299 ns ( 37.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.131 ns" { lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|q_a[5] sine[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.131 ns" { lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|q_a[5] {} sine[5] {} } { 0.000ns 0.000ns 2.299ns } { 0.000ns 1.850ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.361 ns" { clock clock~clkctrl lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.361 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.131 ns" { lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|q_a[5] sine[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.131 ns" { lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|q_a[5] {} sine[5] {} } { 0.000ns 0.000ns 2.299ns } { 0.000ns 1.850ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_c101:auto_generated\|ram_block1a0~porta_address_reg6 input_value\[6\] clock -2.124 ns memory " "Info: th for memory \"lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_c101:auto_generated\|ram_block1a0~porta_address_reg6\" (data pin = \"input_value\[6\]\", clock pin = \"clock\") is -2.124 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.361 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to destination memory is 2.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "sine.vhd" "" { Text "E:/Lab2 Super Real/Sin/sine.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "sine.vhd" "" { Text "E:/Lab2 Super Real/Sin/sine.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.481 ns) 2.361 ns lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_c101:auto_generated\|ram_block1a0~porta_address_reg6 3 MEM M4K_X32_Y1 16 " "Info: 3: + IC(0.683 ns) + CELL(0.481 ns) = 2.361 ns; Loc. = M4K_X32_Y1; Fanout = 16; MEM Node = 'lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_c101:auto_generated\|ram_block1a0~porta_address_reg6'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.164 ns" { clock~clkctrl lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_c101.tdf" "" { Text "E:/Lab2 Super Real/Sin/db/altsyncram_c101.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.54 % ) " "Info: Total cell delay = 1.335 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.026 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.361 ns" { clock clock~clkctrl lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.361 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_c101.tdf" "" { Text "E:/Lab2 Super Real/Sin/db/altsyncram_c101.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.688 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns input_value\[6\] 1 PIN PIN_V10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V10; Fanout = 1; PIN Node = 'input_value\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_value[6] } "NODE_NAME" } } { "sine.vhd" "" { Text "E:/Lab2 Super Real/Sin/sine.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.758 ns) + CELL(0.103 ns) 4.688 ns lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_c101:auto_generated\|ram_block1a0~porta_address_reg6 2 MEM M4K_X32_Y1 16 " "Info: 2: + IC(3.758 ns) + CELL(0.103 ns) = 4.688 ns; Loc. = M4K_X32_Y1; Fanout = 16; MEM Node = 'lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_c101:auto_generated\|ram_block1a0~porta_address_reg6'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.861 ns" { input_value[6] lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_c101.tdf" "" { Text "E:/Lab2 Super Real/Sin/db/altsyncram_c101.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.930 ns ( 19.84 % ) " "Info: Total cell delay = 0.930 ns ( 19.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.758 ns ( 80.16 % ) " "Info: Total interconnect delay = 3.758 ns ( 80.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.688 ns" { input_value[6] lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.688 ns" { input_value[6] {} input_value[6]~combout {} lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 3.758ns } { 0.000ns 0.827ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.361 ns" { clock clock~clkctrl lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.361 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.688 ns" { input_value[6] lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.688 ns" { input_value[6] {} input_value[6]~combout {} lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_c101:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 3.758ns } { 0.000ns 0.827ns 0.103ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 10 18:31:34 2013 " "Info: Processing ended: Thu Oct 10 18:31:34 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
