Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Jan  2 16:32:45 2022
| Host         : ubuntu running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.445    -9420.616                   4519                23651        0.035        0.000                      0                23651        3.750        0.000                       0                  7618  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.445    -9420.616                   4519                23588        0.035        0.000                      0                23588        3.750        0.000                       0                  7618  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.777        0.000                      0                   63        2.025        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         4519  Failing Endpoints,  Worst Slack       -4.445ns,  Total Violation    -9420.616ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.445ns  (required time - arrival time)
  Source:                 cpu0/InstQueue/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/LSBuffer/vk_reg[4][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.467ns  (logic 3.463ns (23.938%)  route 11.004ns (76.062%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.726     5.247    cpu0/InstQueue/EXCLK_IBUF_BUFG
    SLICE_X35Y117        FDRE                                         r  cpu0/InstQueue/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_fdre_C_Q)         0.456     5.703 r  cpu0/InstQueue/head_reg[1]/Q
                         net (fo=76, routed)          1.038     6.742    cpu0/InstQueue/inst_queue_reg_0_7_6_11/ADDRA1
    SLICE_X34Y119        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     6.888 f  cpu0/InstQueue/inst_queue_reg_0_7_6_11/RAMA/O
                         net (fo=34, routed)          1.039     7.927    cpu0/inst_iq_dec[6]
    SLICE_X37Y118        LUT5 (Prop_lut5_I1_O)        0.328     8.255 r  cpu0/op_type_reg_r1_0_15_0_2_i_5/O
                         net (fo=3, routed)           0.586     8.841    cpu0/InstQueue/inst_iq_out_reg[1][0]
    SLICE_X37Y119        LUT3 (Prop_lut3_I0_O)        0.124     8.965 r  cpu0/InstQueue/op_reg_0_15_0_5_i_9/O
                         net (fo=92, routed)          0.161     9.126    cpu0/RS/inst_iq_out_reg[1]
    SLICE_X37Y119        LUT5 (Prop_lut5_I1_O)        0.124     9.250 f  cpu0/RS/rob_id_reg_r1_0_31_0_3_i_11/O
                         net (fo=129, routed)         0.720     9.970    hci0/uart_blk/uart_tx_fifo/rs_cnt_reg[4]
    SLICE_X34Y122        LUT5 (Prop_lut5_I4_O)        0.124    10.094 r  hci0/uart_blk/uart_tx_fifo/rob_id_reg_r3_0_31_0_3_i_5/O
                         net (fo=270, routed)         0.594    10.688    cpu0/RegFile/rs2_dp_in[0]
    SLICE_X34Y121        LUT6 (Prop_lut6_I4_O)        0.124    10.812 r  cpu0/RegFile/qk[15][3]_i_34/O
                         net (fo=1, routed)           0.000    10.812    cpu0/RegFile/qk[15][3]_i_34_n_0
    SLICE_X34Y121        MUXF7 (Prop_muxf7_I1_O)      0.214    11.026 r  cpu0/RegFile/qk_reg[15][3]_i_21/O
                         net (fo=1, routed)           0.824    11.849    cpu0/RegFile/qk_reg[15][3]_i_21_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I5_O)        0.297    12.146 r  cpu0/RegFile/qk[15][3]_i_11/O
                         net (fo=76, routed)          0.526    12.672    cpu0/RegFile/rs2_busy_rf_dp
    SLICE_X32Y122        LUT6 (Prop_lut6_I5_O)        0.124    12.796 r  cpu0/RegFile/qk[15][3]_i_36/O
                         net (fo=132, routed)         0.753    13.549    cpu0/ROB/rs2_rob_dp_rob[0]
    SLICE_X32Y124        LUT6 (Prop_lut6_I4_O)        0.124    13.673 f  cpu0/ROB/qk[15][3]_i_23/O
                         net (fo=1, routed)           0.000    13.673    cpu0/ROB/qk[15][3]_i_23_n_0
    SLICE_X32Y124        MUXF7 (Prop_muxf7_I0_O)      0.238    13.911 f  cpu0/ROB/qk_reg[15][3]_i_16/O
                         net (fo=1, routed)           0.000    13.911    cpu0/ROB/qk_reg[15][3]_i_16_n_0
    SLICE_X32Y124        MUXF8 (Prop_muxf8_I0_O)      0.104    14.015 f  cpu0/ROB/qk_reg[15][3]_i_10/O
                         net (fo=72, routed)          1.221    15.235    cpu0/RegFile/rs2_rdy_rob_dp
    SLICE_X28Y114        LUT6 (Prop_lut6_I1_O)        0.316    15.551 r  cpu0/RegFile/qk[15][0]_i_2/O
                         net (fo=16, routed)          0.755    16.306    cpu0/LSCtrl/qk_dp_lsb[0]
    SLICE_X23Y114        LUT4 (Prop_lut4_I3_O)        0.124    16.430 f  cpu0/LSCtrl/qk[14][3]_i_8/O
                         net (fo=3, routed)           0.307    16.737    cpu0/LSCtrl/qk[14][3]_i_8_n_0
    SLICE_X21Y114        LUT5 (Prop_lut5_I4_O)        0.124    16.861 r  cpu0/LSCtrl/qk[15][3]_i_9/O
                         net (fo=35, routed)          0.936    17.797    cpu0/LSBuffer/rob_id_ls_cdb_out_reg[3]
    SLICE_X19Y109        LUT6 (Prop_lut6_I0_O)        0.124    17.921 r  cpu0/LSBuffer/qk[4][3]_i_4/O
                         net (fo=33, routed)          0.875    18.796    cpu0/qk_reg[4][0]
    SLICE_X10Y103        LUT3 (Prop_lut3_I0_O)        0.124    18.920 f  cpu0/vk[4][27]_i_2/O
                         net (fo=1, routed)           0.670    19.590    cpu0/LSBuffer/result_ls_cdb_out_reg[27]_8
    SLICE_X10Y103        LUT6 (Prop_lut6_I1_O)        0.124    19.714 r  cpu0/LSBuffer/vk[4][27]_i_1/O
                         net (fo=1, routed)           0.000    19.714    cpu0/LSBuffer/vk[4][27]_i_1_n_0
    SLICE_X10Y103        FDRE                                         r  cpu0/LSBuffer/vk_reg[4][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.615    14.956    cpu0/LSBuffer/EXCLK_IBUF_BUFG
    SLICE_X10Y103        FDRE                                         r  cpu0/LSBuffer/vk_reg[4][27]/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X10Y103        FDRE (Setup_fdre_C_D)        0.081    15.269    cpu0/LSBuffer/vk_reg[4][27]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -19.714    
  -------------------------------------------------------------------
                         slack                                 -4.445    

Slack (VIOLATED) :        -4.439ns  (required time - arrival time)
  Source:                 cpu0/InstQueue/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/LSBuffer/vk_reg[7][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.461ns  (logic 3.463ns (23.947%)  route 10.998ns (76.053%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.726     5.247    cpu0/InstQueue/EXCLK_IBUF_BUFG
    SLICE_X35Y117        FDRE                                         r  cpu0/InstQueue/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_fdre_C_Q)         0.456     5.703 r  cpu0/InstQueue/head_reg[1]/Q
                         net (fo=76, routed)          1.038     6.742    cpu0/InstQueue/inst_queue_reg_0_7_6_11/ADDRA1
    SLICE_X34Y119        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     6.888 f  cpu0/InstQueue/inst_queue_reg_0_7_6_11/RAMA/O
                         net (fo=34, routed)          1.039     7.927    cpu0/inst_iq_dec[6]
    SLICE_X37Y118        LUT5 (Prop_lut5_I1_O)        0.328     8.255 r  cpu0/op_type_reg_r1_0_15_0_2_i_5/O
                         net (fo=3, routed)           0.586     8.841    cpu0/InstQueue/inst_iq_out_reg[1][0]
    SLICE_X37Y119        LUT3 (Prop_lut3_I0_O)        0.124     8.965 r  cpu0/InstQueue/op_reg_0_15_0_5_i_9/O
                         net (fo=92, routed)          0.161     9.126    cpu0/RS/inst_iq_out_reg[1]
    SLICE_X37Y119        LUT5 (Prop_lut5_I1_O)        0.124     9.250 f  cpu0/RS/rob_id_reg_r1_0_31_0_3_i_11/O
                         net (fo=129, routed)         0.720     9.970    hci0/uart_blk/uart_tx_fifo/rs_cnt_reg[4]
    SLICE_X34Y122        LUT5 (Prop_lut5_I4_O)        0.124    10.094 r  hci0/uart_blk/uart_tx_fifo/rob_id_reg_r3_0_31_0_3_i_5/O
                         net (fo=270, routed)         0.594    10.688    cpu0/RegFile/rs2_dp_in[0]
    SLICE_X34Y121        LUT6 (Prop_lut6_I4_O)        0.124    10.812 r  cpu0/RegFile/qk[15][3]_i_34/O
                         net (fo=1, routed)           0.000    10.812    cpu0/RegFile/qk[15][3]_i_34_n_0
    SLICE_X34Y121        MUXF7 (Prop_muxf7_I1_O)      0.214    11.026 r  cpu0/RegFile/qk_reg[15][3]_i_21/O
                         net (fo=1, routed)           0.824    11.849    cpu0/RegFile/qk_reg[15][3]_i_21_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I5_O)        0.297    12.146 r  cpu0/RegFile/qk[15][3]_i_11/O
                         net (fo=76, routed)          0.526    12.672    cpu0/RegFile/rs2_busy_rf_dp
    SLICE_X32Y122        LUT6 (Prop_lut6_I5_O)        0.124    12.796 r  cpu0/RegFile/qk[15][3]_i_36/O
                         net (fo=132, routed)         0.753    13.549    cpu0/ROB/rs2_rob_dp_rob[0]
    SLICE_X32Y124        LUT6 (Prop_lut6_I4_O)        0.124    13.673 f  cpu0/ROB/qk[15][3]_i_23/O
                         net (fo=1, routed)           0.000    13.673    cpu0/ROB/qk[15][3]_i_23_n_0
    SLICE_X32Y124        MUXF7 (Prop_muxf7_I0_O)      0.238    13.911 f  cpu0/ROB/qk_reg[15][3]_i_16/O
                         net (fo=1, routed)           0.000    13.911    cpu0/ROB/qk_reg[15][3]_i_16_n_0
    SLICE_X32Y124        MUXF8 (Prop_muxf8_I0_O)      0.104    14.015 f  cpu0/ROB/qk_reg[15][3]_i_10/O
                         net (fo=72, routed)          1.221    15.235    cpu0/RegFile/rs2_rdy_rob_dp
    SLICE_X28Y114        LUT6 (Prop_lut6_I1_O)        0.316    15.551 r  cpu0/RegFile/qk[15][0]_i_2/O
                         net (fo=16, routed)          0.755    16.306    cpu0/LSCtrl/qk_dp_lsb[0]
    SLICE_X23Y114        LUT4 (Prop_lut4_I3_O)        0.124    16.430 r  cpu0/LSCtrl/qk[14][3]_i_8/O
                         net (fo=3, routed)           0.307    16.737    cpu0/LSCtrl/qk[14][3]_i_8_n_0
    SLICE_X21Y114        LUT5 (Prop_lut5_I4_O)        0.124    16.861 f  cpu0/LSCtrl/qk[15][3]_i_9/O
                         net (fo=35, routed)          0.827    17.688    cpu0/LSBuffer/rob_id_ls_cdb_out_reg[3]
    SLICE_X17Y108        LUT6 (Prop_lut6_I0_O)        0.124    17.812 f  cpu0/LSBuffer/vk[7][31]_i_5/O
                         net (fo=27, routed)          0.979    18.791    cpu0/LSBuffer/vk_reg[7][14]_0
    SLICE_X10Y102        LUT3 (Prop_lut3_I1_O)        0.124    18.915 f  cpu0/LSBuffer/vk[7][28]_i_2/O
                         net (fo=1, routed)           0.670    19.585    cpu0/LSBuffer/vk[7][28]_i_2_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I1_O)        0.124    19.709 r  cpu0/LSBuffer/vk[7][28]_i_1/O
                         net (fo=1, routed)           0.000    19.709    cpu0/LSBuffer/vk[7][28]_i_1_n_0
    SLICE_X10Y102        FDRE                                         r  cpu0/LSBuffer/vk_reg[7][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.616    14.957    cpu0/LSBuffer/EXCLK_IBUF_BUFG
    SLICE_X10Y102        FDRE                                         r  cpu0/LSBuffer/vk_reg[7][28]/C
                         clock pessimism              0.267    15.224    
                         clock uncertainty           -0.035    15.189    
    SLICE_X10Y102        FDRE (Setup_fdre_C_D)        0.081    15.270    cpu0/LSBuffer/vk_reg[7][28]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -19.709    
  -------------------------------------------------------------------
                         slack                                 -4.439    

Slack (VIOLATED) :        -4.418ns  (required time - arrival time)
  Source:                 cpu0/InstQueue/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/RS/vk_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.314ns  (logic 3.463ns (24.193%)  route 10.851ns (75.807%))
  Logic Levels:           18  (LUT3=2 LUT5=5 LUT6=7 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.726     5.247    cpu0/InstQueue/EXCLK_IBUF_BUFG
    SLICE_X35Y117        FDRE                                         r  cpu0/InstQueue/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_fdre_C_Q)         0.456     5.703 r  cpu0/InstQueue/head_reg[1]/Q
                         net (fo=76, routed)          1.038     6.742    cpu0/InstQueue/inst_queue_reg_0_7_6_11/ADDRA1
    SLICE_X34Y119        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     6.888 f  cpu0/InstQueue/inst_queue_reg_0_7_6_11/RAMA/O
                         net (fo=34, routed)          1.039     7.927    cpu0/inst_iq_dec[6]
    SLICE_X37Y118        LUT5 (Prop_lut5_I1_O)        0.328     8.255 r  cpu0/op_type_reg_r1_0_15_0_2_i_5/O
                         net (fo=3, routed)           0.586     8.841    cpu0/InstQueue/inst_iq_out_reg[1][0]
    SLICE_X37Y119        LUT3 (Prop_lut3_I0_O)        0.124     8.965 r  cpu0/InstQueue/op_reg_0_15_0_5_i_9/O
                         net (fo=92, routed)          0.161     9.126    cpu0/RS/inst_iq_out_reg[1]
    SLICE_X37Y119        LUT5 (Prop_lut5_I1_O)        0.124     9.250 f  cpu0/RS/rob_id_reg_r1_0_31_0_3_i_11/O
                         net (fo=129, routed)         0.720     9.970    hci0/uart_blk/uart_tx_fifo/rs_cnt_reg[4]
    SLICE_X34Y122        LUT5 (Prop_lut5_I4_O)        0.124    10.094 r  hci0/uart_blk/uart_tx_fifo/rob_id_reg_r3_0_31_0_3_i_5/O
                         net (fo=270, routed)         0.594    10.688    cpu0/RegFile/rs2_dp_in[0]
    SLICE_X34Y121        LUT6 (Prop_lut6_I4_O)        0.124    10.812 r  cpu0/RegFile/qk[15][3]_i_34/O
                         net (fo=1, routed)           0.000    10.812    cpu0/RegFile/qk[15][3]_i_34_n_0
    SLICE_X34Y121        MUXF7 (Prop_muxf7_I1_O)      0.214    11.026 r  cpu0/RegFile/qk_reg[15][3]_i_21/O
                         net (fo=1, routed)           0.824    11.849    cpu0/RegFile/qk_reg[15][3]_i_21_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I5_O)        0.297    12.146 r  cpu0/RegFile/qk[15][3]_i_11/O
                         net (fo=76, routed)          0.526    12.672    cpu0/RegFile/rs2_busy_rf_dp
    SLICE_X32Y122        LUT6 (Prop_lut6_I5_O)        0.124    12.796 r  cpu0/RegFile/qk[15][3]_i_36/O
                         net (fo=132, routed)         0.753    13.549    cpu0/ROB/rs2_rob_dp_rob[0]
    SLICE_X32Y124        LUT6 (Prop_lut6_I4_O)        0.124    13.673 f  cpu0/ROB/qk[15][3]_i_23/O
                         net (fo=1, routed)           0.000    13.673    cpu0/ROB/qk[15][3]_i_23_n_0
    SLICE_X32Y124        MUXF7 (Prop_muxf7_I0_O)      0.238    13.911 f  cpu0/ROB/qk_reg[15][3]_i_16/O
                         net (fo=1, routed)           0.000    13.911    cpu0/ROB/qk_reg[15][3]_i_16_n_0
    SLICE_X32Y124        MUXF8 (Prop_muxf8_I0_O)      0.104    14.015 f  cpu0/ROB/qk_reg[15][3]_i_10/O
                         net (fo=72, routed)          0.809    14.824    cpu0/rs2_rdy_rob_dp
    SLICE_X33Y126        LUT5 (Prop_lut5_I1_O)        0.316    15.140 r  cpu0/qk[0][0]_i_3/O
                         net (fo=18, routed)          0.599    15.739    cpu0/RegFile/qk_dp_rs[0]
    SLICE_X33Y128        LUT6 (Prop_lut6_I0_O)        0.124    15.863 r  cpu0/RegFile/qk[0][3]_i_16/O
                         net (fo=65, routed)          0.193    16.057    cpu0/RegFile/qk[0][3]_i_16_n_0
    SLICE_X33Y128        LUT3 (Prop_lut3_I2_O)        0.124    16.181 r  cpu0/RegFile/vk[15][31]_i_9/O
                         net (fo=512, routed)         1.810    17.991    cpu0/RS/p_64_out
    SLICE_X54Y144        LUT5 (Prop_lut5_I2_O)        0.124    18.115 r  cpu0/RS/vk[0][19]_i_5/O
                         net (fo=2, routed)           0.649    18.764    cpu0/RS/vk_reg[0][19]_1
    SLICE_X54Y144        LUT6 (Prop_lut6_I5_O)        0.124    18.888 r  cpu0/RS/vk[0][19]_i_2__0/O
                         net (fo=1, routed)           0.549    19.437    cpu0/LSCtrl/rdy_ls_cdb_out_reg_rep__24_19
    SLICE_X57Y145        LUT6 (Prop_lut6_I3_O)        0.124    19.561 r  cpu0/LSCtrl/vk[0][19]_i_1__0/O
                         net (fo=1, routed)           0.000    19.561    cpu0/RS/result_ls_cdb_out_reg[31]_62[19]
    SLICE_X57Y145        FDRE                                         r  cpu0/RS/vk_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.613    14.954    cpu0/RS/EXCLK_IBUF_BUFG
    SLICE_X57Y145        FDRE                                         r  cpu0/RS/vk_reg[0][19]/C
                         clock pessimism              0.196    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X57Y145        FDRE (Setup_fdre_C_D)        0.029    15.144    cpu0/RS/vk_reg[0][19]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -19.561    
  -------------------------------------------------------------------
                         slack                                 -4.418    

Slack (VIOLATED) :        -4.413ns  (required time - arrival time)
  Source:                 cpu0/InstQueue/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/LSBuffer/vk_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.452ns  (logic 3.463ns (23.962%)  route 10.989ns (76.038%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.726     5.247    cpu0/InstQueue/EXCLK_IBUF_BUFG
    SLICE_X35Y117        FDRE                                         r  cpu0/InstQueue/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_fdre_C_Q)         0.456     5.703 r  cpu0/InstQueue/head_reg[1]/Q
                         net (fo=76, routed)          1.038     6.742    cpu0/InstQueue/inst_queue_reg_0_7_6_11/ADDRA1
    SLICE_X34Y119        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     6.888 f  cpu0/InstQueue/inst_queue_reg_0_7_6_11/RAMA/O
                         net (fo=34, routed)          1.039     7.927    cpu0/inst_iq_dec[6]
    SLICE_X37Y118        LUT5 (Prop_lut5_I1_O)        0.328     8.255 r  cpu0/op_type_reg_r1_0_15_0_2_i_5/O
                         net (fo=3, routed)           0.586     8.841    cpu0/InstQueue/inst_iq_out_reg[1][0]
    SLICE_X37Y119        LUT3 (Prop_lut3_I0_O)        0.124     8.965 r  cpu0/InstQueue/op_reg_0_15_0_5_i_9/O
                         net (fo=92, routed)          0.161     9.126    cpu0/RS/inst_iq_out_reg[1]
    SLICE_X37Y119        LUT5 (Prop_lut5_I1_O)        0.124     9.250 f  cpu0/RS/rob_id_reg_r1_0_31_0_3_i_11/O
                         net (fo=129, routed)         0.720     9.970    hci0/uart_blk/uart_tx_fifo/rs_cnt_reg[4]
    SLICE_X34Y122        LUT5 (Prop_lut5_I4_O)        0.124    10.094 r  hci0/uart_blk/uart_tx_fifo/rob_id_reg_r3_0_31_0_3_i_5/O
                         net (fo=270, routed)         0.594    10.688    cpu0/RegFile/rs2_dp_in[0]
    SLICE_X34Y121        LUT6 (Prop_lut6_I4_O)        0.124    10.812 r  cpu0/RegFile/qk[15][3]_i_34/O
                         net (fo=1, routed)           0.000    10.812    cpu0/RegFile/qk[15][3]_i_34_n_0
    SLICE_X34Y121        MUXF7 (Prop_muxf7_I1_O)      0.214    11.026 r  cpu0/RegFile/qk_reg[15][3]_i_21/O
                         net (fo=1, routed)           0.824    11.849    cpu0/RegFile/qk_reg[15][3]_i_21_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I5_O)        0.297    12.146 r  cpu0/RegFile/qk[15][3]_i_11/O
                         net (fo=76, routed)          0.526    12.672    cpu0/RegFile/rs2_busy_rf_dp
    SLICE_X32Y122        LUT6 (Prop_lut6_I5_O)        0.124    12.796 r  cpu0/RegFile/qk[15][3]_i_36/O
                         net (fo=132, routed)         0.753    13.549    cpu0/ROB/rs2_rob_dp_rob[0]
    SLICE_X32Y124        LUT6 (Prop_lut6_I4_O)        0.124    13.673 f  cpu0/ROB/qk[15][3]_i_23/O
                         net (fo=1, routed)           0.000    13.673    cpu0/ROB/qk[15][3]_i_23_n_0
    SLICE_X32Y124        MUXF7 (Prop_muxf7_I0_O)      0.238    13.911 f  cpu0/ROB/qk_reg[15][3]_i_16/O
                         net (fo=1, routed)           0.000    13.911    cpu0/ROB/qk_reg[15][3]_i_16_n_0
    SLICE_X32Y124        MUXF8 (Prop_muxf8_I0_O)      0.104    14.015 f  cpu0/ROB/qk_reg[15][3]_i_10/O
                         net (fo=72, routed)          1.221    15.235    cpu0/RegFile/rs2_rdy_rob_dp
    SLICE_X28Y114        LUT6 (Prop_lut6_I1_O)        0.316    15.551 r  cpu0/RegFile/qk[15][0]_i_2/O
                         net (fo=16, routed)          0.755    16.306    cpu0/LSCtrl/qk_dp_lsb[0]
    SLICE_X23Y114        LUT4 (Prop_lut4_I3_O)        0.124    16.430 r  cpu0/LSCtrl/qk[14][3]_i_8/O
                         net (fo=3, routed)           0.307    16.737    cpu0/LSCtrl/qk[14][3]_i_8_n_0
    SLICE_X21Y114        LUT5 (Prop_lut5_I4_O)        0.124    16.861 f  cpu0/LSCtrl/qk[15][3]_i_9/O
                         net (fo=35, routed)          0.921    17.782    cpu0/LSBuffer/rob_id_ls_cdb_out_reg[3]
    SLICE_X17Y107        LUT6 (Prop_lut6_I0_O)        0.124    17.906 f  cpu0/LSBuffer/vk[0][31]_i_5/O
                         net (fo=25, routed)          1.117    19.023    cpu0/LSBuffer_n_174
    SLICE_X1Y107         LUT3 (Prop_lut3_I0_O)        0.124    19.147 r  cpu0/vk[0][25]_i_2/O
                         net (fo=1, routed)           0.428    19.575    cpu0/LSBuffer/result_ls_cdb_out_reg[25]_15
    SLICE_X1Y108         LUT6 (Prop_lut6_I1_O)        0.124    19.699 r  cpu0/LSBuffer/vk[0][25]_i_1/O
                         net (fo=1, routed)           0.000    19.699    cpu0/LSBuffer/vk[0][25]_i_1_n_0
    SLICE_X1Y108         FDRE                                         r  cpu0/LSBuffer/vk_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.682    15.023    cpu0/LSBuffer/EXCLK_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  cpu0/LSBuffer/vk_reg[0][25]/C
                         clock pessimism              0.267    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X1Y108         FDRE (Setup_fdre_C_D)        0.031    15.286    cpu0/LSBuffer/vk_reg[0][25]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                         -19.699    
  -------------------------------------------------------------------
                         slack                                 -4.413    

Slack (VIOLATED) :        -4.406ns  (required time - arrival time)
  Source:                 cpu0/InstQueue/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/LSBuffer/vk_reg[2][20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.443ns  (logic 3.463ns (23.978%)  route 10.980ns (76.022%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.726     5.247    cpu0/InstQueue/EXCLK_IBUF_BUFG
    SLICE_X35Y117        FDRE                                         r  cpu0/InstQueue/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_fdre_C_Q)         0.456     5.703 r  cpu0/InstQueue/head_reg[1]/Q
                         net (fo=76, routed)          1.038     6.742    cpu0/InstQueue/inst_queue_reg_0_7_6_11/ADDRA1
    SLICE_X34Y119        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     6.888 f  cpu0/InstQueue/inst_queue_reg_0_7_6_11/RAMA/O
                         net (fo=34, routed)          1.039     7.927    cpu0/inst_iq_dec[6]
    SLICE_X37Y118        LUT5 (Prop_lut5_I1_O)        0.328     8.255 r  cpu0/op_type_reg_r1_0_15_0_2_i_5/O
                         net (fo=3, routed)           0.586     8.841    cpu0/InstQueue/inst_iq_out_reg[1][0]
    SLICE_X37Y119        LUT3 (Prop_lut3_I0_O)        0.124     8.965 r  cpu0/InstQueue/op_reg_0_15_0_5_i_9/O
                         net (fo=92, routed)          0.161     9.126    cpu0/RS/inst_iq_out_reg[1]
    SLICE_X37Y119        LUT5 (Prop_lut5_I1_O)        0.124     9.250 f  cpu0/RS/rob_id_reg_r1_0_31_0_3_i_11/O
                         net (fo=129, routed)         0.720     9.970    hci0/uart_blk/uart_tx_fifo/rs_cnt_reg[4]
    SLICE_X34Y122        LUT5 (Prop_lut5_I4_O)        0.124    10.094 r  hci0/uart_blk/uart_tx_fifo/rob_id_reg_r3_0_31_0_3_i_5/O
                         net (fo=270, routed)         0.594    10.688    cpu0/RegFile/rs2_dp_in[0]
    SLICE_X34Y121        LUT6 (Prop_lut6_I4_O)        0.124    10.812 r  cpu0/RegFile/qk[15][3]_i_34/O
                         net (fo=1, routed)           0.000    10.812    cpu0/RegFile/qk[15][3]_i_34_n_0
    SLICE_X34Y121        MUXF7 (Prop_muxf7_I1_O)      0.214    11.026 r  cpu0/RegFile/qk_reg[15][3]_i_21/O
                         net (fo=1, routed)           0.824    11.849    cpu0/RegFile/qk_reg[15][3]_i_21_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I5_O)        0.297    12.146 r  cpu0/RegFile/qk[15][3]_i_11/O
                         net (fo=76, routed)          0.526    12.672    cpu0/RegFile/rs2_busy_rf_dp
    SLICE_X32Y122        LUT6 (Prop_lut6_I5_O)        0.124    12.796 r  cpu0/RegFile/qk[15][3]_i_36/O
                         net (fo=132, routed)         0.753    13.549    cpu0/ROB/rs2_rob_dp_rob[0]
    SLICE_X32Y124        LUT6 (Prop_lut6_I4_O)        0.124    13.673 f  cpu0/ROB/qk[15][3]_i_23/O
                         net (fo=1, routed)           0.000    13.673    cpu0/ROB/qk[15][3]_i_23_n_0
    SLICE_X32Y124        MUXF7 (Prop_muxf7_I0_O)      0.238    13.911 f  cpu0/ROB/qk_reg[15][3]_i_16/O
                         net (fo=1, routed)           0.000    13.911    cpu0/ROB/qk_reg[15][3]_i_16_n_0
    SLICE_X32Y124        MUXF8 (Prop_muxf8_I0_O)      0.104    14.015 f  cpu0/ROB/qk_reg[15][3]_i_10/O
                         net (fo=72, routed)          1.221    15.235    cpu0/RegFile/rs2_rdy_rob_dp
    SLICE_X28Y114        LUT6 (Prop_lut6_I1_O)        0.316    15.551 r  cpu0/RegFile/qk[15][0]_i_2/O
                         net (fo=16, routed)          0.755    16.306    cpu0/LSCtrl/qk_dp_lsb[0]
    SLICE_X23Y114        LUT4 (Prop_lut4_I3_O)        0.124    16.430 f  cpu0/LSCtrl/qk[14][3]_i_8/O
                         net (fo=3, routed)           0.307    16.737    cpu0/LSCtrl/qk[14][3]_i_8_n_0
    SLICE_X21Y114        LUT5 (Prop_lut5_I4_O)        0.124    16.861 r  cpu0/LSCtrl/qk[15][3]_i_9/O
                         net (fo=35, routed)          0.770    17.631    cpu0/LSBuffer/rob_id_ls_cdb_out_reg[3]
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    17.755 r  cpu0/LSBuffer/vk[2][31]_i_5/O
                         net (fo=20, routed)          1.013    18.768    cpu0/LSBuffer_n_166
    SLICE_X4Y103         LUT3 (Prop_lut3_I0_O)        0.124    18.892 f  cpu0/vk[2][20]_i_2/O
                         net (fo=1, routed)           0.674    19.566    cpu0/LSBuffer/result_ls_cdb_out_reg[20]_11
    SLICE_X4Y103         LUT6 (Prop_lut6_I1_O)        0.124    19.690 r  cpu0/LSBuffer/vk[2][20]_i_1/O
                         net (fo=1, routed)           0.000    19.690    cpu0/LSBuffer/vk[2][20]_i_1_n_0
    SLICE_X4Y103         FDRE                                         r  cpu0/LSBuffer/vk_reg[2][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.682    15.023    cpu0/LSBuffer/EXCLK_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  cpu0/LSBuffer/vk_reg[2][20]/C
                         clock pessimism              0.267    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X4Y103         FDRE (Setup_fdre_C_D)        0.029    15.284    cpu0/LSBuffer/vk_reg[2][20]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -19.690    
  -------------------------------------------------------------------
                         slack                                 -4.406    

Slack (VIOLATED) :        -4.403ns  (required time - arrival time)
  Source:                 cpu0/InstQueue/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/LSBuffer/vk_reg[4][20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.424ns  (logic 3.463ns (24.008%)  route 10.961ns (75.992%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.726     5.247    cpu0/InstQueue/EXCLK_IBUF_BUFG
    SLICE_X35Y117        FDRE                                         r  cpu0/InstQueue/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_fdre_C_Q)         0.456     5.703 r  cpu0/InstQueue/head_reg[1]/Q
                         net (fo=76, routed)          1.038     6.742    cpu0/InstQueue/inst_queue_reg_0_7_6_11/ADDRA1
    SLICE_X34Y119        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     6.888 f  cpu0/InstQueue/inst_queue_reg_0_7_6_11/RAMA/O
                         net (fo=34, routed)          1.039     7.927    cpu0/inst_iq_dec[6]
    SLICE_X37Y118        LUT5 (Prop_lut5_I1_O)        0.328     8.255 r  cpu0/op_type_reg_r1_0_15_0_2_i_5/O
                         net (fo=3, routed)           0.586     8.841    cpu0/InstQueue/inst_iq_out_reg[1][0]
    SLICE_X37Y119        LUT3 (Prop_lut3_I0_O)        0.124     8.965 r  cpu0/InstQueue/op_reg_0_15_0_5_i_9/O
                         net (fo=92, routed)          0.161     9.126    cpu0/RS/inst_iq_out_reg[1]
    SLICE_X37Y119        LUT5 (Prop_lut5_I1_O)        0.124     9.250 f  cpu0/RS/rob_id_reg_r1_0_31_0_3_i_11/O
                         net (fo=129, routed)         0.720     9.970    hci0/uart_blk/uart_tx_fifo/rs_cnt_reg[4]
    SLICE_X34Y122        LUT5 (Prop_lut5_I4_O)        0.124    10.094 r  hci0/uart_blk/uart_tx_fifo/rob_id_reg_r3_0_31_0_3_i_5/O
                         net (fo=270, routed)         0.594    10.688    cpu0/RegFile/rs2_dp_in[0]
    SLICE_X34Y121        LUT6 (Prop_lut6_I4_O)        0.124    10.812 r  cpu0/RegFile/qk[15][3]_i_34/O
                         net (fo=1, routed)           0.000    10.812    cpu0/RegFile/qk[15][3]_i_34_n_0
    SLICE_X34Y121        MUXF7 (Prop_muxf7_I1_O)      0.214    11.026 r  cpu0/RegFile/qk_reg[15][3]_i_21/O
                         net (fo=1, routed)           0.824    11.849    cpu0/RegFile/qk_reg[15][3]_i_21_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I5_O)        0.297    12.146 r  cpu0/RegFile/qk[15][3]_i_11/O
                         net (fo=76, routed)          0.526    12.672    cpu0/RegFile/rs2_busy_rf_dp
    SLICE_X32Y122        LUT6 (Prop_lut6_I5_O)        0.124    12.796 r  cpu0/RegFile/qk[15][3]_i_36/O
                         net (fo=132, routed)         0.753    13.549    cpu0/ROB/rs2_rob_dp_rob[0]
    SLICE_X32Y124        LUT6 (Prop_lut6_I4_O)        0.124    13.673 f  cpu0/ROB/qk[15][3]_i_23/O
                         net (fo=1, routed)           0.000    13.673    cpu0/ROB/qk[15][3]_i_23_n_0
    SLICE_X32Y124        MUXF7 (Prop_muxf7_I0_O)      0.238    13.911 f  cpu0/ROB/qk_reg[15][3]_i_16/O
                         net (fo=1, routed)           0.000    13.911    cpu0/ROB/qk_reg[15][3]_i_16_n_0
    SLICE_X32Y124        MUXF8 (Prop_muxf8_I0_O)      0.104    14.015 f  cpu0/ROB/qk_reg[15][3]_i_10/O
                         net (fo=72, routed)          1.221    15.235    cpu0/RegFile/rs2_rdy_rob_dp
    SLICE_X28Y114        LUT6 (Prop_lut6_I1_O)        0.316    15.551 r  cpu0/RegFile/qk[15][0]_i_2/O
                         net (fo=16, routed)          0.755    16.306    cpu0/LSCtrl/qk_dp_lsb[0]
    SLICE_X23Y114        LUT4 (Prop_lut4_I3_O)        0.124    16.430 r  cpu0/LSCtrl/qk[14][3]_i_8/O
                         net (fo=3, routed)           0.307    16.737    cpu0/LSCtrl/qk[14][3]_i_8_n_0
    SLICE_X21Y114        LUT5 (Prop_lut5_I4_O)        0.124    16.861 f  cpu0/LSCtrl/qk[15][3]_i_9/O
                         net (fo=35, routed)          0.936    17.797    cpu0/LSBuffer/rob_id_ls_cdb_out_reg[3]
    SLICE_X19Y109        LUT6 (Prop_lut6_I0_O)        0.124    17.921 f  cpu0/LSBuffer/qk[4][3]_i_4/O
                         net (fo=33, routed)          0.864    18.785    cpu0/qk_reg[4][0]
    SLICE_X10Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.909 r  cpu0/vk[4][20]_i_2/O
                         net (fo=1, routed)           0.638    19.547    cpu0/LSBuffer/result_ls_cdb_out_reg[20]_9
    SLICE_X10Y104        LUT6 (Prop_lut6_I1_O)        0.124    19.671 r  cpu0/LSBuffer/vk[4][20]_i_1/O
                         net (fo=1, routed)           0.000    19.671    cpu0/LSBuffer/vk[4][20]_i_1_n_0
    SLICE_X10Y104        FDRE                                         r  cpu0/LSBuffer/vk_reg[4][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.615    14.956    cpu0/LSBuffer/EXCLK_IBUF_BUFG
    SLICE_X10Y104        FDRE                                         r  cpu0/LSBuffer/vk_reg[4][20]/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X10Y104        FDRE (Setup_fdre_C_D)        0.081    15.269    cpu0/LSBuffer/vk_reg[4][20]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -19.672    
  -------------------------------------------------------------------
                         slack                                 -4.403    

Slack (VIOLATED) :        -4.399ns  (required time - arrival time)
  Source:                 cpu0/InstQueue/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/LSBuffer/vk_reg[4][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.369ns  (logic 3.463ns (24.101%)  route 10.906ns (75.899%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.726     5.247    cpu0/InstQueue/EXCLK_IBUF_BUFG
    SLICE_X35Y117        FDRE                                         r  cpu0/InstQueue/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_fdre_C_Q)         0.456     5.703 r  cpu0/InstQueue/head_reg[1]/Q
                         net (fo=76, routed)          1.038     6.742    cpu0/InstQueue/inst_queue_reg_0_7_6_11/ADDRA1
    SLICE_X34Y119        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     6.888 f  cpu0/InstQueue/inst_queue_reg_0_7_6_11/RAMA/O
                         net (fo=34, routed)          1.039     7.927    cpu0/inst_iq_dec[6]
    SLICE_X37Y118        LUT5 (Prop_lut5_I1_O)        0.328     8.255 r  cpu0/op_type_reg_r1_0_15_0_2_i_5/O
                         net (fo=3, routed)           0.586     8.841    cpu0/InstQueue/inst_iq_out_reg[1][0]
    SLICE_X37Y119        LUT3 (Prop_lut3_I0_O)        0.124     8.965 r  cpu0/InstQueue/op_reg_0_15_0_5_i_9/O
                         net (fo=92, routed)          0.161     9.126    cpu0/RS/inst_iq_out_reg[1]
    SLICE_X37Y119        LUT5 (Prop_lut5_I1_O)        0.124     9.250 f  cpu0/RS/rob_id_reg_r1_0_31_0_3_i_11/O
                         net (fo=129, routed)         0.720     9.970    hci0/uart_blk/uart_tx_fifo/rs_cnt_reg[4]
    SLICE_X34Y122        LUT5 (Prop_lut5_I4_O)        0.124    10.094 r  hci0/uart_blk/uart_tx_fifo/rob_id_reg_r3_0_31_0_3_i_5/O
                         net (fo=270, routed)         0.594    10.688    cpu0/RegFile/rs2_dp_in[0]
    SLICE_X34Y121        LUT6 (Prop_lut6_I4_O)        0.124    10.812 r  cpu0/RegFile/qk[15][3]_i_34/O
                         net (fo=1, routed)           0.000    10.812    cpu0/RegFile/qk[15][3]_i_34_n_0
    SLICE_X34Y121        MUXF7 (Prop_muxf7_I1_O)      0.214    11.026 r  cpu0/RegFile/qk_reg[15][3]_i_21/O
                         net (fo=1, routed)           0.824    11.849    cpu0/RegFile/qk_reg[15][3]_i_21_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I5_O)        0.297    12.146 r  cpu0/RegFile/qk[15][3]_i_11/O
                         net (fo=76, routed)          0.526    12.672    cpu0/RegFile/rs2_busy_rf_dp
    SLICE_X32Y122        LUT6 (Prop_lut6_I5_O)        0.124    12.796 r  cpu0/RegFile/qk[15][3]_i_36/O
                         net (fo=132, routed)         0.753    13.549    cpu0/ROB/rs2_rob_dp_rob[0]
    SLICE_X32Y124        LUT6 (Prop_lut6_I4_O)        0.124    13.673 f  cpu0/ROB/qk[15][3]_i_23/O
                         net (fo=1, routed)           0.000    13.673    cpu0/ROB/qk[15][3]_i_23_n_0
    SLICE_X32Y124        MUXF7 (Prop_muxf7_I0_O)      0.238    13.911 f  cpu0/ROB/qk_reg[15][3]_i_16/O
                         net (fo=1, routed)           0.000    13.911    cpu0/ROB/qk_reg[15][3]_i_16_n_0
    SLICE_X32Y124        MUXF8 (Prop_muxf8_I0_O)      0.104    14.015 f  cpu0/ROB/qk_reg[15][3]_i_10/O
                         net (fo=72, routed)          1.221    15.235    cpu0/RegFile/rs2_rdy_rob_dp
    SLICE_X28Y114        LUT6 (Prop_lut6_I1_O)        0.316    15.551 r  cpu0/RegFile/qk[15][0]_i_2/O
                         net (fo=16, routed)          0.755    16.306    cpu0/LSCtrl/qk_dp_lsb[0]
    SLICE_X23Y114        LUT4 (Prop_lut4_I3_O)        0.124    16.430 f  cpu0/LSCtrl/qk[14][3]_i_8/O
                         net (fo=3, routed)           0.307    16.737    cpu0/LSCtrl/qk[14][3]_i_8_n_0
    SLICE_X21Y114        LUT5 (Prop_lut5_I4_O)        0.124    16.861 r  cpu0/LSCtrl/qk[15][3]_i_9/O
                         net (fo=35, routed)          0.936    17.797    cpu0/LSBuffer/rob_id_ls_cdb_out_reg[3]
    SLICE_X19Y109        LUT6 (Prop_lut6_I0_O)        0.124    17.921 r  cpu0/LSBuffer/qk[4][3]_i_4/O
                         net (fo=33, routed)          0.782    18.703    cpu0/qk_reg[4][0]
    SLICE_X15Y103        LUT3 (Prop_lut3_I0_O)        0.124    18.827 f  cpu0/vk[4][6]_i_3/O
                         net (fo=1, routed)           0.665    19.492    cpu0/LSBuffer/result_ls_cdb_out_reg[6]_6
    SLICE_X15Y103        LUT6 (Prop_lut6_I3_O)        0.124    19.616 r  cpu0/LSBuffer/vk[4][6]_i_1/O
                         net (fo=1, routed)           0.000    19.616    cpu0/LSBuffer/vk[4][6]_i_1_n_0
    SLICE_X15Y103        FDRE                                         r  cpu0/LSBuffer/vk_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.615    14.956    cpu0/LSBuffer/EXCLK_IBUF_BUFG
    SLICE_X15Y103        FDRE                                         r  cpu0/LSBuffer/vk_reg[4][6]/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X15Y103        FDRE (Setup_fdre_C_D)        0.029    15.217    cpu0/LSBuffer/vk_reg[4][6]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -19.616    
  -------------------------------------------------------------------
                         slack                                 -4.399    

Slack (VIOLATED) :        -4.397ns  (required time - arrival time)
  Source:                 cpu0/InstQueue/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/LSBuffer/vk_reg[7][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.420ns  (logic 3.463ns (24.016%)  route 10.957ns (75.984%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.726     5.247    cpu0/InstQueue/EXCLK_IBUF_BUFG
    SLICE_X35Y117        FDRE                                         r  cpu0/InstQueue/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_fdre_C_Q)         0.456     5.703 r  cpu0/InstQueue/head_reg[1]/Q
                         net (fo=76, routed)          1.038     6.742    cpu0/InstQueue/inst_queue_reg_0_7_6_11/ADDRA1
    SLICE_X34Y119        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     6.888 f  cpu0/InstQueue/inst_queue_reg_0_7_6_11/RAMA/O
                         net (fo=34, routed)          1.039     7.927    cpu0/inst_iq_dec[6]
    SLICE_X37Y118        LUT5 (Prop_lut5_I1_O)        0.328     8.255 r  cpu0/op_type_reg_r1_0_15_0_2_i_5/O
                         net (fo=3, routed)           0.586     8.841    cpu0/InstQueue/inst_iq_out_reg[1][0]
    SLICE_X37Y119        LUT3 (Prop_lut3_I0_O)        0.124     8.965 r  cpu0/InstQueue/op_reg_0_15_0_5_i_9/O
                         net (fo=92, routed)          0.161     9.126    cpu0/RS/inst_iq_out_reg[1]
    SLICE_X37Y119        LUT5 (Prop_lut5_I1_O)        0.124     9.250 f  cpu0/RS/rob_id_reg_r1_0_31_0_3_i_11/O
                         net (fo=129, routed)         0.720     9.970    hci0/uart_blk/uart_tx_fifo/rs_cnt_reg[4]
    SLICE_X34Y122        LUT5 (Prop_lut5_I4_O)        0.124    10.094 r  hci0/uart_blk/uart_tx_fifo/rob_id_reg_r3_0_31_0_3_i_5/O
                         net (fo=270, routed)         0.594    10.688    cpu0/RegFile/rs2_dp_in[0]
    SLICE_X34Y121        LUT6 (Prop_lut6_I4_O)        0.124    10.812 r  cpu0/RegFile/qk[15][3]_i_34/O
                         net (fo=1, routed)           0.000    10.812    cpu0/RegFile/qk[15][3]_i_34_n_0
    SLICE_X34Y121        MUXF7 (Prop_muxf7_I1_O)      0.214    11.026 r  cpu0/RegFile/qk_reg[15][3]_i_21/O
                         net (fo=1, routed)           0.824    11.849    cpu0/RegFile/qk_reg[15][3]_i_21_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I5_O)        0.297    12.146 r  cpu0/RegFile/qk[15][3]_i_11/O
                         net (fo=76, routed)          0.526    12.672    cpu0/RegFile/rs2_busy_rf_dp
    SLICE_X32Y122        LUT6 (Prop_lut6_I5_O)        0.124    12.796 r  cpu0/RegFile/qk[15][3]_i_36/O
                         net (fo=132, routed)         0.753    13.549    cpu0/ROB/rs2_rob_dp_rob[0]
    SLICE_X32Y124        LUT6 (Prop_lut6_I4_O)        0.124    13.673 f  cpu0/ROB/qk[15][3]_i_23/O
                         net (fo=1, routed)           0.000    13.673    cpu0/ROB/qk[15][3]_i_23_n_0
    SLICE_X32Y124        MUXF7 (Prop_muxf7_I0_O)      0.238    13.911 f  cpu0/ROB/qk_reg[15][3]_i_16/O
                         net (fo=1, routed)           0.000    13.911    cpu0/ROB/qk_reg[15][3]_i_16_n_0
    SLICE_X32Y124        MUXF8 (Prop_muxf8_I0_O)      0.104    14.015 f  cpu0/ROB/qk_reg[15][3]_i_10/O
                         net (fo=72, routed)          1.221    15.235    cpu0/RegFile/rs2_rdy_rob_dp
    SLICE_X28Y114        LUT6 (Prop_lut6_I1_O)        0.316    15.551 r  cpu0/RegFile/qk[15][0]_i_2/O
                         net (fo=16, routed)          0.755    16.306    cpu0/LSCtrl/qk_dp_lsb[0]
    SLICE_X23Y114        LUT4 (Prop_lut4_I3_O)        0.124    16.430 f  cpu0/LSCtrl/qk[14][3]_i_8/O
                         net (fo=3, routed)           0.307    16.737    cpu0/LSCtrl/qk[14][3]_i_8_n_0
    SLICE_X21Y114        LUT5 (Prop_lut5_I4_O)        0.124    16.861 r  cpu0/LSCtrl/qk[15][3]_i_9/O
                         net (fo=35, routed)          0.827    17.688    cpu0/LSBuffer/rob_id_ls_cdb_out_reg[3]
    SLICE_X17Y108        LUT6 (Prop_lut6_I0_O)        0.124    17.812 r  cpu0/LSBuffer/vk[7][31]_i_5/O
                         net (fo=27, routed)          0.937    18.749    cpu0/LSBuffer/vk_reg[7][14]_0
    SLICE_X12Y102        LUT3 (Prop_lut3_I1_O)        0.124    18.873 r  cpu0/LSBuffer/vk[7][9]_i_2/O
                         net (fo=1, routed)           0.670    19.543    cpu0/LSBuffer/vk[7][9]_i_2_n_0
    SLICE_X12Y102        LUT6 (Prop_lut6_I1_O)        0.124    19.667 r  cpu0/LSBuffer/vk[7][9]_i_1/O
                         net (fo=1, routed)           0.000    19.667    cpu0/LSBuffer/vk[7][9]_i_1_n_0
    SLICE_X12Y102        FDRE                                         r  cpu0/LSBuffer/vk_reg[7][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.616    14.957    cpu0/LSBuffer/EXCLK_IBUF_BUFG
    SLICE_X12Y102        FDRE                                         r  cpu0/LSBuffer/vk_reg[7][9]/C
                         clock pessimism              0.267    15.224    
                         clock uncertainty           -0.035    15.189    
    SLICE_X12Y102        FDRE (Setup_fdre_C_D)        0.081    15.270    cpu0/LSBuffer/vk_reg[7][9]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -19.667    
  -------------------------------------------------------------------
                         slack                                 -4.397    

Slack (VIOLATED) :        -4.391ns  (required time - arrival time)
  Source:                 cpu0/InstQueue/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/LSBuffer/vk_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.479ns  (logic 3.463ns (23.917%)  route 11.016ns (76.083%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.726     5.247    cpu0/InstQueue/EXCLK_IBUF_BUFG
    SLICE_X35Y117        FDRE                                         r  cpu0/InstQueue/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_fdre_C_Q)         0.456     5.703 r  cpu0/InstQueue/head_reg[1]/Q
                         net (fo=76, routed)          1.038     6.742    cpu0/InstQueue/inst_queue_reg_0_7_6_11/ADDRA1
    SLICE_X34Y119        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     6.888 f  cpu0/InstQueue/inst_queue_reg_0_7_6_11/RAMA/O
                         net (fo=34, routed)          1.039     7.927    cpu0/inst_iq_dec[6]
    SLICE_X37Y118        LUT5 (Prop_lut5_I1_O)        0.328     8.255 r  cpu0/op_type_reg_r1_0_15_0_2_i_5/O
                         net (fo=3, routed)           0.586     8.841    cpu0/InstQueue/inst_iq_out_reg[1][0]
    SLICE_X37Y119        LUT3 (Prop_lut3_I0_O)        0.124     8.965 r  cpu0/InstQueue/op_reg_0_15_0_5_i_9/O
                         net (fo=92, routed)          0.161     9.126    cpu0/RS/inst_iq_out_reg[1]
    SLICE_X37Y119        LUT5 (Prop_lut5_I1_O)        0.124     9.250 f  cpu0/RS/rob_id_reg_r1_0_31_0_3_i_11/O
                         net (fo=129, routed)         0.720     9.970    hci0/uart_blk/uart_tx_fifo/rs_cnt_reg[4]
    SLICE_X34Y122        LUT5 (Prop_lut5_I4_O)        0.124    10.094 r  hci0/uart_blk/uart_tx_fifo/rob_id_reg_r3_0_31_0_3_i_5/O
                         net (fo=270, routed)         0.594    10.688    cpu0/RegFile/rs2_dp_in[0]
    SLICE_X34Y121        LUT6 (Prop_lut6_I4_O)        0.124    10.812 r  cpu0/RegFile/qk[15][3]_i_34/O
                         net (fo=1, routed)           0.000    10.812    cpu0/RegFile/qk[15][3]_i_34_n_0
    SLICE_X34Y121        MUXF7 (Prop_muxf7_I1_O)      0.214    11.026 r  cpu0/RegFile/qk_reg[15][3]_i_21/O
                         net (fo=1, routed)           0.824    11.849    cpu0/RegFile/qk_reg[15][3]_i_21_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I5_O)        0.297    12.146 r  cpu0/RegFile/qk[15][3]_i_11/O
                         net (fo=76, routed)          0.526    12.672    cpu0/RegFile/rs2_busy_rf_dp
    SLICE_X32Y122        LUT6 (Prop_lut6_I5_O)        0.124    12.796 r  cpu0/RegFile/qk[15][3]_i_36/O
                         net (fo=132, routed)         0.753    13.549    cpu0/ROB/rs2_rob_dp_rob[0]
    SLICE_X32Y124        LUT6 (Prop_lut6_I4_O)        0.124    13.673 f  cpu0/ROB/qk[15][3]_i_23/O
                         net (fo=1, routed)           0.000    13.673    cpu0/ROB/qk[15][3]_i_23_n_0
    SLICE_X32Y124        MUXF7 (Prop_muxf7_I0_O)      0.238    13.911 f  cpu0/ROB/qk_reg[15][3]_i_16/O
                         net (fo=1, routed)           0.000    13.911    cpu0/ROB/qk_reg[15][3]_i_16_n_0
    SLICE_X32Y124        MUXF8 (Prop_muxf8_I0_O)      0.104    14.015 f  cpu0/ROB/qk_reg[15][3]_i_10/O
                         net (fo=72, routed)          1.221    15.235    cpu0/RegFile/rs2_rdy_rob_dp
    SLICE_X28Y114        LUT6 (Prop_lut6_I1_O)        0.316    15.551 r  cpu0/RegFile/qk[15][0]_i_2/O
                         net (fo=16, routed)          0.755    16.306    cpu0/LSCtrl/qk_dp_lsb[0]
    SLICE_X23Y114        LUT4 (Prop_lut4_I3_O)        0.124    16.430 r  cpu0/LSCtrl/qk[14][3]_i_8/O
                         net (fo=3, routed)           0.307    16.737    cpu0/LSCtrl/qk[14][3]_i_8_n_0
    SLICE_X21Y114        LUT5 (Prop_lut5_I4_O)        0.124    16.861 f  cpu0/LSCtrl/qk[15][3]_i_9/O
                         net (fo=35, routed)          0.921    17.782    cpu0/LSBuffer/rob_id_ls_cdb_out_reg[3]
    SLICE_X17Y107        LUT6 (Prop_lut6_I0_O)        0.124    17.906 f  cpu0/LSBuffer/vk[0][31]_i_5/O
                         net (fo=25, routed)          0.903    18.808    cpu0/LSBuffer_n_174
    SLICE_X6Y106         LUT3 (Prop_lut3_I0_O)        0.124    18.932 r  cpu0/vk[0][28]_i_2/O
                         net (fo=1, routed)           0.670    19.602    cpu0/LSBuffer/result_ls_cdb_out_reg[28]_13
    SLICE_X6Y106         LUT6 (Prop_lut6_I1_O)        0.124    19.726 r  cpu0/LSBuffer/vk[0][28]_i_1/O
                         net (fo=1, routed)           0.000    19.726    cpu0/LSBuffer/vk[0][28]_i_1_n_0
    SLICE_X6Y106         FDRE                                         r  cpu0/LSBuffer/vk_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.682    15.023    cpu0/LSBuffer/EXCLK_IBUF_BUFG
    SLICE_X6Y106         FDRE                                         r  cpu0/LSBuffer/vk_reg[0][28]/C
                         clock pessimism              0.267    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X6Y106         FDRE (Setup_fdre_C_D)        0.081    15.336    cpu0/LSBuffer/vk_reg[0][28]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -19.727    
  -------------------------------------------------------------------
                         slack                                 -4.391    

Slack (VIOLATED) :        -4.389ns  (required time - arrival time)
  Source:                 cpu0/InstQueue/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/LSBuffer/vk_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.361ns  (logic 3.463ns (24.114%)  route 10.898ns (75.886%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.726     5.247    cpu0/InstQueue/EXCLK_IBUF_BUFG
    SLICE_X35Y117        FDRE                                         r  cpu0/InstQueue/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_fdre_C_Q)         0.456     5.703 r  cpu0/InstQueue/head_reg[1]/Q
                         net (fo=76, routed)          1.038     6.742    cpu0/InstQueue/inst_queue_reg_0_7_6_11/ADDRA1
    SLICE_X34Y119        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     6.888 f  cpu0/InstQueue/inst_queue_reg_0_7_6_11/RAMA/O
                         net (fo=34, routed)          1.039     7.927    cpu0/inst_iq_dec[6]
    SLICE_X37Y118        LUT5 (Prop_lut5_I1_O)        0.328     8.255 r  cpu0/op_type_reg_r1_0_15_0_2_i_5/O
                         net (fo=3, routed)           0.586     8.841    cpu0/InstQueue/inst_iq_out_reg[1][0]
    SLICE_X37Y119        LUT3 (Prop_lut3_I0_O)        0.124     8.965 r  cpu0/InstQueue/op_reg_0_15_0_5_i_9/O
                         net (fo=92, routed)          0.161     9.126    cpu0/RS/inst_iq_out_reg[1]
    SLICE_X37Y119        LUT5 (Prop_lut5_I1_O)        0.124     9.250 f  cpu0/RS/rob_id_reg_r1_0_31_0_3_i_11/O
                         net (fo=129, routed)         0.720     9.970    hci0/uart_blk/uart_tx_fifo/rs_cnt_reg[4]
    SLICE_X34Y122        LUT5 (Prop_lut5_I4_O)        0.124    10.094 r  hci0/uart_blk/uart_tx_fifo/rob_id_reg_r3_0_31_0_3_i_5/O
                         net (fo=270, routed)         0.594    10.688    cpu0/RegFile/rs2_dp_in[0]
    SLICE_X34Y121        LUT6 (Prop_lut6_I4_O)        0.124    10.812 r  cpu0/RegFile/qk[15][3]_i_34/O
                         net (fo=1, routed)           0.000    10.812    cpu0/RegFile/qk[15][3]_i_34_n_0
    SLICE_X34Y121        MUXF7 (Prop_muxf7_I1_O)      0.214    11.026 r  cpu0/RegFile/qk_reg[15][3]_i_21/O
                         net (fo=1, routed)           0.824    11.849    cpu0/RegFile/qk_reg[15][3]_i_21_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I5_O)        0.297    12.146 r  cpu0/RegFile/qk[15][3]_i_11/O
                         net (fo=76, routed)          0.526    12.672    cpu0/RegFile/rs2_busy_rf_dp
    SLICE_X32Y122        LUT6 (Prop_lut6_I5_O)        0.124    12.796 r  cpu0/RegFile/qk[15][3]_i_36/O
                         net (fo=132, routed)         0.753    13.549    cpu0/ROB/rs2_rob_dp_rob[0]
    SLICE_X32Y124        LUT6 (Prop_lut6_I4_O)        0.124    13.673 f  cpu0/ROB/qk[15][3]_i_23/O
                         net (fo=1, routed)           0.000    13.673    cpu0/ROB/qk[15][3]_i_23_n_0
    SLICE_X32Y124        MUXF7 (Prop_muxf7_I0_O)      0.238    13.911 f  cpu0/ROB/qk_reg[15][3]_i_16/O
                         net (fo=1, routed)           0.000    13.911    cpu0/ROB/qk_reg[15][3]_i_16_n_0
    SLICE_X32Y124        MUXF8 (Prop_muxf8_I0_O)      0.104    14.015 f  cpu0/ROB/qk_reg[15][3]_i_10/O
                         net (fo=72, routed)          1.221    15.235    cpu0/RegFile/rs2_rdy_rob_dp
    SLICE_X28Y114        LUT6 (Prop_lut6_I1_O)        0.316    15.551 r  cpu0/RegFile/qk[15][0]_i_2/O
                         net (fo=16, routed)          0.755    16.306    cpu0/LSCtrl/qk_dp_lsb[0]
    SLICE_X23Y114        LUT4 (Prop_lut4_I3_O)        0.124    16.430 f  cpu0/LSCtrl/qk[14][3]_i_8/O
                         net (fo=3, routed)           0.307    16.737    cpu0/LSCtrl/qk[14][3]_i_8_n_0
    SLICE_X21Y114        LUT5 (Prop_lut5_I4_O)        0.124    16.861 r  cpu0/LSCtrl/qk[15][3]_i_9/O
                         net (fo=35, routed)          0.936    17.797    cpu0/LSBuffer/rob_id_ls_cdb_out_reg[3]
    SLICE_X19Y109        LUT6 (Prop_lut6_I0_O)        0.124    17.921 r  cpu0/LSBuffer/qk[4][3]_i_4/O
                         net (fo=33, routed)          0.891    18.812    cpu0/LSBuffer/qk_reg[4][0]_1
    SLICE_X17Y100        LUT3 (Prop_lut3_I1_O)        0.124    18.936 r  cpu0/LSBuffer/vk[4][7]_i_2/O
                         net (fo=1, routed)           0.548    19.484    cpu0/LSBuffer/vk[4][7]_i_2_n_0
    SLICE_X17Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.608 r  cpu0/LSBuffer/vk[4][7]_i_1/O
                         net (fo=1, routed)           0.000    19.608    cpu0/LSBuffer/vk[4][7]_i_1_n_0
    SLICE_X17Y101        FDRE                                         r  cpu0/LSBuffer/vk_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.615    14.956    cpu0/LSBuffer/EXCLK_IBUF_BUFG
    SLICE_X17Y101        FDRE                                         r  cpu0/LSBuffer/vk_reg[4][7]/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X17Y101        FDRE (Setup_fdre_C_D)        0.031    15.219    cpu0/LSBuffer/vk_reg[4][7]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -19.608    
  -------------------------------------------------------------------
                         slack                                 -4.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.563     1.446    hci0/io_in_fifo/EXCLK_IBUF_BUFG
    SLICE_X47Y41         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.217     1.804    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/ADDRD0
    SLICE_X46Y41         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.833     1.960    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/WCLK
    SLICE_X46Y41         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMA/CLK
                         clock pessimism             -0.501     1.459    
    SLICE_X46Y41         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.769    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.563     1.446    hci0/io_in_fifo/EXCLK_IBUF_BUFG
    SLICE_X47Y41         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.217     1.804    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/ADDRD0
    SLICE_X46Y41         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.833     1.960    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/WCLK
    SLICE_X46Y41         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMB/CLK
                         clock pessimism             -0.501     1.459    
    SLICE_X46Y41         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.769    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.563     1.446    hci0/io_in_fifo/EXCLK_IBUF_BUFG
    SLICE_X47Y41         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.217     1.804    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/ADDRD0
    SLICE_X46Y41         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.833     1.960    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/WCLK
    SLICE_X46Y41         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMC/CLK
                         clock pessimism             -0.501     1.459    
    SLICE_X46Y41         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.769    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.563     1.446    hci0/io_in_fifo/EXCLK_IBUF_BUFG
    SLICE_X47Y41         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.217     1.804    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/ADDRD0
    SLICE_X46Y41         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.833     1.960    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/WCLK
    SLICE_X46Y41         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMD/CLK
                         clock pessimism             -0.501     1.459    
    SLICE_X46Y41         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.769    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cpu0/LSBuffer/vj_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/LSBuffer/vj_lsc_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.281ns (63.784%)  route 0.160ns (36.216%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.561     1.444    cpu0/LSBuffer/EXCLK_IBUF_BUFG
    SLICE_X39Y93         FDRE                                         r  cpu0/LSBuffer/vj_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  cpu0/LSBuffer/vj_reg[3][5]/Q
                         net (fo=1, routed)           0.160     1.745    cpu0/LSBuffer/vj_reg[3]__0[5]
    SLICE_X34Y92         LUT6 (Prop_lut6_I0_O)        0.045     1.790 r  cpu0/LSBuffer/vj_lsc_out[5]_i_4/O
                         net (fo=1, routed)           0.000     1.790    cpu0/LSBuffer/vj_lsc_out[5]_i_4_n_0
    SLICE_X34Y92         MUXF7 (Prop_muxf7_I0_O)      0.073     1.863 r  cpu0/LSBuffer/vj_lsc_out_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     1.863    cpu0/LSBuffer/vj_lsc_out_reg[5]_i_2_n_0
    SLICE_X34Y92         MUXF8 (Prop_muxf8_I0_O)      0.022     1.885 r  cpu0/LSBuffer/vj_lsc_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.885    cpu0/LSBuffer/vj[5]
    SLICE_X34Y92         FDRE                                         r  cpu0/LSBuffer/vj_lsc_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.827     1.955    cpu0/LSBuffer/EXCLK_IBUF_BUFG
    SLICE_X34Y92         FDRE                                         r  cpu0/LSBuffer/vj_lsc_out_reg[5]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X34Y92         FDRE (Hold_fdre_C_D)         0.134     1.840    cpu0/LSBuffer/vj_lsc_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cpu0/MemCtrl/read_buf_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/MemCtrl/inst_ic_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.573%)  route 0.204ns (61.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.551     1.434    cpu0/MemCtrl/EXCLK_IBUF_BUFG
    SLICE_X35Y79         FDRE                                         r  cpu0/MemCtrl/read_buf_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  cpu0/MemCtrl/read_buf_reg[2][4]/Q
                         net (fo=2, routed)           0.204     1.766    cpu0/MemCtrl/p_1_in[20]
    SLICE_X36Y79         FDRE                                         r  cpu0/MemCtrl/inst_ic_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.818     1.946    cpu0/MemCtrl/EXCLK_IBUF_BUFG
    SLICE_X36Y79         FDRE                                         r  cpu0/MemCtrl/inst_ic_out_reg[20]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X36Y79         FDRE (Hold_fdre_C_D)         0.021     1.718    cpu0/MemCtrl/inst_ic_out_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.561     1.444    hci0/uart_blk/uart_tx_fifo/EXCLK_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.231     1.816    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/ADDRD0
    SLICE_X42Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.831     1.958    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/WCLK
    SLICE_X42Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMA/CLK
                         clock pessimism             -0.501     1.457    
    SLICE_X42Y53         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.767    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.561     1.444    hci0/uart_blk/uart_tx_fifo/EXCLK_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.231     1.816    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/ADDRD0
    SLICE_X42Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.831     1.958    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/WCLK
    SLICE_X42Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMB/CLK
                         clock pessimism             -0.501     1.457    
    SLICE_X42Y53         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.767    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.561     1.444    hci0/uart_blk/uart_tx_fifo/EXCLK_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.231     1.816    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/ADDRD0
    SLICE_X42Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.831     1.958    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/WCLK
    SLICE_X42Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMC/CLK
                         clock pessimism             -0.501     1.457    
    SLICE_X42Y53         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.767    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.561     1.444    hci0/uart_blk/uart_tx_fifo/EXCLK_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.231     1.816    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/ADDRD0
    SLICE_X42Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.831     1.958    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/WCLK
    SLICE_X42Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMD/CLK
                         clock pessimism             -0.501     1.457    
    SLICE_X42Y53         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.767    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11  ram0/ram_bram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   ram0/ram_bram/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   ram0/ram_bram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12  ram0/ram_bram/ram_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   ram0/ram_bram/ram_reg_3_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10  ram0/ram_bram/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   ram0/ram_bram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12  ram0/ram_bram/ram_reg_2_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   ram0/ram_bram/ram_reg_3_5/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y79  cpu0/InstQueue/pc_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y79  cpu0/InstQueue/pc_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y79  cpu0/InstQueue/pc_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y79  cpu0/InstQueue/pc_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y79  cpu0/InstQueue/pc_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y79  cpu0/InstQueue/pc_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y79  cpu0/InstQueue/pc_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y79  cpu0/InstQueue/pc_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y48  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y48  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y55  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y55  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y82  cpu0/InstQueue/pc_reg_0_7_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y82  cpu0/InstQueue/pc_reg_0_7_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y82  cpu0/InstQueue/pc_reg_0_7_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y82  cpu0/InstQueue/pc_reg_0_7_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y82  cpu0/InstQueue/pc_reg_0_7_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y82  cpu0/InstQueue/pc_reg_0_7_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y82  cpu0/InstQueue/pc_reg_0_7_18_23/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y82  cpu0/InstQueue/pc_reg_0_7_18_23/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.777ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.504ns  (logic 0.456ns (7.012%)  route 6.048ns (92.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.726     5.247    EXCLK_IBUF_BUFG
    SLICE_X37Y117        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDPE (Prop_fdpe_C_Q)         0.456     5.703 f  rst_reg/Q
                         net (fo=271, routed)         6.048    11.751    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y43         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.447    14.788    hci0/uart_blk/uart_baud_clk_blk/EXCLK_IBUF_BUFG
    SLICE_X28Y43         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.405    14.528    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -11.751    
  -------------------------------------------------------------------
                         slack                                  2.777    

Slack (MET) :             2.777ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.504ns  (logic 0.456ns (7.012%)  route 6.048ns (92.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.726     5.247    EXCLK_IBUF_BUFG
    SLICE_X37Y117        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDPE (Prop_fdpe_C_Q)         0.456     5.703 f  rst_reg/Q
                         net (fo=271, routed)         6.048    11.751    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y43         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.447    14.788    hci0/uart_blk/uart_baud_clk_blk/EXCLK_IBUF_BUFG
    SLICE_X28Y43         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.405    14.528    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -11.751    
  -------------------------------------------------------------------
                         slack                                  2.777    

Slack (MET) :             2.777ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.504ns  (logic 0.456ns (7.012%)  route 6.048ns (92.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.726     5.247    EXCLK_IBUF_BUFG
    SLICE_X37Y117        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDPE (Prop_fdpe_C_Q)         0.456     5.703 f  rst_reg/Q
                         net (fo=271, routed)         6.048    11.751    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y43         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.447    14.788    hci0/uart_blk/uart_baud_clk_blk/EXCLK_IBUF_BUFG
    SLICE_X28Y43         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.405    14.528    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -11.751    
  -------------------------------------------------------------------
                         slack                                  2.777    

Slack (MET) :             2.826ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 0.456ns (7.065%)  route 5.999ns (92.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.726     5.247    EXCLK_IBUF_BUFG
    SLICE_X37Y117        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDPE (Prop_fdpe_C_Q)         0.456     5.703 f  rst_reg/Q
                         net (fo=271, routed)         5.999    11.702    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y44         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.447    14.788    hci0/uart_blk/uart_baud_clk_blk/EXCLK_IBUF_BUFG
    SLICE_X28Y44         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X28Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.528    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -11.702    
  -------------------------------------------------------------------
                         slack                                  2.826    

Slack (MET) :             2.826ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 0.456ns (7.065%)  route 5.999ns (92.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.726     5.247    EXCLK_IBUF_BUFG
    SLICE_X37Y117        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDPE (Prop_fdpe_C_Q)         0.456     5.703 f  rst_reg/Q
                         net (fo=271, routed)         5.999    11.702    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y44         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.447    14.788    hci0/uart_blk/uart_baud_clk_blk/EXCLK_IBUF_BUFG
    SLICE_X28Y44         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X28Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.528    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -11.702    
  -------------------------------------------------------------------
                         slack                                  2.826    

Slack (MET) :             2.826ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 0.456ns (7.065%)  route 5.999ns (92.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.726     5.247    EXCLK_IBUF_BUFG
    SLICE_X37Y117        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDPE (Prop_fdpe_C_Q)         0.456     5.703 f  rst_reg/Q
                         net (fo=271, routed)         5.999    11.702    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y44         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.447    14.788    hci0/uart_blk/uart_baud_clk_blk/EXCLK_IBUF_BUFG
    SLICE_X28Y44         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X28Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.528    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -11.702    
  -------------------------------------------------------------------
                         slack                                  2.826    

Slack (MET) :             2.826ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 0.456ns (7.065%)  route 5.999ns (92.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.726     5.247    EXCLK_IBUF_BUFG
    SLICE_X37Y117        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDPE (Prop_fdpe_C_Q)         0.456     5.703 f  rst_reg/Q
                         net (fo=271, routed)         5.999    11.702    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y44         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.447    14.788    hci0/uart_blk/uart_baud_clk_blk/EXCLK_IBUF_BUFG
    SLICE_X28Y44         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X28Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.528    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -11.702    
  -------------------------------------------------------------------
                         slack                                  2.826    

Slack (MET) :             2.918ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 0.456ns (7.167%)  route 5.907ns (92.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.726     5.247    EXCLK_IBUF_BUFG
    SLICE_X37Y117        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDPE (Prop_fdpe_C_Q)         0.456     5.703 f  rst_reg/Q
                         net (fo=271, routed)         5.907    11.610    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y45         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.447    14.788    hci0/uart_blk/uart_baud_clk_blk/EXCLK_IBUF_BUFG
    SLICE_X28Y45         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X28Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.528    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -11.610    
  -------------------------------------------------------------------
                         slack                                  2.918    

Slack (MET) :             2.918ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 0.456ns (7.167%)  route 5.907ns (92.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.726     5.247    EXCLK_IBUF_BUFG
    SLICE_X37Y117        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDPE (Prop_fdpe_C_Q)         0.456     5.703 f  rst_reg/Q
                         net (fo=271, routed)         5.907    11.610    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y45         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.447    14.788    hci0/uart_blk/uart_baud_clk_blk/EXCLK_IBUF_BUFG
    SLICE_X28Y45         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X28Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.528    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -11.610    
  -------------------------------------------------------------------
                         slack                                  2.918    

Slack (MET) :             2.918ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 0.456ns (7.167%)  route 5.907ns (92.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.726     5.247    EXCLK_IBUF_BUFG
    SLICE_X37Y117        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDPE (Prop_fdpe_C_Q)         0.456     5.703 f  rst_reg/Q
                         net (fo=271, routed)         5.907    11.610    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y45         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        1.447    14.788    hci0/uart_blk/uart_baud_clk_blk/EXCLK_IBUF_BUFG
    SLICE_X28Y45         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X28Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.528    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -11.610    
  -------------------------------------------------------------------
                         slack                                  2.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.025ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.141ns (6.622%)  route 1.988ns (93.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.636     1.520    EXCLK_IBUF_BUFG
    SLICE_X37Y117        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  rst_reg/Q
                         net (fo=271, routed)         1.988     3.649    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y47         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.833     1.960    hci0/uart_blk/uart_tx_blk/EXCLK_IBUF_BUFG
    SLICE_X36Y47         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X36Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.624    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           3.649    
  -------------------------------------------------------------------
                         slack                                  2.025    

Slack (MET) :             2.025ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.141ns (6.622%)  route 1.988ns (93.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.636     1.520    EXCLK_IBUF_BUFG
    SLICE_X37Y117        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  rst_reg/Q
                         net (fo=271, routed)         1.988     3.649    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y47         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.833     1.960    hci0/uart_blk/uart_tx_blk/EXCLK_IBUF_BUFG
    SLICE_X36Y47         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X36Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.624    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           3.649    
  -------------------------------------------------------------------
                         slack                                  2.025    

Slack (MET) :             2.025ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.141ns (6.622%)  route 1.988ns (93.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.636     1.520    EXCLK_IBUF_BUFG
    SLICE_X37Y117        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  rst_reg/Q
                         net (fo=271, routed)         1.988     3.649    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y47         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.833     1.960    hci0/uart_blk/uart_tx_blk/EXCLK_IBUF_BUFG
    SLICE_X36Y47         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X36Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.624    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           3.649    
  -------------------------------------------------------------------
                         slack                                  2.025    

Slack (MET) :             2.051ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.141ns (6.546%)  route 2.013ns (93.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.636     1.520    EXCLK_IBUF_BUFG
    SLICE_X37Y117        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  rst_reg/Q
                         net (fo=271, routed)         2.013     3.674    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X35Y45         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.831     1.958    hci0/uart_blk/uart_rx_blk/EXCLK_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           3.674    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.051ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.141ns (6.546%)  route 2.013ns (93.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.636     1.520    EXCLK_IBUF_BUFG
    SLICE_X37Y117        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  rst_reg/Q
                         net (fo=271, routed)         2.013     3.674    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X35Y45         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.831     1.958    hci0/uart_blk/uart_rx_blk/EXCLK_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           3.674    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.051ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.141ns (6.546%)  route 2.013ns (93.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.636     1.520    EXCLK_IBUF_BUFG
    SLICE_X37Y117        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  rst_reg/Q
                         net (fo=271, routed)         2.013     3.674    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X35Y45         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.831     1.958    hci0/uart_blk/uart_rx_blk/EXCLK_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           3.674    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.051ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.141ns (6.546%)  route 2.013ns (93.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.636     1.520    EXCLK_IBUF_BUFG
    SLICE_X37Y117        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  rst_reg/Q
                         net (fo=271, routed)         2.013     3.674    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X35Y45         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.831     1.958    hci0/uart_blk/uart_rx_blk/EXCLK_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           3.674    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.051ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.141ns (6.546%)  route 2.013ns (93.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.636     1.520    EXCLK_IBUF_BUFG
    SLICE_X37Y117        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  rst_reg/Q
                         net (fo=271, routed)         2.013     3.674    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X35Y45         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.831     1.958    hci0/uart_blk/uart_rx_blk/EXCLK_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           3.674    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.051ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.141ns (6.546%)  route 2.013ns (93.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.636     1.520    EXCLK_IBUF_BUFG
    SLICE_X37Y117        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  rst_reg/Q
                         net (fo=271, routed)         2.013     3.674    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X35Y45         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.831     1.958    hci0/uart_blk/uart_rx_blk/EXCLK_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           3.674    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.051ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.141ns (6.546%)  route 2.013ns (93.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.636     1.520    EXCLK_IBUF_BUFG
    SLICE_X37Y117        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  rst_reg/Q
                         net (fo=271, routed)         2.013     3.674    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X35Y45         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7617, routed)        0.831     1.958    hci0/uart_blk/uart_rx_blk/EXCLK_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           3.674    
  -------------------------------------------------------------------
                         slack                                  2.051    





