{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1504084740748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1504084740748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 30 21:19:00 2017 " "Processing started: Wed Aug 30 21:19:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1504084740748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1504084740748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UARTBaseStation -c UARTBaseStation " "Command: quartus_map --read_settings_files=on --write_settings_files=off UARTBaseStation -c UARTBaseStation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1504084740748 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1504084741140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frameinputmimic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frameinputmimic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrameInputMimic-behavior " "Found design unit 1: FrameInputMimic-behavior" {  } { { "FrameInputMimic.vhd" "" { Text "D:/UARTBaseStation/FrameInputMimic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084741530 ""} { "Info" "ISGN_ENTITY_NAME" "1 FrameInputMimic " "Found entity 1: FrameInputMimic" {  } { { "FrameInputMimic.vhd" "" { Text "D:/UARTBaseStation/FrameInputMimic.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084741530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504084741530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataRegister-behavior " "Found design unit 1: DataRegister-behavior" {  } { { "DataRegister.vhd" "" { Text "D:/UARTBaseStation/DataRegister.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084741530 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataRegister " "Found entity 1: DataRegister" {  } { { "DataRegister.vhd" "" { Text "D:/UARTBaseStation/DataRegister.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084741530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504084741530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inputmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InputMux-behavior " "Found design unit 1: InputMux-behavior" {  } { { "InputMux.vhd" "" { Text "D:/UARTBaseStation/InputMux.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084741530 ""} { "Info" "ISGN_ENTITY_NAME" "1 InputMux " "Found entity 1: InputMux" {  } { { "InputMux.vhd" "" { Text "D:/UARTBaseStation/InputMux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084741530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504084741530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file outputmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputMux-behavior " "Found design unit 1: OutputMux-behavior" {  } { { "OutputMux.vhd" "" { Text "D:/UARTBaseStation/OutputMux.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084741540 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputMux " "Found entity 1: OutputMux" {  } { { "OutputMux.vhd" "" { Text "D:/UARTBaseStation/OutputMux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084741540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504084741540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Receiver-behavior " "Found design unit 1: Receiver-behavior" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084741540 ""} { "Info" "ISGN_ENTITY_NAME" "1 Receiver " "Found entity 1: Receiver" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084741540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504084741540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-behavior " "Found design unit 1: display-behavior" {  } { { "display.vhd" "" { Text "D:/UARTBaseStation/display.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084741540 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "D:/UARTBaseStation/display.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084741540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504084741540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullbasestation.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fullbasestation.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullBaseStation " "Found entity 1: FullBaseStation" {  } { { "FullBaseStation.bdf" "" { Schematic "D:/UARTBaseStation/FullBaseStation.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084741540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504084741540 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FullBaseStation " "Elaborating entity \"FullBaseStation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1504084741570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst1 " "Elaborating entity \"display\" for hierarchy \"display:inst1\"" {  } { { "FullBaseStation.bdf" "inst1" { Schematic "D:/UARTBaseStation/FullBaseStation.bdf" { { 216 1544 1808 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504084741570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputMux OutputMux:inst8 " "Elaborating entity \"OutputMux\" for hierarchy \"OutputMux:inst8\"" {  } { { "FullBaseStation.bdf" "inst8" { Schematic "D:/UARTBaseStation/FullBaseStation.bdf" { { 232 1192 1432 408 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504084741570 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk OutputMux.vhd(49) " "VHDL Process Statement warning at OutputMux.vhd(49): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OutputMux.vhd" "" { Text "D:/UARTBaseStation/OutputMux.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1504084741580 "|FullBaseStation|OutputMux:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk OutputMux.vhd(78) " "VHDL Process Statement warning at OutputMux.vhd(78): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OutputMux.vhd" "" { Text "D:/UARTBaseStation/OutputMux.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1504084741580 "|FullBaseStation|OutputMux:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk OutputMux.vhd(109) " "VHDL Process Statement warning at OutputMux.vhd(109): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OutputMux.vhd" "" { Text "D:/UARTBaseStation/OutputMux.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1504084741580 "|FullBaseStation|OutputMux:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk OutputMux.vhd(123) " "VHDL Process Statement warning at OutputMux.vhd(123): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OutputMux.vhd" "" { Text "D:/UARTBaseStation/OutputMux.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1504084741580 "|FullBaseStation|OutputMux:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk OutputMux.vhd(149) " "VHDL Process Statement warning at OutputMux.vhd(149): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OutputMux.vhd" "" { Text "D:/UARTBaseStation/OutputMux.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1504084741580 "|FullBaseStation|OutputMux:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRegister DataRegister:inst5 " "Elaborating entity \"DataRegister\" for hierarchy \"DataRegister:inst5\"" {  } { { "FullBaseStation.bdf" "inst5" { Schematic "D:/UARTBaseStation/FullBaseStation.bdf" { { 216 888 1096 296 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504084741580 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk DataRegister.vhd(26) " "VHDL Process Statement warning at DataRegister.vhd(26): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataRegister.vhd" "" { Text "D:/UARTBaseStation/DataRegister.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1504084741580 "|FullBaseStation|DataRegister:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputMux InputMux:inst3 " "Elaborating entity \"InputMux\" for hierarchy \"InputMux:inst3\"" {  } { { "FullBaseStation.bdf" "inst3" { Schematic "D:/UARTBaseStation/FullBaseStation.bdf" { { 208 552 784 320 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504084741580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Receiver Receiver:inst2 " "Elaborating entity \"Receiver\" for hierarchy \"Receiver:inst2\"" {  } { { "FullBaseStation.bdf" "inst2" { Schematic "D:/UARTBaseStation/FullBaseStation.bdf" { { 240 344 528 320 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504084741580 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shift_reg Receiver.vhd(232) " "VHDL Process Statement warning at Receiver.vhd(232): signal \"shift_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1504084741580 "|FullBaseStation|Receiver:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "shift_reg_out Receiver.vhd(229) " "VHDL Process Statement warning at Receiver.vhd(229): inferring latch(es) for signal or variable \"shift_reg_out\", which holds its previous value in one or more paths through the process" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 229 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1504084741580 "|FullBaseStation|Receiver:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg_out\[0\] Receiver.vhd(229) " "Inferred latch for \"shift_reg_out\[0\]\" at Receiver.vhd(229)" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1504084741580 "|FullBaseStation|Receiver:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg_out\[1\] Receiver.vhd(229) " "Inferred latch for \"shift_reg_out\[1\]\" at Receiver.vhd(229)" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1504084741580 "|FullBaseStation|Receiver:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg_out\[2\] Receiver.vhd(229) " "Inferred latch for \"shift_reg_out\[2\]\" at Receiver.vhd(229)" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1504084741580 "|FullBaseStation|Receiver:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg_out\[3\] Receiver.vhd(229) " "Inferred latch for \"shift_reg_out\[3\]\" at Receiver.vhd(229)" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1504084741580 "|FullBaseStation|Receiver:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg_out\[4\] Receiver.vhd(229) " "Inferred latch for \"shift_reg_out\[4\]\" at Receiver.vhd(229)" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1504084741580 "|FullBaseStation|Receiver:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg_out\[5\] Receiver.vhd(229) " "Inferred latch for \"shift_reg_out\[5\]\" at Receiver.vhd(229)" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1504084741580 "|FullBaseStation|Receiver:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg_out\[6\] Receiver.vhd(229) " "Inferred latch for \"shift_reg_out\[6\]\" at Receiver.vhd(229)" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1504084741580 "|FullBaseStation|Receiver:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg_out\[7\] Receiver.vhd(229) " "Inferred latch for \"shift_reg_out\[7\]\" at Receiver.vhd(229)" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1504084741580 "|FullBaseStation|Receiver:inst2"}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 147 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1504084741950 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "407 " "Implemented 407 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1504084742000 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1504084742000 ""} { "Info" "ICUT_CUT_TM_LCELLS" "391 " "Implemented 391 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1504084742000 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1504084742000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "480 " "Peak virtual memory: 480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1504084742050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 30 21:19:02 2017 " "Processing ended: Wed Aug 30 21:19:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1504084742050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1504084742050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1504084742050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1504084742050 ""}
