

================================================================
== Vitis HLS Report for 'ecc_decoder'
================================================================
* Date:           Tue Dec  7 19:07:04 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        ecc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.846 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      138|      138|  1.380 us|  1.380 us|  139|  139|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_1   |       10|       10|         2|          -|          -|     5|        no|
        |- VITIS_LOOP_46_2   |       20|       20|         4|          -|          -|     5|        no|
        |- VITIS_LOOP_76_4   |       96|       96|        12|          -|          -|     8|        no|
        | + VITIS_LOOP_79_5  |       10|       10|         2|          -|          -|     5|        no|
        |- VITIS_LOOP_98_6   |        8|        8|         1|          -|          -|     8|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    195|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      24|      2|    0|
|Multiplexer      |        -|    -|       -|    165|    -|
|Register         |        -|    -|      92|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     116|    362|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------+------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |   Module   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+------------+---------+----+----+-----+------+-----+------+-------------+
    |pattern_U     |pattern     |        0|   8|   1|    0|     5|    8|     1|           40|
    |temp_bit_V_U  |temp_bit_V  |        0|  16|   1|    0|     5|    8|     1|           40|
    +--------------+------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |            |        0|  24|   2|    0|    10|   16|     2|           80|
    +--------------+------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln38_fu_237_p2      |         +|   0|  0|  11|           3|           1|
    |i_12_fu_725_p2          |         +|   0|  0|  13|           4|           1|
    |i_13_fu_595_p2          |         +|   0|  0|  13|           4|           1|
    |i_9_fu_278_p2           |         +|   0|  0|  11|           3|           1|
    |j_1_fu_636_p2           |         +|   0|  0|  11|           3|           1|
    |sum_flip_V_1_fu_751_p2  |         +|   0|  0|  13|           4|           4|
    |and_ln819_fu_652_p2     |       and|   0|  0|   5|           5|           5|
    |p_Repl2_8_fu_692_p2     |       and|   0|  0|   2|           1|           1|
    |temp_bit_V_d0           |       and|   0|  0|   8|           8|           8|
    |valid                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln1053_fu_771_p2   |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln38_fu_231_p2     |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln46_fu_272_p2     |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln76_fu_589_p2     |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln79_fu_630_p2     |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln98_fu_719_p2     |      icmp|   0|  0|   9|           4|           5|
    |p_Result_18_fu_657_p2   |      icmp|   0|  0|   9|           5|           1|
    |shl_ln819_fu_646_p2     |       shl|   0|  0|  11|           1|           5|
    |output_r                |       xor|   0|  0|   8|           8|           8|
    |p_Repl2_1_fu_403_p2     |       xor|   0|  0|   2|           1|           1|
    |p_Repl2_2_fu_429_p2     |       xor|   0|  0|   2|           1|           1|
    |p_Repl2_3_fu_455_p2     |       xor|   0|  0|   2|           1|           1|
    |p_Repl2_4_fu_481_p2     |       xor|   0|  0|   2|           1|           1|
    |p_Repl2_5_fu_507_p2     |       xor|   0|  0|   2|           1|           1|
    |p_Repl2_6_fu_533_p2     |       xor|   0|  0|   2|           1|           1|
    |p_Repl2_7_fu_559_p2     |       xor|   0|  0|   2|           1|           1|
    |p_Repl2_s_fu_319_p2     |       xor|   0|  0|   2|           1|           1|
    |ret_3_fu_289_p2         |       xor|   0|  0|   5|           5|           5|
    |xor_ln83_1_fu_686_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln83_fu_681_p2      |       xor|   0|  0|   2|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 195|          90|          74|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  65|         12|    1|         12|
    |flip_V_fu_120        |   9|          2|    8|         16|
    |i_1_fu_112           |   9|          2|    3|          6|
    |i_3_fu_116           |   9|          2|    4|          8|
    |i_4_fu_128           |   9|          2|    4|          8|
    |i_fu_100             |   9|          2|    3|          6|
    |j_reg_198            |   9|          2|    3|          6|
    |p_Val2_1_fu_108      |   9|          2|    5|         10|
    |pattern_address0     |  14|          3|    3|          9|
    |sum_flip_V_fu_124    |   9|          2|    4|          8|
    |temp_bit_V_address0  |  14|          3|    3|          9|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 165|         34|   41|         98|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  11|   0|   11|          0|
    |flip_V_fu_120            |   8|   0|    8|          0|
    |i_1238_cast_reg_867      |   3|   0|    5|          2|
    |i_13_reg_931             |   4|   0|    4|          0|
    |i_1_fu_112               |   3|   0|    3|          0|
    |i_3_cast_cast_reg_936    |   3|   0|    8|          5|
    |i_3_fu_116               |   4|   0|    4|          0|
    |i_4_fu_128               |   4|   0|    4|          0|
    |i_8_reg_829              |   3|   0|    3|          0|
    |i_fu_100                 |   3|   0|    3|          0|
    |j_1_reg_959              |   3|   0|    3|          0|
    |j_reg_198                |   3|   0|    3|          0|
    |p_Repl2_s_reg_878        |   1|   0|    1|          0|
    |p_Result_18_reg_964      |   1|   0|    1|          0|
    |p_Result_28_reg_918      |   5|   0|    5|          0|
    |p_Val2_1_fu_108          |   5|   0|    5|          0|
    |p_Val2_1_load_1_reg_862  |   5|   0|    5|          0|
    |ret_3_reg_857            |   5|   0|    5|          0|
    |sum_flip_V_fu_124        |   4|   0|    4|          0|
    |tmp_10_reg_908           |   1|   0|    1|          0|
    |tmp_12_reg_913           |   1|   0|    1|          0|
    |tmp_2_reg_888            |   1|   0|    1|          0|
    |tmp_4_reg_893            |   1|   0|    1|          0|
    |tmp_6_reg_898            |   1|   0|    1|          0|
    |tmp_8_reg_903            |   1|   0|    1|          0|
    |tmp_reg_883              |   1|   0|    1|          0|
    |zext_ln38_reg_802        |   3|   0|   64|         61|
    |zext_ln76_reg_923        |   4|   0|   32|         28|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  92|   0|  188|         96|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|   ecc_decoder|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|   ecc_decoder|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|   ecc_decoder|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|   ecc_decoder|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|   ecc_decoder|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|   ecc_decoder|  return value|
|data_in          |   in|    8|     ap_none|       data_in|        scalar|
|ecc_in           |   in|    5|     ap_none|        ecc_in|        scalar|
|output_r         |  out|    8|      ap_vld|      output_r|       pointer|
|output_r_ap_vld  |  out|    1|      ap_vld|      output_r|       pointer|
|valid            |  out|    1|      ap_vld|         valid|       pointer|
|valid_ap_vld     |  out|    1|      ap_vld|         valid|       pointer|
+-----------------+-----+-----+------------+--------------+--------------+

