0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.sim/sim_1/behav/xsim/glbl.v,1707096319,verilog,,,,glbl,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sim_1/new/pipeline_tb.sv,1707719436,systemVerilog,,,,pipeline_tb,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/CU_DCDR_EXTENDED.sv,1707716953,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/EX_MEM_reg.sv,,CU_DCDR_EXTENDED,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/EX_MEM_reg.sv,1707723741,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/ID_EX_reg.sv,,EX_MEM_reg,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/ID_EX_reg.sv,1707624246,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/IF_DEC_reg.sv,,ID_EX_reg,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/IF_DEC_reg.sv,1707720845,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv,,IF_DEC_reg,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/MEM_WB_reg.sv,1707723767,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/MUX.sv,,MEM_WB_reg,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv,1707096319,systemVerilog,C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sim_1/new/pipeline_tb.sv;C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/CU_DCDR_EXTENDED.sv;C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/EX_MEM_reg.sv;C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/ID_EX_reg.sv;C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/IF_DEC_reg.sv;C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/MEM_WB_reg.sv;C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv;C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv;C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv;C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/CU_FSM.srcs/sources_1/new/alu_muxA.sv;C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/CU_FSM.srcs/sources_1/new/alu_muxB.sv;C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/CU_FSM.srcs/sources_1/new/rf_mux.sv;C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/MUX.sv;C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv;C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv;C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/otter_mcu_pipeline_template_v2.sv;C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/otter_memory_v1_07.sv;C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/reg_file/reg_file.srcs/sources_1/new/reg_file.sv,C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv,,$unit_ALU_sv_1046589071;ALU,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv,1707096319,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/MEM_WB_reg.sv,,IMMED_GEN,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv,1707096319,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv,,BRANCH_ADDR_GEN,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv,1707096319,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/CU_DCDR_EXTENDED.sv,,BRANCH_COND_GEN,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/CU_FSM.srcs/sources_1/new/alu_muxA.sv,1707096319,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/CU_FSM.srcs/sources_1/new/alu_muxB.sv,,alu_muxA,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/CU_FSM.srcs/sources_1/new/alu_muxB.sv,1707096319,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/otter_mcu_pipeline_template_v2.sv,,alu_muxB,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/CU_FSM.srcs/sources_1/new/rf_mux.sv,1707096319,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv,,rf_mux,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/MUX.sv,1707096319,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv,,MUX,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv,1707096319,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/CU_FSM.srcs/sources_1/new/alu_muxA.sv,,PC,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv,1707096319,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sim_1/new/pipeline_tb.sv,,top_pc,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/otter_mcu_pipeline_template_v2.sv,1707772153,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/otter_memory_v1_07.sv,,OTTER_MCU,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/otter_memory_v1_07.sv,1707727649,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/reg_file/reg_file.srcs/sources_1/new/reg_file.sv,,Memory,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/reg_file/reg_file.srcs/sources_1/new/reg_file.sv,1707096319,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/CU_FSM.srcs/sources_1/new/rf_mux.sv,,reg_file,,uvm,,,,,,
