$date
	Wed Sep  3 17:56:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module fulladder_tb $end
$var wire 1 ! S $end
$var wire 1 " Cout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Cin $end
$scope module uut $end
$var wire 1 % Cin $end
$var wire 1 # X1 $end
$var wire 1 $ X2 $end
$var wire 1 ! S $end
$var wire 1 " Cout $end
$var reg 2 & temp [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
0%
0$
0#
0"
0!
$end
#5000
1!
b1 &
1%
#10000
0%
1$
#15000
0!
1"
b10 &
1%
#20000
1!
0"
b1 &
0%
0$
1#
#25000
0!
1"
b10 &
1%
#30000
0%
1$
#35000
1!
b11 &
1%
#40000
