#--- source.hlsl

StructuredBuffer<half4> In : register(t0);

RWStructuredBuffer<half4> Out : register(u1);

[numthreads(1,1,1)]
void main() {
  Out[0] = ceil(In[0]);
  half4 Tmp = {ceil(In[1].xyz), ceil(In[1].w)};
  Out[1] = Tmp;
  half4 Tmp2 = {ceil(In[2].xy), ceil(In[2].zw)};
  Out[2] = Tmp2;
  Out[3] = ceil(In[3]);
}


//--- pipeline.yaml

---
Shaders:
  - Stage: Compute
    Entry: main
    DispatchSize: [1, 1, 1]
Buffers:
  - Name: In
    Format: Float16
    Stride: 8
    Data: [ 0x5642, 0xd642, 0x8c19, 0x8000, 0x0000, 0x0c19, 0x4e40, 0x4900, 0x4933, 0x4940, 0x494d, 0xc900, 0xc933, 0xc940, 0xc94d, 0x7e00,]
    #  100.1, -100.1, -0.00025, -0, 0, 0.00025, 25, 10.0, 10.4, 10.5, 10.6, -10.0, -10.4, -10.5, -10.6,
  - Name: Out
    Format: Float16
    Stride: 8
    FillSize: 32
  - Name: ExpectedOut # The result we expect
    Format: Float16
    Stride: 8
    Data: [ 0x5640, 0xd640, 0x8000, 0x8000, 0x0000, 0x3c00, 0x4e40, 0x4900, 0x4980, 0x4980, 0x4980, 0xc900, 0xc900, 0xc900, 0xc900, 0x7e00,]
    #  100, -100, -0, -0, 0, 1, 25, 10.0, 11.0, 11.0, 11.0, -10.0, -10.0, -10.0, -10.0,
Results:
  - Result: Test1
    Rule: BufferFloatEpsilon
    Epsilon: 0
    Actual: Out
    Expected: ExpectedOut
DescriptorSets:
  - Resources:
    - Name: In
      Kind: StructuredBuffer
      DirectXBinding:
        Register: 0
        Space: 0
      VulkanBinding:
        Binding: 0
    - Name: Out
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 1
        Space: 0
      VulkanBinding:
        Binding: 1
...
#--- end

# REQUIRES: Half
# RUN: split-file %s %t
# RUN: %dxc_target -enable-16bit-types -T cs_6_5 -Fo %t.o %t/source.hlsl
# RUN: %offloader %t/pipeline.yaml %t.o
