#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\PDS\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: ?????
Generated by Fabric Compiler (version 2020.3 build 62942) at Tue May 30 10:07:54 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
Check timing ...
W: Timing-4087: Port 'clk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'en_score' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_red' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_yellow' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Tue May 30 10:08:01 2023
| Design       : top_basketball
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_Inferred          1000.000     {0 500}        Declared                54           0  {clk_in}
 s0/clk_out/Q[0]_Inferred 1000.000     {0 500}        Declared                 5           1  {s0/clk_out/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_in_Inferred                         
 Inferred_clock_group_0        asynchronous               s0/clk_out/Q[0]_Inferred                
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_Inferred              1.000 MHz     211.060 MHz       1000.000          4.738        995.262
 s0/clk_out/Q[0]_Inferred
                              1.000 MHz    1057.082 MHz       1000.000          0.946        999.054
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.262       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   999.054       0.000              0              5
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.379       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.365       0.000              0              5
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.289       0.000              0             54
 s0/clk_out/Q[0]_Inferred                          499.447       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            996.100       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   999.290       0.000              0              5
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.363       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.340       0.000              0              5
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.651       0.000              0             54
 s0/clk_out/Q[0]_Inferred                          499.647       0.000              0              5
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK
Endpoint    : s1/yellow_score[0]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.338
  Launch Clock Delay      :  3.928
  Clock Pessimism Removal :  0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.790       3.928         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK

 CLMA_118_172/Y0                   tco                   0.325       4.253 r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/Q
                                   net (fanout=11)       0.594       4.847         nt_score[11]     
 CLMA_118_176/Y2                   td                    0.284       5.131 r       s1/N296_0/gateop_perm/Z
                                   net (fanout=1)        0.567       5.698         s1/_N296         
 CLMA_118_169/Y1                   td                    0.169       5.867 r       s1/N363_1/gateop_perm/Z
                                   net (fanout=6)        0.266       6.133         s1/N1141         
 CLMA_118_169/Y3                   td                    0.276       6.409 r       s1/N1146_0/gateop_perm/Z
                                   net (fanout=1)        0.642       7.051         s1/_N476         
 CLMA_118_181/Y0                   td                    0.383       7.434 r       s1/N1146_2/gateop_perm/Z
                                   net (fanout=2)        0.579       8.013         s1/N1146         
 CLMA_118_173/Y1                   td                    0.169       8.182 r       s1/N1089_4/gateop_perm/Z
                                   net (fanout=1)        0.261       8.443         s1/N1089         
 CLMA_118_172/D0                                                           r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   8.443         Logic Levels: 5  
                                                                                   Logic: 1.606ns(35.570%), Route: 2.909ns(64.430%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.512    1003.338         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.590    1003.928                          
 clock uncertainty                                      -0.050    1003.878                          

 Setup time                                             -0.173    1003.705                          

 Data required time                                               1003.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.705                          
 Data arrival time                                                  -8.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.262                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK
Endpoint    : s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/I0
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.368
  Launch Clock Delay      :  3.928
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.790       3.928         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK

 CLMA_118_172/Y0                   tco                   0.325       4.253 r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/Q
                                   net (fanout=11)       0.594       4.847         nt_score[11]     
 CLMA_118_176/Y2                   td                    0.284       5.131 r       s1/N296_0/gateop_perm/Z
                                   net (fanout=1)        0.567       5.698         s1/_N296         
 CLMA_118_169/Y1                   td                    0.169       5.867 r       s1/N363_1/gateop_perm/Z
                                   net (fanout=6)        0.266       6.133         s1/N1141         
 CLMA_118_169/Y3                   td                    0.276       6.409 r       s1/N1146_0/gateop_perm/Z
                                   net (fanout=1)        0.642       7.051         s1/_N476         
 CLMA_118_181/Y0                   td                    0.383       7.434 r       s1/N1146_2/gateop_perm/Z
                                   net (fanout=2)        0.903       8.337         s1/N1146         
 CLMA_118_148/AD                                                           r       s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                   8.337         Logic Levels: 4  
                                                                                   Logic: 1.437ns(32.592%), Route: 2.972ns(67.408%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.542    1003.368         ntclkbufg_0      
 CLMA_118_148/CLK                                                          r       s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.557    1003.925                          
 clock uncertainty                                      -0.050    1003.875                          

 Setup time                                             -0.177    1003.698                          

 Data required time                                               1003.698                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.698                          
 Data arrival time                                                  -8.337                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.361                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2_edge/opit_0_L5Q_perm/CLK
Endpoint    : s1/red_score[5]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.343
  Launch Clock Delay      :  3.923
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.785       3.923         ntclkbufg_0      
 CLMA_118_176/CLK                                                          r       s1/key_2_edge/opit_0_L5Q_perm/CLK

 CLMA_118_176/Q1                   tco                   0.261       4.184 r       s1/key_2_edge/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.264       4.448         s1/key_2_edge    
 CLMA_118_177/Y1                   td                    0.382       4.830 r       s1/N411_1/gateop/F
                                   net (fanout=4)        0.833       5.663         s1/N411          
 CLMA_126_144/Y0                   td                    0.282       5.945 r       s1/N423_5/gateop/F
                                   net (fanout=2)        0.284       6.229         s1/_N364         
 CLMA_126_148/Y0                   td                    0.164       6.393 r       s1/N602_11/gateop_perm/Z
                                   net (fanout=2)        0.608       7.001         s1/_N275         
 CLMA_126_148/Y1                   td                    0.276       7.277 r       s1/N602_7_4/gateop/F
                                   net (fanout=4)        0.767       8.044         s1/N602          
 CLMA_118_168/CE                                                           r       s1/red_score[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.044         Logic Levels: 4  
                                                                                   Logic: 1.365ns(33.123%), Route: 2.756ns(66.877%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.517    1003.343         ntclkbufg_0      
 CLMA_118_168/CLK                                                          r       s1/red_score[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.557    1003.900                          
 clock uncertainty                                      -0.050    1003.850                          

 Setup time                                             -0.277    1003.573                          

 Data required time                                               1003.573                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.573                          
 Data arrival time                                                  -8.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.529                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[8]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.931
  Launch Clock Delay      :  3.338
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.512       3.338         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_172/Q3                   tco                   0.223       3.561 f       s1/yellow_score[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.244       3.805         nt_score[8]      
 CLMA_114_172/AD                                                           f       s2/dis_num[8]/opit_0_inv/D

 Data arrival time                                                   3.805         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.793       3.931         ntclkbufg_0      
 CLMA_114_172/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK
 clock pessimism                                        -0.538       3.393                          
 clock uncertainty                                       0.000       3.393                          

 Hold time                                               0.033       3.426                          

 Data required time                                                  3.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.426                          
 Data arrival time                                                  -3.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.379                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t4/opit_0_inv/CLK
Endpoint    : s1/t3/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.275  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.961
  Launch Clock Delay      :  3.374
  Clock Pessimism Removal :  -0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.548       3.374         ntclkbufg_0      
 CLMA_70_161/CLK                                                           r       s1/t4/opit_0_inv/CLK

 CLMA_70_161/Q0                    tco                   0.223       3.597 f       s1/t4/opit_0_inv/Q
                                   net (fanout=2)        0.442       4.039         s1/t4            
 CLMS_94_161/M0                                                            f       s1/t3/opit_0_inv/D

 Data arrival time                                                   4.039         Logic Levels: 0  
                                                                                   Logic: 0.223ns(33.534%), Route: 0.442ns(66.466%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.823       3.961         ntclkbufg_0      
 CLMS_94_161/CLK                                                           r       s1/t3/opit_0_inv/CLK
 clock pessimism                                        -0.312       3.649                          
 clock uncertainty                                       0.000       3.649                          

 Hold time                                              -0.016       3.633                          

 Data required time                                                  3.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.633                          
 Data arrival time                                                  -4.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.406                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/yellow_score[4]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.931
  Launch Clock Delay      :  3.341
  Clock Pessimism Removal :  -0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.515       3.341         ntclkbufg_0      
 CLMS_114_173/CLK                                                          r       s1/yellow_score[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_173/Q0                   tco                   0.223       3.564 f       s1/yellow_score[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.144       3.708         nt_score[12]     
 CLMS_114_173/A4                                                           f       s1/yellow_score[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.708         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.793       3.931         ntclkbufg_0      
 CLMS_114_173/CLK                                                          r       s1/yellow_score[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.590       3.341                          
 clock uncertainty                                       0.000       3.341                          

 Hold time                                              -0.081       3.260                          

 Data required time                                                  3.260                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.260                          
 Data arrival time                                                  -3.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.448                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.581
  Launch Clock Delay      :  0.573
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.573       0.573         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_102_220/Q1                   tco                   0.261       0.834 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=12)       0.576       1.410         s2/dis_lin [1]   
 CLMA_114_212/M0                                                           r       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.410         Logic Levels: 0  
                                                                                   Logic: 0.261ns(31.183%), Route: 0.576ns(68.817%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_205/Q0                                          0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.581    1000.581         nt_clk_out       
 CLMA_114_212/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.581                          
 clock uncertainty                                      -0.050    1000.531                          

 Setup time                                             -0.067    1000.464                          

 Data required time                                               1000.464                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.464                          
 Data arrival time                                                  -1.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.054                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.130  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.411
  Launch Clock Delay      :  0.573
  Clock Pessimism Removal :  0.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.573       0.573         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_102_220/Q1                   tco                   0.261       0.834 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=12)       0.338       1.172         s2/dis_lin [1]   
 CLMA_98_216/M0                                                            r       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   1.172         Logic Levels: 0  
                                                                                   Logic: 0.261ns(43.573%), Route: 0.338ns(56.427%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_205/Q0                                          0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.411    1000.411         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                         0.032    1000.443                          
 clock uncertainty                                      -0.050    1000.393                          

 Setup time                                             -0.067    1000.326                          

 Data required time                                               1000.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.326                          
 Data arrival time                                                  -1.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.154                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.450
  Launch Clock Delay      :  0.546
  Clock Pessimism Removal :  0.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.546       0.546         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_98_216/Q1                    tco                   0.261       0.807 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=11)       0.336       1.143         s2/dis_lin [3]   
 CLMA_102_220/M0                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   1.143         Logic Levels: 0  
                                                                                   Logic: 0.261ns(43.719%), Route: 0.336ns(56.281%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_205/Q0                                          0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.450    1000.450         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                         0.032    1000.482                          
 clock uncertainty                                      -0.050    1000.432                          

 Setup time                                             -0.067    1000.365                          

 Data required time                                               1000.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.365                          
 Data arrival time                                                  -1.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.222                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.130  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.573
  Launch Clock Delay      :  0.411
  Clock Pessimism Removal :  -0.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.411       0.411         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_98_216/Q1                    tco                   0.223       0.634 f       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=11)       0.256       0.890         s2/dis_lin [3]   
 CLMA_102_220/M0                                                           f       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   0.890         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.555%), Route: 0.256ns(53.445%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.573       0.573         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                        -0.032       0.541                          
 clock uncertainty                                       0.000       0.541                          

 Hold time                                              -0.016       0.525                          

 Data required time                                                  0.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.525                          
 Data arrival time                                                  -0.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.365                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.736
  Launch Clock Delay      :  0.450
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.450       0.450         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_102_220/Q1                   tco                   0.223       0.673 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=12)       0.420       1.093         s2/dis_lin [1]   
 CLMA_114_212/M0                                                           f       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.093         Logic Levels: 0  
                                                                                   Logic: 0.223ns(34.681%), Route: 0.420ns(65.319%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.736       0.736         nt_clk_out       
 CLMA_114_212/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.736                          
 clock uncertainty                                       0.000       0.736                          

 Hold time                                              -0.016       0.720                          

 Data required time                                                  0.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.720                          
 Data arrival time                                                  -1.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.373                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.546
  Launch Clock Delay      :  0.411
  Clock Pessimism Removal :  -0.135

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.411       0.411         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_98_216/Q0                    tco                   0.224       0.635 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.138       0.773         s2/dis_lin [0]   
 CLMA_98_216/M2                                                            r       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   0.773         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.546       0.546         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                        -0.135       0.411                          
 clock uncertainty                                       0.000       0.411                          

 Hold time                                              -0.012       0.399                          

 Data required time                                                  0.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.399                          
 Data arrival time                                                  -0.773                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[8]/opit_0_inv/CLK
Endpoint    : dis_seg[3] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.793       3.931         ntclkbufg_0      
 CLMA_114_172/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK

 CLMA_114_172/Y0                   tco                   0.325       4.256 r       s2/dis_num[8]/opit_0_inv/Q
                                   net (fanout=1)        0.822       5.078         s2/dis_num [8]   
 CLMA_114_176/Y6AB                 td                    0.209       5.287 r       s2/N27_16[0]_muxf6/F
                                   net (fanout=7)        0.909       6.196         s2/dis_tmp [0]   
 CLMA_90_197/Y0                    td                    0.387       6.583 r       s2/N80[3]/gateop_perm/Z
                                   net (fanout=1)        1.785       8.368         _N246            
 IOL_7_197/DO                      td                    0.128       8.496 r       dis_seg_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       8.496         dis_seg_obuf[3]/ntO
 IOBS_0_197/PAD                    td                    2.141      10.637 r       dis_seg_obuf[3]/opit_0/O
                                   net (fanout=1)        0.069      10.706         dis_seg[3]       
 H2                                                                        r       dis_seg[3] (port)

 Data arrival time                                                  10.706         Logic Levels: 4  
                                                                                   Logic: 3.190ns(47.085%), Route: 3.585ns(52.915%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[7]/opit_0_inv/CLK
Endpoint    : dis_seg[6] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.798       3.936         ntclkbufg_0      
 CLMS_114_169/CLK                                                          r       s2/dis_num[7]/opit_0_inv/CLK

 CLMS_114_169/Q0                   tco                   0.261       4.197 r       s2/dis_num[7]/opit_0_inv/Q
                                   net (fanout=1)        0.859       5.056         s2/dis_num [7]   
 CLMA_114_180/Y6CD                 td                    0.211       5.267 r       s2/N27_16[3]_muxf6/F
                                   net (fanout=7)        0.903       6.170         s2/dis_tmp [3]   
 CLMA_90_205/Y0                    td                    0.387       6.557 r       s2/N80[6]/gateop_perm/Z
                                   net (fanout=1)        1.792       8.349         _N249            
 IOL_7_214/DO                      td                    0.128       8.477 r       dis_seg_obuf[6]/opit_1/O
                                   net (fanout=1)        0.000       8.477         dis_seg_obuf[6]/ntO
 IOBD_0_214/PAD                    td                    2.141      10.618 r       dis_seg_obuf[6]/opit_0/O
                                   net (fanout=1)        0.064      10.682         dis_seg[6]       
 G1                                                                        r       dis_seg[6] (port)

 Data arrival time                                                  10.682         Logic Levels: 4  
                                                                                   Logic: 3.128ns(46.368%), Route: 3.618ns(53.632%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[10]/opit_0_inv/CLK
Endpoint    : dis_seg[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.808       3.946         ntclkbufg_0      
 CLMA_114_160/CLK                                                          r       s2/dis_num[10]/opit_0_inv/CLK

 CLMA_114_160/Q1                   tco                   0.261       4.207 r       s2/dis_num[10]/opit_0_inv/Q
                                   net (fanout=1)        0.740       4.947         s2/dis_num [10]  
 CLMA_114_180/Y6AB                 td                    0.276       5.223 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.892       6.115         s2/dis_tmp [2]   
 CLMA_90_201/Y0                    td                    0.282       6.397 r       s2/N80[2]/gateop_perm/Z
                                   net (fanout=1)        1.671       8.068         _N247            
 IOL_7_213/DO                      td                    0.128       8.196 r       dis_seg_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       8.196         dis_seg_obuf[2]/ntO
 IOBS_0_213/PAD                    td                    2.141      10.337 r       dis_seg_obuf[2]/opit_0/O
                                   net (fanout=1)        0.064      10.401         dis_seg[2]       
 G2                                                                        r       dis_seg[2] (port)

 Data arrival time                                                  10.401         Logic Levels: 4  
                                                                                   Logic: 3.088ns(47.839%), Route: 3.367ns(52.161%)
====================================================================================================

====================================================================================================

Startpoint  : key_red (port)
Endpoint    : s1/red_score[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 r       key_red (port)   
                                   net (fanout=1)        0.071       0.071         key_red          
 IOBD_152_142/DIN                  td                    0.935       1.006 r       key_red_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.006         key_red_ibuf/ntD 
 IOL_151_142/RX_DATA_DD            td                    0.094       1.100 r       key_red_ibuf/opit_1/OUT
                                   net (fanout=9)        0.590       1.690         nt_key_red       
 CLMA_126_152/Y3                   td                    0.191       1.881 f       s1/N413_1/gateop_perm/Z
                                   net (fanout=5)        0.144       2.025         s1/N974          
 CLMA_126_152/A0                                                           f       s1/red_score[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.025         Logic Levels: 3  
                                                                                   Logic: 1.220ns(60.247%), Route: 0.805ns(39.753%)
====================================================================================================

====================================================================================================

Startpoint  : key_red (port)
Endpoint    : s1/red_score[3]/opit_0_inv_MUX8TO1Q/S01
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 f       key_red (port)   
                                   net (fanout=1)        0.071       0.071         key_red          
 IOBD_152_142/DIN                  td                    1.020       1.091 f       key_red_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.091         key_red_ibuf/ntD 
 IOL_151_142/RX_DATA_DD            td                    0.095       1.186 f       key_red_ibuf/opit_1/OUT
                                   net (fanout=9)        0.649       1.835         nt_key_red       
 CLMA_118_156/Y2                   td                    0.198       2.033 f       s1/N404_1/gateop_perm/Z
                                   net (fanout=4)        0.144       2.177         s1/N965          
 CLMA_118_157/A4                                                           f       s1/red_score[3]/opit_0_inv_MUX8TO1Q/S01

 Data arrival time                                                   2.177         Logic Levels: 3  
                                                                                   Logic: 1.313ns(60.312%), Route: 0.864ns(39.688%)
====================================================================================================

====================================================================================================

Startpoint  : key_red (port)
Endpoint    : s1/red_score[3]/opit_0_inv_MUX8TO1Q/I0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 r       key_red (port)   
                                   net (fanout=1)        0.071       0.071         key_red          
 IOBD_152_142/DIN                  td                    0.935       1.006 r       key_red_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.006         key_red_ibuf/ntD 
 IOL_151_142/RX_DATA_DD            td                    0.094       1.100 r       key_red_ibuf/opit_1/OUT
                                   net (fanout=9)        0.590       1.690         nt_key_red       
 CLMA_126_152/Y3                   td                    0.191       1.881 f       s1/N413_1/gateop_perm/Z
                                   net (fanout=5)        0.405       2.286         s1/N974          
 CLMA_118_157/AD                                                           f       s1/red_score[3]/opit_0_inv_MUX8TO1Q/I0

 Data arrival time                                                   2.286         Logic Levels: 3  
                                                                                   Logic: 1.220ns(53.368%), Route: 1.066ns(46.632%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK
Endpoint    : s1/yellow_score[0]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.763
  Launch Clock Delay      :  3.177
  Clock Pessimism Removal :  0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.446       3.177         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK

 CLMA_118_172/Y0                   tco                   0.295       3.472 r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/Q
                                   net (fanout=11)       0.484       3.956         nt_score[11]     
 CLMA_118_176/Y2                   td                    0.227       4.183 r       s1/N296_0/gateop_perm/Z
                                   net (fanout=1)        0.466       4.649         s1/_N296         
 CLMA_118_169/Y1                   td                    0.135       4.784 r       s1/N363_1/gateop_perm/Z
                                   net (fanout=6)        0.246       5.030         s1/N1141         
 CLMA_118_169/Y3                   td                    0.221       5.251 r       s1/N1146_0/gateop_perm/Z
                                   net (fanout=1)        0.520       5.771         s1/_N476         
 CLMA_118_181/Y0                   td                    0.308       6.079 r       s1/N1146_2/gateop_perm/Z
                                   net (fanout=2)        0.470       6.549         s1/N1146         
 CLMA_118_173/Y1                   td                    0.135       6.684 r       s1/N1089_4/gateop_perm/Z
                                   net (fanout=1)        0.240       6.924         s1/N1089         
 CLMA_118_172/D0                                                           r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.924         Logic Levels: 5  
                                                                                   Logic: 1.321ns(35.255%), Route: 2.426ns(64.745%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.250    1002.763         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.414    1003.177                          
 clock uncertainty                                      -0.050    1003.127                          

 Setup time                                             -0.103    1003.024                          

 Data required time                                               1003.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.024                          
 Data arrival time                                                  -6.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.100                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK
Endpoint    : s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/I0
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.790
  Launch Clock Delay      :  3.177
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.446       3.177         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK

 CLMA_118_172/Y0                   tco                   0.295       3.472 r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/Q
                                   net (fanout=11)       0.484       3.956         nt_score[11]     
 CLMA_118_176/Y2                   td                    0.227       4.183 r       s1/N296_0/gateop_perm/Z
                                   net (fanout=1)        0.466       4.649         s1/_N296         
 CLMA_118_169/Y1                   td                    0.135       4.784 r       s1/N363_1/gateop_perm/Z
                                   net (fanout=6)        0.246       5.030         s1/N1141         
 CLMA_118_169/Y3                   td                    0.221       5.251 r       s1/N1146_0/gateop_perm/Z
                                   net (fanout=1)        0.520       5.771         s1/_N476         
 CLMA_118_181/Y0                   td                    0.308       6.079 r       s1/N1146_2/gateop_perm/Z
                                   net (fanout=2)        0.709       6.788         s1/N1146         
 CLMA_118_148/AD                                                           r       s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                   6.788         Logic Levels: 4  
                                                                                   Logic: 1.186ns(32.844%), Route: 2.425ns(67.156%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.277    1002.790         ntclkbufg_0      
 CLMA_118_148/CLK                                                          r       s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.388    1003.178                          
 clock uncertainty                                      -0.050    1003.128                          

 Setup time                                             -0.111    1003.017                          

 Data required time                                               1003.017                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.017                          
 Data arrival time                                                  -6.788                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.229                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[2]/opit_0_inv_L6Q_perm/CLK
Endpoint    : s1/red_score[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.792
  Launch Clock Delay      :  3.208
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.477       3.208         ntclkbufg_0      
 CLMS_114_149/CLK                                                          r       s1/red_score[2]/opit_0_inv_L6Q_perm/CLK

 CLMS_114_149/Y0                   tco                   0.295       3.503 r       s1/red_score[2]/opit_0_inv_L6Q_perm/Q
                                   net (fanout=11)       0.546       4.049         nt_score[2]      
 CLMA_126_148/Y2                   td                    0.141       4.190 f       s1/N119_ac2/gateop_perm/Z
                                   net (fanout=3)        0.440       4.630         s1/_N58          
 CLMA_126_152/Y3                   td                    0.221       4.851 r       s1/N413_1/gateop_perm/Z
                                   net (fanout=5)        0.407       5.258         s1/N974          
 CLMA_118_153/Y3                   td                    0.135       5.393 r       s1/N423_6/gateop_perm/Z
                                   net (fanout=2)        0.241       5.634         s1/_N363         
 CLMA_118_153/Y2                   td                    0.173       5.807 r       s1/N982_4/gateop_perm/Z
                                   net (fanout=2)        0.400       6.207         s1/N982          
 CLMA_126_152/Y1                   td                    0.221       6.428 r       s1/N1041_4/gateop/F
                                   net (fanout=1)        0.239       6.667         s1/N1041         
 CLMA_126_152/A4                                                           r       s1/red_score[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.667         Logic Levels: 5  
                                                                                   Logic: 1.186ns(34.287%), Route: 2.273ns(65.713%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.279    1002.792         ntclkbufg_0      
 CLMA_126_152/CLK                                                          r       s1/red_score[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.376    1003.168                          
 clock uncertainty                                      -0.050    1003.118                          

 Setup time                                             -0.071    1003.047                          

 Data required time                                               1003.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.047                          
 Data arrival time                                                  -6.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.380                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[8]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.181
  Launch Clock Delay      :  2.763
  Clock Pessimism Removal :  -0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.250       2.763         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_172/Q3                   tco                   0.197       2.960 f       s1/yellow_score[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.236       3.196         nt_score[8]      
 CLMA_114_172/AD                                                           f       s2/dis_num[8]/opit_0_inv/D

 Data arrival time                                                   3.196         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.497%), Route: 0.236ns(54.503%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.450       3.181         ntclkbufg_0      
 CLMA_114_172/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK
 clock pessimism                                        -0.376       2.805                          
 clock uncertainty                                       0.000       2.805                          

 Hold time                                               0.028       2.833                          

 Data required time                                                  2.833                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.833                          
 Data arrival time                                                  -3.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.363                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/red_score[4]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.193
  Launch Clock Delay      :  2.779
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.266       2.779         ntclkbufg_0      
 CLMA_126_164/CLK                                                          r       s1/red_score[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_164/Q0                   tco                   0.197       2.976 f       s1/red_score[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.139       3.115         nt_score[4]      
 CLMA_126_164/A4                                                           f       s1/red_score[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.115         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.462       3.193         ntclkbufg_0      
 CLMA_126_164/CLK                                                          r       s1/red_score[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.414       2.779                          
 clock uncertainty                                       0.000       2.779                          

 Hold time                                              -0.055       2.724                          

 Data required time                                                  2.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.724                          
 Data arrival time                                                  -3.115                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.391                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/red_score[5]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.182
  Launch Clock Delay      :  2.767
  Clock Pessimism Removal :  -0.415

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.254       2.767         ntclkbufg_0      
 CLMA_118_168/CLK                                                          r       s1/red_score[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_168/Q0                   tco                   0.197       2.964 f       s1/red_score[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.139       3.103         nt_score[5]      
 CLMA_118_168/A4                                                           f       s1/red_score[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.103         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.451       3.182         ntclkbufg_0      
 CLMA_118_168/CLK                                                          r       s1/red_score[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.415       2.767                          
 clock uncertainty                                       0.000       2.767                          

 Hold time                                              -0.055       2.712                          

 Data required time                                                  2.712                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.712                          
 Data arrival time                                                  -3.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.391                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.489
  Launch Clock Delay      :  0.440
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.440       0.440         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_102_220/Q1                   tco                   0.206       0.646 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=12)       0.468       1.114         s2/dis_lin [1]   
 CLMA_114_212/M0                                                           f       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.114         Logic Levels: 0  
                                                                                   Logic: 0.206ns(30.564%), Route: 0.468ns(69.436%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_205/Q0                                          0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.489    1000.489         nt_clk_out       
 CLMA_114_212/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.489                          
 clock uncertainty                                      -0.050    1000.439                          

 Setup time                                             -0.035    1000.404                          

 Data required time                                               1000.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.404                          
 Data arrival time                                                  -1.114                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.290                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.351
  Launch Clock Delay      :  0.440
  Clock Pessimism Removal :  0.016

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.440       0.440         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_102_220/Q1                   tco                   0.209       0.649 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=12)       0.293       0.942         s2/dis_lin [1]   
 CLMA_98_216/M0                                                            r       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   0.942         Logic Levels: 0  
                                                                                   Logic: 0.209ns(41.633%), Route: 0.293ns(58.367%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_205/Q0                                          0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.351    1000.351         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                         0.016    1000.367                          
 clock uncertainty                                      -0.050    1000.317                          

 Setup time                                             -0.027    1000.290                          

 Data required time                                               1000.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.290                          
 Data arrival time                                                  -0.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.348                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.371
  Launch Clock Delay      :  0.445
  Clock Pessimism Removal :  0.016

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.445       0.445         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_98_216/Q1                    tco                   0.209       0.654 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=11)       0.292       0.946         s2/dis_lin [3]   
 CLMA_102_220/M0                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   0.946         Logic Levels: 0  
                                                                                   Logic: 0.209ns(41.717%), Route: 0.292ns(58.283%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_205/Q0                                          0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.371    1000.371         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                         0.016    1000.387                          
 clock uncertainty                                      -0.050    1000.337                          

 Setup time                                             -0.027    1000.310                          

 Data required time                                               1000.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.310                          
 Data arrival time                                                  -0.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.364                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.445
  Launch Clock Delay      :  0.351
  Clock Pessimism Removal :  -0.093

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.351       0.351         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_98_216/Q0                    tco                   0.198       0.549 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.140       0.689         s2/dis_lin [0]   
 CLMA_98_216/M2                                                            r       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   0.689         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.445       0.445         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                        -0.093       0.352                          
 clock uncertainty                                       0.000       0.352                          

 Hold time                                              -0.003       0.349                          

 Data required time                                                  0.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.349                          
 Data arrival time                                                  -0.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.440
  Launch Clock Delay      :  0.371
  Clock Pessimism Removal :  -0.069

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.371       0.371         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMA_102_220/Q0                   tco                   0.198       0.569 r       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=11)       0.142       0.711         s2/dis_lin [2]   
 CLMA_102_220/M2                                                           r       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   0.711         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.235%), Route: 0.142ns(41.765%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.440       0.440         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                        -0.069       0.371                          
 clock uncertainty                                       0.000       0.371                          

 Hold time                                              -0.003       0.368                          

 Data required time                                                  0.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.368                          
 Data arrival time                                                  -0.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.440
  Launch Clock Delay      :  0.351
  Clock Pessimism Removal :  -0.016

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.351       0.351         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_98_216/Q1                    tco                   0.198       0.549 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=11)       0.242       0.791         s2/dis_lin [3]   
 CLMA_102_220/M0                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   0.791         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.000%), Route: 0.242ns(55.000%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.440       0.440         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                        -0.016       0.424                          
 clock uncertainty                                       0.000       0.424                          

 Hold time                                              -0.003       0.421                          

 Data required time                                                  0.421                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.421                          
 Data arrival time                                                  -0.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.370                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[10]/opit_0_inv/CLK
Endpoint    : dis_seg[6] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.463       3.194         ntclkbufg_0      
 CLMA_114_160/CLK                                                          r       s2/dis_num[10]/opit_0_inv/CLK

 CLMA_114_160/Q1                   tco                   0.209       3.403 r       s2/dis_num[10]/opit_0_inv/Q
                                   net (fanout=1)        0.593       3.996         s2/dis_num [10]  
 CLMA_114_180/Y6AB                 td                    0.221       4.217 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.807       5.024         s2/dis_tmp [2]   
 CLMA_90_205/Y0                    td                    0.225       5.249 f       s2/N80[6]/gateop_perm/Z
                                   net (fanout=1)        1.482       6.731         _N249            
 IOL_7_214/DO                      td                    0.081       6.812 f       dis_seg_obuf[6]/opit_1/O
                                   net (fanout=1)        0.000       6.812         dis_seg_obuf[6]/ntO
 IOBD_0_214/PAD                    td                    1.972       8.784 f       dis_seg_obuf[6]/opit_0/O
                                   net (fanout=1)        0.064       8.848         dis_seg[6]       
 G1                                                                        f       dis_seg[6] (port)

 Data arrival time                                                   8.848         Logic Levels: 4  
                                                                                   Logic: 2.708ns(47.895%), Route: 2.946ns(52.105%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[8]/opit_0_inv/CLK
Endpoint    : dis_seg[3] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.450       3.181         ntclkbufg_0      
 CLMA_114_172/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK

 CLMA_114_172/Y0                   tco                   0.295       3.476 r       s2/dis_num[8]/opit_0_inv/Q
                                   net (fanout=1)        0.632       4.108         s2/dis_num [8]   
 CLMA_114_176/Y6AB                 td                    0.178       4.286 f       s2/N27_16[0]_muxf6/F
                                   net (fanout=7)        0.690       4.976         s2/dis_tmp [0]   
 CLMA_90_197/Y0                    td                    0.297       5.273 f       s2/N80[3]/gateop_perm/Z
                                   net (fanout=1)        1.425       6.698         _N246            
 IOL_7_197/DO                      td                    0.081       6.779 f       dis_seg_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       6.779         dis_seg_obuf[3]/ntO
 IOBS_0_197/PAD                    td                    1.972       8.751 f       dis_seg_obuf[3]/opit_0/O
                                   net (fanout=1)        0.069       8.820         dis_seg[3]       
 H2                                                                        f       dis_seg[3] (port)

 Data arrival time                                                   8.820         Logic Levels: 4  
                                                                                   Logic: 2.823ns(50.062%), Route: 2.816ns(49.938%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[10]/opit_0_inv/CLK
Endpoint    : dis_seg[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.463       3.194         ntclkbufg_0      
 CLMA_114_160/CLK                                                          r       s2/dis_num[10]/opit_0_inv/CLK

 CLMA_114_160/Q1                   tco                   0.209       3.403 r       s2/dis_num[10]/opit_0_inv/Q
                                   net (fanout=1)        0.593       3.996         s2/dis_num [10]  
 CLMA_114_180/Y6AB                 td                    0.221       4.217 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.704       4.921         s2/dis_tmp [2]   
 CLMA_90_201/Y0                    td                    0.225       5.146 f       s2/N80[2]/gateop_perm/Z
                                   net (fanout=1)        1.394       6.540         _N247            
 IOL_7_213/DO                      td                    0.081       6.621 f       dis_seg_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       6.621         dis_seg_obuf[2]/ntO
 IOBS_0_213/PAD                    td                    1.972       8.593 f       dis_seg_obuf[2]/opit_0/O
                                   net (fanout=1)        0.064       8.657         dis_seg[2]       
 G2                                                                        f       dis_seg[2] (port)

 Data arrival time                                                   8.657         Logic Levels: 4  
                                                                                   Logic: 2.708ns(49.570%), Route: 2.755ns(50.430%)
====================================================================================================

====================================================================================================

Startpoint  : key_red (port)
Endpoint    : s1/red_score[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 r       key_red (port)   
                                   net (fanout=1)        0.071       0.071         key_red          
 IOBD_152_142/DIN                  td                    0.781       0.852 r       key_red_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.852         key_red_ibuf/ntD 
 IOL_151_142/RX_DATA_DD            td                    0.071       0.923 r       key_red_ibuf/opit_1/OUT
                                   net (fanout=9)        0.517       1.440         nt_key_red       
 CLMA_126_152/Y3                   td                    0.169       1.609 f       s1/N413_1/gateop_perm/Z
                                   net (fanout=5)        0.139       1.748         s1/N974          
 CLMA_126_152/A0                                                           f       s1/red_score[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.748         Logic Levels: 3  
                                                                                   Logic: 1.021ns(58.410%), Route: 0.727ns(41.590%)
====================================================================================================

====================================================================================================

Startpoint  : key_red (port)
Endpoint    : s1/red_score[3]/opit_0_inv_MUX8TO1Q/S01
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 r       key_red (port)   
                                   net (fanout=1)        0.071       0.071         key_red          
 IOBD_152_142/DIN                  td                    0.781       0.852 r       key_red_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.852         key_red_ibuf/ntD 
 IOL_151_142/RX_DATA_DD            td                    0.071       0.923 r       key_red_ibuf/opit_1/OUT
                                   net (fanout=9)        0.669       1.592         nt_key_red       
 CLMA_118_156/Y2                   td                    0.175       1.767 f       s1/N404_1/gateop_perm/Z
                                   net (fanout=4)        0.139       1.906         s1/N965          
 CLMA_118_157/A4                                                           f       s1/red_score[3]/opit_0_inv_MUX8TO1Q/S01

 Data arrival time                                                   1.906         Logic Levels: 3  
                                                                                   Logic: 1.027ns(53.882%), Route: 0.879ns(46.118%)
====================================================================================================

====================================================================================================

Startpoint  : key_red (port)
Endpoint    : s1/red_score[2]/opit_0_inv_L6Q_perm/A3
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 r       key_red (port)   
                                   net (fanout=1)        0.071       0.071         key_red          
 IOBD_152_142/DIN                  td                    0.781       0.852 r       key_red_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.852         key_red_ibuf/ntD 
 IOL_151_142/RX_DATA_DD            td                    0.071       0.923 r       key_red_ibuf/opit_1/OUT
                                   net (fanout=9)        0.517       1.440         nt_key_red       
 CLMA_126_152/Y3                   td                    0.169       1.609 f       s1/N413_1/gateop_perm/Z
                                   net (fanout=5)        0.389       1.998         s1/N974          
 CLMS_114_149/A3                                                           f       s1/red_score[2]/opit_0_inv_L6Q_perm/A3

 Data arrival time                                                   1.998         Logic Levels: 3  
                                                                                   Logic: 1.021ns(51.101%), Route: 0.977ns(48.899%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 11.000 sec
Action report_timing: CPU time elapsed is 8.125 sec
Current time: Tue May 30 10:08:02 2023
Action report_timing: Peak memory pool usage is 279,629,824 bytes
Report timing is finished successfully.
