up:: [[数字后端]]

Innovus
Import design Lef 按顺序

VDD、VSS、MMMC BROWER

保存.View

整个保存.Global
![](https://raw.githubusercontent.com/acdefg/cdn/main/obsidian/20230920145143.png)


裁剪版图
改版图大小、设电源线 margin
![](https://raw.githubusercontent.com/acdefg/cdn/main/obsidian/20230920145211.png)

power ：
the high the low 不要加 pin name
power -> connect global nets
![](https://raw.githubusercontent.com/acdefg/cdn/main/obsidian/20230920145551.png)
power -> ![](https://raw.githubusercontent.com/acdefg/cdn/main/obsidian/20230920145748.png)
![](https://raw.githubusercontent.com/acdefg/cdn/main/obsidian/20230920145952.png)
![](https://raw.githubusercontent.com/acdefg/cdn/main/obsidian/20230920150051.png)

route -> special route
![](https://raw.githubusercontent.com/acdefg/cdn/main/obsidian/20230920150103.png)

source init.tcl
source power.Tcl

排 pin
clk 改信号类型

save design  .enc

source placement.Tcl（这个 tcl 有点问题，没设 contrainmode 吧）

![](https://raw.githubusercontent.com/acdefg/cdn/main/obsidian/20230920151510.png)

summaryreport
![](https://raw.githubusercontent.com/acdefg/cdn/main/obsidian/20230920151809.png)

### ref
[基于innovus的全加器数字芯片物理实现(step by step) - 知乎](https://zhuanlan.zhihu.com/p/56259682)

### 面积评估
[计算cell block的面积 - 简书](https://www.jianshu.com/p/17fd59369383)

