<stg><name>viterbi_Pipeline_L_end</name>


<trans_list>

<trans id="68" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %min_p_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="min_p_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %min_s = alloca i32 1

]]></Node>
<StgValue><ssdm name="min_s"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %min_s_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="min_s_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
newFuncRoot:3 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %llike_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %llike_1, i64 666, i64 139, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %min_p_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %min_p

]]></Node>
<StgValue><ssdm name="min_p_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i7 1, i7 %min_s_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i8 0, i8 %min_s

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i64 %min_p_read, i64 %min_p_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %for.body82

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body82:0 %s = load i7 %min_s_1

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body82:1 %icmp_ln40 = icmp_eq  i7 %s, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body82:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 63, i64 63, i64 63

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body82:3 %br_ln40 = br i1 %icmp_ln40, void %for.body82.split, void %for.end91.exitStub

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
for.body82.split:2 %tmp_998_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 17, i7 %s

]]></Node>
<StgValue><ssdm name="tmp_998_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="12">
<![CDATA[
for.body82.split:3 %zext_ln41 = zext i12 %tmp_998_cast

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body82.split:4 %llike_1_addr = getelementptr i128 %llike_1, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="llike_1_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="128" op_0_bw="12">
<![CDATA[
for.body82.split:7 %llike_1_load_1 = load i12 %llike_1_addr

]]></Node>
<StgValue><ssdm name="llike_1_load_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="7">
<![CDATA[
for.body82.split:25 %trunc_ln42_1 = trunc i7 %s

]]></Node>
<StgValue><ssdm name="trunc_ln42_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body82.split:28 %add_ln40 = add i7 %s, i7 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body82.split:29 %store_ln40 = store i7 %add_ln40, i7 %min_s_1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body82.split:0 %min_p_1_load = load i64 %min_p_1

]]></Node>
<StgValue><ssdm name="min_p_1_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="128" op_0_bw="12">
<![CDATA[
for.body82.split:7 %llike_1_load_1 = load i12 %llike_1_addr

]]></Node>
<StgValue><ssdm name="llike_1_load_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body82.split:8 %tmp_92 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %llike_1_load_1, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64">
<![CDATA[
for.body82.split:9 %p = bitcast i64 %tmp_92

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="11" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body82.split:10 %tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i128.i32.i32, i128 %llike_1_load_1, i32 116, i32 126

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="52" op_0_bw="52" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body82.split:11 %tmp_295 = partselect i52 @_ssdm_op_PartSelect.i52.i128.i32.i32, i128 %llike_1_load_1, i32 64, i32 115

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body82.split:15 %icmp_ln42 = icmp_ne  i11 %tmp_s, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.body82.split:16 %icmp_ln42_1 = icmp_eq  i52 %tmp_295, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body82.split:21 %tmp_297 = fcmp_olt  i64 %p, i64 %min_p_1_load

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.end91.exitStub:0 %min_s_load = load i8 %min_s

]]></Node>
<StgValue><ssdm name="min_s_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.end91.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %min_s_out, i8 %min_s_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0">
<![CDATA[
for.end91.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body82.split:1 %min_s_load_1 = load i8 %min_s

]]></Node>
<StgValue><ssdm name="min_s_load_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body82.split:5 %specpipeline_ln2 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_117

]]></Node>
<StgValue><ssdm name="specpipeline_ln2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body82.split:6 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_129

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64">
<![CDATA[
for.body82.split:12 %bitcast_ln42 = bitcast i64 %min_p_1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln42"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body82.split:13 %tmp_296 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln42, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="52" op_0_bw="64">
<![CDATA[
for.body82.split:14 %trunc_ln42 = trunc i64 %bitcast_ln42

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body82.split:17 %or_ln42 = or i1 %icmp_ln42_1, i1 %icmp_ln42

]]></Node>
<StgValue><ssdm name="or_ln42"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body82.split:18 %icmp_ln42_2 = icmp_ne  i11 %tmp_296, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln42_2"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.body82.split:19 %icmp_ln42_3 = icmp_eq  i52 %trunc_ln42, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_3"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body82.split:20 %or_ln42_1 = or i1 %icmp_ln42_3, i1 %icmp_ln42_2

]]></Node>
<StgValue><ssdm name="or_ln42_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body82.split:21 %tmp_297 = fcmp_olt  i64 %p, i64 %min_p_1_load

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body82.split:22 %and_ln42 = and i1 %tmp_297, i1 %or_ln42

]]></Node>
<StgValue><ssdm name="and_ln42"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body82.split:23 %and_ln42_1 = and i1 %and_ln42, i1 %or_ln42_1

]]></Node>
<StgValue><ssdm name="and_ln42_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body82.split:24 %min_p_128 = select i1 %and_ln42_1, i64 %p, i64 %min_p_1_load

]]></Node>
<StgValue><ssdm name="min_p_128"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="6">
<![CDATA[
for.body82.split:26 %zext_ln42 = zext i6 %trunc_ln42_1

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body82.split:27 %min_s_4 = select i1 %and_ln42_1, i8 %zext_ln42, i8 %min_s_load_1

]]></Node>
<StgValue><ssdm name="min_s_4"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body82.split:30 %store_ln40 = store i8 %min_s_4, i8 %min_s

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body82.split:31 %store_ln40 = store i64 %min_p_128, i64 %min_p_1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
for.body82.split:32 %br_ln40 = br void %for.body82

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="69" name="min_p" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="min_p"/></StgValue>
</port>
<port id="70" name="llike_1" dir="0" iftype="1">
<core>RAM_1WnR_BRAM</core><StgValue><ssdm name="llike_1"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="71" name="min_s_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="min_s_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="73" from="StgValue_72" to="min_p_1" fromId="72" toId="6">
</dataflow>
<dataflow id="74" from="StgValue_72" to="min_s" fromId="72" toId="7">
</dataflow>
<dataflow id="75" from="StgValue_72" to="min_s_1" fromId="72" toId="8">
</dataflow>
<dataflow id="77" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="76" toId="9">
</dataflow>
<dataflow id="78" from="llike_1" to="specbramwithbyteenable_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="81" from="llike_1" to="specmemcore_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="83" from="StgValue_82" to="specmemcore_ln0" fromId="82" toId="10">
</dataflow>
<dataflow id="85" from="StgValue_84" to="specmemcore_ln0" fromId="84" toId="10">
</dataflow>
<dataflow id="87" from="StgValue_86" to="specmemcore_ln0" fromId="86" toId="10">
</dataflow>
<dataflow id="89" from="_ssdm_op_Read.ap_auto.double" to="min_p_read" fromId="88" toId="11">
</dataflow>
<dataflow id="90" from="min_p" to="min_p_read" fromId="69" toId="11">
</dataflow>
<dataflow id="92" from="StgValue_91" to="store_ln0" fromId="91" toId="12">
</dataflow>
<dataflow id="93" from="min_s_1" to="store_ln0" fromId="8" toId="12">
</dataflow>
<dataflow id="95" from="StgValue_94" to="store_ln0" fromId="94" toId="13">
</dataflow>
<dataflow id="96" from="min_s" to="store_ln0" fromId="7" toId="13">
</dataflow>
<dataflow id="97" from="min_p_read" to="store_ln0" fromId="11" toId="14">
</dataflow>
<dataflow id="98" from="min_p_1" to="store_ln0" fromId="6" toId="14">
</dataflow>
<dataflow id="99" from="min_s_1" to="s" fromId="8" toId="16">
</dataflow>
<dataflow id="100" from="s" to="icmp_ln40" fromId="16" toId="17">
</dataflow>
<dataflow id="102" from="StgValue_101" to="icmp_ln40" fromId="101" toId="17">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="103" toId="18">
</dataflow>
<dataflow id="106" from="StgValue_105" to="empty" fromId="105" toId="18">
</dataflow>
<dataflow id="107" from="StgValue_105" to="empty" fromId="105" toId="18">
</dataflow>
<dataflow id="108" from="StgValue_105" to="empty" fromId="105" toId="18">
</dataflow>
<dataflow id="109" from="icmp_ln40" to="br_ln40" fromId="17" toId="19">
</dataflow>
<dataflow id="111" from="_ssdm_op_BitConcatenate.i12.i5.i7" to="tmp_998_cast" fromId="110" toId="20">
</dataflow>
<dataflow id="113" from="StgValue_112" to="tmp_998_cast" fromId="112" toId="20">
</dataflow>
<dataflow id="114" from="s" to="tmp_998_cast" fromId="16" toId="20">
</dataflow>
<dataflow id="115" from="tmp_998_cast" to="zext_ln41" fromId="20" toId="21">
</dataflow>
<dataflow id="116" from="llike_1" to="llike_1_addr" fromId="70" toId="22">
</dataflow>
<dataflow id="118" from="StgValue_117" to="llike_1_addr" fromId="117" toId="22">
</dataflow>
<dataflow id="119" from="zext_ln41" to="llike_1_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="120" from="llike_1_addr" to="llike_1_load_1" fromId="22" toId="23">
</dataflow>
<dataflow id="121" from="s" to="trunc_ln42_1" fromId="16" toId="24">
</dataflow>
<dataflow id="122" from="s" to="add_ln40" fromId="16" toId="25">
</dataflow>
<dataflow id="123" from="StgValue_91" to="add_ln40" fromId="91" toId="25">
</dataflow>
<dataflow id="124" from="add_ln40" to="store_ln40" fromId="25" toId="26">
</dataflow>
<dataflow id="125" from="min_s_1" to="store_ln40" fromId="8" toId="26">
</dataflow>
<dataflow id="126" from="min_p_1" to="min_p_1_load" fromId="6" toId="27">
</dataflow>
<dataflow id="127" from="llike_1_addr" to="llike_1_load_1" fromId="22" toId="28">
</dataflow>
<dataflow id="129" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_92" fromId="128" toId="29">
</dataflow>
<dataflow id="130" from="llike_1_load_1" to="tmp_92" fromId="28" toId="29">
</dataflow>
<dataflow id="132" from="StgValue_131" to="tmp_92" fromId="131" toId="29">
</dataflow>
<dataflow id="134" from="StgValue_133" to="tmp_92" fromId="133" toId="29">
</dataflow>
<dataflow id="135" from="tmp_92" to="p" fromId="29" toId="30">
</dataflow>
<dataflow id="137" from="_ssdm_op_PartSelect.i11.i128.i32.i32" to="tmp_s" fromId="136" toId="31">
</dataflow>
<dataflow id="138" from="llike_1_load_1" to="tmp_s" fromId="28" toId="31">
</dataflow>
<dataflow id="140" from="StgValue_139" to="tmp_s" fromId="139" toId="31">
</dataflow>
<dataflow id="142" from="StgValue_141" to="tmp_s" fromId="141" toId="31">
</dataflow>
<dataflow id="144" from="_ssdm_op_PartSelect.i52.i128.i32.i32" to="tmp_295" fromId="143" toId="32">
</dataflow>
<dataflow id="145" from="llike_1_load_1" to="tmp_295" fromId="28" toId="32">
</dataflow>
<dataflow id="146" from="StgValue_131" to="tmp_295" fromId="131" toId="32">
</dataflow>
<dataflow id="148" from="StgValue_147" to="tmp_295" fromId="147" toId="32">
</dataflow>
<dataflow id="149" from="tmp_s" to="icmp_ln42" fromId="31" toId="33">
</dataflow>
<dataflow id="151" from="StgValue_150" to="icmp_ln42" fromId="150" toId="33">
</dataflow>
<dataflow id="152" from="tmp_295" to="icmp_ln42_1" fromId="32" toId="34">
</dataflow>
<dataflow id="154" from="StgValue_153" to="icmp_ln42_1" fromId="153" toId="34">
</dataflow>
<dataflow id="155" from="p" to="tmp_297" fromId="30" toId="35">
</dataflow>
<dataflow id="156" from="min_p_1_load" to="tmp_297" fromId="27" toId="35">
</dataflow>
<dataflow id="157" from="min_s" to="min_s_load_1" fromId="7" toId="36">
</dataflow>
<dataflow id="159" from="_ssdm_op_SpecPipeline" to="specpipeline_ln2" fromId="158" toId="37">
</dataflow>
<dataflow id="161" from="StgValue_160" to="specpipeline_ln2" fromId="160" toId="37">
</dataflow>
<dataflow id="162" from="StgValue_72" to="specpipeline_ln2" fromId="72" toId="37">
</dataflow>
<dataflow id="164" from="StgValue_163" to="specpipeline_ln2" fromId="163" toId="37">
</dataflow>
<dataflow id="165" from="StgValue_163" to="specpipeline_ln2" fromId="163" toId="37">
</dataflow>
<dataflow id="167" from="empty_117" to="specpipeline_ln2" fromId="166" toId="37">
</dataflow>
<dataflow id="169" from="_ssdm_op_SpecLoopName" to="specloopname_ln8" fromId="168" toId="38">
</dataflow>
<dataflow id="171" from="empty_129" to="specloopname_ln8" fromId="170" toId="38">
</dataflow>
<dataflow id="172" from="min_p_1_load" to="bitcast_ln42" fromId="27" toId="39">
</dataflow>
<dataflow id="174" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_296" fromId="173" toId="40">
</dataflow>
<dataflow id="175" from="bitcast_ln42" to="tmp_296" fromId="39" toId="40">
</dataflow>
<dataflow id="177" from="StgValue_176" to="tmp_296" fromId="176" toId="40">
</dataflow>
<dataflow id="179" from="StgValue_178" to="tmp_296" fromId="178" toId="40">
</dataflow>
<dataflow id="180" from="bitcast_ln42" to="trunc_ln42" fromId="39" toId="41">
</dataflow>
<dataflow id="181" from="icmp_ln42_1" to="or_ln42" fromId="34" toId="42">
</dataflow>
<dataflow id="182" from="icmp_ln42" to="or_ln42" fromId="33" toId="42">
</dataflow>
<dataflow id="183" from="tmp_296" to="icmp_ln42_2" fromId="40" toId="43">
</dataflow>
<dataflow id="184" from="StgValue_150" to="icmp_ln42_2" fromId="150" toId="43">
</dataflow>
<dataflow id="185" from="trunc_ln42" to="icmp_ln42_3" fromId="41" toId="44">
</dataflow>
<dataflow id="186" from="StgValue_153" to="icmp_ln42_3" fromId="153" toId="44">
</dataflow>
<dataflow id="187" from="icmp_ln42_3" to="or_ln42_1" fromId="44" toId="45">
</dataflow>
<dataflow id="188" from="icmp_ln42_2" to="or_ln42_1" fromId="43" toId="45">
</dataflow>
<dataflow id="189" from="p" to="tmp_297" fromId="30" toId="46">
</dataflow>
<dataflow id="190" from="min_p_1_load" to="tmp_297" fromId="27" toId="46">
</dataflow>
<dataflow id="191" from="tmp_297" to="and_ln42" fromId="46" toId="47">
</dataflow>
<dataflow id="192" from="or_ln42" to="and_ln42" fromId="42" toId="47">
</dataflow>
<dataflow id="193" from="and_ln42" to="and_ln42_1" fromId="47" toId="48">
</dataflow>
<dataflow id="194" from="or_ln42_1" to="and_ln42_1" fromId="45" toId="48">
</dataflow>
<dataflow id="195" from="and_ln42_1" to="min_p_128" fromId="48" toId="49">
</dataflow>
<dataflow id="196" from="p" to="min_p_128" fromId="30" toId="49">
</dataflow>
<dataflow id="197" from="min_p_1_load" to="min_p_128" fromId="27" toId="49">
</dataflow>
<dataflow id="198" from="trunc_ln42_1" to="zext_ln42" fromId="24" toId="50">
</dataflow>
<dataflow id="199" from="and_ln42_1" to="min_s_4" fromId="48" toId="51">
</dataflow>
<dataflow id="200" from="zext_ln42" to="min_s_4" fromId="50" toId="51">
</dataflow>
<dataflow id="201" from="min_s_load_1" to="min_s_4" fromId="36" toId="51">
</dataflow>
<dataflow id="202" from="min_s_4" to="store_ln40" fromId="51" toId="52">
</dataflow>
<dataflow id="203" from="min_s" to="store_ln40" fromId="7" toId="52">
</dataflow>
<dataflow id="204" from="min_p_128" to="store_ln40" fromId="49" toId="53">
</dataflow>
<dataflow id="205" from="min_p_1" to="store_ln40" fromId="6" toId="53">
</dataflow>
<dataflow id="206" from="min_s" to="min_s_load" fromId="7" toId="55">
</dataflow>
<dataflow id="208" from="_ssdm_op_Write.ap_auto.i8P0A" to="write_ln0" fromId="207" toId="56">
</dataflow>
<dataflow id="209" from="min_s_out" to="write_ln0" fromId="71" toId="56">
</dataflow>
<dataflow id="210" from="min_s_load" to="write_ln0" fromId="55" toId="56">
</dataflow>
<dataflow id="211" from="icmp_ln40" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="212" from="icmp_ln40" to="StgValue_3" fromId="17" toId="3">
</dataflow>
</dataflows>


</stg>
