$date
	Sat Oct 19 14:36:59 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Many_To_One_LFSR_t $end
$var wire 8 ! out [7:0] $end
$var parameter 32 " cyc $end
$var reg 1 # clk $end
$var reg 1 $ rst_n $end
$scope module m21lfsr $end
$var wire 1 # clk $end
$var wire 1 $ rst_n $end
$var parameter 8 % S0 $end
$var reg 8 & out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10111101 %
b1010 "
$end
#0
$dumpvars
bx &
1$
0#
bx !
$end
#5000
1#
#10000
0$
0#
#15000
b10111101 !
b10111101 &
1#
#20000
1$
0#
#25000
b1111011 !
b1111011 &
1#
#30000
0#
#35000
b11110110 !
b11110110 &
1#
#40000
0#
#45000
b11101101 !
b11101101 &
1#
#50000
0#
#55000
b11011011 !
b11011011 &
1#
#60000
0#
#65000
b10110111 !
b10110111 &
1#
#70000
0#
#75000
b1101111 !
b1101111 &
1#
#80000
0#
#85000
b11011111 !
b11011111 &
1#
#90000
0#
#95000
b10111110 !
b10111110 &
1#
#100000
0#
#105000
b1111100 !
b1111100 &
1#
#110000
0#
#115000
b11111000 !
b11111000 &
1#
#120000
0#
#125000
b11110000 !
b11110000 &
1#
#130000
0#
#135000
b11100001 !
b11100001 &
1#
#140000
0#
#145000
b11000011 !
b11000011 &
1#
#150000
0#
#155000
b10000110 !
b10000110 &
1#
#160000
0#
#165000
b1101 !
b1101 &
1#
#170000
0#
#175000
b11010 !
b11010 &
1#
#180000
0#
