0.6
2019.2
Nov  6 2019
21:57:16
D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/impl/func/xsim/testbench_func_impl.v,1652246504,verilog,,D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v,,fifo;glbl;ram;status_signal,,,,,,,,
D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v,1652210379,verilog,,,,testbench,,,,,,,,
