
---------- Begin Simulation Statistics ----------
final_tick                               1057942738500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 106852                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739336                       # Number of bytes of host memory used
host_op_rate                                   107164                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13485.22                       # Real time elapsed on the host
host_tick_rate                               78451995                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440929587                       # Number of instructions simulated
sim_ops                                    1445134617                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.057943                       # Number of seconds simulated
sim_ticks                                1057942738500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.040426                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              168443588                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           191325275                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         15482200                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        259342741                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21680120                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22318057                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          637937                       # Number of indirect misses.
system.cpu0.branchPred.lookups              328997190                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2148246                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050446                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9398082                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313654255                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33798850                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160575                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       45825487                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250514553                       # Number of instructions committed
system.cpu0.commit.committedOps            1251568286                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1946461881                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.642997                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.400300                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1343672741     69.03%     69.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    358269336     18.41%     87.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     84483756      4.34%     91.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     82454871      4.24%     96.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     26137816      1.34%     97.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8286129      0.43%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4914558      0.25%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4443824      0.23%     98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33798850      1.74%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1946461881                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112716                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209814691                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388696728                       # Number of loads committed
system.cpu0.commit.membars                    2104046                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104052      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699528280     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833132      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747166     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146255771     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251568286                       # Class of committed instruction
system.cpu0.commit.refs                     536002965                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250514553                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251568286                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.683082                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.683082                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            290677852                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6106332                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           167019589                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1317477628                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               744600533                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                910774845                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9406314                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13860550                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4376307                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  328997190                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                233150671                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1217009959                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5615941                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          107                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1341307085                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          136                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               30980906                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.156314                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         727335163                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         190123708                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.637286                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1959835851                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.684936                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.911640                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1011795400     51.63%     51.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               705193662     35.98%     87.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               124191943      6.34%     93.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                97256688      4.96%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                16559851      0.84%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2465220      0.13%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  268046      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     443      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104598      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1959835851                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      144882271                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9473053                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               319347742                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.614256                       # Inst execution rate
system.cpu0.iew.exec_refs                   562644402                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 151321107                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              218218581                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            408588980                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056769                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5553241                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           151908493                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1297360528                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            411323295                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5106298                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1292835964                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1042946                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6767440                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9406314                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              9065990                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       380859                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        21864150                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        74002                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7109                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4814479                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19892252                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4602256                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7109                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       407211                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9065842                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                594943647                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1283597548                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838262                       # average fanout of values written-back
system.cpu0.iew.wb_producers                498718777                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.609867                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1283677317                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1586257780                       # number of integer regfile reads
system.cpu0.int_regfile_writes              823154927                       # number of integer regfile writes
system.cpu0.ipc                              0.594148                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.594148                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106107      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            717051022     55.25%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848835      0.91%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100412      0.16%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           414363520     31.92%     88.41% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          150472314     11.59%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1297942262                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1859755                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001433                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 354882     19.08%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    22      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1209617     65.04%     84.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               295230     15.87%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1297695854                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4557712027                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1283597496                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1343159584                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1294199536                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1297942262                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3160992                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       45792239                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           132005                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           417                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13671831                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1959835851                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.662271                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.869953                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1059239050     54.05%     54.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          605529386     30.90%     84.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          208462184     10.64%     95.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           75283610      3.84%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8935958      0.46%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1066669      0.05%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             856623      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             278205      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             184166      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1959835851                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.616682                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11365667                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2674907                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           408588980                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          151908493                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2066                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2104718122                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11167589                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              235542826                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800541243                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7350155                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               756436333                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              16975500                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                12074                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1610209802                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1312294757                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          847015227                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                902384182                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              30837617                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9406314                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             55893970                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                46473980                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1610209758                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        172226                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6231                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 19191164                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6215                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3210030505                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2608177160                       # The number of ROB writes
system.cpu0.timesIdled                       22384317                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2033                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            87.153144                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14914406                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            17112872                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2838415                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22284805                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            670906                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         683729                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           12823                       # Number of indirect misses.
system.cpu1.branchPred.lookups               25844340                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        41695                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050239                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1845074                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16229023                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2028961                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151440                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       28055405                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67680347                       # Number of instructions committed
system.cpu1.commit.committedOps              68730799                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    302406624                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.227279                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.944469                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    273711304     90.51%     90.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14403993      4.76%     95.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5224683      1.73%     97.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4061758      1.34%     98.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1113863      0.37%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       490878      0.16%     98.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1047652      0.35%     99.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       323532      0.11%     99.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2028961      0.67%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    302406624                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074848                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65715252                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16752170                       # Number of loads committed
system.cpu1.commit.membars                    2100545                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100545      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43602577     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17802409     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5225124      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68730799                       # Class of committed instruction
system.cpu1.commit.refs                      23027545                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67680347                       # Number of Instructions Simulated
system.cpu1.committedOps                     68730799                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.574694                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.574694                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            231104717                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1022260                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13534723                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             103819508                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                21346063                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50023585                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1846564                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1761617                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2950217                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   25844340                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19241711                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    282375687                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               522342                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     115528347                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5679810                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.083472                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22055496                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          15585312                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.373133                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         307271146                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.385108                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.844557                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               234188865     76.22%     76.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                45675682     14.86%     91.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                15868252      5.16%     96.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8028948      2.61%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1718587      0.56%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  787543      0.26%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1002281      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       7      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     981      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           307271146                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2345746                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1910979                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                19372394                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.256004                       # Inst execution rate
system.cpu1.iew.exec_refs                    26029646                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6639259                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              190731217                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             24857288                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2077979                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1381843                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             9057891                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           96760800                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19390387                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1318915                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             79263302                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1085832                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3939909                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1846564                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6288539                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        99465                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          710475                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        31248                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2044                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        11060                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8105118                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2782516                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2044                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       403994                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1506985                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 45639412                       # num instructions consuming a value
system.cpu1.iew.wb_count                     78058698                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.806194                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 36794215                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.252114                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      78110048                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               101147759                       # number of integer regfile reads
system.cpu1.int_regfile_writes               51669191                       # number of integer regfile writes
system.cpu1.ipc                              0.218594                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.218594                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100768      2.61%      2.61% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             52044054     64.59%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  53      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.19% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20777324     25.78%     92.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5659916      7.02%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              80582217                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1580913                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.019619                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 332483     21.03%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                984721     62.29%     83.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               263705     16.68%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              80062346                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         470157871                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     78058686                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        124792242                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  90528463                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 80582217                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6232337                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       28030000                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           141406                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3080897                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     19140052                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    307271146                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.262251                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.736021                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          257441002     83.78%     83.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           32000771     10.41%     94.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10673877      3.47%     97.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3810976      1.24%     98.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2071787      0.67%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             500809      0.16%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             505124      0.16%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             155573      0.05%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             111227      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      307271146                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.260264                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12546265                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1995125                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            24857288                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            9057891                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    223                       # number of misc regfile reads
system.cpu1.numCycles                       309616892                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1806252176                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              202755119                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45688770                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6211947                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                23959864                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3018388                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                24943                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            127688324                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             101376994                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           67409382                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 49565422                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              19559994                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1846564                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             29113668                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                21720612                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       127688312                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30509                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               883                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13916984                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           883                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   397162827                       # The number of ROB reads
system.cpu1.rob.rob_writes                  198443051                       # The number of ROB writes
system.cpu1.timesIdled                          69775                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            81.152561                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11793965                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            14533078                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1931502                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         18127817                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            620245                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         699675                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           79430                       # Number of indirect misses.
system.cpu2.branchPred.lookups               20956733                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31367                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050203                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1367993                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15102648                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1965698                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151366                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       13758032                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64194004                       # Number of instructions committed
system.cpu2.commit.committedOps              65244428                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    291462641                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.223852                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.938672                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    264219363     90.65%     90.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13646459      4.68%     95.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5022194      1.72%     97.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3906559      1.34%     98.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       979203      0.34%     98.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       465784      0.16%     98.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       939079      0.32%     99.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       318302      0.11%     99.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1965698      0.67%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    291462641                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013653                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62344957                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15862521                       # Number of loads committed
system.cpu2.commit.membars                    2100505                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100505      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41199040     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16912724     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5032015      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65244428                       # Class of committed instruction
system.cpu2.commit.refs                      21944751                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64194004                       # Number of Instructions Simulated
system.cpu2.committedOps                     65244428                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.608423                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.608423                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            233121118                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               587621                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            11017086                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              84171237                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                16639122                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 40560931                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1369236                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1303044                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2419667                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   20956733                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 14745629                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    275093645                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               309825                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      90898939                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3865490                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.070840                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          17083683                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12414210                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.307264                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         294110074                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.314227                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.755134                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               235734071     80.15%     80.15% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                36889947     12.54%     92.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12469801      4.24%     96.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 6912916      2.35%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1261785      0.43%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  247822      0.08%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  593511      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      14      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     207      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           294110074                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1723047                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1427619                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                16918175                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.246836                       # Inst execution rate
system.cpu2.iew.exec_refs                    24703430                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6416131                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              191431537                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             19604693                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1241956                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1596786                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7114766                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           78980069                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18287299                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1256815                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             73022243                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1061568                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3981672                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1369236                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              6199828                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        97356                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          621267                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        26752                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1889                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        12983                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      3742172                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1032536                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1889                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       455334                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        972285                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 42067068                       # num instructions consuming a value
system.cpu2.iew.wb_count                     71937410                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.823237                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34631163                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.243169                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      71985779                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                93075213                       # number of integer regfile reads
system.cpu2.int_regfile_writes               48194137                       # number of integer regfile writes
system.cpu2.ipc                              0.216994                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.216994                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100717      2.83%      2.83% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             47092247     63.40%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  46      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19644032     26.45%     92.67% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5441914      7.33%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              74279058                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1540061                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.020733                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 329016     21.36%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                955125     62.02%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               255916     16.62%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              73718386                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         444335549                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     71937398                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         92716910                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  75207687                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 74279058                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3772382                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       13735640                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           127326                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        621016                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      7344972                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    294110074                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.252555                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.728576                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          248454395     84.48%     84.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           29243833      9.94%     94.42% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            9797953      3.33%     97.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3342250      1.14%     98.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2035574      0.69%     99.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             497229      0.17%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             488711      0.17%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             149170      0.05%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             100959      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      294110074                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.251084                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          8264605                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1107914                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            19604693                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7114766                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    212                       # number of misc regfile reads
system.cpu2.numCycles                       295833121                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1820036189                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              204041119                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43496053                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5823995                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                18787337                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2791701                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                23366                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            104985545                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              82281087                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           55086758                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 40197681                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              20833669                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1369236                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             29684263                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                11590705                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       104985533                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         30438                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               889                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 12810367                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           886                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   368498259                       # The number of ROB reads
system.cpu2.rob.rob_writes                  160657305                       # The number of ROB writes
system.cpu2.timesIdled                          68222                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            82.896422                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10086418                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            12167495                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1327405                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         14854653                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            515986                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         528821                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           12835                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17106887                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        18942                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050204                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           941416                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13568302                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1891818                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151362                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        8271563                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58540683                       # Number of instructions committed
system.cpu3.commit.committedOps              59591104                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    261374865                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.227991                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.962544                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    237133890     90.73%     90.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12092732      4.63%     95.35% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4316332      1.65%     97.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3377247      1.29%     98.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       819712      0.31%     98.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       423435      0.16%     98.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1034493      0.40%     99.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       285206      0.11%     99.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1891818      0.72%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    261374865                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865362                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56839892                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14731202                       # Number of loads committed
system.cpu3.commit.membars                    2100505                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100505      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37246196     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15781406     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4462853      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59591104                       # Class of committed instruction
system.cpu3.commit.refs                      20244271                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58540683                       # Number of Instructions Simulated
system.cpu3.committedOps                     59591104                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.513799                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.513799                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            214900503                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               405856                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9550836                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              71011111                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                12906714                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 31894255                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                942371                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1027857                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2409577                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17106887                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12388799                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    247824192                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               234185                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      73974640                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                  40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          234                       # Number of stall cycles due to pending traps
system.cpu3.fetch.SquashCycles                2656796                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.064740                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          13900556                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10602404                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.279952                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         263053420                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.285213                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.704025                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               214730319     81.63%     81.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30824215     11.72%     93.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                10100740      3.84%     97.19% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6103773      2.32%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  934371      0.36%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  208741      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  151035      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     217      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           263053420                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                        1187468                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              989379                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14761046                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.247664                       # Inst execution rate
system.cpu3.iew.exec_refs                    22517313                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5731128                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              171653033                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             16921238                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1051128                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           979351                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5972511                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           67842890                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16786185                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           959524                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             65442996                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                924691                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              4265118                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                942371                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6497734                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        94773                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          523880                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        22850                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1166                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        11172                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2190036                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       459442                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1166                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       254169                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        735210                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 38792863                       # num instructions consuming a value
system.cpu3.iew.wb_count                     64539276                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.824789                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 31995921                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.244244                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      64580858                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                82998785                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43540352                       # number of integer regfile writes
system.cpu3.ipc                              0.221543                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.221543                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100759      3.16%      3.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             41496954     62.49%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  49      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18071194     27.21%     92.87% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4733464      7.13%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              66402520                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1534896                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.023115                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 332072     21.63%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     21.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                945310     61.59%     83.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               257510     16.78%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              65836641                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         397512380                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     64539264                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         76095487                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  64691132                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 66402520                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3151758                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        8251785                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           119052                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           396                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3605015                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    263053420                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.252430                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.735548                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          222394597     84.54%     84.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26398306     10.04%     94.58% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8178833      3.11%     97.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2919977      1.11%     98.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1971833      0.75%     99.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             469650      0.18%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             482532      0.18%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             145693      0.06%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              91999      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      263053420                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.251295                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6904906                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          774922                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            16921238                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5972511                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    216                       # number of misc regfile reads
system.cpu3.numCycles                       264240888                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1851628141                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              185694389                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39878171                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               6978526                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14726834                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2442417                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                21447                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             89121618                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              69927486                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           47096944                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 31989336                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              19948095                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                942371                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             29667671                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 7218773                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        89121606                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         32819                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               910                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 14176284                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           909                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   327344531                       # The number of ROB reads
system.cpu3.rob.rob_writes                  137407453                       # The number of ROB writes
system.cpu3.timesIdled                          47210                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5974704                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11844994                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1042645                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       125336                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     52556494                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5213860                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    105874599                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5339196                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1057942738500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2386396                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3722959                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2147213                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              885                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            640                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3586826                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3586793                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2386396                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            71                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17818179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17818179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    620553472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               620553472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1382                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5974818                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5974818    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5974818                       # Request fanout histogram
system.membus.respLayer1.occupancy        32217595250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         28293969505                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                247                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          124                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    7336102798.387096                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   45423258659.444038                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          120     96.77%     96.77% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     97.58% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     98.39% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4e+11-4.5e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 445111253500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            124                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   148265991500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 909676747000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1057942738500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     14656236                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14656236                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     14656236                       # number of overall hits
system.cpu2.icache.overall_hits::total       14656236                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        89393                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         89393                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        89393                       # number of overall misses
system.cpu2.icache.overall_misses::total        89393                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2092630000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2092630000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2092630000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2092630000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     14745629                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14745629                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     14745629                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14745629                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006062                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006062                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006062                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006062                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 23409.327352                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 23409.327352                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 23409.327352                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 23409.327352                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          544                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           68                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        79183                       # number of writebacks
system.cpu2.icache.writebacks::total            79183                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst        10178                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        10178                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst        10178                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        10178                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        79215                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        79215                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        79215                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        79215                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1849024500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1849024500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1849024500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1849024500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005372                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005372                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005372                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005372                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 23341.848135                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 23341.848135                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 23341.848135                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 23341.848135                       # average overall mshr miss latency
system.cpu2.icache.replacements                 79183                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     14656236                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14656236                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        89393                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        89393                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2092630000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2092630000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     14745629                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14745629                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006062                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006062                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 23409.327352                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 23409.327352                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst        10178                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        10178                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        79215                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        79215                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1849024500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1849024500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005372                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005372                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 23341.848135                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 23341.848135                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1057942738500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.989355                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           14257192                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            79183                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           180.053698                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        349507000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.989355                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999667                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999667                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         29570473                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        29570473                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1057942738500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17257294                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17257294                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17257294                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17257294                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5053164                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5053164                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5053164                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5053164                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 653812946854                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 653812946854                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 653812946854                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 653812946854                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22310458                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22310458                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22310458                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22310458                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.226493                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.226493                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.226493                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.226493                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 129386.844926                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 129386.844926                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 129386.844926                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 129386.844926                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      9561954                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       300376                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           100822                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3599                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    94.839956                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    83.460961                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1376990                       # number of writebacks
system.cpu2.dcache.writebacks::total          1376990                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4089868                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4089868                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4089868                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4089868                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       963296                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       963296                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       963296                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       963296                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 118932281136                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 118932281136                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 118932281136                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 118932281136                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.043177                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043177                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.043177                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043177                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 123463.900126                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 123463.900126                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 123463.900126                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 123463.900126                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1376990                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14379218                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14379218                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2899659                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2899659                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 299998163500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 299998163500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17278877                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17278877                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.167815                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.167815                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 103459.808033                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 103459.808033                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2361440                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2361440                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       538219                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       538219                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  60619494500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  60619494500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031149                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031149                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 112629.792891                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 112629.792891                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2878076                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2878076                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2153505                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2153505                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 353814783354                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 353814783354                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5031581                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5031581                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.427998                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.427998                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 164297.172913                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 164297.172913                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1728428                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1728428                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       425077                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       425077                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  58312786636                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  58312786636                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084482                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084482                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 137181.702694                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 137181.702694                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          338                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          338                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          245                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          245                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      6221000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      6221000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          583                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          583                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.420240                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.420240                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25391.836735                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25391.836735                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          119                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          119                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          126                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          126                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3971500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3971500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.216123                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.216123                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 31519.841270                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31519.841270                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          213                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          213                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          178                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          178                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1003000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1003000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          391                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          391                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.455243                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.455243                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5634.831461                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5634.831461                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          172                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          172                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       857000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       857000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.439898                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.439898                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4982.558140                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4982.558140                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       431500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       431500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       405500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       405500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634824                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634824                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415379                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415379                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  46858761000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  46858761000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050203                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050203                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395523                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395523                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 112809.653353                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 112809.653353                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415379                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415379                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46443382000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46443382000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395523                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395523                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 111809.653353                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 111809.653353                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1057942738500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.928611                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19270537                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1378560                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.978744                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        349518500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.928611                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.935269                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.935269                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48101862                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48101862                       # Number of data accesses
system.cpu3.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean      7403730744                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   45243998717.748245                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          121     96.80%     96.80% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.80%     97.60% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.80%     98.40% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.80%     99.20% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4e+11-4.5e+11            1      0.80%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 445111562000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   132476395500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 925466343000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1057942738500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12331551                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12331551                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12331551                       # number of overall hits
system.cpu3.icache.overall_hits::total       12331551                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        57248                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         57248                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        57248                       # number of overall misses
system.cpu3.icache.overall_misses::total        57248                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1394582500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1394582500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1394582500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1394582500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12388799                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12388799                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12388799                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12388799                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004621                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004621                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004621                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004621                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 24360.370668                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 24360.370668                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 24360.370668                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 24360.370668                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          943                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   134.714286                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        52398                       # number of writebacks
system.cpu3.icache.writebacks::total            52398                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         4818                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         4818                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         4818                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         4818                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        52430                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        52430                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        52430                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        52430                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1251096500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1251096500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1251096500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1251096500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.004232                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004232                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.004232                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004232                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 23862.225825                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 23862.225825                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 23862.225825                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 23862.225825                       # average overall mshr miss latency
system.cpu3.icache.replacements                 52398                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12331551                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12331551                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        57248                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        57248                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1394582500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1394582500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12388799                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12388799                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004621                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004621                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 24360.370668                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 24360.370668                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         4818                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         4818                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        52430                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        52430                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1251096500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1251096500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.004232                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004232                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 23862.225825                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 23862.225825                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1057942738500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.989193                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11774140                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            52398                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           224.705905                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        356028000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.989193                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999662                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999662                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         24830028                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        24830028                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1057942738500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15420617                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15420617                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15420617                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15420617                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4935219                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4935219                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4935219                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4935219                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 629196048485                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 629196048485                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 629196048485                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 629196048485                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20355836                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20355836                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20355836                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20355836                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.242447                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.242447                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.242447                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.242447                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 127491.008704                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 127491.008704                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 127491.008704                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 127491.008704                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      9421621                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       326863                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            98134                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3661                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    96.007714                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    89.282436                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1256155                       # number of writebacks
system.cpu3.dcache.writebacks::total          1256155                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      4036503                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      4036503                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      4036503                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      4036503                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       898716                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       898716                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       898716                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       898716                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 111753695230                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 111753695230                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 111753695230                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 111753695230                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.044150                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044150                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.044150                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044150                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 124348.175875                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 124348.175875                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 124348.175875                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 124348.175875                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1256155                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13033997                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13033997                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2859411                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2859411                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 292627356500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 292627356500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15893408                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15893408                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.179912                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.179912                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 102338.333489                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 102338.333489                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2347013                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2347013                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       512398                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       512398                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  58492653000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  58492653000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.032240                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032240                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 114154.725428                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 114154.725428                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2386620                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2386620                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      2075808                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2075808                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 336568691985                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 336568691985                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4462428                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4462428                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.465175                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.465175                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 162138.642873                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 162138.642873                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1689490                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1689490                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       386318                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       386318                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  53261042230                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  53261042230                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.086571                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.086571                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 137868.393991                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 137868.393991                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          332                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          332                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          237                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          237                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      7347500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      7347500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.416520                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.416520                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 31002.109705                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 31002.109705                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          116                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          116                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          121                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          121                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      4112500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      4112500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.212654                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.212654                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 33987.603306                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33987.603306                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          222                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          222                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          167                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          167                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1146500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1146500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          389                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          389                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.429306                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.429306                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6865.269461                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6865.269461                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          164                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1008500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1008500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.421594                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.421594                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6149.390244                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6149.390244                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       425000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       425000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       399000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       399000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691147                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691147                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       359057                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       359057                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  39537188500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  39537188500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050204                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050204                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341893                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341893                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 110113.961015                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 110113.961015                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       359057                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       359057                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  39178131500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  39178131500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341893                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341893                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 109113.961015                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 109113.961015                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1057942738500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.129330                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17368780                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1257638                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.810635                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        356039500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.129330                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.847792                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.847792                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44071659                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44071659                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 24                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    465316708.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   632999095.110134                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        99000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1723440000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1052358938000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5583800500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1057942738500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    203624517                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       203624517                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    203624517                       # number of overall hits
system.cpu0.icache.overall_hits::total      203624517                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     29526154                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      29526154                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     29526154                       # number of overall misses
system.cpu0.icache.overall_misses::total     29526154                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 376582912494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 376582912494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 376582912494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 376582912494                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    233150671                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    233150671                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    233150671                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    233150671                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.126640                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.126640                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.126640                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.126640                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12754.214873                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12754.214873                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12754.214873                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12754.214873                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2817                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               71                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.676056                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26395643                       # number of writebacks
system.cpu0.icache.writebacks::total         26395643                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3130478                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3130478                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3130478                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3130478                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26395676                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26395676                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26395676                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26395676                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 323898258494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 323898258494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 323898258494                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 323898258494                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.113213                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.113213                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.113213                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.113213                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12270.883250                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12270.883250                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12270.883250                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12270.883250                       # average overall mshr miss latency
system.cpu0.icache.replacements              26395643                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    203624517                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      203624517                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     29526154                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     29526154                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 376582912494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 376582912494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    233150671                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    233150671                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.126640                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.126640                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12754.214873                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12754.214873                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3130478                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3130478                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26395676                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26395676                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 323898258494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 323898258494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.113213                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.113213                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12270.883250                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12270.883250                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1057942738500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999949                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          230018701                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26395643                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.714268                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999949                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        492697017                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       492697017                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1057942738500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    494950288                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       494950288                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    494950288                       # number of overall hits
system.cpu0.dcache.overall_hits::total      494950288                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     34457145                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      34457145                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     34457145                       # number of overall misses
system.cpu0.dcache.overall_misses::total     34457145                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1393387124761                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1393387124761                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1393387124761                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1393387124761                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    529407433                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    529407433                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    529407433                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    529407433                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.065086                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.065086                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.065086                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.065086                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 40438.263958                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40438.263958                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 40438.263958                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40438.263958                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     24148330                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       338476                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           402792                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3714                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.952358                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    91.135164                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22237838                       # number of writebacks
system.cpu0.dcache.writebacks::total         22237838                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     12683789                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     12683789                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     12683789                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     12683789                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     21773356                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     21773356                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     21773356                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     21773356                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 481469701566                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 481469701566                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 481469701566                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 481469701566                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041128                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041128                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041128                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041128                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22112.792422                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22112.792422                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22112.792422                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22112.792422                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22237838                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    356746139                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      356746139                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     26409548                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     26409548                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 844928218500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 844928218500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    383155687                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    383155687                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.068926                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.068926                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 31993.285856                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31993.285856                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7196361                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7196361                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19213187                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19213187                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 363655623000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 363655623000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050145                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050145                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18927.397261                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18927.397261                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    138204149                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     138204149                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8047597                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8047597                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 548458906261                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 548458906261                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146251746                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146251746                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055026                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055026                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68151.885123                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68151.885123                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5487428                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5487428                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2560169                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2560169                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 117814078566                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 117814078566                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017505                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017505                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 46018.086527                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46018.086527                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2295                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2295                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1848                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1848                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11485500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11485500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.446054                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.446054                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6215.097403                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6215.097403                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1778                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1778                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           70                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           70                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1508500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1508500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.016896                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016896                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        21550                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        21550                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3733                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3733                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          310                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          310                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3291000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3291000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4043                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4043                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.076676                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.076676                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10616.129032                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10616.129032                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          303                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          303                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2990000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2990000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.074944                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.074944                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9867.986799                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9867.986799                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584713                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584713                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       465733                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       465733                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  52825945000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  52825945000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050446                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050446                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443367                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443367                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113425.385360                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113425.385360                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       465733                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       465733                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  52360212000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  52360212000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443367                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443367                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112425.385360                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112425.385360                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1057942738500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.992239                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          517780536                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22238893                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.282658                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.992239                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999757                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999757                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1083171055                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1083171055                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1057942738500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26327013                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            20042709                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               65799                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              139174                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               69614                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              134365                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               46013                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              127930                       # number of demand (read+write) hits
system.l2.demand_hits::total                 46952617                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26327013                       # number of overall hits
system.l2.overall_hits::.cpu0.data           20042709                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              65799                       # number of overall hits
system.l2.overall_hits::.cpu1.data             139174                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              69614                       # number of overall hits
system.l2.overall_hits::.cpu2.data             134365                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              46013                       # number of overall hits
system.l2.overall_hits::.cpu3.data             127930                       # number of overall hits
system.l2.overall_hits::total                46952617                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             68661                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2194743                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             13646                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1316770                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              9601                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1242792                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              6417                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1128405                       # number of demand (read+write) misses
system.l2.demand_misses::total                5981035                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            68661                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2194743                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            13646                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1316770                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             9601                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1242792                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             6417                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1128405                       # number of overall misses
system.l2.overall_misses::total               5981035                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6033252500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 247273281000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1355482500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 166859957500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    934642000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 161162409000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    643432500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 146996285500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     731258742500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6033252500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 247273281000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1355482500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 166859957500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    934642000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 161162409000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    643432500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 146996285500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    731258742500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26395674                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22237452                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           79445                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1455944                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           79215                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1377157                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           52430                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1256335                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             52933652                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26395674                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22237452                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          79445                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1455944                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          79215                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1377157                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          52430                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1256335                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            52933652                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002601                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.098696                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.171767                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.904410                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.121202                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.902433                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.122392                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.898172                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.112991                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002601                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.098696                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.171767                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.904410                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.121202                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.902433                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.122392                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.898172                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.112991                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87870.151906                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112666.166836                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99331.855489                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 126719.136599                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 97348.401208                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 129677.700693                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 100269.985975                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 130269.083795                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 122262.909764                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87870.151906                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112666.166836                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99331.855489                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 126719.136599                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 97348.401208                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 129677.700693                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 100269.985975                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 130269.083795                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 122262.909764                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3722960                       # number of writebacks
system.l2.writebacks::total                   3722960                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            955                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            945                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1282                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1093                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           1085                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            962                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            791                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            732                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                7845                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           955                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           945                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1282                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1093                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          1085                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           962                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           791                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           732                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               7845                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        67706                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2193798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        12364                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1315677                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         8516                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1241830                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         5626                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1127673                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5973190                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        67706                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2193798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        12364                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1315677                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         8516                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1241830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         5626                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1127673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5973190                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5294384500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 225270762000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1140721000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 153629705500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    778242500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 148678972502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    531057000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 135668576000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 670992421002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5294384500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 225270762000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1140721000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 153629705500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    778242500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 148678972502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    531057000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 135668576000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 670992421002                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002565                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.098653                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.155630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.903659                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.107505                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.901735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.107305                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.897589                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.112843                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002565                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.098653                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.155630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.903659                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.107505                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.901735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.107305                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.897589                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.112843                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78196.681239                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102685.280049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 92261.484956                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 116768.557556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 91385.920620                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 119725.705211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 94393.352293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 120308.436932                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 112334.015995                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78196.681239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102685.280049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 92261.484956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 116768.557556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 91385.920620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 119725.705211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 94393.352293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 120308.436932                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112334.015995                       # average overall mshr miss latency
system.l2.replacements                       11205971                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5806640                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5806640                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5806640                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5806640                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     46677731                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46677731                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     46677731                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46677731                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              45                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              40                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  125                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 77                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       604000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       148500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       813500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              202                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.951220                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.283019                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.166667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.259259                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.381188                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 15487.179487                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4066.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 10607.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10564.935065                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            77                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       786500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       305500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       181500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       281000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1554500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.951220                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.283019                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.166667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.259259                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.381188                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20366.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20071.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20188.311688                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 71                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           69                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               99                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           80                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            170                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.862500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.480000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.297297                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.582353                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           69                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           99                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1367000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       250500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       138500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       225500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1981500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.862500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.480000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.297297                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.582353                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19811.594203                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20875                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19785.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20015.151515                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1778763                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            40998                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            45257                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            48912                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1913930                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1246113                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         851062                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         794112                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         695506                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3586793                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 145297815000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 107761085500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 102657982000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  90450933000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  446167815500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3024876                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       892060                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       839369                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       744418                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5500723                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.411955                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.954041                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.946082                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.934295                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.652058                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 116600.833953                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 126619.547695                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 129273.933652                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 130050.543058                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124391.849627                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      1246113                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       851062                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       794112                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       695506                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3586793                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 132836685000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  99250465500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  94716862000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  83495873000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 410299885500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.411955                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.954041                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.946082                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.934295                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.652058                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 106600.833953                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 116619.547695                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 119273.933652                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 120050.543058                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114391.849627                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26327013                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         65799                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         69614                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         46013                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26508439                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        68661                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        13646                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         9601                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         6417                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            98325                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6033252500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1355482500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    934642000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    643432500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8966809500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26395674                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        79445                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        79215                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        52430                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26606764                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002601                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.171767                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.121202                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.122392                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003695                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87870.151906                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99331.855489                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 97348.401208                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 100269.985975                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91195.621663                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          955                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1282                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         1085                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          791                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          4113                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        67706                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        12364                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         8516                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         5626                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        94212                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5294384500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1140721000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    778242500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    531057000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7744405000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002565                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.155630                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.107505                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.107305                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003541                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78196.681239                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 92261.484956                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 91385.920620                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 94393.352293                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82201.895725                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18263946                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        98176                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        89108                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        79018                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18530248                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       948630                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       465708                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       448680                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       432899                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2295917                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 101975466000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  59098872000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  58504427000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  56545352500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 276124117500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19212576                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       563884                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       537788                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       511917                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20826165                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.049375                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.825893                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.834306                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.845643                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.110242                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 107497.618671                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 126901.131181                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 130392.321922                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 130620.196628                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 120267.465026                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          945                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1093                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          962                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          732                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         3732                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       947685                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       464615                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       447718                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       432167                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2292185                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  92434077000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  54379240000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  53962110502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  52172703000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 252948130502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.049326                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.823955                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.832518                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.844213                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.110063                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97536.709983                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 117041.507485                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 120527.006960                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 120723.477267                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 110352.406329                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           52                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           14                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              71                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           54                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            73                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.962963                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.972603                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           52                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           14                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           71                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1010000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       275000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        38000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        57500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1380500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.962963                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.972603                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19423.076923                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19642.857143                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19166.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19443.661972                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1057942738500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999909                       # Cycle average of tags in use
system.l2.tags.total_refs                   105410338                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11205973                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.406621                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.076414                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.735349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       25.379412                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.035917                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.366236                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.030777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.245011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.016509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.114285                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.469944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.073990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.396553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.021347                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.019453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.017411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 854553781                       # Number of tag accesses
system.l2.tags.data_accesses                854553781                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1057942738500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4333120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     140403072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        791296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      84203328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        545024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      79477120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        360064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      72171072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          382284096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4333120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       791296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       545024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       360064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6029504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    238269376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       238269376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          67705                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2193798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          12364                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1315677                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           8516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1241830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           5626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1127673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5973189                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3722959                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3722959                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4095798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        132713300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           747957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         79591574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           515173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         75124217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           340344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         68218316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             361346680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4095798                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       747957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       515173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       340344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5699273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      225219539                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            225219539                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      225219539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4095798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       132713300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          747957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        79591574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          515173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        75124217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          340344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        68218316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            586566219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3720476.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     67705.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2188776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     12364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1312643.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      8516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1238108.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      5626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1123730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004084976750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       230366                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       230366                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11875682                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3505061                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5973189                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3722959                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5973189                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3722959                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  15721                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2483                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            346730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            351728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            393787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            535293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            367064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            359502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            367926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            354743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            352240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            346202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           421191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           345893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           360915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           350210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           348995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           355049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            231989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            234263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            232798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            233182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            230055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            232919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            234305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            230924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           232523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           232837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           229675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232743                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 309851554750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                29787340000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            421554079750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     52010.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70760.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2043207                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1612851                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 34.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5973189                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3722959                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1691467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1537293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1041931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  520967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  192198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  147872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  162522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  175873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  165244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  128898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  74890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  45266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  22905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  18756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  16747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  14634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  37092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  76917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 137415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 194054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 224109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 232964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 235162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 236550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 240687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 246379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 244911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 241223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 237885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 228231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 224236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 230169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  21245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  11712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  13274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  14380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  16616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  19659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  22590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  24256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  24497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  23609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  22579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  21462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  20407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  19836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  19432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  19686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  20044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  23187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   3714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      7                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6021856                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    102.856220                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    80.068370                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   141.181033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4728660     78.52%     78.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1031287     17.13%     95.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        67650      1.12%     96.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        31089      0.52%     97.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        23795      0.40%     97.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18203      0.30%     97.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14352      0.24%     98.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11314      0.19%     98.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        95506      1.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6021856                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       230366                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.860852                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.101864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    295.595462                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       230361    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        230366                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       230366                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.150178                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.140571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.583744                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           214538     93.13%     93.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1312      0.57%     93.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11369      4.94%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2339      1.02%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              603      0.26%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              139      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               48      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        230366                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              381277952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1006144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238108928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               382284096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            238269376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       360.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       225.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    361.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    225.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1057942705500                       # Total gap between requests
system.mem_ctrls.avgGap                     109109.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4333120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    140081664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       791296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     84009152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       545024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     79238912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       360064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     71918720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238108928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4095798.233979749493                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 132409495.242260694504                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 747957.305441631004                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 79408033.103107318282                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 515173.440079337510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 74899055.607062995434                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 340343.561987594294                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 67979785.089285343885                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 225067878.756464481354                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        67705                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2193798                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        12364                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1315677                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         8516                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1241830                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         5626                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1127673                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3722959                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2486644500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 133880427000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    619450500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  98583168000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    419214250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  96735197000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    293926750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  88536051750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25595062265750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36727.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61026.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50101.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     74929.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     49226.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     77897.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     52244.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     78512.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6874924.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    37.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          21158083380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11245776630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20568162300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9713287260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     83512980720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     212052095970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     227679825600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       585930211860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.839249                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 589052528250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35326980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 433563230250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21838011300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11607166890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         21968159220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9707472180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     83512980720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     415241217480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      56573196960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       620448204750                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        586.466717                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 142500412500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35326980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 880115346000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                285                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          143                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6313231244.755245                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   42350382750.612236                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          139     97.20%     97.20% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.70%     97.90% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.70%     98.60% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.70%     99.30% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      0.70%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        50500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 445111534500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            143                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   155150670500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 902792068000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1057942738500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19153067                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19153067                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19153067                       # number of overall hits
system.cpu1.icache.overall_hits::total       19153067                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        88644                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         88644                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        88644                       # number of overall misses
system.cpu1.icache.overall_misses::total        88644                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2496466499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2496466499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2496466499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2496466499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19241711                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19241711                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19241711                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19241711                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004607                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004607                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004607                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004607                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 28162.836729                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 28162.836729                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 28162.836729                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 28162.836729                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1208                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   100.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        79413                       # number of writebacks
system.cpu1.icache.writebacks::total            79413                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         9199                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         9199                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         9199                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         9199                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        79445                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        79445                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        79445                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        79445                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2227956999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2227956999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2227956999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2227956999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004129                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004129                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004129                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004129                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 28044.017861                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 28044.017861                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 28044.017861                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 28044.017861                       # average overall mshr miss latency
system.cpu1.icache.replacements                 79413                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19153067                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19153067                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        88644                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        88644                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2496466499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2496466499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19241711                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19241711                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004607                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004607                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 28162.836729                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 28162.836729                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         9199                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         9199                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        79445                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        79445                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2227956999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2227956999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004129                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004129                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 28044.017861                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 28044.017861                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1057942738500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989521                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18794034                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            79413                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           236.661932                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        342310000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989521                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999673                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999673                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38562867                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38562867                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1057942738500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18297818                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18297818                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18297818                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18297818                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5203202                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5203202                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5203202                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5203202                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 643879370691                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 643879370691                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 643879370691                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 643879370691                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23501020                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23501020                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23501020                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23501020                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.221403                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.221403                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.221403                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.221403                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 123746.756457                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 123746.756457                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 123746.756457                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 123746.756457                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9719360                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       289171                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           104084                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3431                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    93.379962                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    84.281842                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1455766                       # number of writebacks
system.cpu1.dcache.writebacks::total          1455766                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4192040                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4192040                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4192040                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4192040                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1011162                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1011162                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1011162                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1011162                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 121045789864                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 121045789864                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 121045789864                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 121045789864                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043026                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043026                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043026                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043026                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 119709.591405                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 119709.591405                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 119709.591405                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 119709.591405                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1455766                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15302677                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15302677                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2973640                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2973640                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 299665495000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 299665495000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18276317                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18276317                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.162705                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.162705                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 100773.965578                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100773.965578                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2409328                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2409328                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       564312                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       564312                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  61370209500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  61370209500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030877                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030877                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 108752.267363                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 108752.267363                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2995141                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2995141                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2229562                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2229562                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 344213875691                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 344213875691                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5224703                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5224703                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.426735                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.426735                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 154386.321480                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 154386.321480                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1782712                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1782712                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       446850                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       446850                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  59675580364                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  59675580364                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.085526                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.085526                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 133547.231429                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 133547.231429                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          334                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          334                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          227                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          227                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6905500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6905500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.404635                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.404635                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 30420.704846                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30420.704846                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          107                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          107                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          120                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          120                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      4124000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      4124000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.213904                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.213904                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 34366.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34366.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          218                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          218                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          162                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          162                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       995500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       995500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          380                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          380                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.426316                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.426316                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6145.061728                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6145.061728                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          160                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          160                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       869500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       869500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.421053                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.421053                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5434.375000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5434.375000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       626500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       626500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       592500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       592500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603774                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603774                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446465                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446465                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  50661558500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  50661558500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050239                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050239                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425108                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425108                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 113472.631673                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 113472.631673                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446465                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446465                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  50215093500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  50215093500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425108                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425108                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 112472.631673                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 112472.631673                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1057942738500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.648400                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20358591                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1457519                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.967976                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        342321500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.648400                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.895263                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.895263                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50561946                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50561946                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1057942738500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47435292                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9529600                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47126745                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7483011                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1010                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           711                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1721                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           88                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           88                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5504038                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5504037                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26606766                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20828528                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           73                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           73                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79186992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     66714927                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       238303                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4369723                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       237613                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4133217                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       157258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3770661                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             158808694                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3378644224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2846418432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     10166912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    186349440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     10137472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    176265408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6708992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    160799360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6775490240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11213088                       # Total snoops (count)
system.tol2bus.snoopTraffic                 238638592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         64147185                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.108786                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.379925                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               58142359     90.64%     90.64% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5496429      8.57%     99.21% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 124725      0.19%     99.40% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 302245      0.47%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  81427      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           64147185                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       105870700967                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2069901760                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         119454121                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1888287211                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          79111463                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       33360597438                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39631007310                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2188416500                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         119904856                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1103530755000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 920417                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746168                       # Number of bytes of host memory used
host_op_rate                                   923006                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1676.89                       # Real time elapsed on the host
host_tick_rate                               27186066                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1543436723                       # Number of instructions simulated
sim_ops                                    1547778042                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.045588                       # Number of seconds simulated
sim_ticks                                 45588016500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.077159                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15230992                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            15372859                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1609776                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         19013329                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21510                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          35788                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14278                       # Number of indirect misses.
system.cpu0.branchPred.lookups               19121265                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6748                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2191                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1588620                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   7216977                       # Number of branches committed
system.cpu0.commit.bw_lim_events               341450                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          66589                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       25930964                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            26528471                       # Number of instructions committed
system.cpu0.commit.committedOps              26558693                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     78053722                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.340262                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.933488                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     62802222     80.46%     80.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      9912025     12.70%     93.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3006911      3.85%     97.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       794378      1.02%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       634286      0.81%     98.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       416410      0.53%     99.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       123362      0.16%     99.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        22678      0.03%     99.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       341450      0.44%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     78053722                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               44059                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26495206                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5560528                       # Number of loads committed
system.cpu0.commit.membars                      45445                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        45868      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        18157211     68.37%     68.54% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4747      0.02%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5562319     20.94%     89.51% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2785117     10.49%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         26558693                       # Class of committed instruction
system.cpu0.commit.refs                       8348058                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   26528471                       # Number of Instructions Simulated
system.cpu0.committedOps                     26558693                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.363957                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.363957                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             30691595                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                21959                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13325173                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              57742377                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7266012                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 41892007                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1590525                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                41814                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               608118                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   19121265                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4676735                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     73991572                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                41091                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          458                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      66005108                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  55                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          116                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                3223388                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.214266                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6444362                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          15252502                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.739631                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          82048257                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.808045                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.785513                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                30458530     37.12%     37.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39766052     48.47%     85.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 9559205     11.65%     97.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2040926      2.49%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   55498      0.07%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   14429      0.02%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  110754      0.13%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   10111      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   32752      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            82048257                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1863                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1347                       # number of floating regfile writes
system.cpu0.idleCycles                        7192381                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1835204                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                11935233                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.503271                       # Inst execution rate
system.cpu0.iew.exec_refs                    15375624                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4499230                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               22986843                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             10787937                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             43045                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1003096                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5692631                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           52476931                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             10876394                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1135751                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44912196                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 34999                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1860857                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1590525                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2016438                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        71787                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5336                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          111                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5227409                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2905101                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           232                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       836729                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        998475                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 22160792                       # num instructions consuming a value
system.cpu0.iew.wb_count                     41554571                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.739896                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 16396687                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.465646                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42475605                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                65172477                       # number of integer regfile reads
system.cpu0.int_regfile_writes               26040379                       # number of integer regfile writes
system.cpu0.ipc                              0.297269                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.297269                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            47581      0.10%      0.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             30282855     65.76%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5552      0.01%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1370      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 17      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                852      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            10975979     23.84%     89.72% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4732417     10.28%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            428      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           250      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              46047947                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2235                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4443                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2166                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2295                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     373822                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.008118                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 300081     80.27%     80.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    58      0.02%     80.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     48      0.01%     80.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     80.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     80.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     80.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     80.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     80.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     80.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 47173     12.62%     92.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                26420      7.07%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               25      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              46371953                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         174751953                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     41552405                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         78393085                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  52359194                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 46047947                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             117737                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       25918240                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           238423                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         51148                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15706102                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     82048257                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.561230                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.888740                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           49530606     60.37%     60.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           24025977     29.28%     89.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5759873      7.02%     96.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1317394      1.61%     98.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             952379      1.16%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             120806      0.15%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             265385      0.32%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              62510      0.08%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              13327      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       82048257                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.515998                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            44338                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            2047                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            10787937                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5692631                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3936                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                        89240638                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1935398                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               25442359                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16550362                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                193043                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8869002                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                581440                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 1291                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             83293748                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              55559661                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           33592809                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 40481644                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                843341                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1590525                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2120576                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                17042451                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1911                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        83291837                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       3544151                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             41616                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1410517                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         41654                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   130182169                       # The number of ROB reads
system.cpu0.rob.rob_writes                  108974023                       # The number of ROB writes
system.cpu0.timesIdled                          75644                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1700                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.606956                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               15215841                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15275882                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1537787                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18589056                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              8407                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          12672                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4265                       # Number of indirect misses.
system.cpu1.branchPred.lookups               18644335                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1017                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          2012                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1517940                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7048888                       # Number of branches committed
system.cpu1.commit.bw_lim_events               339623                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          70593                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       25227238                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            25483393                       # Number of instructions committed
system.cpu1.commit.committedOps              25516908                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     74342390                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.343235                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.938586                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     59690400     80.29%     80.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9534934     12.83%     93.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2853185      3.84%     96.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       832191      1.12%     98.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       556955      0.75%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       397266      0.53%     99.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       116955      0.16%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        20881      0.03%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       339623      0.46%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     74342390                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11525                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25456203                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5427355                       # Number of loads committed
system.cpu1.commit.membars                      50246                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        50246      0.20%      0.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        17656821     69.20%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5429367     21.28%     90.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2380054      9.33%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         25516908                       # Class of committed instruction
system.cpu1.commit.refs                       7809421                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   25483393                       # Number of Instructions Simulated
system.cpu1.committedOps                     25516908                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.125001                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.125001                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             29394530                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                20165                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13285933                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55814831                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5874583                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40855208                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1518945                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                43807                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               581993                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   18644335                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4564772                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     71698392                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                27621                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      63924766                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3077584                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.234121                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4988032                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          15224248                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.802716                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          78225259                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.821159                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.777327                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                27988781     35.78%     35.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                38945638     49.79%     85.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9116181     11.65%     97.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1995207      2.55%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   29821      0.04%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    7952      0.01%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  106883      0.14%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    6921      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   27875      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            78225259                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1410365                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1758823                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11668418                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.544343                       # Inst execution rate
system.cpu1.iew.exec_refs                    14537177                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3931688                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               22657127                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10535931                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             43226                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           941889                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5058660                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           50731210                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10605489                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1063599                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43349097                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 29790                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1431325                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1518945                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1586688                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        45723                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             131                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5108576                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2676594                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       770842                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        987981                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21664838                       # num instructions consuming a value
system.cpu1.iew.wb_count                     40114442                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.740499                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 16042796                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.503725                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41007678                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                62834977                       # number of integer regfile reads
system.cpu1.int_regfile_writes               25385536                       # number of integer regfile writes
system.cpu1.ipc                              0.320000                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.320000                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            51240      0.12%      0.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             29553101     66.54%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 678      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10698465     24.09%     90.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4108932      9.25%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44412696                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     343066                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007725                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 301578     87.91%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     87.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 39681     11.57%     99.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1807      0.53%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44704522                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         167621215                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     40114442                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         75945523                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  50606541                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44412696                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             124669                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       25214302                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           227498                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         54076                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15224256                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     78225259                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.567754                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.892120                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           46885347     59.94%     59.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23111801     29.55%     89.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5598613      7.16%     96.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1280955      1.64%     98.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             911794      1.17%     99.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              95294      0.12%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             265725      0.34%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              63032      0.08%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              12698      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       78225259                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.557699                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            48160                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            2057                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10535931                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5058660                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    994                       # number of misc regfile reads
system.cpu1.numCycles                        79635624                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    11449015                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               24666905                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             16061188                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                194563                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7406060                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                623448                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 1286                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             80386565                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53674511                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           32755868                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39497079                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 45815                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1518945                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              1358236                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16694680                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        80386565                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3778034                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             42050                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1200990                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         42099                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   124740972                       # The number of ROB reads
system.cpu1.rob.rob_writes                  105371339                       # The number of ROB writes
system.cpu1.timesIdled                          16051                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.725569                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               15482990                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            15525597                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1360608                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17778240                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              7967                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          13031                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            5064                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17834817                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1027                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1820                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1329719                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7058815                       # Number of branches committed
system.cpu2.commit.bw_lim_events               417250                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          75488                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       24117512                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25367383                       # Number of instructions committed
system.cpu2.commit.committedOps              25403323                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     73961821                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.343465                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.973359                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     59822544     80.88%     80.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9221213     12.47%     93.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2495360      3.37%     96.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       972990      1.32%     98.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       393161      0.53%     98.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       496049      0.67%     99.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       121247      0.16%     99.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        22007      0.03%     99.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       417250      0.56%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     73961821                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               11458                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25339562                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5438841                       # Number of loads committed
system.cpu2.commit.membars                      53943                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        53943      0.21%      0.21% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        17690617     69.64%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            140      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             280      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5440661     21.42%     91.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2217682      8.73%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25403323                       # Class of committed instruction
system.cpu2.commit.refs                       7658343                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25367383                       # Number of Instructions Simulated
system.cpu2.committedOps                     25403323                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.115705                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.115705                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             30011822                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                31152                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            13557115                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              54053108                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6351486                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 39356357                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1330717                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                76288                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               594115                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17834817                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  5408809                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     70419950                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                32493                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      61796043                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                2723212                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.225651                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           5862941                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          15490957                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.781859                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          77644497                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.799005                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.765181                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                28924156     37.25%     37.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                37580565     48.40%     85.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9398872     12.11%     97.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1596053      2.06%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   25365      0.03%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   13258      0.02%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   69425      0.09%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    6838      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   29965      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            77644497                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1392793                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1548159                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11480202                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.539538                       # Inst execution rate
system.cpu2.iew.exec_refs                    14213182                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   3654150                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               22867393                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             10381175                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             44277                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           755589                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             4517978                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           49508261                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10559032                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           943139                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             42643633                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 36098                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1382475                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1330717                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1550453                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        61776                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             116                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4942334                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2298476                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            14                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       589567                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        958592                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 21406290                       # num instructions consuming a value
system.cpu2.iew.wb_count                     39490544                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.735646                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 15747458                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.499644                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      40314537                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                61683972                       # number of integer regfile reads
system.cpu2.int_regfile_writes               25155800                       # number of integer regfile writes
system.cpu2.ipc                              0.320955                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.320955                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            54928      0.13%      0.13% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             29129283     66.83%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 813      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  280      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10650544     24.44%     91.39% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3750924      8.61%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              43586772                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     399137                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.009157                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 340012     85.19%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 58002     14.53%     99.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1123      0.28%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              43930981                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         165451938                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     39490544                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         73613212                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  49376573                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 43586772                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             131688                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       24104938                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           234760                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         56200                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14260377                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     77644497                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.561363                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.905539                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           47234600     60.83%     60.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22338374     28.77%     89.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5426111      6.99%     96.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1137553      1.47%     98.06% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1032449      1.33%     99.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              89439      0.12%     99.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             308572      0.40%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              64098      0.08%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              13301      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       77644497                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.551471                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads            51883                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            1799                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            10381175                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4517978                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    985                       # number of misc regfile reads
system.cpu2.numCycles                        79037290                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    12047244                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               24824058                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             16097750                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                197469                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7703377                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                624311                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 1016                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             77750348                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              52086411                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           32305198                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 38207420                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 29513                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1330717                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              1338166                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                16207448                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        77750348                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       4240759                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             42984                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1170360                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         43017                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   123058334                       # The number of ROB reads
system.cpu2.rob.rob_writes                  102724507                       # The number of ROB writes
system.cpu2.timesIdled                          15612                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.733058                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               14534674                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            14573577                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           995594                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15875917                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              9856                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          12027                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2171                       # Number of indirect misses.
system.cpu3.branchPred.lookups               15934518                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1002                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1964                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           968355                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   7047174                       # Number of branches committed
system.cpu3.commit.bw_lim_events               711247                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          76855                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       20764692                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25127889                       # Number of instructions committed
system.cpu3.commit.committedOps              25164501                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     70199934                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.358469                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.099323                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     57615179     82.07%     82.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      8095102     11.53%     93.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1854623      2.64%     96.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       931022      1.33%     97.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       262249      0.37%     97.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       582770      0.83%     98.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       119929      0.17%     98.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        27813      0.04%     98.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       711247      1.01%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     70199934                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               11539                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25099552                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5412949                       # Number of loads committed
system.cpu3.commit.membars                      54900                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        54900      0.22%      0.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17663314     70.19%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            140      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             280      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5414913     21.52%     91.93% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2030954      8.07%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25164501                       # Class of committed instruction
system.cpu3.commit.refs                       7445867                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25127889                       # Number of Instructions Simulated
system.cpu3.committedOps                     25164501                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.973576                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.973576                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             30226425                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                27519                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            12918813                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              49454080                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6435069                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 35083563                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                969387                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                67006                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               587282                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   15934518                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5979094                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     65887684                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                34378                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           92                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      55956122                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1993252                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.213257                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           6417317                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          14544530                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.748881                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          73301726                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.766770                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.764533                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                29334641     40.02%     40.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                33336795     45.48%     85.50% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9469122     12.92%     98.42% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1013448      1.38%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   27617      0.04%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    7409      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   75962      0.10%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    6966      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   29766      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            73301726                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1417968                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1135101                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10843561                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.539963                       # Inst execution rate
system.cpu3.iew.exec_refs                    13438055                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   3343704                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               23163416                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              9723004                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             44908                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           453923                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             3879581                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           45916042                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             10094351                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           747749                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             40345879                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 60151                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1294292                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                969387                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1472210                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        77498                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              87                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      4310055                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1846663                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       363539                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        771562                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 20723784                       # num instructions consuming a value
system.cpu3.iew.wb_count                     37468000                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.723603                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 14995798                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.501447                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      38118968                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                58401197                       # number of integer regfile reads
system.cpu3.int_regfile_writes               23908243                       # number of integer regfile writes
system.cpu3.ipc                              0.336295                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.336295                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            55923      0.14%      0.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             27463229     66.83%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 262      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  280      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            10179177     24.77%     91.74% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3394757      8.26%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              41093628                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     519328                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.012638                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 424066     81.66%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     81.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 94384     18.17%     99.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  878      0.17%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              41557033                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         156225038                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     37468000                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         66667592                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  45782892                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 41093628                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             133150                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       20751541                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           216728                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         56295                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     11965141                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     73301726                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.560609                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.950246                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           45508685     62.08%     62.08% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           20221942     27.59%     89.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4832241      6.59%     96.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1004928      1.37%     97.63% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1113303      1.52%     99.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             116483      0.16%     99.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             393277      0.54%     99.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              89805      0.12%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              21062      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       73301726                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.549971                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads            54951                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            2440                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             9723004                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3879581                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1023                       # number of misc regfile reads
system.cpu3.numCycles                        74719694                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    16364994                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               25023929                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             16056600                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                169873                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7440143                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                583951                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1312                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             71240523                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              47824682                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           30108492                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 34300667                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 39921                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                969387                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              1265311                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                14051892                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        71240523                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       4302289                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             43590                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1229374                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         43640                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   115411510                       # The number of ROB reads
system.cpu3.rob.rob_writes                   94960380                       # The number of ROB writes
system.cpu3.timesIdled                          15653                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2083726                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4136803                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       120000                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        35046                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2122114                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2006126                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4333660                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2041172                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  45588016500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1601616                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       929932                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1123488                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4194                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3212                       # Transaction distribution
system.membus.trans_dist::ReadExReq            474304                       # Transaction distribution
system.membus.trans_dist::ReadExResp           474100                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1601617                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            56                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6212519                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6212519                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    192361472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               192361472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6212                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2083383                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2083383    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2083383                       # Request fanout histogram
system.membus.respLayer1.occupancy        11037180000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8356033030                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                882                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          442                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    13732108.597285                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   20642830.175013                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          442    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     98932000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            442                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    39518424500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   6069592000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  45588016500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      5392265                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5392265                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      5392265                       # number of overall hits
system.cpu2.icache.overall_hits::total        5392265                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16544                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16544                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16544                       # number of overall misses
system.cpu2.icache.overall_misses::total        16544                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1096054500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1096054500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1096054500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1096054500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      5408809                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5408809                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      5408809                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5408809                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003059                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003059                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003059                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003059                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 66250.876451                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 66250.876451                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 66250.876451                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 66250.876451                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1106                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    55.300000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15527                       # number of writebacks
system.cpu2.icache.writebacks::total            15527                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1017                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1017                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1017                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1017                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15527                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15527                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15527                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15527                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1017095000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1017095000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1017095000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1017095000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002871                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002871                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002871                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002871                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 65504.926902                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 65504.926902                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 65504.926902                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 65504.926902                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15527                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      5392265                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5392265                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16544                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16544                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1096054500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1096054500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      5408809                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5408809                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003059                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003059                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 66250.876451                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 66250.876451                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1017                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1017                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15527                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15527                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1017095000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1017095000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002871                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002871                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 65504.926902                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 65504.926902                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  45588016500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5886051                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15559                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           378.305225                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         10833145                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        10833145                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  45588016500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      6904227                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         6904227                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      6904227                       # number of overall hits
system.cpu2.dcache.overall_hits::total        6904227                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5455964                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5455964                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5455964                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5455964                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 468184368295                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 468184368295                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 468184368295                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 468184368295                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     12360191                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     12360191                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     12360191                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     12360191                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.441414                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.441414                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.441414                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.441414                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 85811.484147                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 85811.484147                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 85811.484147                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 85811.484147                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1512559                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      4181447                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            18689                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          46104                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    80.933116                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    90.695970                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       497239                       # number of writebacks
system.cpu2.dcache.writebacks::total           497239                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4955242                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4955242                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4955242                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4955242                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       500722                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       500722                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       500722                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       500722                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  55421863481                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  55421863481                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  55421863481                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  55421863481                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.040511                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.040511                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.040511                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.040511                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 110683.899411                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 110683.899411                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 110683.899411                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 110683.899411                       # average overall mshr miss latency
system.cpu2.dcache.replacements                497239                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      5479531                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5479531                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      4681718                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4681718                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 407799510500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 407799510500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10161249                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10161249                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.460742                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.460742                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 87104.671939                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 87104.671939                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4292529                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4292529                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       389189                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       389189                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  43402974500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  43402974500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.038301                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.038301                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 111521.585913                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 111521.585913                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1424696                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1424696                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       774246                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       774246                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  60384857795                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  60384857795                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2198942                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2198942                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.352099                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.352099                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 77991.824039                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 77991.824039                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       662713                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       662713                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       111533                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       111533                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  12018888981                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  12018888981                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.050721                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.050721                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 107760.832946                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 107760.832946                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        18690                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18690                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          679                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          679                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     21909500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     21909500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        19369                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19369                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.035056                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.035056                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 32267.304860                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 32267.304860                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          149                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          149                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          530                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          530                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     16473000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     16473000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.027363                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.027363                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 31081.132075                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31081.132075                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        17792                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17792                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          874                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          874                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      7244500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      7244500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        18666                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18666                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.046823                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.046823                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8288.901602                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8288.901602                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          851                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          851                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      6460500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      6460500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.045591                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.045591                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7591.656874                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7591.656874                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       891000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       891000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       824000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       824000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          632                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            632                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1188                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1188                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     11648500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     11648500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1820                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1820                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.652747                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.652747                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  9805.134680                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  9805.134680                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1188                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1188                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     10460500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     10460500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.652747                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.652747                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  8805.134680                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  8805.134680                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45588016500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.518914                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7446538                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           501443                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.850218                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.518914                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.984966                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.984966                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         25301503                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        25301503                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1066                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          534                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    15409056.179775                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   30260672.543715                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          534    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    199954000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            534                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    37359580500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8228436000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  45588016500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5962499                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5962499                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5962499                       # number of overall hits
system.cpu3.icache.overall_hits::total        5962499                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        16595                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         16595                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        16595                       # number of overall misses
system.cpu3.icache.overall_misses::total        16595                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1106136999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1106136999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1106136999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1106136999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5979094                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5979094                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5979094                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5979094                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002776                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002776                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002776                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002776                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 66654.835734                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 66654.835734                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 66654.835734                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 66654.835734                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2367                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               33                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    71.727273                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15543                       # number of writebacks
system.cpu3.icache.writebacks::total            15543                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1052                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1052                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1052                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1052                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15543                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15543                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15543                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15543                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1023012000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1023012000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1023012000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1023012000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002600                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002600                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002600                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002600                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 65818.181818                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 65818.181818                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 65818.181818                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 65818.181818                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15543                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5962499                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5962499                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        16595                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        16595                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1106136999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1106136999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5979094                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5979094                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002776                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002776                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 66654.835734                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 66654.835734                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1052                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1052                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15543                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15543                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1023012000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1023012000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002600                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002600                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 65818.181818                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 65818.181818                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  45588016500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            6587883                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15575                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           422.978042                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         11973731                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        11973731                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  45588016500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      5916644                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5916644                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      5916644                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5916644                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5598953                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5598953                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5598953                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5598953                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 486230372204                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 486230372204                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 486230372204                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 486230372204                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11515597                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11515597                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11515597                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11515597                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.486206                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.486206                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.486206                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.486206                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 86843.088735                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 86843.088735                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 86843.088735                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 86843.088735                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1567834                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      5656755                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            19262                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          61797                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    81.395182                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    91.537696                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       496207                       # number of writebacks
system.cpu3.dcache.writebacks::total           496207                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      5099241                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      5099241                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      5099241                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      5099241                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       499712                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       499712                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       499712                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       499712                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  55994358455                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  55994358455                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  55994358455                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  55994358455                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.043394                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.043394                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.043394                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.043394                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 112053.259588                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 112053.259588                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 112053.259588                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 112053.259588                       # average overall mshr miss latency
system.cpu3.dcache.replacements                496207                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4697619                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4697619                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      4805992                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4805992                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 422611975500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 422611975500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9503611                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9503611                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.505702                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.505702                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 87934.390132                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 87934.390132                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      4417718                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4417718                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       388274                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       388274                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  43481391500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  43481391500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.040855                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.040855                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 111986.358860                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 111986.358860                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1219025                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1219025                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       792961                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       792961                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  63618396704                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  63618396704                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2011986                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2011986                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.394119                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.394119                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 80228.910002                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 80228.910002                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       681523                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       681523                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       111438                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       111438                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  12512966955                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  12512966955                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.055387                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.055387                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 112286.356135                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 112286.356135                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        18908                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18908                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          784                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          784                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     27395000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     27395000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        19692                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19692                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.039813                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.039813                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 34942.602041                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 34942.602041                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          169                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          169                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          615                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          615                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     18371500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     18371500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.031231                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.031231                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 29872.357724                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29872.357724                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18077                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18077                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          736                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          736                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      5934000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      5934000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        18813                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18813                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.039122                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.039122                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8062.500000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8062.500000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          723                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          723                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      5273000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      5273000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.038431                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.038431                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7293.222683                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7293.222683                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       700000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       700000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       638000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       638000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          648                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            648                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1316                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1316                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     15234500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     15234500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1964                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1964                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.670061                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.670061                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 11576.367781                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 11576.367781                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1315                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1315                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     13918500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     13918500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.669552                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.669552                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 10584.410646                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 10584.410646                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45588016500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.315966                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6458930                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           500530                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.904182                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.315966                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.978624                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.978624                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23612637                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23612637                       # Number of data accesses
system.cpu0.numPwrStateTransitions                358                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          179                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    5406639.664804                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   14596556.781916                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          179    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     80106500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            179                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    44620228000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    967788500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  45588016500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      4599973                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4599973                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4599973                       # number of overall hits
system.cpu0.icache.overall_hits::total        4599973                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        76762                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         76762                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        76762                       # number of overall misses
system.cpu0.icache.overall_misses::total        76762                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5401751495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5401751495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5401751495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5401751495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4676735                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4676735                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4676735                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4676735                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016414                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016414                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016414                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016414                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 70370.124476                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70370.124476                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 70370.124476                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70370.124476                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        17787                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              227                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    78.356828                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        71717                       # number of writebacks
system.cpu0.icache.writebacks::total            71717                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5044                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5044                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5044                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5044                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        71718                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        71718                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        71718                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        71718                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5031145995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5031145995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5031145995                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5031145995                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015335                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015335                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015335                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015335                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 70151.788881                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70151.788881                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 70151.788881                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70151.788881                       # average overall mshr miss latency
system.cpu0.icache.replacements                 71717                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4599973                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4599973                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        76762                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        76762                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5401751495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5401751495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4676735                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4676735                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016414                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016414                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 70370.124476                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70370.124476                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5044                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5044                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        71718                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        71718                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5031145995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5031145995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015335                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015335                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 70151.788881                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70151.788881                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  45588016500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4673181                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            71749                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            65.132350                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          9425187                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         9425187                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  45588016500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7726384                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7726384                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7726384                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7726384                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5597821                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5597821                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5597821                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5597821                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 481324880102                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 481324880102                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 481324880102                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 481324880102                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13324205                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13324205                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13324205                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13324205                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.420124                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.420124                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.420124                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.420124                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 85984.328563                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 85984.328563                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 85984.328563                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85984.328563                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2962750                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2668246                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            49396                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          29497                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.979553                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    90.458216                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       548283                       # number of writebacks
system.cpu0.dcache.writebacks::total           548283                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5046876                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5046876                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5046876                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5046876                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       550945                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       550945                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       550945                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       550945                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  60191668706                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  60191668706                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  60191668706                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  60191668706                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041349                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041349                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041349                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041349                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 109251.683391                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109251.683391                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 109251.683391                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109251.683391                       # average overall mshr miss latency
system.cpu0.dcache.replacements                548283                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      5987903                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5987903                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4567792                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4567792                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 398429330500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 398429330500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     10555695                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10555695                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.432732                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.432732                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 87225.804174                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87225.804174                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4165297                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4165297                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       402495                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       402495                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  44323395500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  44323395500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.038131                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.038131                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 110121.605237                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 110121.605237                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1738481                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1738481                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1030029                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1030029                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  82895549602                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  82895549602                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2768510                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2768510                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.372052                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.372052                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 80478.850209                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80478.850209                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       881579                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       881579                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       148450                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       148450                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  15868273206                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15868273206                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053621                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053621                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 106893.049552                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 106893.049552                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        16314                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16314                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1121                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1121                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     24520000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     24520000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        17435                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17435                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.064296                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.064296                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 21873.327386                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 21873.327386                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          891                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          891                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          230                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          230                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3479500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3479500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013192                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013192                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 15128.260870                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15128.260870                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        15344                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        15344                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1462                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1462                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     19632500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     19632500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        16806                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16806                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.086993                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.086993                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 13428.522572                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 13428.522572                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1454                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1454                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     18183500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     18183500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.086517                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.086517                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 12505.845942                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 12505.845942                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        40000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        40000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        35000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        35000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1379                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1379                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          812                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          812                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     10323000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     10323000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2191                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2191                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.370607                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.370607                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 12713.054187                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 12713.054187                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          812                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          812                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      9511000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      9511000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.370607                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.370607                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 11713.054187                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 11713.054187                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45588016500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.910159                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8313425                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           550931                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.089775                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.910159                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997192                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997192                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         27272173                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        27272173                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  45588016500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               14804                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               11483                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5735                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                6973                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                5354                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                7164                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                5444                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                6650                       # number of demand (read+write) hits
system.l2.demand_hits::total                    63607                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              14804                       # number of overall hits
system.l2.overall_hits::.cpu0.data              11483                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5735                       # number of overall hits
system.l2.overall_hits::.cpu1.data               6973                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               5354                       # number of overall hits
system.l2.overall_hits::.cpu2.data               7164                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               5444                       # number of overall hits
system.l2.overall_hits::.cpu3.data               6650                       # number of overall hits
system.l2.overall_hits::total                   63607                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             56913                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            535998                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              9998                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            488597                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             10173                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            490607                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             10099                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            490105                       # number of demand (read+write) misses
system.l2.demand_misses::total                2092490                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            56913                       # number of overall misses
system.l2.overall_misses::.cpu0.data           535998                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             9998                       # number of overall misses
system.l2.overall_misses::.cpu1.data           488597                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            10173                       # number of overall misses
system.l2.overall_misses::.cpu2.data           490607                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            10099                       # number of overall misses
system.l2.overall_misses::.cpu3.data           490105                       # number of overall misses
system.l2.overall_misses::total               2092490                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4749837500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  59162317000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    913293000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  54199044000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    923301000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  54534019000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    927896500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  55109843000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     230519551000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4749837500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  59162317000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    913293000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  54199044000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    923301000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  54534019000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    927896500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  55109843000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    230519551000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           71717                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          547481                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15733                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          495570                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15527                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          497771                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15543                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496755                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2156097                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          71717                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         547481                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15733                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         495570                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15527                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         497771                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15543                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496755                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2156097                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.793578                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.979026                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.635480                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.985929                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.655181                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.985608                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.649746                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.986613                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.970499                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.793578                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.979026                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.635480                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.985929                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.655181                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.985608                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.649746                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.986613                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.970499                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83457.865514                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110377.868947                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91347.569514                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110927.909913                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90759.952816                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 111156.218725                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91880.037627                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 112444.971996                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110165.186453                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83457.865514                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110377.868947                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91347.569514                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110927.909913                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90759.952816                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 111156.218725                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91880.037627                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 112444.971996                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110165.186453                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              929931                       # number of writebacks
system.l2.writebacks::total                    929931                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1047                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            206                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4406                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            860                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4205                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            906                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           4303                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            771                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               16704                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1047                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           206                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4406                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           860                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4205                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           906                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          4303                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           771                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              16704                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        55866                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       535792                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5592                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       487737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5968                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       489701                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         5796                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       489334                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2075786                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        55866                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       535792                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5592                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       487737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5968                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       489701                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         5796                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       489334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2075786                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4114500005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  53788063006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    484733005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  49248558505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    508282006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  49560467001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    507831006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  50150867502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 208363302036                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4114500005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  53788063006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    484733005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  49248558505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    508282006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  49560467001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    507831006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  50150867502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 208363302036                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.778978                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.978649                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.355431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.984194                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.384363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.983788                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.372901                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.985061                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.962752                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.778978                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.978649                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.355431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.984194                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.384363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.983788                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.372901                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.985061                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.962752                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73649.446980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100389.821061                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86683.298462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100973.595411                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 85167.896448                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 101205.566256                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 87617.495859                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 102488.009217                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100378.026461                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73649.446980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100389.821061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86683.298462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100973.595411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 85167.896448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 101205.566256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 87617.495859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 102488.009217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100378.026461                       # average overall mshr miss latency
system.l2.replacements                        4091348                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       938906                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           938906                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       938906                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       938906                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1156157                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1156157                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1156157                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1156157                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             129                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             140                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             137                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  432                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           135                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           150                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           163                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           166                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                614                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1789500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       390500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       361500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       460500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3002000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          161                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          279                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          303                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          303                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1046                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.838509                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.537634                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.537954                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.547855                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.586998                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 13255.555556                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2603.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2217.791411                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2774.096386                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4889.250814                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          135                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          148                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          163                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          165                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           611                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2703000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3027000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      3291000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      3313500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     12334500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.838509                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.530466                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.537954                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.544554                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.584130                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20022.222222                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20452.702703                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20190.184049                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20081.818182                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20187.397709                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           101                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            72                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            94                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            74                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                341                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          445                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           74                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          109                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           87                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              715                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3018500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       450000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       690000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       449500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      4608000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          546                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          146                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          203                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          161                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1056                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.815018                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.506849                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.536946                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.540373                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.677083                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6783.146067                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6081.081081                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  6330.275229                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  5166.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6444.755245                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          445                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           74                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          109                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           87                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          715                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      8920000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1480000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      2186500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      1744500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     14331000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.815018                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.506849                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.536946                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.540373                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.677083                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20044.943820                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20059.633028                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20051.724138                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20043.356643                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             1989                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              985                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             1122                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             1031                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5127                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         145429                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         109498                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         109643                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         109599                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              474169                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  15599532000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11860582500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  11829055000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  12325425500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   51614595000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       147418                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110483                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110765                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110630                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            479296                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.986508                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.991085                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.989870                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.990681                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.989303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 107265.621025                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108317.800325                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 107887.006010                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 112459.287950                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108852.740268                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       145429                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       109498                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       109643                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       109599                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         474169                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  14145242000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10765602001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  10732625000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  11229435500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  46872904501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.986508                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.991085                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.989870                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.990681                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.989303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 97265.621025                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98317.795768                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 97887.006010                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 102459.287950                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98852.739215                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         14804                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5735                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          5354                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          5444                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              31337                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        56913                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         9998                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        10173                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        10099                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            87183                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4749837500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    913293000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    923301000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    927896500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7514328000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        71717                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15733                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15527                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15543                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         118520                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.793578                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.635480                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.655181                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.649746                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.735597                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83457.865514                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91347.569514                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90759.952816                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91880.037627                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86190.289391                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1047                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4406                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4205                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         4303                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         13961                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        55866                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5592                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5968                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         5796                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        73222                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4114500005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    484733005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    508282006                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    507831006                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5615346022                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.778978                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.355431                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.384363                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.372901                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.617803                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73649.446980                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86683.298462                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 85167.896448                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 87617.495859                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76689.328644                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         9494                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         5988                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data         6042                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data         5619                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             27143                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       390569                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       379099                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       380964                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       380506                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1531138                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  43562785000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  42338461500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  42704964000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  42784417500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 171390628000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       400063                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       385087                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       387006                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       386125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1558281                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.976269                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.984450                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.984388                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.985448                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.982581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 111536.719504                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 111681.807391                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 112097.111538                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 112440.848502                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111936.760762                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          206                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          860                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          906                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          771                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2743                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       390363                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       378239                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       380058                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       379735                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1528395                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  39642821006                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  38482956504                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  38827842001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  38921432002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 155875051513                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.975754                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.982217                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.982047                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.983451                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.980821                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101553.735897                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101742.434027                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 102162.938291                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 102496.298740                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101986.104059                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           83                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                88                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           18                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           20                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              56                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           98                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           20                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           144                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.153061                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.750000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.900000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.909091                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.388889                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           20                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           56                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       297500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        57500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       349000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       389000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1093000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.153061                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.900000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.909091                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.388889                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19166.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19388.888889                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19450                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19517.857143                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  45588016500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999471                       # Cycle average of tags in use
system.l2.tags.total_refs                     4235628                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4091500                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.035226                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.400622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.451013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.586381                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.152872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.107362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.173233                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.148977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.154915                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.824096                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.490635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.038297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.134162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.111053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.002707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.111703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.106626                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999992                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38118700                       # Number of tag accesses
system.l2.tags.data_accesses                 38118700                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  45588016500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3575424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      34286272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        357888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31215168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        381952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31340864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        370944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      31317312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          132845824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3575424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       357888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       381952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       370944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4686208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59515648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59515648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          55866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         535723                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         487737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         489701                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           5796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         489333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2075716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       929932                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             929932                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         78429032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        752089576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          7850484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        684723100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          8378342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        687480316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          8136875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        686963689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2914051415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     78429032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      7850484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      8378342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      8136875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        102794733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1305510802                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1305510802                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1305510802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        78429032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       752089576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         7850484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       684723100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         8378342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       687480316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         8136875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       686963689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4219562218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    928259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     55867.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    532276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5592.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    486743.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5968.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    488707.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      5796.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    488526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000109285250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56799                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56799                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3869430                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             876211                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2075717                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     929932                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2075717                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   929932                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   6242                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1673                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            122315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            136546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            130954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            126083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            147739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            128385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            135635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            126997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            129636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            125235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           138314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           125969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           123978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           125626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           123424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           122639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             56766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             59817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             60997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56657                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  83588852250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10347375000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            122391508500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40391.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59141.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1199587                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  847157                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2075717                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               929932                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  297768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  385092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  400123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  354128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  263687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  168470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   97598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   54106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   27509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   12641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   5199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  45926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  56448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  62506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  65819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  67258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  67206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  67802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  67847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  61988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  60025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  59360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  59063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  58903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  59246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       950996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    201.741904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.864208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   287.214898                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       493120     51.85%     51.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       313993     33.02%     84.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16295      1.71%     86.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11368      1.20%     87.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9397      0.99%     88.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7878      0.83%     89.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6438      0.68%     90.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5482      0.58%     90.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        87025      9.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       950996                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56799                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.434391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.412084                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.522199                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           2525      4.45%      4.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         27823     48.99%     53.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         11854     20.87%     74.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          7363     12.96%     87.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          3737      6.58%     93.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          1974      3.48%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          985      1.73%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          202      0.36%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           80      0.14%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           62      0.11%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           53      0.09%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           33      0.06%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           32      0.06%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           37      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           30      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            7      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56799                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.342929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.303681                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.245043                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            51306     90.33%     90.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              967      1.70%     92.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1123      1.98%     94.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              971      1.71%     95.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              903      1.59%     97.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              574      1.01%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              405      0.71%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              268      0.47%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              149      0.26%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               62      0.11%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               21      0.04%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               19      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               16      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                9      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56799                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              132446400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  399488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59408768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               132845888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59515648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2905.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1303.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2914.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1305.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   45588003000                       # Total gap between requests
system.mem_ctrls.avgGap                      15167.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3575488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     34065664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       357888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31151552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       381952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     31277248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       370944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     31265664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59408768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 78430435.770330116153                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 747250409.545675158501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 7850484.128871892579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 683327645.983457088470                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 8378342.146120790392                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 686084861.796959280968                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 8136875.180783528835                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 685830759.932272911072                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1303166326.615679740906                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        55867                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       535723                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5592                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       487737                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5968                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       489701                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         5796                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       489333                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       929932                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1804568500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  31611325250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    251408750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  29055617000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    259134000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  29277836500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    265771250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  29865847250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1182318721000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32301.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59006.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44958.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59572.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     43420.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     59787.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     45854.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     61033.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1271403.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3372928860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1792761795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7245821940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2410288020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3598717200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20512340910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        232248000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39165106725                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        859.109690                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    329770000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1522300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  43735946500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3417161160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1816268025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7530229560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2435239620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3598717200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20500970550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        241823040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        39540409155                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        867.342170                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    347723000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1522300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  43717993500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1074                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          538                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10725786.245353                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   16566632.406897                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          538    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     75873000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            538                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    39817543500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5770473000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  45588016500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4548265                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4548265                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4548265                       # number of overall hits
system.cpu1.icache.overall_hits::total        4548265                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16507                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16507                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16507                       # number of overall misses
system.cpu1.icache.overall_misses::total        16507                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1073873999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1073873999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1073873999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1073873999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4564772                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4564772                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4564772                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4564772                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003616                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003616                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003616                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003616                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 65055.673290                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65055.673290                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 65055.673290                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65055.673290                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2336                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               37                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    63.135135                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15733                       # number of writebacks
system.cpu1.icache.writebacks::total            15733                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          774                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          774                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          774                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          774                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15733                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15733                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15733                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15733                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1012126999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1012126999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1012126999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1012126999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003447                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003447                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003447                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003447                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 64331.468823                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64331.468823                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 64331.468823                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64331.468823                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15733                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4548265                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4548265                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16507                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16507                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1073873999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1073873999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4564772                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4564772                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003616                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003616                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 65055.673290                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65055.673290                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          774                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          774                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15733                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15733                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1012126999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1012126999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003447                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003447                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 64331.468823                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64331.468823                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  45588016500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5002476                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15765                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           317.315319                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9145277                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9145277                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  45588016500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7375852                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7375852                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7375852                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7375852                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5303857                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5303857                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5303857                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5303857                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 454107818165                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 454107818165                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 454107818165                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 454107818165                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12679709                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12679709                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12679709                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12679709                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.418295                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.418295                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.418295                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.418295                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85618.412820                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85618.412820                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85618.412820                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85618.412820                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1552969                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2629788                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19606                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          28435                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    79.208865                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    92.484192                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       494805                       # number of writebacks
system.cpu1.dcache.writebacks::total           494805                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4805699                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4805699                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4805699                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4805699                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       498158                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       498158                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       498158                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       498158                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  55069967929                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  55069967929                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  55069967929                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  55069967929                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.039288                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.039288                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.039288                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.039288                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 110547.191712                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110547.191712                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 110547.191712                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110547.191712                       # average overall mshr miss latency
system.cpu1.dcache.replacements                494805                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5781093                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5781093                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4535903                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4535903                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 393283575500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 393283575500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10316996                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10316996                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.439653                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.439653                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86704.582417                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86704.582417                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4148871                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4148871                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       387032                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       387032                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  43024229500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  43024229500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037514                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037514                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 111164.527739                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 111164.527739                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1594759                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1594759                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       767954                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       767954                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  60824242665                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  60824242665                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2362713                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2362713                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.325031                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.325031                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 79202.976565                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79202.976565                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       656828                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       656828                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       111126                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       111126                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  12045738429                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  12045738429                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047033                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047033                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108397.120647                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108397.120647                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        17236                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17236                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          803                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          803                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     24719500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     24719500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        18039                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18039                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.044515                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.044515                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 30783.935243                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30783.935243                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          183                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          183                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          620                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          620                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     17575500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     17575500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.034370                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.034370                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 28347.580645                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28347.580645                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        16418                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16418                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          749                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          749                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      5498000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      5498000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        17167                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17167                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.043630                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.043630                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7340.453939                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7340.453939                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          740                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          740                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      4839000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      4839000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.043106                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.043106                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6539.189189                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6539.189189                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1174000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1174000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1093000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1093000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          657                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            657                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1355                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1355                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     14319499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     14319499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         2012                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         2012                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.673459                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.673459                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 10567.895941                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 10567.895941                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1354                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1354                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     12945999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     12945999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.672962                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.672962                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  9561.299114                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  9561.299114                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45588016500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.440015                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7913199                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           499190                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.852078                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.440015                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.982500                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.982500                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         25933017                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        25933017                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  45588016500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1687495                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           17                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1868837                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1216147                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3161417                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4557                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3553                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8110                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          215                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          215                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           482626                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          482627                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        118520                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1568992                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          144                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          144                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       215151                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1650020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        47199                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1491712                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        46581                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1498867                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        46629                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1495845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6492004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9179776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     70128960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2013824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     63383936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1987456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     63680640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1989504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63549568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              275913664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4111612                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60427968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6269955                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.363862                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.554578                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4142337     66.07%     66.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2042674     32.58%     98.65% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  32038      0.51%     99.16% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  36977      0.59%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  15929      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6269955                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4321937890                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         753620048                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25414332                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         752192150                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25485187                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         827725011                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         108148003                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         750163563                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25816750                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
