Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Sun Dec 10 13:40:25 2017
| Host         : Laptop-BigBoy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file toplevel_timing_summary_routed.rpt -warn_on_violation -rpx toplevel_timing_summary_routed.rpx
| Design       : toplevel
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.19 2017-08-11
-------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: btnL (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: btnR (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: b0/t0/cd0/temp_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: b0/t1/cd0/temp_clk_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: k0/CLK50MHZ_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: k0/t0/cd0/temp_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: k0/t1/cd0/temp_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: k0/uut/db_clk/O_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: l0/b0/cd0/temp_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: l0/b1/cd0/temp_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: l0/m0/cd0/temp_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: l0/m1/cd0/temp_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scan0/c0/temp_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scan0/c1/temp_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scan1/c0/temp_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scan1/c1/temp_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: scan2/c0/temp_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: scan2/c1/temp_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: scan2/c2/temp_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: scan2/c3/temp_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: scan3/c0/temp_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: scan3/c1/temp_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: scan3/c2/temp_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: scan3/c3/temp_clk_reg/Q (HIGH)

 There are 434 register/latch pins with no clock driven by root clock pin: scroll/temp_clk_reg/Q (HIGH)

 There are 11075 register/latch pins with no clock driven by root clock pin: song/temp_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: z0/b0/cd0/temp_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: z0/b1/cd0/temp_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: z0/m0/cd0/temp_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: z0/m1/cd0/temp_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 31138 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.217     -131.691                     33                 1096       -0.006       -0.006                      1                 1096        3.000        0.000                       0                   586  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
light_clock/inst/clk_in  {0.000 5.000}        10.000          100.000         
  clk_out_clk_wiz_0      {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0     {0.000 25.000}       50.000          20.000          
sys_clk_pin              {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
light_clock/inst/clk_in                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out_clk_wiz_0          195.414        0.000                      0                   53        0.108        0.000                      0                   53       13.360        0.000                       0                    40  
  clkfbout_clk_wiz_0                                                                                                                                                      47.845        0.000                       0                     3  
sys_clk_pin                   -4.217     -131.691                     33                 1043        0.104        0.000                      0                 1043        4.500        0.000                       0                   542  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_clk_wiz_0  sys_clk_pin              1.193        0.000                      0                   33       -0.006       -0.006                      1                   33  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  light_clock/inst/clk_in
  To Clock:  light_clock/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         light_clock/inst/clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { light_clock/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  light_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  light_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  light_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  light_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      195.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.414ns  (required time - arrival time)
  Source:                 ls0/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ls0/value_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_0 rise@200.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.704ns (17.517%)  route 3.315ns (82.483%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 197.062 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=547, routed)         1.233     1.233    light_clock/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  light_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    light_clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  light_clock/inst/clkout1_buf/O
                         net (fo=38, routed)          1.569    -2.401    ls0/clk_out
    SLICE_X51Y40         FDRE                                         r  ls0/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  ls0/counter_reg[17]/Q
                         net (fo=2, routed)           1.409    -0.536    ls0/counter_reg[17]
    SLICE_X49Y40         LUT6 (Prop_lut6_I3_O)        0.124    -0.412 r  ls0/value[11]_i_5/O
                         net (fo=1, routed)           0.686     0.274    ls0/value[11]_i_5_n_0
    SLICE_X46Y37         LUT4 (Prop_lut4_I3_O)        0.124     0.398 r  ls0/value[11]_i_1/O
                         net (fo=7, routed)           1.220     1.618    ls0/value
    SLICE_X49Y34         FDRE                                         r  ls0/value_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=547, routed)         1.162   201.162    light_clock/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  light_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    light_clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   195.617 r  light_clock/inst/clkout1_buf/O
                         net (fo=38, routed)          1.445   197.062    ls0/clk_out
    SLICE_X49Y34         FDRE                                         r  ls0/value_reg[11]/C
                         clock pessimism              0.493   197.555    
                         clock uncertainty           -0.318   197.237    
    SLICE_X49Y34         FDRE (Setup_fdre_C_CE)      -0.205   197.032    ls0/value_reg[11]
  -------------------------------------------------------------------
                         required time                        197.032    
                         arrival time                          -1.618    
  -------------------------------------------------------------------
                         slack                                195.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ls0/shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ls0/shift_reg[4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.297%)  route 0.119ns (45.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=547, routed)         0.440     0.440    light_clock/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  light_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    light_clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  light_clock/inst/clkout1_buf/O
                         net (fo=38, routed)          0.563    -0.845    ls0/clk_out
    SLICE_X48Y37         FDRE                                         r  ls0/shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  ls0/shift_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.585    ls0/shift_reg_n_0_[0]
    SLICE_X50Y36         SRL16E                                       r  ls0/shift_reg[4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=547, routed)         0.480     0.480    light_clock/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  light_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    light_clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  light_clock/inst/clkout1_buf/O
                         net (fo=38, routed)          0.832    -1.272    ls0/clk_out
    SLICE_X50Y36         SRL16E                                       r  ls0/shift_reg[4]_srl4/CLK
                         clock pessimism              0.462    -0.810    
    SLICE_X50Y36         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.693    ls0/shift_reg[4]_srl4
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { light_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y2    light_clock/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  light_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X50Y36     ls0/shift_reg[4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X50Y36     ls0/shift_reg[4]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { light_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y13   light_clock/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  light_clock/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           33  Failing Endpoints,  Worst Slack       -4.217ns,  Total Violation     -131.691ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.217ns  (required time - arrival time)
  Source:                 k0/p0/note2__0/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/t1/cd0/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.287ns  (logic 2.298ns (17.295%)  route 10.989ns (82.705%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.224ns = ( 13.224 - 10.000 ) 
    Source Clock Delay      (SCD):    3.905ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=547, routed)         2.447     3.905    k0/p0/note2__0/clk
    SLICE_X43Y38         FDCE                                         r  k0/p0/note2__0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     4.361 r  k0/p0/note2__0/q_reg[1]/Q
                         net (fo=2, routed)           0.607     4.968    k0/p0/note2__0/Q[1]
    SLICE_X43Y35         LUT5 (Prop_lut5_I4_O)        0.124     5.092 r  k0/p0/note2__0/out__2_i_10/O
                         net (fo=1, routed)           0.655     5.747    k0/uut/q_reg[3]_2
    SLICE_X42Y35         LUT6 (Prop_lut6_I0_O)        0.124     5.871 r  k0/uut/out__2_i_7/O
                         net (fo=7, routed)           0.516     6.387    k0/uut/counter_reg[0]_5
    SLICE_X43Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.511 r  k0/uut/out__2_i_3/O
                         net (fo=66, routed)          1.854     8.366    k0/uut/counter_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.490 f  k0/uut/m2/counter[0]_i_71__2/O
                         net (fo=1, routed)           1.066     9.555    k0/uut/t1/note_mux/wUPPER[0]
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.152     9.707 f  k0/uut/counter[0]_i_56__2/O
                         net (fo=2, routed)           1.157    10.864    k0/uut/t1/note[0]
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.326    11.190 r  k0/uut/counter[0]_i_29__3/O
                         net (fo=1, routed)           2.239    13.429    k0/uut/counter[0]_i_29__3_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.955 r  k0/uut/counter_reg[0]_i_16__2/CO[3]
                         net (fo=1, routed)           0.000    13.955    k0/uut/counter_reg[0]_i_16__2_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.069 r  k0/uut/counter_reg[0]_i_9__2/CO[3]
                         net (fo=1, routed)           0.000    14.069    k0/t1/cd0/counter_reg[14]_0[0]
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.183 r  k0/t1/cd0/counter_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    14.183    k0/t1/cd0/counter_reg[0]_i_3__2_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.297 r  k0/t1/cd0/counter_reg[0]_i_1__2/CO[3]
                         net (fo=33, routed)          2.895    17.192    k0/t1/cd0/CO[0]
    SLICE_X41Y30         FDRE                                         r  k0/t1/cd0/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=547, routed)         1.836    13.224    k0/t1/cd0/clk
    SLICE_X41Y30         FDRE                                         r  k0/t1/cd0/counter_reg[10]/C
                         clock pessimism              0.122    13.346    
                         clock uncertainty           -0.035    13.311    
    SLICE_X41Y30         FDRE (Setup_fdre_C_R)       -0.335    12.976    k0/t1/cd0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         12.976    
                         arrival time                         -17.192    
  -------------------------------------------------------------------
                         slack                                 -4.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 z0/m0/cd0/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z0/m0/cd0/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.373ns (72.902%)  route 0.139ns (27.098%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=547, routed)         0.805     1.031    z0/m0/cd0/clk
    SLICE_X54Y27         FDRE                                         r  z0/m0/cd0/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.164     1.195 r  z0/m0/cd0/counter_reg[10]/Q
                         net (fo=3, routed)           0.139     1.334    z0/m0/cd0/counter_reg[19]_0[10]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.490 r  z0/m0/cd0/counter_reg[8]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     1.490    z0/m0/cd0/counter_reg[8]_i_1__7_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.543 r  z0/m0/cd0/counter_reg[12]_i_1__7/O[0]
                         net (fo=1, routed)           0.000     1.543    z0/m0/cd0/counter_reg[12]_i_1__7_n_7
    SLICE_X54Y28         FDRE                                         r  z0/m0/cd0/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=547, routed)         1.109     1.524    z0/m0/cd0/clk
    SLICE_X54Y28         FDRE                                         r  z0/m0/cd0/counter_reg[12]/C
                         clock pessimism             -0.219     1.305    
    SLICE_X54Y28         FDRE (Hold_fdre_C_D)         0.134     1.439    z0/m0/cd0/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y34  k0/t1/cd0/counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y35  k0/t1/cd0/counter_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y29  k0/t1/cd0/counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.193ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.006ns,  Total Violation       -0.006ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.193ns  (required time - arrival time)
  Source:                 ls0/value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k0/t1/cd0/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.439ns  (logic 2.050ns (15.255%)  route 11.389ns (84.745%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        5.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.224ns = ( 13.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=547, routed)         1.233     1.233    light_clock/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  light_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    light_clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  light_clock/inst/clkout1_buf/O
                         net (fo=38, routed)          1.562    -2.408    ls0/clk_out
    SLICE_X44Y35         FDRE                                         r  ls0/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456    -1.952 r  ls0/value_reg[7]/Q
                         net (fo=1, routed)           2.178     0.226    k0/uut/light_level[2]
    SLICE_X43Y35         LUT6 (Prop_lut6_I2_O)        0.124     0.350 r  k0/uut/out__2_i_3/O
                         net (fo=66, routed)          1.854     2.204    k0/uut/counter_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.124     2.328 f  k0/uut/m2/counter[0]_i_71__2/O
                         net (fo=1, routed)           1.066     3.394    k0/uut/t1/note_mux/wUPPER[0]
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.152     3.546 f  k0/uut/counter[0]_i_56__2/O
                         net (fo=2, routed)           1.157     4.702    k0/uut/t1/note[0]
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.326     5.028 r  k0/uut/counter[0]_i_29__3/O
                         net (fo=1, routed)           2.239     7.267    k0/uut/counter[0]_i_29__3_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.793 r  k0/uut/counter_reg[0]_i_16__2/CO[3]
                         net (fo=1, routed)           0.000     7.793    k0/uut/counter_reg[0]_i_16__2_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  k0/uut/counter_reg[0]_i_9__2/CO[3]
                         net (fo=1, routed)           0.000     7.907    k0/t1/cd0/counter_reg[14]_0[0]
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.021 r  k0/t1/cd0/counter_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     8.021    k0/t1/cd0/counter_reg[0]_i_3__2_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  k0/t1/cd0/counter_reg[0]_i_1__2/CO[3]
                         net (fo=33, routed)          2.895    11.031    k0/t1/cd0/CO[0]
    SLICE_X41Y30         FDRE                                         r  k0/t1/cd0/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=547, routed)         1.836    13.224    k0/t1/cd0/clk
    SLICE_X41Y30         FDRE                                         r  k0/t1/cd0/counter_reg[10]/C
                         clock pessimism              0.000    13.224    
                         clock uncertainty           -0.665    12.559    
    SLICE_X41Y30         FDRE (Setup_fdre_C_R)       -0.335    12.224    k0/t1/cd0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         12.224    
                         arrival time                         -11.031    
  -------------------------------------------------------------------
                         slack                                  1.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.006ns  (arrival time - required time)
  Source:                 ls0/value_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k0/t1/cd0/temp_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.352ns  (logic 1.113ns (15.139%)  route 6.239ns (84.861%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        6.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.486ns
    Source Clock Delay      (SCD):    -2.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=547, routed)         1.162     1.162    light_clock/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  light_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    light_clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  light_clock/inst/clkout1_buf/O
                         net (fo=38, routed)          1.445    -2.938    ls0/clk_out
    SLICE_X49Y34         FDRE                                         r  ls0/value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.367    -2.571 r  ls0/value_reg[11]/Q
                         net (fo=1, routed)           2.179    -0.392    k0/p0/octave/light_level[2]
    SLICE_X44Y34         LUT6 (Prop_lut6_I1_O)        0.100    -0.292 r  k0/p0/octave/i___1_i_1/O
                         net (fo=46, routed)          2.100     1.807    k0/t1/cd0/note2[0]
    SLICE_X40Y31         LUT5 (Prop_lut5_I3_O)        0.096     1.903 r  k0/t1/cd0/counter[0]_i_12__2/O
                         net (fo=1, routed)           0.000     1.903    k0/t1/cd0/counter[0]_i_12__2_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.358     2.261 r  k0/t1/cd0/counter_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     2.261    k0/t1/cd0/counter_reg[0]_i_3__2_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.353 r  k0/t1/cd0/counter_reg[0]_i_1__2/CO[3]
                         net (fo=33, routed)          1.961     4.314    k0/t1/clear
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.100     4.414 r  k0/t1/temp_clk_i_1/O
                         net (fo=1, routed)           0.000     4.414    k0/t1/cd0/temp_clk_reg_0
    SLICE_X39Y32         FDRE                                         r  k0/t1/cd0/temp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=547, routed)         2.028     3.486    k0/t1/cd0/clk
    SLICE_X39Y32         FDRE                                         r  k0/t1/cd0/temp_clk_reg/C
                         clock pessimism              0.000     3.486    
                         clock uncertainty            0.665     4.151    
    SLICE_X39Y32         FDRE (Hold_fdre_C_D)         0.269     4.420    k0/t1/cd0/temp_clk_reg
  -------------------------------------------------------------------
                         required time                         -4.420    
                         arrival time                           4.414    
  -------------------------------------------------------------------
                         slack                                 -0.006    





