INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 01:17:32 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.805ns  (required time - arrival time)
  Source:                 buffer15/outs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            buffer28/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (clk rise@9.200ns - clk rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 1.048ns (20.634%)  route 4.031ns (79.366%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.683 - 9.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=628, unset)          0.508     0.508    buffer15/clk
    SLICE_X6Y137         FDRE                                         r  buffer15/outs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer15/outs_reg[1]/Q
                         net (fo=8, routed)           0.414     1.176    buffer15/buffer15_outs[1]
    SLICE_X6Y134         LUT2 (Prop_lut2_I0_O)        0.043     1.219 r  buffer15/result0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.219    cmpi0/S[0]
    SLICE_X6Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.457 r  cmpi0/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.457    cmpi0/result0_carry_n_0
    SLICE_X6Y135         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     1.579 f  cmpi0/result0_carry__0/CO[0]
                         net (fo=24, routed)          0.817     2.396    buffer0/fifo/CO[0]
    SLICE_X16Y140        LUT6 (Prop_lut6_I5_O)        0.127     2.523 r  buffer0/fifo/transmitValue_i_4__7/O
                         net (fo=3, routed)           0.547     3.070    buffer45/fifo/transmitValue_reg_1
    SLICE_X19Y144        LUT6 (Prop_lut6_I0_O)        0.043     3.113 r  buffer45/fifo/A_storeEn_INST_0_i_12/O
                         net (fo=2, routed)           0.224     3.337    buffer20/fullReg_reg_5
    SLICE_X19Y144        LUT2 (Prop_lut2_I1_O)        0.043     3.380 f  buffer20/A_storeEn_INST_0_i_7/O
                         net (fo=9, routed)           0.533     3.913    buffer40/fifo/Empty_reg_1
    SLICE_X20Y145        LUT5 (Prop_lut5_I1_O)        0.043     3.956 f  buffer40/fifo/transmitValue_i_15/O
                         net (fo=2, routed)           0.349     4.305    fork25/control/generateBlocks[7].regblock/transmitValue_i_3_2
    SLICE_X19Y145        LUT6 (Prop_lut6_I4_O)        0.043     4.348 f  fork25/control/generateBlocks[7].regblock/transmitValue_i_8/O
                         net (fo=1, routed)           0.243     4.591    fork25/control/generateBlocks[6].regblock/transmitValue_reg_12
    SLICE_X15Y145        LUT6 (Prop_lut6_I2_O)        0.043     4.634 r  fork25/control/generateBlocks[6].regblock/transmitValue_i_3/O
                         net (fo=16, routed)          0.478     5.111    fork24/control/generateBlocks[0].regblock/transmitValue_reg_5
    SLICE_X17Y142        LUT4 (Prop_lut4_I1_O)        0.049     5.160 r  fork24/control/generateBlocks[0].regblock/outs[7]_i_1/O
                         net (fo=9, routed)           0.427     5.587    buffer28/E[0]
    SLICE_X18Y137        FDRE                                         r  buffer28/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=628, unset)          0.483     9.683    buffer28/clk
    SLICE_X18Y137        FDRE                                         r  buffer28/outs_reg[0]/C
                         clock pessimism              0.000     9.683    
                         clock uncertainty           -0.035     9.647    
    SLICE_X18Y137        FDRE (Setup_fdre_C_CE)      -0.255     9.392    buffer28/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          9.392    
                         arrival time                          -5.587    
  -------------------------------------------------------------------
                         slack                                  3.805    




