module d_ff(clk,reset,d,q);
input logic clk,reset;
input logic [31:0]d;
output logic q;
always_ff 
if(reset) q=0;
else q=d;
endmodule
