DECL|LL_AHB1_GRP1_DisableClockSleep|function|__STATIC_INLINE void LL_AHB1_GRP1_DisableClockSleep(uint32_t Periphs)
DECL|LL_AHB1_GRP1_DisableClock|function|__STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
DECL|LL_AHB1_GRP1_EnableClockSleep|function|__STATIC_INLINE void LL_AHB1_GRP1_EnableClockSleep(uint32_t Periphs)
DECL|LL_AHB1_GRP1_EnableClock|function|__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
DECL|LL_AHB1_GRP1_ForceReset|function|__STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
DECL|LL_AHB1_GRP1_IsEnabledClock|function|__STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
DECL|LL_AHB1_GRP1_PERIPH_ALL|macro|LL_AHB1_GRP1_PERIPH_ALL
DECL|LL_AHB1_GRP1_PERIPH_CRC|macro|LL_AHB1_GRP1_PERIPH_CRC
DECL|LL_AHB1_GRP1_PERIPH_CRYP|macro|LL_AHB1_GRP1_PERIPH_CRYP
DECL|LL_AHB1_GRP1_PERIPH_DMA1|macro|LL_AHB1_GRP1_PERIPH_DMA1
DECL|LL_AHB1_GRP1_PERIPH_MIF|macro|LL_AHB1_GRP1_PERIPH_MIF
DECL|LL_AHB1_GRP1_PERIPH_RNG|macro|LL_AHB1_GRP1_PERIPH_RNG
DECL|LL_AHB1_GRP1_PERIPH_SRAM|macro|LL_AHB1_GRP1_PERIPH_SRAM
DECL|LL_AHB1_GRP1_PERIPH_TSC|macro|LL_AHB1_GRP1_PERIPH_TSC
DECL|LL_AHB1_GRP1_ReleaseReset|function|__STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
DECL|LL_APB1_GRP1_DisableClockSleep|function|__STATIC_INLINE void LL_APB1_GRP1_DisableClockSleep(uint32_t Periphs)
DECL|LL_APB1_GRP1_DisableClock|function|__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
DECL|LL_APB1_GRP1_EnableClockSleep|function|__STATIC_INLINE void LL_APB1_GRP1_EnableClockSleep(uint32_t Periphs)
DECL|LL_APB1_GRP1_EnableClock|function|__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
DECL|LL_APB1_GRP1_ForceReset|function|__STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
DECL|LL_APB1_GRP1_IsEnabledClock|function|__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
DECL|LL_APB1_GRP1_PERIPH_ALL|macro|LL_APB1_GRP1_PERIPH_ALL
DECL|LL_APB1_GRP1_PERIPH_CRS|macro|LL_APB1_GRP1_PERIPH_CRS
DECL|LL_APB1_GRP1_PERIPH_DAC1|macro|LL_APB1_GRP1_PERIPH_DAC1
DECL|LL_APB1_GRP1_PERIPH_I2C1|macro|LL_APB1_GRP1_PERIPH_I2C1
DECL|LL_APB1_GRP1_PERIPH_I2C2|macro|LL_APB1_GRP1_PERIPH_I2C2
DECL|LL_APB1_GRP1_PERIPH_I2C3|macro|LL_APB1_GRP1_PERIPH_I2C3
DECL|LL_APB1_GRP1_PERIPH_LCD|macro|LL_APB1_GRP1_PERIPH_LCD
DECL|LL_APB1_GRP1_PERIPH_LPTIM1|macro|LL_APB1_GRP1_PERIPH_LPTIM1
DECL|LL_APB1_GRP1_PERIPH_LPUART1|macro|LL_APB1_GRP1_PERIPH_LPUART1
DECL|LL_APB1_GRP1_PERIPH_PWR|macro|LL_APB1_GRP1_PERIPH_PWR
DECL|LL_APB1_GRP1_PERIPH_SPI2|macro|LL_APB1_GRP1_PERIPH_SPI2
DECL|LL_APB1_GRP1_PERIPH_TIM2|macro|LL_APB1_GRP1_PERIPH_TIM2
DECL|LL_APB1_GRP1_PERIPH_TIM3|macro|LL_APB1_GRP1_PERIPH_TIM3
DECL|LL_APB1_GRP1_PERIPH_TIM6|macro|LL_APB1_GRP1_PERIPH_TIM6
DECL|LL_APB1_GRP1_PERIPH_TIM7|macro|LL_APB1_GRP1_PERIPH_TIM7
DECL|LL_APB1_GRP1_PERIPH_USART2|macro|LL_APB1_GRP1_PERIPH_USART2
DECL|LL_APB1_GRP1_PERIPH_USART4|macro|LL_APB1_GRP1_PERIPH_USART4
DECL|LL_APB1_GRP1_PERIPH_USART5|macro|LL_APB1_GRP1_PERIPH_USART5
DECL|LL_APB1_GRP1_PERIPH_USB|macro|LL_APB1_GRP1_PERIPH_USB
DECL|LL_APB1_GRP1_PERIPH_WWDG|macro|LL_APB1_GRP1_PERIPH_WWDG
DECL|LL_APB1_GRP1_ReleaseReset|function|__STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
DECL|LL_APB2_GRP1_DisableClockSleep|function|__STATIC_INLINE void LL_APB2_GRP1_DisableClockSleep(uint32_t Periphs)
DECL|LL_APB2_GRP1_DisableClock|function|__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
DECL|LL_APB2_GRP1_EnableClockSleep|function|__STATIC_INLINE void LL_APB2_GRP1_EnableClockSleep(uint32_t Periphs)
DECL|LL_APB2_GRP1_EnableClock|function|__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
DECL|LL_APB2_GRP1_ForceReset|function|__STATIC_INLINE void LL_APB2_GRP1_ForceReset(uint32_t Periphs)
DECL|LL_APB2_GRP1_IsEnabledClock|function|__STATIC_INLINE uint32_t LL_APB2_GRP1_IsEnabledClock(uint32_t Periphs)
DECL|LL_APB2_GRP1_PERIPH_ADC1|macro|LL_APB2_GRP1_PERIPH_ADC1
DECL|LL_APB2_GRP1_PERIPH_ALL|macro|LL_APB2_GRP1_PERIPH_ALL
DECL|LL_APB2_GRP1_PERIPH_DBGMCU|macro|LL_APB2_GRP1_PERIPH_DBGMCU
DECL|LL_APB2_GRP1_PERIPH_FW|macro|LL_APB2_GRP1_PERIPH_FW
DECL|LL_APB2_GRP1_PERIPH_SPI1|macro|LL_APB2_GRP1_PERIPH_SPI1
DECL|LL_APB2_GRP1_PERIPH_SYSCFG|macro|LL_APB2_GRP1_PERIPH_SYSCFG
DECL|LL_APB2_GRP1_PERIPH_TIM21|macro|LL_APB2_GRP1_PERIPH_TIM21
DECL|LL_APB2_GRP1_PERIPH_TIM22|macro|LL_APB2_GRP1_PERIPH_TIM22
DECL|LL_APB2_GRP1_PERIPH_USART1|macro|LL_APB2_GRP1_PERIPH_USART1
DECL|LL_APB2_GRP1_ReleaseReset|function|__STATIC_INLINE void LL_APB2_GRP1_ReleaseReset(uint32_t Periphs)
DECL|LL_IOP_GRP1_DisableClockSleep|function|__STATIC_INLINE void LL_IOP_GRP1_DisableClockSleep(uint32_t Periphs)
DECL|LL_IOP_GRP1_DisableClock|function|__STATIC_INLINE void LL_IOP_GRP1_DisableClock(uint32_t Periphs)
DECL|LL_IOP_GRP1_EnableClockSleep|function|__STATIC_INLINE void LL_IOP_GRP1_EnableClockSleep(uint32_t Periphs)
DECL|LL_IOP_GRP1_EnableClock|function|__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
DECL|LL_IOP_GRP1_ForceReset|function|__STATIC_INLINE void LL_IOP_GRP1_ForceReset(uint32_t Periphs)
DECL|LL_IOP_GRP1_IsEnabledClock|function|__STATIC_INLINE uint32_t LL_IOP_GRP1_IsEnabledClock(uint32_t Periphs)
DECL|LL_IOP_GRP1_PERIPH_ALL|macro|LL_IOP_GRP1_PERIPH_ALL
DECL|LL_IOP_GRP1_PERIPH_GPIOA|macro|LL_IOP_GRP1_PERIPH_GPIOA
DECL|LL_IOP_GRP1_PERIPH_GPIOB|macro|LL_IOP_GRP1_PERIPH_GPIOB
DECL|LL_IOP_GRP1_PERIPH_GPIOC|macro|LL_IOP_GRP1_PERIPH_GPIOC
DECL|LL_IOP_GRP1_PERIPH_GPIOD|macro|LL_IOP_GRP1_PERIPH_GPIOD
DECL|LL_IOP_GRP1_PERIPH_GPIOE|macro|LL_IOP_GRP1_PERIPH_GPIOE
DECL|LL_IOP_GRP1_PERIPH_GPIOH|macro|LL_IOP_GRP1_PERIPH_GPIOH
DECL|LL_IOP_GRP1_ReleaseReset|function|__STATIC_INLINE void LL_IOP_GRP1_ReleaseReset(uint32_t Periphs)
DECL|__STM32L0xx_LL_BUS_H|macro|__STM32L0xx_LL_BUS_H
