<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_s_d_i_o___type_def" xml:lang="en-US">
<title>SDIO_TypeDef Struct Reference</title>
<indexterm><primary>SDIO_TypeDef</primary></indexterm>
<para>

<para>SD host Interface. </para>
 
</para>
<para>
<computeroutput>#include &lt;stm32f4xx.h&gt;</computeroutput>
</para>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_s_d_i_o___type_def_1a65bff76f3af24c37708a1006d54720c7">POWER</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_s_d_i_o___type_def_1aa94197378e20fc739d269be49d9c5d40">CLKCR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_s_d_i_o___type_def_1a07d4e63efcbde252c667e64a8d818aa9">ARG</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_s_d_i_o___type_def_1adcf812cbe5147d300507d59d4a55935d">CMD</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaf63697ed9952cc71e1225efe205f6cd3">__I</link> uint32_t <link linkend="_struct_s_d_i_o___type_def_1aad371db807e2db4a2edf05b3f2f4b6cd">RESPCMD</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaf63697ed9952cc71e1225efe205f6cd3">__I</link> uint32_t <link linkend="_struct_s_d_i_o___type_def_1a7b0ee0dc541683266dfab6335abca891">RESP1</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaf63697ed9952cc71e1225efe205f6cd3">__I</link> uint32_t <link linkend="_struct_s_d_i_o___type_def_1a4d99c78dffdb6e81e8f6b7abec263419">RESP2</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaf63697ed9952cc71e1225efe205f6cd3">__I</link> uint32_t <link linkend="_struct_s_d_i_o___type_def_1a3da04fbdd44f48a1840e5e0a6295f3cf">RESP3</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaf63697ed9952cc71e1225efe205f6cd3">__I</link> uint32_t <link linkend="_struct_s_d_i_o___type_def_1ac760383de212de696f504e744c6fca7e">RESP4</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_s_d_i_o___type_def_1a1dd219eaeee8d9def822da843028bd02">DTIMER</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_s_d_i_o___type_def_1a612edc78d2fa6288392f8ea32c36f7fb">DLEN</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_s_d_i_o___type_def_1a96a3d1a050982fccc23c2e6dbe0de068">DCTRL</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaf63697ed9952cc71e1225efe205f6cd3">__I</link> uint32_t <link linkend="_struct_s_d_i_o___type_def_1a4273e2b5aeb7bdf1006909b1a2b59bc8">DCOUNT</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaf63697ed9952cc71e1225efe205f6cd3">__I</link> uint32_t <link linkend="_struct_s_d_i_o___type_def_1a7520cdf6f3df68c2f147bdd87fb8a96f">STA</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_s_d_i_o___type_def_1a0a8c8230846fd8ff154b9fde8dfa0399">ICR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_s_d_i_o___type_def_1a5c955643593b4aedbe9f84f054d26522">MASK</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_struct_s_d_i_o___type_def_1a8be676577db129a84a9a2689519a8502">RESERVED0</link> [2]</para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaf63697ed9952cc71e1225efe205f6cd3">__I</link> uint32_t <link linkend="_struct_s_d_i_o___type_def_1ab27b78e19f487c845437c29812eecca7">FIFOCNT</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_struct_s_d_i_o___type_def_1a2d531df35272b1f3d787e5726ed5c52c">RESERVED1</link> [13]</para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_s_d_i_o___type_def_1a68bef1da5fd164cf0f884b4209670dc8">FIFO</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>SD host Interface. </para>
</section>
<section>
<title>Field Documentation</title>
<anchor xml:id="_struct_s_d_i_o___type_def_1a07d4e63efcbde252c667e64a8d818aa9"/><section>
    <title>ARG</title>
<indexterm><primary>ARG</primary><secondary>SDIO_TypeDef</secondary></indexterm>
<indexterm><primary>SDIO_TypeDef</primary><secondary>ARG</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t ARG</computeroutput></para>
<para>SDIO argument register, Address offset: 0x08 </para>
</section>
<anchor xml:id="_struct_s_d_i_o___type_def_1aa94197378e20fc739d269be49d9c5d40"/><section>
    <title>CLKCR</title>
<indexterm><primary>CLKCR</primary><secondary>SDIO_TypeDef</secondary></indexterm>
<indexterm><primary>SDIO_TypeDef</primary><secondary>CLKCR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CLKCR</computeroutput></para>
<para>SDI clock control register, Address offset: 0x04 </para>
</section>
<anchor xml:id="_struct_s_d_i_o___type_def_1adcf812cbe5147d300507d59d4a55935d"/><section>
    <title>CMD</title>
<indexterm><primary>CMD</primary><secondary>SDIO_TypeDef</secondary></indexterm>
<indexterm><primary>SDIO_TypeDef</primary><secondary>CMD</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CMD</computeroutput></para>
<para>SDIO command register, Address offset: 0x0C </para>
</section>
<anchor xml:id="_struct_s_d_i_o___type_def_1a4273e2b5aeb7bdf1006909b1a2b59bc8"/><section>
    <title>DCOUNT</title>
<indexterm><primary>DCOUNT</primary><secondary>SDIO_TypeDef</secondary></indexterm>
<indexterm><primary>SDIO_TypeDef</primary><secondary>DCOUNT</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaf63697ed9952cc71e1225efe205f6cd3">__I</link> uint32_t DCOUNT</computeroutput></para>
<para>SDIO data counter register, Address offset: 0x30 </para>
</section>
<anchor xml:id="_struct_s_d_i_o___type_def_1a96a3d1a050982fccc23c2e6dbe0de068"/><section>
    <title>DCTRL</title>
<indexterm><primary>DCTRL</primary><secondary>SDIO_TypeDef</secondary></indexterm>
<indexterm><primary>SDIO_TypeDef</primary><secondary>DCTRL</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t DCTRL</computeroutput></para>
<para>SDIO data control register, Address offset: 0x2C </para>
</section>
<anchor xml:id="_struct_s_d_i_o___type_def_1a612edc78d2fa6288392f8ea32c36f7fb"/><section>
    <title>DLEN</title>
<indexterm><primary>DLEN</primary><secondary>SDIO_TypeDef</secondary></indexterm>
<indexterm><primary>SDIO_TypeDef</primary><secondary>DLEN</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t DLEN</computeroutput></para>
<para>SDIO data length register, Address offset: 0x28 </para>
</section>
<anchor xml:id="_struct_s_d_i_o___type_def_1a1dd219eaeee8d9def822da843028bd02"/><section>
    <title>DTIMER</title>
<indexterm><primary>DTIMER</primary><secondary>SDIO_TypeDef</secondary></indexterm>
<indexterm><primary>SDIO_TypeDef</primary><secondary>DTIMER</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t DTIMER</computeroutput></para>
<para>SDIO data timer register, Address offset: 0x24 </para>
</section>
<anchor xml:id="_struct_s_d_i_o___type_def_1a68bef1da5fd164cf0f884b4209670dc8"/><section>
    <title>FIFO</title>
<indexterm><primary>FIFO</primary><secondary>SDIO_TypeDef</secondary></indexterm>
<indexterm><primary>SDIO_TypeDef</primary><secondary>FIFO</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t FIFO</computeroutput></para>
<para>SDIO data FIFO register, Address offset: 0x80 </para>
</section>
<anchor xml:id="_struct_s_d_i_o___type_def_1ab27b78e19f487c845437c29812eecca7"/><section>
    <title>FIFOCNT</title>
<indexterm><primary>FIFOCNT</primary><secondary>SDIO_TypeDef</secondary></indexterm>
<indexterm><primary>SDIO_TypeDef</primary><secondary>FIFOCNT</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaf63697ed9952cc71e1225efe205f6cd3">__I</link> uint32_t FIFOCNT</computeroutput></para>
<para>SDIO FIFO counter register, Address offset: 0x48 </para>
</section>
<anchor xml:id="_struct_s_d_i_o___type_def_1a0a8c8230846fd8ff154b9fde8dfa0399"/><section>
    <title>ICR</title>
<indexterm><primary>ICR</primary><secondary>SDIO_TypeDef</secondary></indexterm>
<indexterm><primary>SDIO_TypeDef</primary><secondary>ICR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t ICR</computeroutput></para>
<para>SDIO interrupt clear register, Address offset: 0x38 </para>
</section>
<anchor xml:id="_struct_s_d_i_o___type_def_1a5c955643593b4aedbe9f84f054d26522"/><section>
    <title>MASK</title>
<indexterm><primary>MASK</primary><secondary>SDIO_TypeDef</secondary></indexterm>
<indexterm><primary>SDIO_TypeDef</primary><secondary>MASK</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t MASK</computeroutput></para>
<para>SDIO mask register, Address offset: 0x3C </para>
</section>
<anchor xml:id="_struct_s_d_i_o___type_def_1a65bff76f3af24c37708a1006d54720c7"/><section>
    <title>POWER</title>
<indexterm><primary>POWER</primary><secondary>SDIO_TypeDef</secondary></indexterm>
<indexterm><primary>SDIO_TypeDef</primary><secondary>POWER</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t POWER</computeroutput></para>
<para>SDIO power control register, Address offset: 0x00 </para>
</section>
<anchor xml:id="_struct_s_d_i_o___type_def_1a8be676577db129a84a9a2689519a8502"/><section>
    <title>RESERVED0</title>
<indexterm><primary>RESERVED0</primary><secondary>SDIO_TypeDef</secondary></indexterm>
<indexterm><primary>SDIO_TypeDef</primary><secondary>RESERVED0</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED0[2]</computeroutput></para>
<para>Reserved, 0x40-0x44 <?linebreak?> </para>
</section>
<anchor xml:id="_struct_s_d_i_o___type_def_1a2d531df35272b1f3d787e5726ed5c52c"/><section>
    <title>RESERVED1</title>
<indexterm><primary>RESERVED1</primary><secondary>SDIO_TypeDef</secondary></indexterm>
<indexterm><primary>SDIO_TypeDef</primary><secondary>RESERVED1</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED1[13]</computeroutput></para>
<para>Reserved, 0x4C-0x7C <?linebreak?> </para>
</section>
<anchor xml:id="_struct_s_d_i_o___type_def_1a7b0ee0dc541683266dfab6335abca891"/><section>
    <title>RESP1</title>
<indexterm><primary>RESP1</primary><secondary>SDIO_TypeDef</secondary></indexterm>
<indexterm><primary>SDIO_TypeDef</primary><secondary>RESP1</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaf63697ed9952cc71e1225efe205f6cd3">__I</link> uint32_t RESP1</computeroutput></para>
<para>SDIO response 1 register, Address offset: 0x14 </para>
</section>
<anchor xml:id="_struct_s_d_i_o___type_def_1a4d99c78dffdb6e81e8f6b7abec263419"/><section>
    <title>RESP2</title>
<indexterm><primary>RESP2</primary><secondary>SDIO_TypeDef</secondary></indexterm>
<indexterm><primary>SDIO_TypeDef</primary><secondary>RESP2</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaf63697ed9952cc71e1225efe205f6cd3">__I</link> uint32_t RESP2</computeroutput></para>
<para>SDIO response 2 register, Address offset: 0x18 </para>
</section>
<anchor xml:id="_struct_s_d_i_o___type_def_1a3da04fbdd44f48a1840e5e0a6295f3cf"/><section>
    <title>RESP3</title>
<indexterm><primary>RESP3</primary><secondary>SDIO_TypeDef</secondary></indexterm>
<indexterm><primary>SDIO_TypeDef</primary><secondary>RESP3</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaf63697ed9952cc71e1225efe205f6cd3">__I</link> uint32_t RESP3</computeroutput></para>
<para>SDIO response 3 register, Address offset: 0x1C </para>
</section>
<anchor xml:id="_struct_s_d_i_o___type_def_1ac760383de212de696f504e744c6fca7e"/><section>
    <title>RESP4</title>
<indexterm><primary>RESP4</primary><secondary>SDIO_TypeDef</secondary></indexterm>
<indexterm><primary>SDIO_TypeDef</primary><secondary>RESP4</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaf63697ed9952cc71e1225efe205f6cd3">__I</link> uint32_t RESP4</computeroutput></para>
<para>SDIO response 4 register, Address offset: 0x20 </para>
</section>
<anchor xml:id="_struct_s_d_i_o___type_def_1aad371db807e2db4a2edf05b3f2f4b6cd"/><section>
    <title>RESPCMD</title>
<indexterm><primary>RESPCMD</primary><secondary>SDIO_TypeDef</secondary></indexterm>
<indexterm><primary>SDIO_TypeDef</primary><secondary>RESPCMD</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaf63697ed9952cc71e1225efe205f6cd3">__I</link> uint32_t RESPCMD</computeroutput></para>
<para>SDIO command response register, Address offset: 0x10 </para>
</section>
<anchor xml:id="_struct_s_d_i_o___type_def_1a7520cdf6f3df68c2f147bdd87fb8a96f"/><section>
    <title>STA</title>
<indexterm><primary>STA</primary><secondary>SDIO_TypeDef</secondary></indexterm>
<indexterm><primary>SDIO_TypeDef</primary><secondary>STA</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaf63697ed9952cc71e1225efe205f6cd3">__I</link> uint32_t STA</computeroutput></para>
<para>SDIO status register, Address offset: 0x34 </para>
</section>
<para>
The documentation for this struct was generated from the following file:</para>
CUBE_IDE/VGA/Core/Inc/<link linkend="_stm32f4xx_8h">stm32f4xx.h</link></section>
</section>
