
CWH.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c0c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000037c  08006ccc  08006ccc  00007ccc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007048  08007048  0000905c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007048  08007048  00008048  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007050  08007050  0000905c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007050  08007050  00008050  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007054  08007054  00008054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08007058  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000036c  2000005c  080070b4  0000905c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003c8  080070b4  000093c8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000905c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001309c  00000000  00000000  00009084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000313a  00000000  00000000  0001c120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001100  00000000  00000000  0001f260  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d23  00000000  00000000  00020360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017877  00000000  00000000  00021083  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015ec6  00000000  00000000  000388fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008af93  00000000  00000000  0004e7c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d9753  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000041a8  00000000  00000000  000d9798  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000dd940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000005c 	.word	0x2000005c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006cb4 	.word	0x08006cb4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000060 	.word	0x20000060
 8000104:	08006cb4 	.word	0x08006cb4

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			@ (mov r8, r8)

08000244 <__aeabi_uldivmod>:
 8000244:	2b00      	cmp	r3, #0
 8000246:	d111      	bne.n	800026c <__aeabi_uldivmod+0x28>
 8000248:	2a00      	cmp	r2, #0
 800024a:	d10f      	bne.n	800026c <__aeabi_uldivmod+0x28>
 800024c:	2900      	cmp	r1, #0
 800024e:	d100      	bne.n	8000252 <__aeabi_uldivmod+0xe>
 8000250:	2800      	cmp	r0, #0
 8000252:	d002      	beq.n	800025a <__aeabi_uldivmod+0x16>
 8000254:	2100      	movs	r1, #0
 8000256:	43c9      	mvns	r1, r1
 8000258:	0008      	movs	r0, r1
 800025a:	b407      	push	{r0, r1, r2}
 800025c:	4802      	ldr	r0, [pc, #8]	@ (8000268 <__aeabi_uldivmod+0x24>)
 800025e:	a102      	add	r1, pc, #8	@ (adr r1, 8000268 <__aeabi_uldivmod+0x24>)
 8000260:	1840      	adds	r0, r0, r1
 8000262:	9002      	str	r0, [sp, #8]
 8000264:	bd03      	pop	{r0, r1, pc}
 8000266:	46c0      	nop			@ (mov r8, r8)
 8000268:	ffffffd9 	.word	0xffffffd9
 800026c:	b403      	push	{r0, r1}
 800026e:	4668      	mov	r0, sp
 8000270:	b501      	push	{r0, lr}
 8000272:	9802      	ldr	r0, [sp, #8]
 8000274:	f000 f806 	bl	8000284 <__udivmoddi4>
 8000278:	9b01      	ldr	r3, [sp, #4]
 800027a:	469e      	mov	lr, r3
 800027c:	b002      	add	sp, #8
 800027e:	bc0c      	pop	{r2, r3}
 8000280:	4770      	bx	lr
 8000282:	46c0      	nop			@ (mov r8, r8)

08000284 <__udivmoddi4>:
 8000284:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000286:	4657      	mov	r7, sl
 8000288:	464e      	mov	r6, r9
 800028a:	4645      	mov	r5, r8
 800028c:	46de      	mov	lr, fp
 800028e:	b5e0      	push	{r5, r6, r7, lr}
 8000290:	0004      	movs	r4, r0
 8000292:	000d      	movs	r5, r1
 8000294:	4692      	mov	sl, r2
 8000296:	4699      	mov	r9, r3
 8000298:	b083      	sub	sp, #12
 800029a:	428b      	cmp	r3, r1
 800029c:	d830      	bhi.n	8000300 <__udivmoddi4+0x7c>
 800029e:	d02d      	beq.n	80002fc <__udivmoddi4+0x78>
 80002a0:	4649      	mov	r1, r9
 80002a2:	4650      	mov	r0, sl
 80002a4:	f000 f8ba 	bl	800041c <__clzdi2>
 80002a8:	0029      	movs	r1, r5
 80002aa:	0006      	movs	r6, r0
 80002ac:	0020      	movs	r0, r4
 80002ae:	f000 f8b5 	bl	800041c <__clzdi2>
 80002b2:	1a33      	subs	r3, r6, r0
 80002b4:	4698      	mov	r8, r3
 80002b6:	3b20      	subs	r3, #32
 80002b8:	d434      	bmi.n	8000324 <__udivmoddi4+0xa0>
 80002ba:	469b      	mov	fp, r3
 80002bc:	4653      	mov	r3, sl
 80002be:	465a      	mov	r2, fp
 80002c0:	4093      	lsls	r3, r2
 80002c2:	4642      	mov	r2, r8
 80002c4:	001f      	movs	r7, r3
 80002c6:	4653      	mov	r3, sl
 80002c8:	4093      	lsls	r3, r2
 80002ca:	001e      	movs	r6, r3
 80002cc:	42af      	cmp	r7, r5
 80002ce:	d83b      	bhi.n	8000348 <__udivmoddi4+0xc4>
 80002d0:	42af      	cmp	r7, r5
 80002d2:	d100      	bne.n	80002d6 <__udivmoddi4+0x52>
 80002d4:	e079      	b.n	80003ca <__udivmoddi4+0x146>
 80002d6:	465b      	mov	r3, fp
 80002d8:	1ba4      	subs	r4, r4, r6
 80002da:	41bd      	sbcs	r5, r7
 80002dc:	2b00      	cmp	r3, #0
 80002de:	da00      	bge.n	80002e2 <__udivmoddi4+0x5e>
 80002e0:	e076      	b.n	80003d0 <__udivmoddi4+0x14c>
 80002e2:	2200      	movs	r2, #0
 80002e4:	2300      	movs	r3, #0
 80002e6:	9200      	str	r2, [sp, #0]
 80002e8:	9301      	str	r3, [sp, #4]
 80002ea:	2301      	movs	r3, #1
 80002ec:	465a      	mov	r2, fp
 80002ee:	4093      	lsls	r3, r2
 80002f0:	9301      	str	r3, [sp, #4]
 80002f2:	2301      	movs	r3, #1
 80002f4:	4642      	mov	r2, r8
 80002f6:	4093      	lsls	r3, r2
 80002f8:	9300      	str	r3, [sp, #0]
 80002fa:	e029      	b.n	8000350 <__udivmoddi4+0xcc>
 80002fc:	4282      	cmp	r2, r0
 80002fe:	d9cf      	bls.n	80002a0 <__udivmoddi4+0x1c>
 8000300:	2200      	movs	r2, #0
 8000302:	2300      	movs	r3, #0
 8000304:	9200      	str	r2, [sp, #0]
 8000306:	9301      	str	r3, [sp, #4]
 8000308:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800030a:	2b00      	cmp	r3, #0
 800030c:	d001      	beq.n	8000312 <__udivmoddi4+0x8e>
 800030e:	601c      	str	r4, [r3, #0]
 8000310:	605d      	str	r5, [r3, #4]
 8000312:	9800      	ldr	r0, [sp, #0]
 8000314:	9901      	ldr	r1, [sp, #4]
 8000316:	b003      	add	sp, #12
 8000318:	bcf0      	pop	{r4, r5, r6, r7}
 800031a:	46bb      	mov	fp, r7
 800031c:	46b2      	mov	sl, r6
 800031e:	46a9      	mov	r9, r5
 8000320:	46a0      	mov	r8, r4
 8000322:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000324:	4642      	mov	r2, r8
 8000326:	469b      	mov	fp, r3
 8000328:	2320      	movs	r3, #32
 800032a:	1a9b      	subs	r3, r3, r2
 800032c:	4652      	mov	r2, sl
 800032e:	40da      	lsrs	r2, r3
 8000330:	4641      	mov	r1, r8
 8000332:	0013      	movs	r3, r2
 8000334:	464a      	mov	r2, r9
 8000336:	408a      	lsls	r2, r1
 8000338:	0017      	movs	r7, r2
 800033a:	4642      	mov	r2, r8
 800033c:	431f      	orrs	r7, r3
 800033e:	4653      	mov	r3, sl
 8000340:	4093      	lsls	r3, r2
 8000342:	001e      	movs	r6, r3
 8000344:	42af      	cmp	r7, r5
 8000346:	d9c3      	bls.n	80002d0 <__udivmoddi4+0x4c>
 8000348:	2200      	movs	r2, #0
 800034a:	2300      	movs	r3, #0
 800034c:	9200      	str	r2, [sp, #0]
 800034e:	9301      	str	r3, [sp, #4]
 8000350:	4643      	mov	r3, r8
 8000352:	2b00      	cmp	r3, #0
 8000354:	d0d8      	beq.n	8000308 <__udivmoddi4+0x84>
 8000356:	07fb      	lsls	r3, r7, #31
 8000358:	0872      	lsrs	r2, r6, #1
 800035a:	431a      	orrs	r2, r3
 800035c:	4646      	mov	r6, r8
 800035e:	087b      	lsrs	r3, r7, #1
 8000360:	e00e      	b.n	8000380 <__udivmoddi4+0xfc>
 8000362:	42ab      	cmp	r3, r5
 8000364:	d101      	bne.n	800036a <__udivmoddi4+0xe6>
 8000366:	42a2      	cmp	r2, r4
 8000368:	d80c      	bhi.n	8000384 <__udivmoddi4+0x100>
 800036a:	1aa4      	subs	r4, r4, r2
 800036c:	419d      	sbcs	r5, r3
 800036e:	2001      	movs	r0, #1
 8000370:	1924      	adds	r4, r4, r4
 8000372:	416d      	adcs	r5, r5
 8000374:	2100      	movs	r1, #0
 8000376:	3e01      	subs	r6, #1
 8000378:	1824      	adds	r4, r4, r0
 800037a:	414d      	adcs	r5, r1
 800037c:	2e00      	cmp	r6, #0
 800037e:	d006      	beq.n	800038e <__udivmoddi4+0x10a>
 8000380:	42ab      	cmp	r3, r5
 8000382:	d9ee      	bls.n	8000362 <__udivmoddi4+0xde>
 8000384:	3e01      	subs	r6, #1
 8000386:	1924      	adds	r4, r4, r4
 8000388:	416d      	adcs	r5, r5
 800038a:	2e00      	cmp	r6, #0
 800038c:	d1f8      	bne.n	8000380 <__udivmoddi4+0xfc>
 800038e:	9800      	ldr	r0, [sp, #0]
 8000390:	9901      	ldr	r1, [sp, #4]
 8000392:	465b      	mov	r3, fp
 8000394:	1900      	adds	r0, r0, r4
 8000396:	4169      	adcs	r1, r5
 8000398:	2b00      	cmp	r3, #0
 800039a:	db24      	blt.n	80003e6 <__udivmoddi4+0x162>
 800039c:	002b      	movs	r3, r5
 800039e:	465a      	mov	r2, fp
 80003a0:	4644      	mov	r4, r8
 80003a2:	40d3      	lsrs	r3, r2
 80003a4:	002a      	movs	r2, r5
 80003a6:	40e2      	lsrs	r2, r4
 80003a8:	001c      	movs	r4, r3
 80003aa:	465b      	mov	r3, fp
 80003ac:	0015      	movs	r5, r2
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	db2a      	blt.n	8000408 <__udivmoddi4+0x184>
 80003b2:	0026      	movs	r6, r4
 80003b4:	409e      	lsls	r6, r3
 80003b6:	0033      	movs	r3, r6
 80003b8:	0026      	movs	r6, r4
 80003ba:	4647      	mov	r7, r8
 80003bc:	40be      	lsls	r6, r7
 80003be:	0032      	movs	r2, r6
 80003c0:	1a80      	subs	r0, r0, r2
 80003c2:	4199      	sbcs	r1, r3
 80003c4:	9000      	str	r0, [sp, #0]
 80003c6:	9101      	str	r1, [sp, #4]
 80003c8:	e79e      	b.n	8000308 <__udivmoddi4+0x84>
 80003ca:	42a3      	cmp	r3, r4
 80003cc:	d8bc      	bhi.n	8000348 <__udivmoddi4+0xc4>
 80003ce:	e782      	b.n	80002d6 <__udivmoddi4+0x52>
 80003d0:	4642      	mov	r2, r8
 80003d2:	2320      	movs	r3, #32
 80003d4:	2100      	movs	r1, #0
 80003d6:	1a9b      	subs	r3, r3, r2
 80003d8:	2200      	movs	r2, #0
 80003da:	9100      	str	r1, [sp, #0]
 80003dc:	9201      	str	r2, [sp, #4]
 80003de:	2201      	movs	r2, #1
 80003e0:	40da      	lsrs	r2, r3
 80003e2:	9201      	str	r2, [sp, #4]
 80003e4:	e785      	b.n	80002f2 <__udivmoddi4+0x6e>
 80003e6:	4642      	mov	r2, r8
 80003e8:	2320      	movs	r3, #32
 80003ea:	1a9b      	subs	r3, r3, r2
 80003ec:	002a      	movs	r2, r5
 80003ee:	4646      	mov	r6, r8
 80003f0:	409a      	lsls	r2, r3
 80003f2:	0023      	movs	r3, r4
 80003f4:	40f3      	lsrs	r3, r6
 80003f6:	4644      	mov	r4, r8
 80003f8:	4313      	orrs	r3, r2
 80003fa:	002a      	movs	r2, r5
 80003fc:	40e2      	lsrs	r2, r4
 80003fe:	001c      	movs	r4, r3
 8000400:	465b      	mov	r3, fp
 8000402:	0015      	movs	r5, r2
 8000404:	2b00      	cmp	r3, #0
 8000406:	dad4      	bge.n	80003b2 <__udivmoddi4+0x12e>
 8000408:	4642      	mov	r2, r8
 800040a:	002f      	movs	r7, r5
 800040c:	2320      	movs	r3, #32
 800040e:	0026      	movs	r6, r4
 8000410:	4097      	lsls	r7, r2
 8000412:	1a9b      	subs	r3, r3, r2
 8000414:	40de      	lsrs	r6, r3
 8000416:	003b      	movs	r3, r7
 8000418:	4333      	orrs	r3, r6
 800041a:	e7cd      	b.n	80003b8 <__udivmoddi4+0x134>

0800041c <__clzdi2>:
 800041c:	b510      	push	{r4, lr}
 800041e:	2900      	cmp	r1, #0
 8000420:	d103      	bne.n	800042a <__clzdi2+0xe>
 8000422:	f000 f807 	bl	8000434 <__clzsi2>
 8000426:	3020      	adds	r0, #32
 8000428:	e002      	b.n	8000430 <__clzdi2+0x14>
 800042a:	0008      	movs	r0, r1
 800042c:	f000 f802 	bl	8000434 <__clzsi2>
 8000430:	bd10      	pop	{r4, pc}
 8000432:	46c0      	nop			@ (mov r8, r8)

08000434 <__clzsi2>:
 8000434:	211c      	movs	r1, #28
 8000436:	2301      	movs	r3, #1
 8000438:	041b      	lsls	r3, r3, #16
 800043a:	4298      	cmp	r0, r3
 800043c:	d301      	bcc.n	8000442 <__clzsi2+0xe>
 800043e:	0c00      	lsrs	r0, r0, #16
 8000440:	3910      	subs	r1, #16
 8000442:	0a1b      	lsrs	r3, r3, #8
 8000444:	4298      	cmp	r0, r3
 8000446:	d301      	bcc.n	800044c <__clzsi2+0x18>
 8000448:	0a00      	lsrs	r0, r0, #8
 800044a:	3908      	subs	r1, #8
 800044c:	091b      	lsrs	r3, r3, #4
 800044e:	4298      	cmp	r0, r3
 8000450:	d301      	bcc.n	8000456 <__clzsi2+0x22>
 8000452:	0900      	lsrs	r0, r0, #4
 8000454:	3904      	subs	r1, #4
 8000456:	a202      	add	r2, pc, #8	@ (adr r2, 8000460 <__clzsi2+0x2c>)
 8000458:	5c10      	ldrb	r0, [r2, r0]
 800045a:	1840      	adds	r0, r0, r1
 800045c:	4770      	bx	lr
 800045e:	46c0      	nop			@ (mov r8, r8)
 8000460:	02020304 	.word	0x02020304
 8000464:	01010101 	.word	0x01010101
	...

08000470 <ATC_SendReceive>:
#include "lorawan.h"
#include <string.h>
#include <stdio.h>

static int ATC_SendReceive(ATC_HandleTypeDef *lora, const char *command, uint32_t command_len, char *response, uint32_t response_size, uint32_t timeout_ms, const char *expected_response)
{
 8000470:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000472:	b089      	sub	sp, #36	@ 0x24
 8000474:	af02      	add	r7, sp, #8
 8000476:	60f8      	str	r0, [r7, #12]
 8000478:	60b9      	str	r1, [r7, #8]
 800047a:	607a      	str	r2, [r7, #4]
 800047c:	603b      	str	r3, [r7, #0]
    if (lora == NULL || lora->huart == NULL || command == NULL || command_len == 0) {
 800047e:	68fb      	ldr	r3, [r7, #12]
 8000480:	2b00      	cmp	r3, #0
 8000482:	d009      	beq.n	8000498 <ATC_SendReceive+0x28>
 8000484:	68fb      	ldr	r3, [r7, #12]
 8000486:	681b      	ldr	r3, [r3, #0]
 8000488:	2b00      	cmp	r3, #0
 800048a:	d005      	beq.n	8000498 <ATC_SendReceive+0x28>
 800048c:	68bb      	ldr	r3, [r7, #8]
 800048e:	2b00      	cmp	r3, #0
 8000490:	d002      	beq.n	8000498 <ATC_SendReceive+0x28>
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	2b00      	cmp	r3, #0
 8000496:	d102      	bne.n	800049e <ATC_SendReceive+0x2e>
        return -1;
 8000498:	2301      	movs	r3, #1
 800049a:	425b      	negs	r3, r3
 800049c:	e054      	b.n	8000548 <ATC_SendReceive+0xd8>
    }

    HAL_StatusTypeDef status = HAL_UART_Transmit(lora->huart, (uint8_t *)command, command_len, timeout_ms);
 800049e:	68fb      	ldr	r3, [r7, #12]
 80004a0:	6818      	ldr	r0, [r3, #0]
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	b29a      	uxth	r2, r3
 80004a6:	2517      	movs	r5, #23
 80004a8:	197c      	adds	r4, r7, r5
 80004aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80004ac:	68b9      	ldr	r1, [r7, #8]
 80004ae:	f005 f851 	bl	8005554 <HAL_UART_Transmit>
 80004b2:	0003      	movs	r3, r0
 80004b4:	7023      	strb	r3, [r4, #0]
    if (status != HAL_OK) {
 80004b6:	197b      	adds	r3, r7, r5
 80004b8:	781b      	ldrb	r3, [r3, #0]
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d002      	beq.n	80004c4 <ATC_SendReceive+0x54>
        return -2;
 80004be:	2302      	movs	r3, #2
 80004c0:	425b      	negs	r3, r3
 80004c2:	e041      	b.n	8000548 <ATC_SendReceive+0xd8>
    }

    if (response != NULL && response_size > 0) {
 80004c4:	683b      	ldr	r3, [r7, #0]
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d02c      	beq.n	8000524 <ATC_SendReceive+0xb4>
 80004ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80004cc:	2b00      	cmp	r3, #0
 80004ce:	d029      	beq.n	8000524 <ATC_SendReceive+0xb4>
        uint16_t rx_len = 0;
 80004d0:	2514      	movs	r5, #20
 80004d2:	197b      	adds	r3, r7, r5
 80004d4:	2200      	movs	r2, #0
 80004d6:	801a      	strh	r2, [r3, #0]
        memset(response, 0, response_size);
 80004d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80004da:	683b      	ldr	r3, [r7, #0]
 80004dc:	2100      	movs	r1, #0
 80004de:	0018      	movs	r0, r3
 80004e0:	f005 ff58 	bl	8006394 <memset>
        status = HAL_UARTEx_ReceiveToIdle(lora->huart, (uint8_t *)response, response_size - 1, &rx_len, timeout_ms);
 80004e4:	68fb      	ldr	r3, [r7, #12]
 80004e6:	6818      	ldr	r0, [r3, #0]
 80004e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80004ea:	b29b      	uxth	r3, r3
 80004ec:	3b01      	subs	r3, #1
 80004ee:	b29a      	uxth	r2, r3
 80004f0:	2617      	movs	r6, #23
 80004f2:	19bc      	adds	r4, r7, r6
 80004f4:	197d      	adds	r5, r7, r5
 80004f6:	6839      	ldr	r1, [r7, #0]
 80004f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80004fa:	9300      	str	r3, [sp, #0]
 80004fc:	002b      	movs	r3, r5
 80004fe:	f005 fd97 	bl	8006030 <HAL_UARTEx_ReceiveToIdle>
 8000502:	0003      	movs	r3, r0
 8000504:	7023      	strb	r3, [r4, #0]
        if (status != HAL_OK) {
 8000506:	19bb      	adds	r3, r7, r6
 8000508:	781b      	ldrb	r3, [r3, #0]
 800050a:	2b00      	cmp	r3, #0
 800050c:	d002      	beq.n	8000514 <ATC_SendReceive+0xa4>
            return -4;
 800050e:	2304      	movs	r3, #4
 8000510:	425b      	negs	r3, r3
 8000512:	e019      	b.n	8000548 <ATC_SendReceive+0xd8>
        }
        response[rx_len] = '\0';
 8000514:	2314      	movs	r3, #20
 8000516:	18fb      	adds	r3, r7, r3
 8000518:	881b      	ldrh	r3, [r3, #0]
 800051a:	001a      	movs	r2, r3
 800051c:	683b      	ldr	r3, [r7, #0]
 800051e:	189b      	adds	r3, r3, r2
 8000520:	2200      	movs	r2, #0
 8000522:	701a      	strb	r2, [r3, #0]
    }

    if (expected_response && response) {
 8000524:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000526:	2b00      	cmp	r3, #0
 8000528:	d00d      	beq.n	8000546 <ATC_SendReceive+0xd6>
 800052a:	683b      	ldr	r3, [r7, #0]
 800052c:	2b00      	cmp	r3, #0
 800052e:	d00a      	beq.n	8000546 <ATC_SendReceive+0xd6>
        if (!strstr(response, expected_response)) {
 8000530:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000532:	683b      	ldr	r3, [r7, #0]
 8000534:	0011      	movs	r1, r2
 8000536:	0018      	movs	r0, r3
 8000538:	f005 ff34 	bl	80063a4 <strstr>
 800053c:	1e03      	subs	r3, r0, #0
 800053e:	d102      	bne.n	8000546 <ATC_SendReceive+0xd6>
            return -3;
 8000540:	2303      	movs	r3, #3
 8000542:	425b      	negs	r3, r3
 8000544:	e000      	b.n	8000548 <ATC_SendReceive+0xd8>
        }
    }

    return 0;
 8000546:	2300      	movs	r3, #0
}
 8000548:	0018      	movs	r0, r3
 800054a:	46bd      	mov	sp, r7
 800054c:	b007      	add	sp, #28
 800054e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000550 <send_data_and_get_response>:

LoRaWAN_Error_t send_data_and_get_response(ATC_HandleTypeDef *lora, const char *data, char *response, uint32_t response_size, uint32_t timeout_ms, const char *expected_response)
{
 8000550:	b590      	push	{r4, r7, lr}
 8000552:	b08b      	sub	sp, #44	@ 0x2c
 8000554:	af04      	add	r7, sp, #16
 8000556:	60f8      	str	r0, [r7, #12]
 8000558:	60b9      	str	r1, [r7, #8]
 800055a:	607a      	str	r2, [r7, #4]
 800055c:	603b      	str	r3, [r7, #0]
    if (!lora || !lora->huart || !data || !response || response_size == 0) {
 800055e:	68fb      	ldr	r3, [r7, #12]
 8000560:	2b00      	cmp	r3, #0
 8000562:	d00c      	beq.n	800057e <send_data_and_get_response+0x2e>
 8000564:	68fb      	ldr	r3, [r7, #12]
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	2b00      	cmp	r3, #0
 800056a:	d008      	beq.n	800057e <send_data_and_get_response+0x2e>
 800056c:	68bb      	ldr	r3, [r7, #8]
 800056e:	2b00      	cmp	r3, #0
 8000570:	d005      	beq.n	800057e <send_data_and_get_response+0x2e>
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	2b00      	cmp	r3, #0
 8000576:	d002      	beq.n	800057e <send_data_and_get_response+0x2e>
 8000578:	683b      	ldr	r3, [r7, #0]
 800057a:	2b00      	cmp	r3, #0
 800057c:	d102      	bne.n	8000584 <send_data_and_get_response+0x34>
        return LORAWAN_ERROR_INVALID_PARAM;
 800057e:	2301      	movs	r3, #1
 8000580:	425b      	negs	r3, r3
 8000582:	e03e      	b.n	8000602 <send_data_and_get_response+0xb2>
    }

    ATC_SendReceive(lora, "AT\r\n", 4, response, response_size, timeout_ms, expected_response);
 8000584:	687a      	ldr	r2, [r7, #4]
 8000586:	4921      	ldr	r1, [pc, #132]	@ (800060c <send_data_and_get_response+0xbc>)
 8000588:	68f8      	ldr	r0, [r7, #12]
 800058a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800058c:	9302      	str	r3, [sp, #8]
 800058e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000590:	9301      	str	r3, [sp, #4]
 8000592:	683b      	ldr	r3, [r7, #0]
 8000594:	9300      	str	r3, [sp, #0]
 8000596:	0013      	movs	r3, r2
 8000598:	2204      	movs	r2, #4
 800059a:	f7ff ff69 	bl	8000470 <ATC_SendReceive>
    HAL_Delay(300);
 800059e:	2396      	movs	r3, #150	@ 0x96
 80005a0:	005b      	lsls	r3, r3, #1
 80005a2:	0018      	movs	r0, r3
 80005a4:	f001 fb9c 	bl	8001ce0 <HAL_Delay>
    int result = ATC_SendReceive(lora, data, strlen(data), response, response_size, timeout_ms, expected_response);
 80005a8:	68bb      	ldr	r3, [r7, #8]
 80005aa:	0018      	movs	r0, r3
 80005ac:	f7ff fdac 	bl	8000108 <strlen>
 80005b0:	0004      	movs	r4, r0
 80005b2:	687a      	ldr	r2, [r7, #4]
 80005b4:	68b9      	ldr	r1, [r7, #8]
 80005b6:	68f8      	ldr	r0, [r7, #12]
 80005b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80005ba:	9302      	str	r3, [sp, #8]
 80005bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80005be:	9301      	str	r3, [sp, #4]
 80005c0:	683b      	ldr	r3, [r7, #0]
 80005c2:	9300      	str	r3, [sp, #0]
 80005c4:	0013      	movs	r3, r2
 80005c6:	0022      	movs	r2, r4
 80005c8:	f7ff ff52 	bl	8000470 <ATC_SendReceive>
 80005cc:	0003      	movs	r3, r0
 80005ce:	617b      	str	r3, [r7, #20]

    if (result == -1) {
 80005d0:	697b      	ldr	r3, [r7, #20]
 80005d2:	3301      	adds	r3, #1
 80005d4:	d102      	bne.n	80005dc <send_data_and_get_response+0x8c>
        return LORAWAN_ERROR_INVALID_PARAM;
 80005d6:	2301      	movs	r3, #1
 80005d8:	425b      	negs	r3, r3
 80005da:	e012      	b.n	8000602 <send_data_and_get_response+0xb2>
    } else if (result == -2) {
 80005dc:	697b      	ldr	r3, [r7, #20]
 80005de:	3302      	adds	r3, #2
 80005e0:	d102      	bne.n	80005e8 <send_data_and_get_response+0x98>
        return LORAWAN_ERROR_COMMUNICATION;
 80005e2:	2302      	movs	r3, #2
 80005e4:	425b      	negs	r3, r3
 80005e6:	e00c      	b.n	8000602 <send_data_and_get_response+0xb2>
    } else if (result == -3) {
 80005e8:	697b      	ldr	r3, [r7, #20]
 80005ea:	3303      	adds	r3, #3
 80005ec:	d102      	bne.n	80005f4 <send_data_and_get_response+0xa4>
        return LORAWAN_ERROR_UNEXPECTED_RESPONSE;
 80005ee:	2303      	movs	r3, #3
 80005f0:	425b      	negs	r3, r3
 80005f2:	e006      	b.n	8000602 <send_data_and_get_response+0xb2>
    } else if (result == -4) {
 80005f4:	697b      	ldr	r3, [r7, #20]
 80005f6:	3304      	adds	r3, #4
 80005f8:	d102      	bne.n	8000600 <send_data_and_get_response+0xb0>
        return LORAWAN_ERROR_TIMEOUT;
 80005fa:	2304      	movs	r3, #4
 80005fc:	425b      	negs	r3, r3
 80005fe:	e000      	b.n	8000602 <send_data_and_get_response+0xb2>
    }

    return LORAWAN_ERROR_OK;
 8000600:	2300      	movs	r3, #0
}
 8000602:	0018      	movs	r0, r3
 8000604:	46bd      	mov	sp, r7
 8000606:	b007      	add	sp, #28
 8000608:	bd90      	pop	{r4, r7, pc}
 800060a:	46c0      	nop			@ (mov r8, r8)
 800060c:	08006ccc 	.word	0x08006ccc

08000610 <LoRaWAN_SendHex>:
    }
    return LORAWAN_ERROR_UNEXPECTED_RESPONSE;
}

LoRaWAN_Error_t LoRaWAN_SendHex(ATC_HandleTypeDef *lora, const uint8_t *payload, size_t length, int fPort)
{
 8000610:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000612:	46c6      	mov	lr, r8
 8000614:	b500      	push	{lr}
 8000616:	b0b2      	sub	sp, #200	@ 0xc8
 8000618:	af02      	add	r7, sp, #8
 800061a:	6478      	str	r0, [r7, #68]	@ 0x44
 800061c:	6439      	str	r1, [r7, #64]	@ 0x40
 800061e:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8000620:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000622:	466b      	mov	r3, sp
 8000624:	4698      	mov	r8, r3
    if (!lora || !lora->huart || !payload || length == 0 || fPort < 1 || fPort > 198) {
 8000626:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000628:	2b00      	cmp	r3, #0
 800062a:	d00f      	beq.n	800064c <LoRaWAN_SendHex+0x3c>
 800062c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	2b00      	cmp	r3, #0
 8000632:	d00b      	beq.n	800064c <LoRaWAN_SendHex+0x3c>
 8000634:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000636:	2b00      	cmp	r3, #0
 8000638:	d008      	beq.n	800064c <LoRaWAN_SendHex+0x3c>
 800063a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800063c:	2b00      	cmp	r3, #0
 800063e:	d005      	beq.n	800064c <LoRaWAN_SendHex+0x3c>
 8000640:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000642:	2b00      	cmp	r3, #0
 8000644:	dd02      	ble.n	800064c <LoRaWAN_SendHex+0x3c>
 8000646:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000648:	2bc6      	cmp	r3, #198	@ 0xc6
 800064a:	dd02      	ble.n	8000652 <LoRaWAN_SendHex+0x42>
        return LORAWAN_ERROR_INVALID_PARAM;
 800064c:	2301      	movs	r3, #1
 800064e:	425b      	negs	r3, r3
 8000650:	e0d3      	b.n	80007fa <LoRaWAN_SendHex+0x1ea>
    }

    // Step 1: Set the fPort using ATS
    char port_command[32];
    snprintf(port_command, sizeof(port_command), "ATS 629=%d\r\n", fPort);
 8000652:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000654:	4a6c      	ldr	r2, [pc, #432]	@ (8000808 <LoRaWAN_SendHex+0x1f8>)
 8000656:	2150      	movs	r1, #80	@ 0x50
 8000658:	2638      	movs	r6, #56	@ 0x38
 800065a:	1989      	adds	r1, r1, r6
 800065c:	19c8      	adds	r0, r1, r7
 800065e:	2120      	movs	r1, #32
 8000660:	f005 fe06 	bl	8006270 <sniprintf>

    char response[64];
    LoRaWAN_Error_t port_status = send_data_and_get_response(lora, port_command, response, sizeof(response), 3000, "OK");
 8000664:	2283      	movs	r2, #131	@ 0x83
 8000666:	0030      	movs	r0, r6
 8000668:	1813      	adds	r3, r2, r0
 800066a:	19de      	adds	r6, r3, r7
 800066c:	2310      	movs	r3, #16
 800066e:	181b      	adds	r3, r3, r0
 8000670:	19da      	adds	r2, r3, r7
 8000672:	2150      	movs	r1, #80	@ 0x50
 8000674:	180b      	adds	r3, r1, r0
 8000676:	19d9      	adds	r1, r3, r7
 8000678:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800067a:	4b64      	ldr	r3, [pc, #400]	@ (800080c <LoRaWAN_SendHex+0x1fc>)
 800067c:	9301      	str	r3, [sp, #4]
 800067e:	4b64      	ldr	r3, [pc, #400]	@ (8000810 <LoRaWAN_SendHex+0x200>)
 8000680:	9300      	str	r3, [sp, #0]
 8000682:	2340      	movs	r3, #64	@ 0x40
 8000684:	f7ff ff64 	bl	8000550 <send_data_and_get_response>
 8000688:	0003      	movs	r3, r0
 800068a:	7033      	strb	r3, [r6, #0]
    if (port_status != LORAWAN_ERROR_OK) {
 800068c:	2283      	movs	r2, #131	@ 0x83
 800068e:	2138      	movs	r1, #56	@ 0x38
 8000690:	1853      	adds	r3, r2, r1
 8000692:	19db      	adds	r3, r3, r7
 8000694:	781b      	ldrb	r3, [r3, #0]
 8000696:	b25b      	sxtb	r3, r3
 8000698:	2b00      	cmp	r3, #0
 800069a:	d004      	beq.n	80006a6 <LoRaWAN_SendHex+0x96>
        return port_status;
 800069c:	1853      	adds	r3, r2, r1
 800069e:	19db      	adds	r3, r3, r7
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	b25b      	sxtb	r3, r3
 80006a4:	e0a9      	b.n	80007fa <LoRaWAN_SendHex+0x1ea>
    }

    // Step 2: Convert payload to hex
    char hex[length * 2 + 1];
 80006a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80006a8:	005b      	lsls	r3, r3, #1
 80006aa:	1c5a      	adds	r2, r3, #1
 80006ac:	0013      	movs	r3, r2
 80006ae:	3b01      	subs	r3, #1
 80006b0:	21b4      	movs	r1, #180	@ 0xb4
 80006b2:	1879      	adds	r1, r7, r1
 80006b4:	600b      	str	r3, [r1, #0]
 80006b6:	61ba      	str	r2, [r7, #24]
 80006b8:	2300      	movs	r3, #0
 80006ba:	61fb      	str	r3, [r7, #28]
 80006bc:	69b8      	ldr	r0, [r7, #24]
 80006be:	69f9      	ldr	r1, [r7, #28]
 80006c0:	0003      	movs	r3, r0
 80006c2:	0f5b      	lsrs	r3, r3, #29
 80006c4:	000e      	movs	r6, r1
 80006c6:	00f5      	lsls	r5, r6, #3
 80006c8:	431d      	orrs	r5, r3
 80006ca:	0003      	movs	r3, r0
 80006cc:	00dc      	lsls	r4, r3, #3
 80006ce:	613a      	str	r2, [r7, #16]
 80006d0:	2300      	movs	r3, #0
 80006d2:	617b      	str	r3, [r7, #20]
 80006d4:	6938      	ldr	r0, [r7, #16]
 80006d6:	6979      	ldr	r1, [r7, #20]
 80006d8:	0003      	movs	r3, r0
 80006da:	0f5b      	lsrs	r3, r3, #29
 80006dc:	000c      	movs	r4, r1
 80006de:	00e4      	lsls	r4, r4, #3
 80006e0:	637c      	str	r4, [r7, #52]	@ 0x34
 80006e2:	6b7c      	ldr	r4, [r7, #52]	@ 0x34
 80006e4:	431c      	orrs	r4, r3
 80006e6:	637c      	str	r4, [r7, #52]	@ 0x34
 80006e8:	0003      	movs	r3, r0
 80006ea:	00db      	lsls	r3, r3, #3
 80006ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80006ee:	1dd3      	adds	r3, r2, #7
 80006f0:	08db      	lsrs	r3, r3, #3
 80006f2:	00db      	lsls	r3, r3, #3
 80006f4:	466a      	mov	r2, sp
 80006f6:	1ad3      	subs	r3, r2, r3
 80006f8:	469d      	mov	sp, r3
 80006fa:	ab02      	add	r3, sp, #8
 80006fc:	3300      	adds	r3, #0
 80006fe:	22b0      	movs	r2, #176	@ 0xb0
 8000700:	18ba      	adds	r2, r7, r2
 8000702:	6013      	str	r3, [r2, #0]
    for (size_t i = 0; i < length; ++i) {
 8000704:	2300      	movs	r3, #0
 8000706:	2284      	movs	r2, #132	@ 0x84
 8000708:	2138      	movs	r1, #56	@ 0x38
 800070a:	1852      	adds	r2, r2, r1
 800070c:	19d2      	adds	r2, r2, r7
 800070e:	6013      	str	r3, [r2, #0]
 8000710:	e01c      	b.n	800074c <LoRaWAN_SendHex+0x13c>
        sprintf(&hex[i * 2], "%02X", payload[i]);
 8000712:	2484      	movs	r4, #132	@ 0x84
 8000714:	2138      	movs	r1, #56	@ 0x38
 8000716:	1863      	adds	r3, r4, r1
 8000718:	19db      	adds	r3, r3, r7
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	005b      	lsls	r3, r3, #1
 800071e:	22b0      	movs	r2, #176	@ 0xb0
 8000720:	18ba      	adds	r2, r7, r2
 8000722:	6812      	ldr	r2, [r2, #0]
 8000724:	18d0      	adds	r0, r2, r3
 8000726:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000728:	000d      	movs	r5, r1
 800072a:	1863      	adds	r3, r4, r1
 800072c:	19db      	adds	r3, r3, r7
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	18d3      	adds	r3, r2, r3
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	001a      	movs	r2, r3
 8000736:	4b37      	ldr	r3, [pc, #220]	@ (8000814 <LoRaWAN_SendHex+0x204>)
 8000738:	0019      	movs	r1, r3
 800073a:	f005 fdcf 	bl	80062dc <siprintf>
    for (size_t i = 0; i < length; ++i) {
 800073e:	1963      	adds	r3, r4, r5
 8000740:	19db      	adds	r3, r3, r7
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	3301      	adds	r3, #1
 8000746:	1962      	adds	r2, r4, r5
 8000748:	19d2      	adds	r2, r2, r7
 800074a:	6013      	str	r3, [r2, #0]
 800074c:	2384      	movs	r3, #132	@ 0x84
 800074e:	2638      	movs	r6, #56	@ 0x38
 8000750:	199b      	adds	r3, r3, r6
 8000752:	19db      	adds	r3, r3, r7
 8000754:	681a      	ldr	r2, [r3, #0]
 8000756:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000758:	429a      	cmp	r2, r3
 800075a:	d3da      	bcc.n	8000712 <LoRaWAN_SendHex+0x102>
    }
    hex[length * 2] = '\0';
 800075c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800075e:	005b      	lsls	r3, r3, #1
 8000760:	20b0      	movs	r0, #176	@ 0xb0
 8000762:	183a      	adds	r2, r7, r0
 8000764:	6812      	ldr	r2, [r2, #0]
 8000766:	2100      	movs	r1, #0
 8000768:	54d1      	strb	r1, [r2, r3]

    // Step 3: Build AT+SEND command
    char command[length * 2 + 16];
 800076a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800076c:	3308      	adds	r3, #8
 800076e:	0059      	lsls	r1, r3, #1
 8000770:	000b      	movs	r3, r1
 8000772:	3b01      	subs	r3, #1
 8000774:	22ac      	movs	r2, #172	@ 0xac
 8000776:	18ba      	adds	r2, r7, r2
 8000778:	6013      	str	r3, [r2, #0]
 800077a:	60b9      	str	r1, [r7, #8]
 800077c:	2300      	movs	r3, #0
 800077e:	60fb      	str	r3, [r7, #12]
 8000780:	68bc      	ldr	r4, [r7, #8]
 8000782:	68fd      	ldr	r5, [r7, #12]
 8000784:	0023      	movs	r3, r4
 8000786:	0f5b      	lsrs	r3, r3, #29
 8000788:	002a      	movs	r2, r5
 800078a:	00d2      	lsls	r2, r2, #3
 800078c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800078e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000790:	431a      	orrs	r2, r3
 8000792:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8000794:	0023      	movs	r3, r4
 8000796:	00db      	lsls	r3, r3, #3
 8000798:	62bb      	str	r3, [r7, #40]	@ 0x28
 800079a:	6039      	str	r1, [r7, #0]
 800079c:	2300      	movs	r3, #0
 800079e:	607b      	str	r3, [r7, #4]
 80007a0:	683c      	ldr	r4, [r7, #0]
 80007a2:	687d      	ldr	r5, [r7, #4]
 80007a4:	0023      	movs	r3, r4
 80007a6:	0f5b      	lsrs	r3, r3, #29
 80007a8:	002a      	movs	r2, r5
 80007aa:	00d2      	lsls	r2, r2, #3
 80007ac:	627a      	str	r2, [r7, #36]	@ 0x24
 80007ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80007b0:	431a      	orrs	r2, r3
 80007b2:	627a      	str	r2, [r7, #36]	@ 0x24
 80007b4:	0023      	movs	r3, r4
 80007b6:	00db      	lsls	r3, r3, #3
 80007b8:	623b      	str	r3, [r7, #32]
 80007ba:	1dcb      	adds	r3, r1, #7
 80007bc:	08db      	lsrs	r3, r3, #3
 80007be:	00db      	lsls	r3, r3, #3
 80007c0:	466a      	mov	r2, sp
 80007c2:	1ad3      	subs	r3, r2, r3
 80007c4:	469d      	mov	sp, r3
 80007c6:	ab02      	add	r3, sp, #8
 80007c8:	3300      	adds	r3, #0
 80007ca:	24a8      	movs	r4, #168	@ 0xa8
 80007cc:	193a      	adds	r2, r7, r4
 80007ce:	6013      	str	r3, [r2, #0]
    snprintf(command, sizeof(command), "AT+SEND \"%s\"\r\n", hex);
 80007d0:	183b      	adds	r3, r7, r0
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	4a10      	ldr	r2, [pc, #64]	@ (8000818 <LoRaWAN_SendHex+0x208>)
 80007d6:	1938      	adds	r0, r7, r4
 80007d8:	6800      	ldr	r0, [r0, #0]
 80007da:	f005 fd49 	bl	8006270 <sniprintf>

    // Step 4: Send the command
    return send_data_and_get_response(lora, command, response, sizeof(response), 5000, "OK");
 80007de:	2310      	movs	r3, #16
 80007e0:	199b      	adds	r3, r3, r6
 80007e2:	19da      	adds	r2, r3, r7
 80007e4:	193b      	adds	r3, r7, r4
 80007e6:	6819      	ldr	r1, [r3, #0]
 80007e8:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80007ea:	4b08      	ldr	r3, [pc, #32]	@ (800080c <LoRaWAN_SendHex+0x1fc>)
 80007ec:	9301      	str	r3, [sp, #4]
 80007ee:	4b0b      	ldr	r3, [pc, #44]	@ (800081c <LoRaWAN_SendHex+0x20c>)
 80007f0:	9300      	str	r3, [sp, #0]
 80007f2:	2340      	movs	r3, #64	@ 0x40
 80007f4:	f7ff feac 	bl	8000550 <send_data_and_get_response>
 80007f8:	0003      	movs	r3, r0
 80007fa:	46c5      	mov	sp, r8
}
 80007fc:	0018      	movs	r0, r3
 80007fe:	46bd      	mov	sp, r7
 8000800:	b030      	add	sp, #192	@ 0xc0
 8000802:	bc80      	pop	{r7}
 8000804:	46b8      	mov	r8, r7
 8000806:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000808:	08006cf8 	.word	0x08006cf8
 800080c:	08006ce0 	.word	0x08006ce0
 8000810:	00000bb8 	.word	0x00000bb8
 8000814:	08006d08 	.word	0x08006d08
 8000818:	08006d10 	.word	0x08006d10
 800081c:	00001388 	.word	0x00001388

08000820 <RTC_IRQHandler>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void RTC_IRQHandler(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	af00      	add	r7, sp, #0
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8000824:	4b03      	ldr	r3, [pc, #12]	@ (8000834 <RTC_IRQHandler+0x14>)
 8000826:	0018      	movs	r0, r3
 8000828:	f004 fdd2 	bl	80053d0 <HAL_RTCEx_WakeUpTimerIRQHandler>
}
 800082c:	46c0      	nop			@ (mov r8, r8)
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
 8000832:	46c0      	nop			@ (mov r8, r8)
 8000834:	20000238 	.word	0x20000238

08000838 <RTC_WakeUp_Init>:

void RTC_WakeUp_Init(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
  ConsolePrintf("Starting RTC Wake-Up Timer configuration\r\n");
 800083c:	4b15      	ldr	r3, [pc, #84]	@ (8000894 <RTC_WakeUp_Init+0x5c>)
 800083e:	0018      	movs	r0, r3
 8000840:	f000 fc24 	bl	800108c <ConsolePrintf>

  // Disable the Wake-Up Timer before configuring
  HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 8000844:	4b14      	ldr	r3, [pc, #80]	@ (8000898 <RTC_WakeUp_Init+0x60>)
 8000846:	0018      	movs	r0, r3
 8000848:	f004 fd5e 	bl	8005308 <HAL_RTCEx_DeactivateWakeUpTimer>
  ConsolePrintf("RTC Wake-Up Timer disabled\r\n");
 800084c:	4b13      	ldr	r3, [pc, #76]	@ (800089c <RTC_WakeUp_Init+0x64>)
 800084e:	0018      	movs	r0, r3
 8000850:	f000 fc1c 	bl	800108c <ConsolePrintf>

  // Configure Wake-Up Timer for 60 seconds using LSI (~40 kHz)
  // With AsynchPrediv = 127, SynchPrediv = 255: CK_SPRE = 40,000 / (128 * 256) = ~1.22 Hz
  // For ~60 seconds: WakeUpCounter = (60 * 1.22) - 1 = ~72
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 59, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 8000854:	4b10      	ldr	r3, [pc, #64]	@ (8000898 <RTC_WakeUp_Init+0x60>)
 8000856:	2204      	movs	r2, #4
 8000858:	213b      	movs	r1, #59	@ 0x3b
 800085a:	0018      	movs	r0, r3
 800085c:	f004 fc7c 	bl	8005158 <HAL_RTCEx_SetWakeUpTimer_IT>
 8000860:	1e03      	subs	r3, r0, #0
 8000862:	d004      	beq.n	800086e <RTC_WakeUp_Init+0x36>
  {
    ConsolePrintf("RTC Wake-Up Timer Init Failed\r\n");
 8000864:	4b0e      	ldr	r3, [pc, #56]	@ (80008a0 <RTC_WakeUp_Init+0x68>)
 8000866:	0018      	movs	r0, r3
 8000868:	f000 fc10 	bl	800108c <ConsolePrintf>
 800086c:	e003      	b.n	8000876 <RTC_WakeUp_Init+0x3e>
  }
  else
  {
    ConsolePrintf("RTC Wake-Up Timer Initialized for ~60 seconds\r\n");
 800086e:	4b0d      	ldr	r3, [pc, #52]	@ (80008a4 <RTC_WakeUp_Init+0x6c>)
 8000870:	0018      	movs	r0, r3
 8000872:	f000 fc0b 	bl	800108c <ConsolePrintf>
  }

  // Enable RTC Wake-Up interrupt in NVIC
  HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8000876:	2200      	movs	r2, #0
 8000878:	2100      	movs	r1, #0
 800087a:	2002      	movs	r0, #2
 800087c:	f002 f87a 	bl	8002974 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RTC_IRQn);
 8000880:	2002      	movs	r0, #2
 8000882:	f002 f88c 	bl	800299e <HAL_NVIC_EnableIRQ>
  ConsolePrintf("RTC Wake-Up interrupt enabled in NVIC\r\n");
 8000886:	4b08      	ldr	r3, [pc, #32]	@ (80008a8 <RTC_WakeUp_Init+0x70>)
 8000888:	0018      	movs	r0, r3
 800088a:	f000 fbff 	bl	800108c <ConsolePrintf>
}
 800088e:	46c0      	nop			@ (mov r8, r8)
 8000890:	46bd      	mov	sp, r7
 8000892:	bd80      	pop	{r7, pc}
 8000894:	08006d20 	.word	0x08006d20
 8000898:	20000238 	.word	0x20000238
 800089c:	08006d4c 	.word	0x08006d4c
 80008a0:	08006d6c 	.word	0x08006d6c
 80008a4:	08006d8c 	.word	0x08006d8c
 80008a8:	08006dbc 	.word	0x08006dbc

080008ac <HAL_RTCEx_WakeUpTimerEventCallback>:

void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b082      	sub	sp, #8
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
  // Reconfigure system clock after wake-up
  SystemClock_Config();
 80008b4:	f000 f9da 	bl	8000c6c <SystemClock_Config>

  // Print message
  ConsolePrintf("Woke up at %s\r\n", "1-minute interval");
 80008b8:	4a04      	ldr	r2, [pc, #16]	@ (80008cc <HAL_RTCEx_WakeUpTimerEventCallback+0x20>)
 80008ba:	4b05      	ldr	r3, [pc, #20]	@ (80008d0 <HAL_RTCEx_WakeUpTimerEventCallback+0x24>)
 80008bc:	0011      	movs	r1, r2
 80008be:	0018      	movs	r0, r3
 80008c0:	f000 fbe4 	bl	800108c <ConsolePrintf>
}
 80008c4:	46c0      	nop			@ (mov r8, r8)
 80008c6:	46bd      	mov	sp, r7
 80008c8:	b002      	add	sp, #8
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	08006de4 	.word	0x08006de4
 80008d0:	08006df8 	.word	0x08006df8

080008d4 <Enter_Stop_Mode>:

void Enter_Stop_Mode(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
  ConsolePrintf("Preparing to enter Stop mode\r\n");
 80008d8:	4b12      	ldr	r3, [pc, #72]	@ (8000924 <Enter_Stop_Mode+0x50>)
 80008da:	0018      	movs	r0, r3
 80008dc:	f000 fbd6 	bl	800108c <ConsolePrintf>

  // Clear Wake-Up flag
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);
 80008e0:	4b11      	ldr	r3, [pc, #68]	@ (8000928 <Enter_Stop_Mode+0x54>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	68db      	ldr	r3, [r3, #12]
 80008e6:	22ff      	movs	r2, #255	@ 0xff
 80008e8:	401a      	ands	r2, r3
 80008ea:	4b0f      	ldr	r3, [pc, #60]	@ (8000928 <Enter_Stop_Mode+0x54>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	490f      	ldr	r1, [pc, #60]	@ (800092c <Enter_Stop_Mode+0x58>)
 80008f0:	430a      	orrs	r2, r1
 80008f2:	60da      	str	r2, [r3, #12]
  ConsolePrintf("RTC Wake-Up flag cleared\r\n");
 80008f4:	4b0e      	ldr	r3, [pc, #56]	@ (8000930 <Enter_Stop_Mode+0x5c>)
 80008f6:	0018      	movs	r0, r3
 80008f8:	f000 fbc8 	bl	800108c <ConsolePrintf>

  // Enter Stop mode (low-power mode)
  ConsolePrintf("Entering Stop mode\r\n");
 80008fc:	4b0d      	ldr	r3, [pc, #52]	@ (8000934 <Enter_Stop_Mode+0x60>)
 80008fe:	0018      	movs	r0, r3
 8000900:	f000 fbc4 	bl	800108c <ConsolePrintf>
  /* Suspend SysTick to prevent it from waking up the MCU immediately */
  HAL_SuspendTick();
 8000904:	f001 fa10 	bl	8001d28 <HAL_SuspendTick>
  HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 8000908:	2101      	movs	r1, #1
 800090a:	2001      	movs	r0, #1
 800090c:	f003 fa52 	bl	8003db4 <HAL_PWR_EnterSTOPMode>
  /* Resume SysTick after waking up */
  HAL_ResumeTick();
 8000910:	f001 fa18 	bl	8001d44 <HAL_ResumeTick>
  ConsolePrintf("Exited Stop mode\r\n");
 8000914:	4b08      	ldr	r3, [pc, #32]	@ (8000938 <Enter_Stop_Mode+0x64>)
 8000916:	0018      	movs	r0, r3
 8000918:	f000 fbb8 	bl	800108c <ConsolePrintf>
}
 800091c:	46c0      	nop			@ (mov r8, r8)
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	46c0      	nop			@ (mov r8, r8)
 8000924:	08006e08 	.word	0x08006e08
 8000928:	20000238 	.word	0x20000238
 800092c:	fffffb7f 	.word	0xfffffb7f
 8000930:	08006e28 	.word	0x08006e28
 8000934:	08006e44 	.word	0x08006e44
 8000938:	08006e5c 	.word	0x08006e5c

0800093c <ReadBattery_mV>:
/**
 * @brief  Read VBAT (mV) via 1 MΩ:1 MΩ divider + unity buffer, no FPU
 * @retval Battery voltage in millivolts (rounded)
 */
uint32_t ReadBattery_mV(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b088      	sub	sp, #32
 8000940:	af00      	add	r7, sp, #0
    ADC_ChannelConfTypeDef sConfig = {0};
 8000942:	1d3b      	adds	r3, r7, #4
 8000944:	0018      	movs	r0, r3
 8000946:	2308      	movs	r3, #8
 8000948:	001a      	movs	r2, r3
 800094a:	2100      	movs	r1, #0
 800094c:	f005 fd22 	bl	8006394 <memset>
    uint32_t raw_vref, raw_div;
    uint32_t Vdda_mV, Vnode_mV, VBAT_mV;

    // 1) Enable internal reference measurement
    HAL_ADCEx_EnableVREFINT();
 8000950:	f001 ff36 	bl	80027c0 <HAL_ADCEx_EnableVREFINT>

    // 2) Sample VREFINT to compute true VDDA
    sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000954:	1d3b      	adds	r3, r7, #4
 8000956:	4a3b      	ldr	r2, [pc, #236]	@ (8000a44 <ReadBattery_mV+0x108>)
 8000958:	601a      	str	r2, [r3, #0]
    sConfig.Rank    = ADC_RANK_CHANNEL_NUMBER;
 800095a:	1d3b      	adds	r3, r7, #4
 800095c:	2280      	movs	r2, #128	@ 0x80
 800095e:	0152      	lsls	r2, r2, #5
 8000960:	605a      	str	r2, [r3, #4]
    HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000962:	1d3a      	adds	r2, r7, #4
 8000964:	4b38      	ldr	r3, [pc, #224]	@ (8000a48 <ReadBattery_mV+0x10c>)
 8000966:	0011      	movs	r1, r2
 8000968:	0018      	movs	r0, r3
 800096a:	f001 fd4d 	bl	8002408 <HAL_ADC_ConfigChannel>

    HAL_ADC_Start(&hadc);
 800096e:	4b36      	ldr	r3, [pc, #216]	@ (8000a48 <ReadBattery_mV+0x10c>)
 8000970:	0018      	movs	r0, r3
 8000972:	f001 fc0d 	bl	8002190 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 8000976:	2301      	movs	r3, #1
 8000978:	425a      	negs	r2, r3
 800097a:	4b33      	ldr	r3, [pc, #204]	@ (8000a48 <ReadBattery_mV+0x10c>)
 800097c:	0011      	movs	r1, r2
 800097e:	0018      	movs	r0, r3
 8000980:	f001 fc9a 	bl	80022b8 <HAL_ADC_PollForConversion>
    raw_vref = HAL_ADC_GetValue(&hadc);
 8000984:	4b30      	ldr	r3, [pc, #192]	@ (8000a48 <ReadBattery_mV+0x10c>)
 8000986:	0018      	movs	r0, r3
 8000988:	f001 fd32 	bl	80023f0 <HAL_ADC_GetValue>
 800098c:	0003      	movs	r3, r0
 800098e:	61fb      	str	r3, [r7, #28]
    HAL_ADC_Stop(&hadc);
 8000990:	4b2d      	ldr	r3, [pc, #180]	@ (8000a48 <ReadBattery_mV+0x10c>)
 8000992:	0018      	movs	r0, r3
 8000994:	f001 fc50 	bl	8002238 <HAL_ADC_Stop>

    // Vdda = 3000 mV × VREFINT_CAL / raw_vref  (calibrated at 3.0 V)
    Vdda_mV = (3000UL * (*VREFINT_CAL_ADDR) + raw_vref/2U) / raw_vref;
 8000998:	4b2c      	ldr	r3, [pc, #176]	@ (8000a4c <ReadBattery_mV+0x110>)
 800099a:	881b      	ldrh	r3, [r3, #0]
 800099c:	001a      	movs	r2, r3
 800099e:	4b2c      	ldr	r3, [pc, #176]	@ (8000a50 <ReadBattery_mV+0x114>)
 80009a0:	435a      	muls	r2, r3
 80009a2:	69fb      	ldr	r3, [r7, #28]
 80009a4:	085b      	lsrs	r3, r3, #1
 80009a6:	18d3      	adds	r3, r2, r3
 80009a8:	69f9      	ldr	r1, [r7, #28]
 80009aa:	0018      	movs	r0, r3
 80009ac:	f7ff fbbe 	bl	800012c <__udivsi3>
 80009b0:	0003      	movs	r3, r0
 80009b2:	61bb      	str	r3, [r7, #24]

    // 3) Turn on your divider/buffer and let it settle
    HAL_GPIO_WritePin(GPIOB, VBAT_MEAS_EN_Pin, GPIO_PIN_SET);
 80009b4:	4b27      	ldr	r3, [pc, #156]	@ (8000a54 <ReadBattery_mV+0x118>)
 80009b6:	2201      	movs	r2, #1
 80009b8:	2101      	movs	r1, #1
 80009ba:	0018      	movs	r0, r3
 80009bc:	f002 fa6c 	bl	8002e98 <HAL_GPIO_WritePin>
    HAL_Delay(300);
 80009c0:	2396      	movs	r3, #150	@ 0x96
 80009c2:	005b      	lsls	r3, r3, #1
 80009c4:	0018      	movs	r0, r3
 80009c6:	f001 f98b 	bl	8001ce0 <HAL_Delay>

    // 4) Sample the divider output (VBAT/2)
    sConfig.Channel = ADC_CHANNEL_0;              // PA0 is connected to the divider output
 80009ca:	1d3b      	adds	r3, r7, #4
 80009cc:	2201      	movs	r2, #1
 80009ce:	601a      	str	r2, [r3, #0]
    sConfig.Rank    = ADC_RANK_CHANNEL_NUMBER;
 80009d0:	1d3b      	adds	r3, r7, #4
 80009d2:	2280      	movs	r2, #128	@ 0x80
 80009d4:	0152      	lsls	r2, r2, #5
 80009d6:	605a      	str	r2, [r3, #4]
    HAL_ADC_ConfigChannel(&hadc, &sConfig);
 80009d8:	1d3a      	adds	r2, r7, #4
 80009da:	4b1b      	ldr	r3, [pc, #108]	@ (8000a48 <ReadBattery_mV+0x10c>)
 80009dc:	0011      	movs	r1, r2
 80009de:	0018      	movs	r0, r3
 80009e0:	f001 fd12 	bl	8002408 <HAL_ADC_ConfigChannel>

    HAL_ADC_Start(&hadc);
 80009e4:	4b18      	ldr	r3, [pc, #96]	@ (8000a48 <ReadBattery_mV+0x10c>)
 80009e6:	0018      	movs	r0, r3
 80009e8:	f001 fbd2 	bl	8002190 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 80009ec:	2301      	movs	r3, #1
 80009ee:	425a      	negs	r2, r3
 80009f0:	4b15      	ldr	r3, [pc, #84]	@ (8000a48 <ReadBattery_mV+0x10c>)
 80009f2:	0011      	movs	r1, r2
 80009f4:	0018      	movs	r0, r3
 80009f6:	f001 fc5f 	bl	80022b8 <HAL_ADC_PollForConversion>
    raw_div = HAL_ADC_GetValue(&hadc);
 80009fa:	4b13      	ldr	r3, [pc, #76]	@ (8000a48 <ReadBattery_mV+0x10c>)
 80009fc:	0018      	movs	r0, r3
 80009fe:	f001 fcf7 	bl	80023f0 <HAL_ADC_GetValue>
 8000a02:	0003      	movs	r3, r0
 8000a04:	617b      	str	r3, [r7, #20]
    HAL_ADC_Stop(&hadc);
 8000a06:	4b10      	ldr	r3, [pc, #64]	@ (8000a48 <ReadBattery_mV+0x10c>)
 8000a08:	0018      	movs	r0, r3
 8000a0a:	f001 fc15 	bl	8002238 <HAL_ADC_Stop>

    // 5) Turn divider off
    HAL_GPIO_WritePin(GPIOB, VBAT_MEAS_EN_Pin, GPIO_PIN_RESET);
 8000a0e:	4b11      	ldr	r3, [pc, #68]	@ (8000a54 <ReadBattery_mV+0x118>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	2101      	movs	r1, #1
 8000a14:	0018      	movs	r0, r3
 8000a16:	f002 fa3f 	bl	8002e98 <HAL_GPIO_WritePin>

    // 6) Compute node voltage in mV and undo the 1:1 divider
    //    Vnode_mV = raw_div/4095 * Vdda_mV
    Vnode_mV = ((raw_div * Vdda_mV) + (ADC_MAX/2U)) / ADC_MAX;
 8000a1a:	697b      	ldr	r3, [r7, #20]
 8000a1c:	69ba      	ldr	r2, [r7, #24]
 8000a1e:	4353      	muls	r3, r2
 8000a20:	4a0d      	ldr	r2, [pc, #52]	@ (8000a58 <ReadBattery_mV+0x11c>)
 8000a22:	4694      	mov	ip, r2
 8000a24:	4463      	add	r3, ip
 8000a26:	490d      	ldr	r1, [pc, #52]	@ (8000a5c <ReadBattery_mV+0x120>)
 8000a28:	0018      	movs	r0, r3
 8000a2a:	f7ff fb7f 	bl	800012c <__udivsi3>
 8000a2e:	0003      	movs	r3, r0
 8000a30:	613b      	str	r3, [r7, #16]
    VBAT_mV  = Vnode_mV * 2U;  // since divider ratio is 0.5
 8000a32:	693b      	ldr	r3, [r7, #16]
 8000a34:	005b      	lsls	r3, r3, #1
 8000a36:	60fb      	str	r3, [r7, #12]

    return VBAT_mV;  // e.g. 3700 → 3.700 V
 8000a38:	68fb      	ldr	r3, [r7, #12]
}
 8000a3a:	0018      	movs	r0, r3
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	b008      	add	sp, #32
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	46c0      	nop			@ (mov r8, r8)
 8000a44:	44020000 	.word	0x44020000
 8000a48:	20000078 	.word	0x20000078
 8000a4c:	1ff80078 	.word	0x1ff80078
 8000a50:	00000bb8 	.word	0x00000bb8
 8000a54:	50000400 	.word	0x50000400
 8000a58:	000007ff 	.word	0x000007ff
 8000a5c:	00000fff 	.word	0x00000fff

08000a60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a60:	b590      	push	{r4, r7, lr}
 8000a62:	b083      	sub	sp, #12
 8000a64:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a66:	f001 f8cb 	bl	8001c00 <HAL_Init>

  /* USER CODE BEGIN Init */
  HAL_Delay(10000);
 8000a6a:	4b6e      	ldr	r3, [pc, #440]	@ (8000c24 <main+0x1c4>)
 8000a6c:	0018      	movs	r0, r3
 8000a6e:	f001 f937 	bl	8001ce0 <HAL_Delay>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a72:	f000 f8fb 	bl	8000c6c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a76:	f000 fac5 	bl	8001004 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000a7a:	f000 f9f1 	bl	8000e60 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000a7e:	f000 fa61 	bl	8000f44 <MX_USART1_UART_Init>
  MX_RTC_Init();
 8000a82:	f000 fa95 	bl	8000fb0 <MX_RTC_Init>
  MX_LPUART1_UART_Init();
 8000a86:	f000 fa2b 	bl	8000ee0 <MX_LPUART1_UART_Init>
  MX_ADC_Init();
 8000a8a:	f000 f967 	bl	8000d5c <MX_ADC_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_DeInit(&hadc);
 8000a8e:	4b66      	ldr	r3, [pc, #408]	@ (8000c28 <main+0x1c8>)
 8000a90:	0018      	movs	r0, r3
 8000a92:	f001 fae1 	bl	8002058 <HAL_ADC_DeInit>
  RTC_WakeUp_Init();
 8000a96:	f7ff fecf 	bl	8000838 <RTC_WakeUp_Init>
//  /* Scan the I2C bus and read sensors once at startup */
//  scan_i2c_bus();
//  sensor_init_and_read();
//  LoRaWAN_Join(&lora);

  HAL_GPIO_WritePin(GPIOB, VBAT_MEAS_EN_Pin, GPIO_PIN_SET);
 8000a9a:	4b64      	ldr	r3, [pc, #400]	@ (8000c2c <main+0x1cc>)
 8000a9c:	2201      	movs	r2, #1
 8000a9e:	2101      	movs	r1, #1
 8000aa0:	0018      	movs	r0, r3
 8000aa2:	f002 f9f9 	bl	8002e98 <HAL_GPIO_WritePin>
  HAL_Delay(300);                          // let the divider & buffer settle
 8000aa6:	2396      	movs	r3, #150	@ 0x96
 8000aa8:	005b      	lsls	r3, r3, #1
 8000aaa:	0018      	movs	r0, r3
 8000aac:	f001 f918 	bl	8001ce0 <HAL_Delay>
  uint32_t batt = ReadBattery_mV();
 8000ab0:	f7ff ff44 	bl	800093c <ReadBattery_mV>
 8000ab4:	0003      	movs	r3, r0
 8000ab6:	607b      	str	r3, [r7, #4]
	HAL_GPIO_WritePin(GPIOB, VBAT_MEAS_EN_Pin, GPIO_PIN_RESET);
 8000ab8:	4b5c      	ldr	r3, [pc, #368]	@ (8000c2c <main+0x1cc>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	2101      	movs	r1, #1
 8000abe:	0018      	movs	r0, r3
 8000ac0:	f002 f9ea 	bl	8002e98 <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  ConsolePrintf("Entering main loop\r\n");
 8000ac4:	4b5a      	ldr	r3, [pc, #360]	@ (8000c30 <main+0x1d0>)
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	f000 fae0 	bl	800108c <ConsolePrintf>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    ConsolePrintf("Going to sleep...\r\n");
 8000acc:	4b59      	ldr	r3, [pc, #356]	@ (8000c34 <main+0x1d4>)
 8000ace:	0018      	movs	r0, r3
 8000ad0:	f000 fadc 	bl	800108c <ConsolePrintf>

    HAL_I2C_DeInit(&hi2c1);
 8000ad4:	4b58      	ldr	r3, [pc, #352]	@ (8000c38 <main+0x1d8>)
 8000ad6:	0018      	movs	r0, r3
 8000ad8:	f002 faa2 	bl	8003020 <HAL_I2C_DeInit>
    HAL_UART_DeInit(&huart1);
 8000adc:	4b57      	ldr	r3, [pc, #348]	@ (8000c3c <main+0x1dc>)
 8000ade:	0018      	movs	r0, r3
 8000ae0:	f004 fcfa 	bl	80054d8 <HAL_UART_DeInit>
    // De-init LPUART1 (LoRaWAN UART)
    HAL_UART_DeInit(&hlpuart1);
 8000ae4:	4b56      	ldr	r3, [pc, #344]	@ (8000c40 <main+0x1e0>)
 8000ae6:	0018      	movs	r0, r3
 8000ae8:	f004 fcf6 	bl	80054d8 <HAL_UART_DeInit>

    // Disable LPUART wake-up from Stop mode
    __HAL_UART_DISABLE_IT(&hlpuart1, UART_IT_RXNE);                    // Disable RXNE interrupt
 8000aec:	4b54      	ldr	r3, [pc, #336]	@ (8000c40 <main+0x1e0>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	681a      	ldr	r2, [r3, #0]
 8000af2:	4b53      	ldr	r3, [pc, #332]	@ (8000c40 <main+0x1e0>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	2120      	movs	r1, #32
 8000af8:	438a      	bics	r2, r1
 8000afa:	601a      	str	r2, [r3, #0]
    __HAL_UART_DISABLE_IT(&hlpuart1, UART_IT_IDLE);                    // Disable IDLE interrupt
 8000afc:	4b50      	ldr	r3, [pc, #320]	@ (8000c40 <main+0x1e0>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	681a      	ldr	r2, [r3, #0]
 8000b02:	4b4f      	ldr	r3, [pc, #316]	@ (8000c40 <main+0x1e0>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	2110      	movs	r1, #16
 8000b08:	438a      	bics	r2, r1
 8000b0a:	601a      	str	r2, [r3, #0]
    __HAL_UART_CLEAR_FLAG(&hlpuart1, UART_FLAG_RXNE | UART_FLAG_IDLE); // Clear any pending flags
 8000b0c:	4b4c      	ldr	r3, [pc, #304]	@ (8000c40 <main+0x1e0>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	2230      	movs	r2, #48	@ 0x30
 8000b12:	621a      	str	r2, [r3, #32]

    __HAL_UART_DISABLE_IT(&huart1, UART_IT_RXNE);                    // Disable RXNE interrupt
 8000b14:	4b49      	ldr	r3, [pc, #292]	@ (8000c3c <main+0x1dc>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	681a      	ldr	r2, [r3, #0]
 8000b1a:	4b48      	ldr	r3, [pc, #288]	@ (8000c3c <main+0x1dc>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	2120      	movs	r1, #32
 8000b20:	438a      	bics	r2, r1
 8000b22:	601a      	str	r2, [r3, #0]
    __HAL_UART_DISABLE_IT(&huart1, UART_IT_IDLE);                    // Disable IDLE interrupt
 8000b24:	4b45      	ldr	r3, [pc, #276]	@ (8000c3c <main+0x1dc>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	681a      	ldr	r2, [r3, #0]
 8000b2a:	4b44      	ldr	r3, [pc, #272]	@ (8000c3c <main+0x1dc>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	2110      	movs	r1, #16
 8000b30:	438a      	bics	r2, r1
 8000b32:	601a      	str	r2, [r3, #0]
    __HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_RXNE | UART_FLAG_IDLE); // Clear any pending flags
 8000b34:	4b41      	ldr	r3, [pc, #260]	@ (8000c3c <main+0x1dc>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	2230      	movs	r2, #48	@ 0x30
 8000b3a:	621a      	str	r2, [r3, #32]

    // Enter Stop mode
    Enter_Stop_Mode(); // Wakes up via RTC interrupt
 8000b3c:	f7ff feca 	bl	80008d4 <Enter_Stop_Mode>

    // === Code resumes after wake-up ===
    ConsolePrintf("Resumed after wake-up\r\n");
 8000b40:	4b40      	ldr	r3, [pc, #256]	@ (8000c44 <main+0x1e4>)
 8000b42:	0018      	movs	r0, r3
 8000b44:	f000 faa2 	bl	800108c <ConsolePrintf>

    // Reconfigure clocks
    SystemClock_Config();
 8000b48:	f000 f890 	bl	8000c6c <SystemClock_Config>
    ConsolePrintf("System clock reconfigured\r\n");
 8000b4c:	4b3e      	ldr	r3, [pc, #248]	@ (8000c48 <main+0x1e8>)
 8000b4e:	0018      	movs	r0, r3
 8000b50:	f000 fa9c 	bl	800108c <ConsolePrintf>

    // Reinit I2C peripheral
    MX_I2C1_Init();
 8000b54:	f000 f984 	bl	8000e60 <MX_I2C1_Init>
    ConsolePrintf("I2C1 reinitialized\r\n");
 8000b58:	4b3c      	ldr	r3, [pc, #240]	@ (8000c4c <main+0x1ec>)
 8000b5a:	0018      	movs	r0, r3
 8000b5c:	f000 fa96 	bl	800108c <ConsolePrintf>

    // Reinit UART
    MX_USART1_UART_Init();
 8000b60:	f000 f9f0 	bl	8000f44 <MX_USART1_UART_Init>
    ConsolePrintf("UART reinitialized\r\n");
 8000b64:	4b3a      	ldr	r3, [pc, #232]	@ (8000c50 <main+0x1f0>)
 8000b66:	0018      	movs	r0, r3
 8000b68:	f000 fa90 	bl	800108c <ConsolePrintf>

    MX_LPUART1_UART_Init();
 8000b6c:	f000 f9b8 	bl	8000ee0 <MX_LPUART1_UART_Init>
    ConsolePrintf("LPUART1 (lora) reinitialized\r\n");
 8000b70:	4b38      	ldr	r3, [pc, #224]	@ (8000c54 <main+0x1f4>)
 8000b72:	0018      	movs	r0, r3
 8000b74:	f000 fa8a 	bl	800108c <ConsolePrintf>

    // Reinit WakeUp timer (MUST be outside the callback!)
    RTC_WakeUp_Init();
 8000b78:	f7ff fe5e 	bl	8000838 <RTC_WakeUp_Init>
    ConsolePrintf("RTC Wake-Up Timer reinitialized\r\n");
 8000b7c:	4b36      	ldr	r3, [pc, #216]	@ (8000c58 <main+0x1f8>)
 8000b7e:	0018      	movs	r0, r3
 8000b80:	f000 fa84 	bl	800108c <ConsolePrintf>

    // Measure battery voltage after waking up
    HAL_GPIO_WritePin(GPIOB, VBAT_MEAS_EN_Pin, GPIO_PIN_SET);
 8000b84:	4b29      	ldr	r3, [pc, #164]	@ (8000c2c <main+0x1cc>)
 8000b86:	2201      	movs	r2, #1
 8000b88:	2101      	movs	r1, #1
 8000b8a:	0018      	movs	r0, r3
 8000b8c:	f002 f984 	bl	8002e98 <HAL_GPIO_WritePin>
    HAL_Delay(300);                          // allow divider to settle
 8000b90:	2396      	movs	r3, #150	@ 0x96
 8000b92:	005b      	lsls	r3, r3, #1
 8000b94:	0018      	movs	r0, r3
 8000b96:	f001 f8a3 	bl	8001ce0 <HAL_Delay>
    batt = ReadBattery_mV();
 8000b9a:	f7ff fecf 	bl	800093c <ReadBattery_mV>
 8000b9e:	0003      	movs	r3, r0
 8000ba0:	607b      	str	r3, [r7, #4]
    HAL_GPIO_WritePin(GPIOB, VBAT_MEAS_EN_Pin, GPIO_PIN_RESET);
 8000ba2:	4b22      	ldr	r3, [pc, #136]	@ (8000c2c <main+0x1cc>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	2101      	movs	r1, #1
 8000ba8:	0018      	movs	r0, r3
 8000baa:	f002 f975 	bl	8002e98 <HAL_GPIO_WritePin>
    ConsolePrintf("Battery voltage: %lu mV\r\n", batt);
 8000bae:	687a      	ldr	r2, [r7, #4]
 8000bb0:	4b2a      	ldr	r3, [pc, #168]	@ (8000c5c <main+0x1fc>)
 8000bb2:	0011      	movs	r1, r2
 8000bb4:	0018      	movs	r0, r3
 8000bb6:	f000 fa69 	bl	800108c <ConsolePrintf>


    HAL_GPIO_WritePin(I2C_ENABLE_GPIO_Port, I2C_ENABLE_Pin, GPIO_PIN_SET);
 8000bba:	4b1c      	ldr	r3, [pc, #112]	@ (8000c2c <main+0x1cc>)
 8000bbc:	2201      	movs	r2, #1
 8000bbe:	2120      	movs	r1, #32
 8000bc0:	0018      	movs	r0, r3
 8000bc2:	f002 f969 	bl	8002e98 <HAL_GPIO_WritePin>
    HAL_Delay(300); // Short Delay to let voltage stabalize
 8000bc6:	2396      	movs	r3, #150	@ 0x96
 8000bc8:	005b      	lsls	r3, r3, #1
 8000bca:	0018      	movs	r0, r3
 8000bcc:	f001 f888 	bl	8001ce0 <HAL_Delay>
    scan_i2c_bus();
 8000bd0:	f000 fcce 	bl	8001570 <scan_i2c_bus>
    bool i2c_success = sensor_init_and_read();
 8000bd4:	1cfc      	adds	r4, r7, #3
 8000bd6:	f000 fcf3 	bl	80015c0 <sensor_init_and_read>
 8000bda:	0003      	movs	r3, r0
 8000bdc:	7023      	strb	r3, [r4, #0]
    HAL_GPIO_WritePin(I2C_ENABLE_GPIO_Port, I2C_ENABLE_Pin, GPIO_PIN_RESET);
 8000bde:	4b13      	ldr	r3, [pc, #76]	@ (8000c2c <main+0x1cc>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	2120      	movs	r1, #32
 8000be4:	0018      	movs	r0, r3
 8000be6:	f002 f957 	bl	8002e98 <HAL_GPIO_WritePin>

    if (i2c_success)
 8000bea:	1cfb      	adds	r3, r7, #3
 8000bec:	781b      	ldrb	r3, [r3, #0]
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d100      	bne.n	8000bf4 <main+0x194>
 8000bf2:	e76b      	b.n	8000acc <main+0x6c>
    {
		uint8_t payload[3];
		payload[0] = (uint8_t)(calculated_temp >> 8);     // high byte
 8000bf4:	4b1a      	ldr	r3, [pc, #104]	@ (8000c60 <main+0x200>)
 8000bf6:	881b      	ldrh	r3, [r3, #0]
 8000bf8:	0a1b      	lsrs	r3, r3, #8
 8000bfa:	b29b      	uxth	r3, r3
 8000bfc:	b2da      	uxtb	r2, r3
 8000bfe:	003b      	movs	r3, r7
 8000c00:	701a      	strb	r2, [r3, #0]
		payload[1] = (uint8_t)(calculated_temp & 0xFF);   // low byte
 8000c02:	4b17      	ldr	r3, [pc, #92]	@ (8000c60 <main+0x200>)
 8000c04:	881b      	ldrh	r3, [r3, #0]
 8000c06:	b2da      	uxtb	r2, r3
 8000c08:	003b      	movs	r3, r7
 8000c0a:	705a      	strb	r2, [r3, #1]
		payload[2] = calculated_hum;
 8000c0c:	4b15      	ldr	r3, [pc, #84]	@ (8000c64 <main+0x204>)
 8000c0e:	781a      	ldrb	r2, [r3, #0]
 8000c10:	003b      	movs	r3, r7
 8000c12:	709a      	strb	r2, [r3, #2]
		LoRaWAN_SendHex(&lora, payload, 3, 1);
 8000c14:	0039      	movs	r1, r7
 8000c16:	4814      	ldr	r0, [pc, #80]	@ (8000c68 <main+0x208>)
 8000c18:	2301      	movs	r3, #1
 8000c1a:	2203      	movs	r2, #3
 8000c1c:	f7ff fcf8 	bl	8000610 <LoRaWAN_SendHex>
  {
 8000c20:	e754      	b.n	8000acc <main+0x6c>
 8000c22:	46c0      	nop			@ (mov r8, r8)
 8000c24:	00002710 	.word	0x00002710
 8000c28:	20000078 	.word	0x20000078
 8000c2c:	50000400 	.word	0x50000400
 8000c30:	08006e70 	.word	0x08006e70
 8000c34:	08006e88 	.word	0x08006e88
 8000c38:	200000d4 	.word	0x200000d4
 8000c3c:	200001b0 	.word	0x200001b0
 8000c40:	20000128 	.word	0x20000128
 8000c44:	08006e9c 	.word	0x08006e9c
 8000c48:	08006eb4 	.word	0x08006eb4
 8000c4c:	08006ed0 	.word	0x08006ed0
 8000c50:	08006ee8 	.word	0x08006ee8
 8000c54:	08006f00 	.word	0x08006f00
 8000c58:	08006f20 	.word	0x08006f20
 8000c5c:	08006f44 	.word	0x08006f44
 8000c60:	2000026e 	.word	0x2000026e
 8000c64:	20000270 	.word	0x20000270
 8000c68:	2000025c 	.word	0x2000025c

08000c6c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c6c:	b590      	push	{r4, r7, lr}
 8000c6e:	b09f      	sub	sp, #124	@ 0x7c
 8000c70:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c72:	2440      	movs	r4, #64	@ 0x40
 8000c74:	193b      	adds	r3, r7, r4
 8000c76:	0018      	movs	r0, r3
 8000c78:	2338      	movs	r3, #56	@ 0x38
 8000c7a:	001a      	movs	r2, r3
 8000c7c:	2100      	movs	r1, #0
 8000c7e:	f005 fb89 	bl	8006394 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c82:	232c      	movs	r3, #44	@ 0x2c
 8000c84:	18fb      	adds	r3, r7, r3
 8000c86:	0018      	movs	r0, r3
 8000c88:	2314      	movs	r3, #20
 8000c8a:	001a      	movs	r2, r3
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	f005 fb81 	bl	8006394 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c92:	1d3b      	adds	r3, r7, #4
 8000c94:	0018      	movs	r0, r3
 8000c96:	2328      	movs	r3, #40	@ 0x28
 8000c98:	001a      	movs	r2, r3
 8000c9a:	2100      	movs	r1, #0
 8000c9c:	f005 fb7a 	bl	8006394 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ca0:	4b2c      	ldr	r3, [pc, #176]	@ (8000d54 <SystemClock_Config+0xe8>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	4a2c      	ldr	r2, [pc, #176]	@ (8000d58 <SystemClock_Config+0xec>)
 8000ca6:	401a      	ands	r2, r3
 8000ca8:	4b2a      	ldr	r3, [pc, #168]	@ (8000d54 <SystemClock_Config+0xe8>)
 8000caa:	2180      	movs	r1, #128	@ 0x80
 8000cac:	0109      	lsls	r1, r1, #4
 8000cae:	430a      	orrs	r2, r1
 8000cb0:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 8000cb2:	0021      	movs	r1, r4
 8000cb4:	187b      	adds	r3, r7, r1
 8000cb6:	2218      	movs	r2, #24
 8000cb8:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000cba:	187b      	adds	r3, r7, r1
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000cc0:	187b      	adds	r3, r7, r1
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000cc6:	187b      	adds	r3, r7, r1
 8000cc8:	2200      	movs	r2, #0
 8000cca:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000ccc:	187b      	adds	r3, r7, r1
 8000cce:	22a0      	movs	r2, #160	@ 0xa0
 8000cd0:	0212      	lsls	r2, r2, #8
 8000cd2:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000cd4:	187b      	adds	r3, r7, r1
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cda:	187b      	adds	r3, r7, r1
 8000cdc:	0018      	movs	r0, r3
 8000cde:	f003 f8c5 	bl	8003e6c <HAL_RCC_OscConfig>
 8000ce2:	1e03      	subs	r3, r0, #0
 8000ce4:	d001      	beq.n	8000cea <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000ce6:	f000 fa47 	bl	8001178 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cea:	212c      	movs	r1, #44	@ 0x2c
 8000cec:	187b      	adds	r3, r7, r1
 8000cee:	220f      	movs	r2, #15
 8000cf0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000cf2:	187b      	adds	r3, r7, r1
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cf8:	187b      	adds	r3, r7, r1
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cfe:	187b      	adds	r3, r7, r1
 8000d00:	2200      	movs	r2, #0
 8000d02:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d04:	187b      	adds	r3, r7, r1
 8000d06:	2200      	movs	r2, #0
 8000d08:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d0a:	187b      	adds	r3, r7, r1
 8000d0c:	2100      	movs	r1, #0
 8000d0e:	0018      	movs	r0, r3
 8000d10:	f003 fc80 	bl	8004614 <HAL_RCC_ClockConfig>
 8000d14:	1e03      	subs	r3, r0, #0
 8000d16:	d001      	beq.n	8000d1c <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8000d18:	f000 fa2e 	bl	8001178 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_LPUART1
 8000d1c:	1d3b      	adds	r3, r7, #4
 8000d1e:	222d      	movs	r2, #45	@ 0x2d
 8000d20:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_RTC;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000d22:	1d3b      	adds	r3, r7, #4
 8000d24:	2200      	movs	r2, #0
 8000d26:	60da      	str	r2, [r3, #12]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000d28:	1d3b      	adds	r3, r7, #4
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	615a      	str	r2, [r3, #20]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000d2e:	1d3b      	adds	r3, r7, #4
 8000d30:	2200      	movs	r2, #0
 8000d32:	619a      	str	r2, [r3, #24]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000d34:	1d3b      	adds	r3, r7, #4
 8000d36:	2280      	movs	r2, #128	@ 0x80
 8000d38:	0292      	lsls	r2, r2, #10
 8000d3a:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d3c:	1d3b      	adds	r3, r7, #4
 8000d3e:	0018      	movs	r0, r3
 8000d40:	f003 fe6c 	bl	8004a1c <HAL_RCCEx_PeriphCLKConfig>
 8000d44:	1e03      	subs	r3, r0, #0
 8000d46:	d001      	beq.n	8000d4c <SystemClock_Config+0xe0>
  {
    Error_Handler();
 8000d48:	f000 fa16 	bl	8001178 <Error_Handler>
  }
}
 8000d4c:	46c0      	nop			@ (mov r8, r8)
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	b01f      	add	sp, #124	@ 0x7c
 8000d52:	bd90      	pop	{r4, r7, pc}
 8000d54:	40007000 	.word	0x40007000
 8000d58:	ffffe7ff 	.word	0xffffe7ff

08000d5c <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b082      	sub	sp, #8
 8000d60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d62:	003b      	movs	r3, r7
 8000d64:	0018      	movs	r0, r3
 8000d66:	2308      	movs	r3, #8
 8000d68:	001a      	movs	r2, r3
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	f005 fb12 	bl	8006394 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000d70:	4b37      	ldr	r3, [pc, #220]	@ (8000e50 <MX_ADC_Init+0xf4>)
 8000d72:	4a38      	ldr	r2, [pc, #224]	@ (8000e54 <MX_ADC_Init+0xf8>)
 8000d74:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8000d76:	4b36      	ldr	r3, [pc, #216]	@ (8000e50 <MX_ADC_Init+0xf4>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8000d7c:	4b34      	ldr	r3, [pc, #208]	@ (8000e50 <MX_ADC_Init+0xf4>)
 8000d7e:	22c0      	movs	r2, #192	@ 0xc0
 8000d80:	0612      	lsls	r2, r2, #24
 8000d82:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000d84:	4b32      	ldr	r3, [pc, #200]	@ (8000e50 <MX_ADC_Init+0xf4>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_160CYCLES_5;
 8000d8a:	4b31      	ldr	r3, [pc, #196]	@ (8000e50 <MX_ADC_Init+0xf4>)
 8000d8c:	2207      	movs	r2, #7
 8000d8e:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000d90:	4b2f      	ldr	r3, [pc, #188]	@ (8000e50 <MX_ADC_Init+0xf4>)
 8000d92:	2201      	movs	r2, #1
 8000d94:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d96:	4b2e      	ldr	r3, [pc, #184]	@ (8000e50 <MX_ADC_Init+0xf4>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000d9c:	4b2c      	ldr	r3, [pc, #176]	@ (8000e50 <MX_ADC_Init+0xf4>)
 8000d9e:	2220      	movs	r2, #32
 8000da0:	2100      	movs	r1, #0
 8000da2:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000da4:	4b2a      	ldr	r3, [pc, #168]	@ (8000e50 <MX_ADC_Init+0xf4>)
 8000da6:	2221      	movs	r2, #33	@ 0x21
 8000da8:	2100      	movs	r1, #0
 8000daa:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000dac:	4b28      	ldr	r3, [pc, #160]	@ (8000e50 <MX_ADC_Init+0xf4>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000db2:	4b27      	ldr	r3, [pc, #156]	@ (8000e50 <MX_ADC_Init+0xf4>)
 8000db4:	22c2      	movs	r2, #194	@ 0xc2
 8000db6:	32ff      	adds	r2, #255	@ 0xff
 8000db8:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000dba:	4b25      	ldr	r3, [pc, #148]	@ (8000e50 <MX_ADC_Init+0xf4>)
 8000dbc:	222c      	movs	r2, #44	@ 0x2c
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000dc2:	4b23      	ldr	r3, [pc, #140]	@ (8000e50 <MX_ADC_Init+0xf4>)
 8000dc4:	2204      	movs	r2, #4
 8000dc6:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000dc8:	4b21      	ldr	r3, [pc, #132]	@ (8000e50 <MX_ADC_Init+0xf4>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000dce:	4b20      	ldr	r3, [pc, #128]	@ (8000e50 <MX_ADC_Init+0xf4>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = ENABLE;
 8000dd4:	4b1e      	ldr	r3, [pc, #120]	@ (8000e50 <MX_ADC_Init+0xf4>)
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000dda:	4b1d      	ldr	r3, [pc, #116]	@ (8000e50 <MX_ADC_Init+0xf4>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000de0:	4b1b      	ldr	r3, [pc, #108]	@ (8000e50 <MX_ADC_Init+0xf4>)
 8000de2:	0018      	movs	r0, r3
 8000de4:	f000 ffc4 	bl	8001d70 <HAL_ADC_Init>
 8000de8:	1e03      	subs	r3, r0, #0
 8000dea:	d001      	beq.n	8000df0 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 8000dec:	f000 f9c4 	bl	8001178 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000df0:	003b      	movs	r3, r7
 8000df2:	2201      	movs	r2, #1
 8000df4:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000df6:	003b      	movs	r3, r7
 8000df8:	2280      	movs	r2, #128	@ 0x80
 8000dfa:	0152      	lsls	r2, r2, #5
 8000dfc:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000dfe:	003a      	movs	r2, r7
 8000e00:	4b13      	ldr	r3, [pc, #76]	@ (8000e50 <MX_ADC_Init+0xf4>)
 8000e02:	0011      	movs	r1, r2
 8000e04:	0018      	movs	r0, r3
 8000e06:	f001 faff 	bl	8002408 <HAL_ADC_ConfigChannel>
 8000e0a:	1e03      	subs	r3, r0, #0
 8000e0c:	d001      	beq.n	8000e12 <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 8000e0e:	f000 f9b3 	bl	8001178 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000e12:	003b      	movs	r3, r7
 8000e14:	4a10      	ldr	r2, [pc, #64]	@ (8000e58 <MX_ADC_Init+0xfc>)
 8000e16:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000e18:	003a      	movs	r2, r7
 8000e1a:	4b0d      	ldr	r3, [pc, #52]	@ (8000e50 <MX_ADC_Init+0xf4>)
 8000e1c:	0011      	movs	r1, r2
 8000e1e:	0018      	movs	r0, r3
 8000e20:	f001 faf2 	bl	8002408 <HAL_ADC_ConfigChannel>
 8000e24:	1e03      	subs	r3, r0, #0
 8000e26:	d001      	beq.n	8000e2c <MX_ADC_Init+0xd0>
  {
    Error_Handler();
 8000e28:	f000 f9a6 	bl	8001178 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000e2c:	003b      	movs	r3, r7
 8000e2e:	4a0b      	ldr	r2, [pc, #44]	@ (8000e5c <MX_ADC_Init+0x100>)
 8000e30:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000e32:	003a      	movs	r2, r7
 8000e34:	4b06      	ldr	r3, [pc, #24]	@ (8000e50 <MX_ADC_Init+0xf4>)
 8000e36:	0011      	movs	r1, r2
 8000e38:	0018      	movs	r0, r3
 8000e3a:	f001 fae5 	bl	8002408 <HAL_ADC_ConfigChannel>
 8000e3e:	1e03      	subs	r3, r0, #0
 8000e40:	d001      	beq.n	8000e46 <MX_ADC_Init+0xea>
  {
    Error_Handler();
 8000e42:	f000 f999 	bl	8001178 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000e46:	46c0      	nop			@ (mov r8, r8)
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	b002      	add	sp, #8
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	46c0      	nop			@ (mov r8, r8)
 8000e50:	20000078 	.word	0x20000078
 8000e54:	40012400 	.word	0x40012400
 8000e58:	48040000 	.word	0x48040000
 8000e5c:	44020000 	.word	0x44020000

08000e60 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e64:	4b1c      	ldr	r3, [pc, #112]	@ (8000ed8 <MX_I2C1_Init+0x78>)
 8000e66:	4a1d      	ldr	r2, [pc, #116]	@ (8000edc <MX_I2C1_Init+0x7c>)
 8000e68:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000608;
 8000e6a:	4b1b      	ldr	r3, [pc, #108]	@ (8000ed8 <MX_I2C1_Init+0x78>)
 8000e6c:	22c1      	movs	r2, #193	@ 0xc1
 8000e6e:	00d2      	lsls	r2, r2, #3
 8000e70:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000e72:	4b19      	ldr	r3, [pc, #100]	@ (8000ed8 <MX_I2C1_Init+0x78>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e78:	4b17      	ldr	r3, [pc, #92]	@ (8000ed8 <MX_I2C1_Init+0x78>)
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e7e:	4b16      	ldr	r3, [pc, #88]	@ (8000ed8 <MX_I2C1_Init+0x78>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000e84:	4b14      	ldr	r3, [pc, #80]	@ (8000ed8 <MX_I2C1_Init+0x78>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e8a:	4b13      	ldr	r3, [pc, #76]	@ (8000ed8 <MX_I2C1_Init+0x78>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e90:	4b11      	ldr	r3, [pc, #68]	@ (8000ed8 <MX_I2C1_Init+0x78>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e96:	4b10      	ldr	r3, [pc, #64]	@ (8000ed8 <MX_I2C1_Init+0x78>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e9c:	4b0e      	ldr	r3, [pc, #56]	@ (8000ed8 <MX_I2C1_Init+0x78>)
 8000e9e:	0018      	movs	r0, r3
 8000ea0:	f002 f818 	bl	8002ed4 <HAL_I2C_Init>
 8000ea4:	1e03      	subs	r3, r0, #0
 8000ea6:	d001      	beq.n	8000eac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000ea8:	f000 f966 	bl	8001178 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000eac:	4b0a      	ldr	r3, [pc, #40]	@ (8000ed8 <MX_I2C1_Init+0x78>)
 8000eae:	2100      	movs	r1, #0
 8000eb0:	0018      	movs	r0, r3
 8000eb2:	f002 fee7 	bl	8003c84 <HAL_I2CEx_ConfigAnalogFilter>
 8000eb6:	1e03      	subs	r3, r0, #0
 8000eb8:	d001      	beq.n	8000ebe <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000eba:	f000 f95d 	bl	8001178 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000ebe:	4b06      	ldr	r3, [pc, #24]	@ (8000ed8 <MX_I2C1_Init+0x78>)
 8000ec0:	2100      	movs	r1, #0
 8000ec2:	0018      	movs	r0, r3
 8000ec4:	f002 ff2a 	bl	8003d1c <HAL_I2CEx_ConfigDigitalFilter>
 8000ec8:	1e03      	subs	r3, r0, #0
 8000eca:	d001      	beq.n	8000ed0 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000ecc:	f000 f954 	bl	8001178 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000ed0:	46c0      	nop			@ (mov r8, r8)
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	46c0      	nop			@ (mov r8, r8)
 8000ed8:	200000d4 	.word	0x200000d4
 8000edc:	40005400 	.word	0x40005400

08000ee0 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000ee4:	4b14      	ldr	r3, [pc, #80]	@ (8000f38 <MX_LPUART1_UART_Init+0x58>)
 8000ee6:	4a15      	ldr	r2, [pc, #84]	@ (8000f3c <MX_LPUART1_UART_Init+0x5c>)
 8000ee8:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000eea:	4b13      	ldr	r3, [pc, #76]	@ (8000f38 <MX_LPUART1_UART_Init+0x58>)
 8000eec:	22e1      	movs	r2, #225	@ 0xe1
 8000eee:	0252      	lsls	r2, r2, #9
 8000ef0:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000ef2:	4b11      	ldr	r3, [pc, #68]	@ (8000f38 <MX_LPUART1_UART_Init+0x58>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000ef8:	4b0f      	ldr	r3, [pc, #60]	@ (8000f38 <MX_LPUART1_UART_Init+0x58>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000efe:	4b0e      	ldr	r3, [pc, #56]	@ (8000f38 <MX_LPUART1_UART_Init+0x58>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000f04:	4b0c      	ldr	r3, [pc, #48]	@ (8000f38 <MX_LPUART1_UART_Init+0x58>)
 8000f06:	220c      	movs	r2, #12
 8000f08:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f0a:	4b0b      	ldr	r3, [pc, #44]	@ (8000f38 <MX_LPUART1_UART_Init+0x58>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f10:	4b09      	ldr	r3, [pc, #36]	@ (8000f38 <MX_LPUART1_UART_Init+0x58>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f16:	4b08      	ldr	r3, [pc, #32]	@ (8000f38 <MX_LPUART1_UART_Init+0x58>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000f1c:	4b06      	ldr	r3, [pc, #24]	@ (8000f38 <MX_LPUART1_UART_Init+0x58>)
 8000f1e:	0018      	movs	r0, r3
 8000f20:	f004 fa86 	bl	8005430 <HAL_UART_Init>
 8000f24:	1e03      	subs	r3, r0, #0
 8000f26:	d001      	beq.n	8000f2c <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8000f28:	f000 f926 	bl	8001178 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */
  lora.huart = &hlpuart1;
 8000f2c:	4b04      	ldr	r3, [pc, #16]	@ (8000f40 <MX_LPUART1_UART_Init+0x60>)
 8000f2e:	4a02      	ldr	r2, [pc, #8]	@ (8000f38 <MX_LPUART1_UART_Init+0x58>)
 8000f30:	601a      	str	r2, [r3, #0]
  /* USER CODE END LPUART1_Init 2 */

}
 8000f32:	46c0      	nop			@ (mov r8, r8)
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	20000128 	.word	0x20000128
 8000f3c:	40004800 	.word	0x40004800
 8000f40:	2000025c 	.word	0x2000025c

08000f44 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000f48:	4b16      	ldr	r3, [pc, #88]	@ (8000fa4 <MX_USART1_UART_Init+0x60>)
 8000f4a:	4a17      	ldr	r2, [pc, #92]	@ (8000fa8 <MX_USART1_UART_Init+0x64>)
 8000f4c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000f4e:	4b15      	ldr	r3, [pc, #84]	@ (8000fa4 <MX_USART1_UART_Init+0x60>)
 8000f50:	22e1      	movs	r2, #225	@ 0xe1
 8000f52:	0252      	lsls	r2, r2, #9
 8000f54:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000f56:	4b13      	ldr	r3, [pc, #76]	@ (8000fa4 <MX_USART1_UART_Init+0x60>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000f5c:	4b11      	ldr	r3, [pc, #68]	@ (8000fa4 <MX_USART1_UART_Init+0x60>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000f62:	4b10      	ldr	r3, [pc, #64]	@ (8000fa4 <MX_USART1_UART_Init+0x60>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000f68:	4b0e      	ldr	r3, [pc, #56]	@ (8000fa4 <MX_USART1_UART_Init+0x60>)
 8000f6a:	220c      	movs	r2, #12
 8000f6c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f6e:	4b0d      	ldr	r3, [pc, #52]	@ (8000fa4 <MX_USART1_UART_Init+0x60>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f74:	4b0b      	ldr	r3, [pc, #44]	@ (8000fa4 <MX_USART1_UART_Init+0x60>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f7a:	4b0a      	ldr	r3, [pc, #40]	@ (8000fa4 <MX_USART1_UART_Init+0x60>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f80:	4b08      	ldr	r3, [pc, #32]	@ (8000fa4 <MX_USART1_UART_Init+0x60>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000f86:	4b07      	ldr	r3, [pc, #28]	@ (8000fa4 <MX_USART1_UART_Init+0x60>)
 8000f88:	0018      	movs	r0, r3
 8000f8a:	f004 fa51 	bl	8005430 <HAL_UART_Init>
 8000f8e:	1e03      	subs	r3, r0, #0
 8000f90:	d001      	beq.n	8000f96 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000f92:	f000 f8f1 	bl	8001178 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  ConsolePrintf("USART1 (DBG) Cnfigured\r\n");
 8000f96:	4b05      	ldr	r3, [pc, #20]	@ (8000fac <MX_USART1_UART_Init+0x68>)
 8000f98:	0018      	movs	r0, r3
 8000f9a:	f000 f877 	bl	800108c <ConsolePrintf>
  /* USER CODE END USART1_Init 2 */

}
 8000f9e:	46c0      	nop			@ (mov r8, r8)
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	200001b0 	.word	0x200001b0
 8000fa8:	40013800 	.word	0x40013800
 8000fac:	08006f60 	.word	0x08006f60

08000fb0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000fb4:	4b11      	ldr	r3, [pc, #68]	@ (8000ffc <MX_RTC_Init+0x4c>)
 8000fb6:	4a12      	ldr	r2, [pc, #72]	@ (8001000 <MX_RTC_Init+0x50>)
 8000fb8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000fba:	4b10      	ldr	r3, [pc, #64]	@ (8000ffc <MX_RTC_Init+0x4c>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000fc0:	4b0e      	ldr	r3, [pc, #56]	@ (8000ffc <MX_RTC_Init+0x4c>)
 8000fc2:	227f      	movs	r2, #127	@ 0x7f
 8000fc4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8000ffc <MX_RTC_Init+0x4c>)
 8000fc8:	22ff      	movs	r2, #255	@ 0xff
 8000fca:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000fcc:	4b0b      	ldr	r3, [pc, #44]	@ (8000ffc <MX_RTC_Init+0x4c>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000fd2:	4b0a      	ldr	r3, [pc, #40]	@ (8000ffc <MX_RTC_Init+0x4c>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000fd8:	4b08      	ldr	r3, [pc, #32]	@ (8000ffc <MX_RTC_Init+0x4c>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000fde:	4b07      	ldr	r3, [pc, #28]	@ (8000ffc <MX_RTC_Init+0x4c>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000fe4:	4b05      	ldr	r3, [pc, #20]	@ (8000ffc <MX_RTC_Init+0x4c>)
 8000fe6:	0018      	movs	r0, r3
 8000fe8:	f003 feb6 	bl	8004d58 <HAL_RTC_Init>
 8000fec:	1e03      	subs	r3, r0, #0
 8000fee:	d001      	beq.n	8000ff4 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 8000ff0:	f000 f8c2 	bl	8001178 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000ff4:	46c0      	nop			@ (mov r8, r8)
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	46c0      	nop			@ (mov r8, r8)
 8000ffc:	20000238 	.word	0x20000238
 8001000:	40002800 	.word	0x40002800

08001004 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001004:	b590      	push	{r4, r7, lr}
 8001006:	b089      	sub	sp, #36	@ 0x24
 8001008:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800100a:	240c      	movs	r4, #12
 800100c:	193b      	adds	r3, r7, r4
 800100e:	0018      	movs	r0, r3
 8001010:	2314      	movs	r3, #20
 8001012:	001a      	movs	r2, r3
 8001014:	2100      	movs	r1, #0
 8001016:	f005 f9bd 	bl	8006394 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800101a:	4b1a      	ldr	r3, [pc, #104]	@ (8001084 <MX_GPIO_Init+0x80>)
 800101c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800101e:	4b19      	ldr	r3, [pc, #100]	@ (8001084 <MX_GPIO_Init+0x80>)
 8001020:	2101      	movs	r1, #1
 8001022:	430a      	orrs	r2, r1
 8001024:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001026:	4b17      	ldr	r3, [pc, #92]	@ (8001084 <MX_GPIO_Init+0x80>)
 8001028:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800102a:	2201      	movs	r2, #1
 800102c:	4013      	ands	r3, r2
 800102e:	60bb      	str	r3, [r7, #8]
 8001030:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001032:	4b14      	ldr	r3, [pc, #80]	@ (8001084 <MX_GPIO_Init+0x80>)
 8001034:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001036:	4b13      	ldr	r3, [pc, #76]	@ (8001084 <MX_GPIO_Init+0x80>)
 8001038:	2102      	movs	r1, #2
 800103a:	430a      	orrs	r2, r1
 800103c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800103e:	4b11      	ldr	r3, [pc, #68]	@ (8001084 <MX_GPIO_Init+0x80>)
 8001040:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001042:	2202      	movs	r2, #2
 8001044:	4013      	ands	r3, r2
 8001046:	607b      	str	r3, [r7, #4]
 8001048:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, VBAT_MEAS_EN_Pin|I2C_ENABLE_Pin, GPIO_PIN_RESET);
 800104a:	4b0f      	ldr	r3, [pc, #60]	@ (8001088 <MX_GPIO_Init+0x84>)
 800104c:	2200      	movs	r2, #0
 800104e:	2121      	movs	r1, #33	@ 0x21
 8001050:	0018      	movs	r0, r3
 8001052:	f001 ff21 	bl	8002e98 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : VBAT_MEAS_EN_Pin I2C_ENABLE_Pin */
  GPIO_InitStruct.Pin = VBAT_MEAS_EN_Pin|I2C_ENABLE_Pin;
 8001056:	0021      	movs	r1, r4
 8001058:	187b      	adds	r3, r7, r1
 800105a:	2221      	movs	r2, #33	@ 0x21
 800105c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800105e:	187b      	adds	r3, r7, r1
 8001060:	2201      	movs	r2, #1
 8001062:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001064:	187b      	adds	r3, r7, r1
 8001066:	2200      	movs	r2, #0
 8001068:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800106a:	187b      	adds	r3, r7, r1
 800106c:	2200      	movs	r2, #0
 800106e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001070:	187b      	adds	r3, r7, r1
 8001072:	4a05      	ldr	r2, [pc, #20]	@ (8001088 <MX_GPIO_Init+0x84>)
 8001074:	0019      	movs	r1, r3
 8001076:	0010      	movs	r0, r2
 8001078:	f001 fcae 	bl	80029d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800107c:	46c0      	nop			@ (mov r8, r8)
 800107e:	46bd      	mov	sp, r7
 8001080:	b009      	add	sp, #36	@ 0x24
 8001082:	bd90      	pop	{r4, r7, pc}
 8001084:	40021000 	.word	0x40021000
 8001088:	50000400 	.word	0x50000400

0800108c <ConsolePrintf>:

/* USER CODE BEGIN 4 */
void ConsolePrintf(const char *format, ...)
{
 800108c:	b40f      	push	{r0, r1, r2, r3}
 800108e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001090:	b0df      	sub	sp, #380	@ 0x17c
 8001092:	af06      	add	r7, sp, #24
  char final_buffer[160];    // Combined buffer (timestamp + message)

  // Get time and date from RTC
  RTC_DateTypeDef date;
  RTC_TimeTypeDef time;
  HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN);
 8001094:	2308      	movs	r3, #8
 8001096:	18f9      	adds	r1, r7, r3
 8001098:	4b31      	ldr	r3, [pc, #196]	@ (8001160 <ConsolePrintf+0xd4>)
 800109a:	2200      	movs	r2, #0
 800109c:	0018      	movs	r0, r3
 800109e:	f003 fef7 	bl	8004e90 <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN);
 80010a2:	231c      	movs	r3, #28
 80010a4:	18f9      	adds	r1, r7, r3
 80010a6:	4b2e      	ldr	r3, [pc, #184]	@ (8001160 <ConsolePrintf+0xd4>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	0018      	movs	r0, r3
 80010ac:	f003 ff4e 	bl	8004f4c <HAL_RTC_GetDate>

  // Format timestamp as [YYYY-MM-DD HH:MM:SS]
  snprintf(timestamp_buffer, sizeof(timestamp_buffer), "[20%02d-%02d-%02d %02d:%02d:%02d] ",
           date.Year, date.Month, date.Date,
 80010b0:	4b2c      	ldr	r3, [pc, #176]	@ (8001164 <ConsolePrintf+0xd8>)
 80010b2:	22b0      	movs	r2, #176	@ 0xb0
 80010b4:	0052      	lsls	r2, r2, #1
 80010b6:	189b      	adds	r3, r3, r2
 80010b8:	19db      	adds	r3, r3, r7
 80010ba:	78db      	ldrb	r3, [r3, #3]
  snprintf(timestamp_buffer, sizeof(timestamp_buffer), "[20%02d-%02d-%02d %02d:%02d:%02d] ",
 80010bc:	469c      	mov	ip, r3
           date.Year, date.Month, date.Date,
 80010be:	4b29      	ldr	r3, [pc, #164]	@ (8001164 <ConsolePrintf+0xd8>)
 80010c0:	189b      	adds	r3, r3, r2
 80010c2:	19db      	adds	r3, r3, r7
 80010c4:	785b      	ldrb	r3, [r3, #1]
  snprintf(timestamp_buffer, sizeof(timestamp_buffer), "[20%02d-%02d-%02d %02d:%02d:%02d] ",
 80010c6:	0019      	movs	r1, r3
           date.Year, date.Month, date.Date,
 80010c8:	4b26      	ldr	r3, [pc, #152]	@ (8001164 <ConsolePrintf+0xd8>)
 80010ca:	189b      	adds	r3, r3, r2
 80010cc:	19db      	adds	r3, r3, r7
 80010ce:	789b      	ldrb	r3, [r3, #2]
  snprintf(timestamp_buffer, sizeof(timestamp_buffer), "[20%02d-%02d-%02d %02d:%02d:%02d] ",
 80010d0:	001c      	movs	r4, r3
           time.Hours, time.Minutes, time.Seconds);
 80010d2:	4b25      	ldr	r3, [pc, #148]	@ (8001168 <ConsolePrintf+0xdc>)
 80010d4:	189b      	adds	r3, r3, r2
 80010d6:	19db      	adds	r3, r3, r7
 80010d8:	781b      	ldrb	r3, [r3, #0]
  snprintf(timestamp_buffer, sizeof(timestamp_buffer), "[20%02d-%02d-%02d %02d:%02d:%02d] ",
 80010da:	001d      	movs	r5, r3
           time.Hours, time.Minutes, time.Seconds);
 80010dc:	4b22      	ldr	r3, [pc, #136]	@ (8001168 <ConsolePrintf+0xdc>)
 80010de:	189b      	adds	r3, r3, r2
 80010e0:	19db      	adds	r3, r3, r7
 80010e2:	785b      	ldrb	r3, [r3, #1]
  snprintf(timestamp_buffer, sizeof(timestamp_buffer), "[20%02d-%02d-%02d %02d:%02d:%02d] ",
 80010e4:	001e      	movs	r6, r3
           time.Hours, time.Minutes, time.Seconds);
 80010e6:	4b20      	ldr	r3, [pc, #128]	@ (8001168 <ConsolePrintf+0xdc>)
 80010e8:	189b      	adds	r3, r3, r2
 80010ea:	19db      	adds	r3, r3, r7
 80010ec:	789b      	ldrb	r3, [r3, #2]
  snprintf(timestamp_buffer, sizeof(timestamp_buffer), "[20%02d-%02d-%02d %02d:%02d:%02d] ",
 80010ee:	4a1f      	ldr	r2, [pc, #124]	@ (800116c <ConsolePrintf+0xe0>)
 80010f0:	20c0      	movs	r0, #192	@ 0xc0
 80010f2:	1838      	adds	r0, r7, r0
 80010f4:	9304      	str	r3, [sp, #16]
 80010f6:	9603      	str	r6, [sp, #12]
 80010f8:	9502      	str	r5, [sp, #8]
 80010fa:	9401      	str	r4, [sp, #4]
 80010fc:	9100      	str	r1, [sp, #0]
 80010fe:	4663      	mov	r3, ip
 8001100:	2120      	movs	r1, #32
 8001102:	f005 f8b5 	bl	8006270 <sniprintf>

  // Format the original message
  va_list args;
  va_start(args, format);
 8001106:	23be      	movs	r3, #190	@ 0xbe
 8001108:	005b      	lsls	r3, r3, #1
 800110a:	18fb      	adds	r3, r7, r3
 800110c:	607b      	str	r3, [r7, #4]
  vsnprintf(buffer, sizeof(buffer), format, args);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	22bc      	movs	r2, #188	@ 0xbc
 8001112:	0052      	lsls	r2, r2, #1
 8001114:	18ba      	adds	r2, r7, r2
 8001116:	6812      	ldr	r2, [r2, #0]
 8001118:	25e0      	movs	r5, #224	@ 0xe0
 800111a:	1978      	adds	r0, r7, r5
 800111c:	2180      	movs	r1, #128	@ 0x80
 800111e:	f005 f92d 	bl	800637c <vsniprintf>
  va_end(args);

  // Combine timestamp and message
  snprintf(final_buffer, sizeof(final_buffer), "%s%s", timestamp_buffer, buffer);
 8001122:	20c0      	movs	r0, #192	@ 0xc0
 8001124:	1839      	adds	r1, r7, r0
 8001126:	4a12      	ldr	r2, [pc, #72]	@ (8001170 <ConsolePrintf+0xe4>)
 8001128:	2420      	movs	r4, #32
 800112a:	1938      	adds	r0, r7, r4
 800112c:	197b      	adds	r3, r7, r5
 800112e:	9300      	str	r3, [sp, #0]
 8001130:	000b      	movs	r3, r1
 8001132:	21a0      	movs	r1, #160	@ 0xa0
 8001134:	f005 f89c 	bl	8006270 <sniprintf>

  // Transmit the combined message
  HAL_UART_Transmit(&huart1, (uint8_t *)final_buffer, strlen(final_buffer), HAL_MAX_DELAY);
 8001138:	193b      	adds	r3, r7, r4
 800113a:	0018      	movs	r0, r3
 800113c:	f7fe ffe4 	bl	8000108 <strlen>
 8001140:	0003      	movs	r3, r0
 8001142:	b29a      	uxth	r2, r3
 8001144:	2301      	movs	r3, #1
 8001146:	425b      	negs	r3, r3
 8001148:	1939      	adds	r1, r7, r4
 800114a:	480a      	ldr	r0, [pc, #40]	@ (8001174 <ConsolePrintf+0xe8>)
 800114c:	f004 fa02 	bl	8005554 <HAL_UART_Transmit>
}
 8001150:	46c0      	nop			@ (mov r8, r8)
 8001152:	46bd      	mov	sp, r7
 8001154:	b059      	add	sp, #356	@ 0x164
 8001156:	bcf0      	pop	{r4, r5, r6, r7}
 8001158:	bc08      	pop	{r3}
 800115a:	b004      	add	sp, #16
 800115c:	4718      	bx	r3
 800115e:	46c0      	nop			@ (mov r8, r8)
 8001160:	20000238 	.word	0x20000238
 8001164:	fffffebc 	.word	0xfffffebc
 8001168:	fffffea8 	.word	0xfffffea8
 800116c:	08006f7c 	.word	0x08006f7c
 8001170:	08006fa0 	.word	0x08006fa0
 8001174:	200001b0 	.word	0x200001b0

08001178 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800117c:	b672      	cpsid	i
}
 800117e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001180:	46c0      	nop			@ (mov r8, r8)
 8001182:	e7fd      	b.n	8001180 <Error_Handler+0x8>

08001184 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001188:	4b07      	ldr	r3, [pc, #28]	@ (80011a8 <HAL_MspInit+0x24>)
 800118a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800118c:	4b06      	ldr	r3, [pc, #24]	@ (80011a8 <HAL_MspInit+0x24>)
 800118e:	2101      	movs	r1, #1
 8001190:	430a      	orrs	r2, r1
 8001192:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8001194:	4b04      	ldr	r3, [pc, #16]	@ (80011a8 <HAL_MspInit+0x24>)
 8001196:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001198:	4b03      	ldr	r3, [pc, #12]	@ (80011a8 <HAL_MspInit+0x24>)
 800119a:	2180      	movs	r1, #128	@ 0x80
 800119c:	0549      	lsls	r1, r1, #21
 800119e:	430a      	orrs	r2, r1
 80011a0:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011a2:	46c0      	nop			@ (mov r8, r8)
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	40021000 	.word	0x40021000

080011ac <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80011ac:	b590      	push	{r4, r7, lr}
 80011ae:	b089      	sub	sp, #36	@ 0x24
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b4:	240c      	movs	r4, #12
 80011b6:	193b      	adds	r3, r7, r4
 80011b8:	0018      	movs	r0, r3
 80011ba:	2314      	movs	r3, #20
 80011bc:	001a      	movs	r2, r3
 80011be:	2100      	movs	r1, #0
 80011c0:	f005 f8e8 	bl	8006394 <memset>
  if(hadc->Instance==ADC1)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a14      	ldr	r2, [pc, #80]	@ (800121c <HAL_ADC_MspInit+0x70>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d122      	bne.n	8001214 <HAL_ADC_MspInit+0x68>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80011ce:	4b14      	ldr	r3, [pc, #80]	@ (8001220 <HAL_ADC_MspInit+0x74>)
 80011d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80011d2:	4b13      	ldr	r3, [pc, #76]	@ (8001220 <HAL_ADC_MspInit+0x74>)
 80011d4:	2180      	movs	r1, #128	@ 0x80
 80011d6:	0089      	lsls	r1, r1, #2
 80011d8:	430a      	orrs	r2, r1
 80011da:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011dc:	4b10      	ldr	r3, [pc, #64]	@ (8001220 <HAL_ADC_MspInit+0x74>)
 80011de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80011e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001220 <HAL_ADC_MspInit+0x74>)
 80011e2:	2101      	movs	r1, #1
 80011e4:	430a      	orrs	r2, r1
 80011e6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80011e8:	4b0d      	ldr	r3, [pc, #52]	@ (8001220 <HAL_ADC_MspInit+0x74>)
 80011ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011ec:	2201      	movs	r2, #1
 80011ee:	4013      	ands	r3, r2
 80011f0:	60bb      	str	r3, [r7, #8]
 80011f2:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = VBAT_MEAS_Pin;
 80011f4:	193b      	adds	r3, r7, r4
 80011f6:	2201      	movs	r2, #1
 80011f8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011fa:	193b      	adds	r3, r7, r4
 80011fc:	2203      	movs	r2, #3
 80011fe:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001200:	193b      	adds	r3, r7, r4
 8001202:	2200      	movs	r2, #0
 8001204:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(VBAT_MEAS_GPIO_Port, &GPIO_InitStruct);
 8001206:	193a      	adds	r2, r7, r4
 8001208:	23a0      	movs	r3, #160	@ 0xa0
 800120a:	05db      	lsls	r3, r3, #23
 800120c:	0011      	movs	r1, r2
 800120e:	0018      	movs	r0, r3
 8001210:	f001 fbe2 	bl	80029d8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001214:	46c0      	nop			@ (mov r8, r8)
 8001216:	46bd      	mov	sp, r7
 8001218:	b009      	add	sp, #36	@ 0x24
 800121a:	bd90      	pop	{r4, r7, pc}
 800121c:	40012400 	.word	0x40012400
 8001220:	40021000 	.word	0x40021000

08001224 <HAL_ADC_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a09      	ldr	r2, [pc, #36]	@ (8001258 <HAL_ADC_MspDeInit+0x34>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d10b      	bne.n	800124e <HAL_ADC_MspDeInit+0x2a>
  {
    /* USER CODE BEGIN ADC1_MspDeInit 0 */

    /* USER CODE END ADC1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC1_CLK_DISABLE();
 8001236:	4b09      	ldr	r3, [pc, #36]	@ (800125c <HAL_ADC_MspDeInit+0x38>)
 8001238:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800123a:	4b08      	ldr	r3, [pc, #32]	@ (800125c <HAL_ADC_MspDeInit+0x38>)
 800123c:	4908      	ldr	r1, [pc, #32]	@ (8001260 <HAL_ADC_MspDeInit+0x3c>)
 800123e:	400a      	ands	r2, r1
 8001240:	635a      	str	r2, [r3, #52]	@ 0x34

    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    HAL_GPIO_DeInit(VBAT_MEAS_GPIO_Port, VBAT_MEAS_Pin);
 8001242:	23a0      	movs	r3, #160	@ 0xa0
 8001244:	05db      	lsls	r3, r3, #23
 8001246:	2101      	movs	r1, #1
 8001248:	0018      	movs	r0, r3
 800124a:	f001 fd43 	bl	8002cd4 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN ADC1_MspDeInit 1 */

    /* USER CODE END ADC1_MspDeInit 1 */
  }

}
 800124e:	46c0      	nop			@ (mov r8, r8)
 8001250:	46bd      	mov	sp, r7
 8001252:	b002      	add	sp, #8
 8001254:	bd80      	pop	{r7, pc}
 8001256:	46c0      	nop			@ (mov r8, r8)
 8001258:	40012400 	.word	0x40012400
 800125c:	40021000 	.word	0x40021000
 8001260:	fffffdff 	.word	0xfffffdff

08001264 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001264:	b590      	push	{r4, r7, lr}
 8001266:	b089      	sub	sp, #36	@ 0x24
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800126c:	240c      	movs	r4, #12
 800126e:	193b      	adds	r3, r7, r4
 8001270:	0018      	movs	r0, r3
 8001272:	2314      	movs	r3, #20
 8001274:	001a      	movs	r2, r3
 8001276:	2100      	movs	r1, #0
 8001278:	f005 f88c 	bl	8006394 <memset>
  if(hi2c->Instance==I2C1)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4a17      	ldr	r2, [pc, #92]	@ (80012e0 <HAL_I2C_MspInit+0x7c>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d128      	bne.n	80012d8 <HAL_I2C_MspInit+0x74>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001286:	4b17      	ldr	r3, [pc, #92]	@ (80012e4 <HAL_I2C_MspInit+0x80>)
 8001288:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800128a:	4b16      	ldr	r3, [pc, #88]	@ (80012e4 <HAL_I2C_MspInit+0x80>)
 800128c:	2102      	movs	r1, #2
 800128e:	430a      	orrs	r2, r1
 8001290:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001292:	4b14      	ldr	r3, [pc, #80]	@ (80012e4 <HAL_I2C_MspInit+0x80>)
 8001294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001296:	2202      	movs	r2, #2
 8001298:	4013      	ands	r3, r2
 800129a:	60bb      	str	r3, [r7, #8]
 800129c:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800129e:	0021      	movs	r1, r4
 80012a0:	187b      	adds	r3, r7, r1
 80012a2:	22c0      	movs	r2, #192	@ 0xc0
 80012a4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012a6:	187b      	adds	r3, r7, r1
 80012a8:	2212      	movs	r2, #18
 80012aa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ac:	187b      	adds	r3, r7, r1
 80012ae:	2200      	movs	r2, #0
 80012b0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012b2:	187b      	adds	r3, r7, r1
 80012b4:	2203      	movs	r2, #3
 80012b6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80012b8:	187b      	adds	r3, r7, r1
 80012ba:	2201      	movs	r2, #1
 80012bc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012be:	187b      	adds	r3, r7, r1
 80012c0:	4a09      	ldr	r2, [pc, #36]	@ (80012e8 <HAL_I2C_MspInit+0x84>)
 80012c2:	0019      	movs	r1, r3
 80012c4:	0010      	movs	r0, r2
 80012c6:	f001 fb87 	bl	80029d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80012ca:	4b06      	ldr	r3, [pc, #24]	@ (80012e4 <HAL_I2C_MspInit+0x80>)
 80012cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80012ce:	4b05      	ldr	r3, [pc, #20]	@ (80012e4 <HAL_I2C_MspInit+0x80>)
 80012d0:	2180      	movs	r1, #128	@ 0x80
 80012d2:	0389      	lsls	r1, r1, #14
 80012d4:	430a      	orrs	r2, r1
 80012d6:	639a      	str	r2, [r3, #56]	@ 0x38

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80012d8:	46c0      	nop			@ (mov r8, r8)
 80012da:	46bd      	mov	sp, r7
 80012dc:	b009      	add	sp, #36	@ 0x24
 80012de:	bd90      	pop	{r4, r7, pc}
 80012e0:	40005400 	.word	0x40005400
 80012e4:	40021000 	.word	0x40021000
 80012e8:	50000400 	.word	0x50000400

080012ec <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a0b      	ldr	r2, [pc, #44]	@ (8001328 <HAL_I2C_MspDeInit+0x3c>)
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d10f      	bne.n	800131e <HAL_I2C_MspDeInit+0x32>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80012fe:	4b0b      	ldr	r3, [pc, #44]	@ (800132c <HAL_I2C_MspDeInit+0x40>)
 8001300:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001302:	4b0a      	ldr	r3, [pc, #40]	@ (800132c <HAL_I2C_MspDeInit+0x40>)
 8001304:	490a      	ldr	r1, [pc, #40]	@ (8001330 <HAL_I2C_MspDeInit+0x44>)
 8001306:	400a      	ands	r2, r1
 8001308:	639a      	str	r2, [r3, #56]	@ 0x38

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 800130a:	4b0a      	ldr	r3, [pc, #40]	@ (8001334 <HAL_I2C_MspDeInit+0x48>)
 800130c:	2140      	movs	r1, #64	@ 0x40
 800130e:	0018      	movs	r0, r3
 8001310:	f001 fce0 	bl	8002cd4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 8001314:	4b07      	ldr	r3, [pc, #28]	@ (8001334 <HAL_I2C_MspDeInit+0x48>)
 8001316:	2180      	movs	r1, #128	@ 0x80
 8001318:	0018      	movs	r0, r3
 800131a:	f001 fcdb 	bl	8002cd4 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C1_MspDeInit 1 */

    /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 800131e:	46c0      	nop			@ (mov r8, r8)
 8001320:	46bd      	mov	sp, r7
 8001322:	b002      	add	sp, #8
 8001324:	bd80      	pop	{r7, pc}
 8001326:	46c0      	nop			@ (mov r8, r8)
 8001328:	40005400 	.word	0x40005400
 800132c:	40021000 	.word	0x40021000
 8001330:	ffdfffff 	.word	0xffdfffff
 8001334:	50000400 	.word	0x50000400

08001338 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001338:	b590      	push	{r4, r7, lr}
 800133a:	b08b      	sub	sp, #44	@ 0x2c
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001340:	2414      	movs	r4, #20
 8001342:	193b      	adds	r3, r7, r4
 8001344:	0018      	movs	r0, r3
 8001346:	2314      	movs	r3, #20
 8001348:	001a      	movs	r2, r3
 800134a:	2100      	movs	r1, #0
 800134c:	f005 f822 	bl	8006394 <memset>
  if(huart->Instance==LPUART1)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	4a30      	ldr	r2, [pc, #192]	@ (8001418 <HAL_UART_MspInit+0xe0>)
 8001356:	4293      	cmp	r3, r2
 8001358:	d12a      	bne.n	80013b0 <HAL_UART_MspInit+0x78>
  {
    /* USER CODE BEGIN LPUART1_MspInit 0 */

    /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800135a:	4b30      	ldr	r3, [pc, #192]	@ (800141c <HAL_UART_MspInit+0xe4>)
 800135c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800135e:	4b2f      	ldr	r3, [pc, #188]	@ (800141c <HAL_UART_MspInit+0xe4>)
 8001360:	2180      	movs	r1, #128	@ 0x80
 8001362:	02c9      	lsls	r1, r1, #11
 8001364:	430a      	orrs	r2, r1
 8001366:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001368:	4b2c      	ldr	r3, [pc, #176]	@ (800141c <HAL_UART_MspInit+0xe4>)
 800136a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800136c:	4b2b      	ldr	r3, [pc, #172]	@ (800141c <HAL_UART_MspInit+0xe4>)
 800136e:	2101      	movs	r1, #1
 8001370:	430a      	orrs	r2, r1
 8001372:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001374:	4b29      	ldr	r3, [pc, #164]	@ (800141c <HAL_UART_MspInit+0xe4>)
 8001376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001378:	2201      	movs	r2, #1
 800137a:	4013      	ands	r3, r2
 800137c:	613b      	str	r3, [r7, #16]
 800137e:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001380:	0021      	movs	r1, r4
 8001382:	187b      	adds	r3, r7, r1
 8001384:	220c      	movs	r2, #12
 8001386:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001388:	187b      	adds	r3, r7, r1
 800138a:	2202      	movs	r2, #2
 800138c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138e:	187b      	adds	r3, r7, r1
 8001390:	2200      	movs	r2, #0
 8001392:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001394:	187b      	adds	r3, r7, r1
 8001396:	2203      	movs	r2, #3
 8001398:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 800139a:	187b      	adds	r3, r7, r1
 800139c:	2206      	movs	r2, #6
 800139e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013a0:	187a      	adds	r2, r7, r1
 80013a2:	23a0      	movs	r3, #160	@ 0xa0
 80013a4:	05db      	lsls	r3, r3, #23
 80013a6:	0011      	movs	r1, r2
 80013a8:	0018      	movs	r0, r3
 80013aa:	f001 fb15 	bl	80029d8 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }

}
 80013ae:	e02f      	b.n	8001410 <HAL_UART_MspInit+0xd8>
  else if(huart->Instance==USART1)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a1a      	ldr	r2, [pc, #104]	@ (8001420 <HAL_UART_MspInit+0xe8>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d12a      	bne.n	8001410 <HAL_UART_MspInit+0xd8>
    __HAL_RCC_USART1_CLK_ENABLE();
 80013ba:	4b18      	ldr	r3, [pc, #96]	@ (800141c <HAL_UART_MspInit+0xe4>)
 80013bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80013be:	4b17      	ldr	r3, [pc, #92]	@ (800141c <HAL_UART_MspInit+0xe4>)
 80013c0:	2180      	movs	r1, #128	@ 0x80
 80013c2:	01c9      	lsls	r1, r1, #7
 80013c4:	430a      	orrs	r2, r1
 80013c6:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013c8:	4b14      	ldr	r3, [pc, #80]	@ (800141c <HAL_UART_MspInit+0xe4>)
 80013ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80013cc:	4b13      	ldr	r3, [pc, #76]	@ (800141c <HAL_UART_MspInit+0xe4>)
 80013ce:	2101      	movs	r1, #1
 80013d0:	430a      	orrs	r2, r1
 80013d2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80013d4:	4b11      	ldr	r3, [pc, #68]	@ (800141c <HAL_UART_MspInit+0xe4>)
 80013d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013d8:	2201      	movs	r2, #1
 80013da:	4013      	ands	r3, r2
 80013dc:	60fb      	str	r3, [r7, #12]
 80013de:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80013e0:	2114      	movs	r1, #20
 80013e2:	187b      	adds	r3, r7, r1
 80013e4:	22c0      	movs	r2, #192	@ 0xc0
 80013e6:	00d2      	lsls	r2, r2, #3
 80013e8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ea:	187b      	adds	r3, r7, r1
 80013ec:	2202      	movs	r2, #2
 80013ee:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f0:	187b      	adds	r3, r7, r1
 80013f2:	2200      	movs	r2, #0
 80013f4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013f6:	187b      	adds	r3, r7, r1
 80013f8:	2203      	movs	r2, #3
 80013fa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80013fc:	187b      	adds	r3, r7, r1
 80013fe:	2204      	movs	r2, #4
 8001400:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001402:	187a      	adds	r2, r7, r1
 8001404:	23a0      	movs	r3, #160	@ 0xa0
 8001406:	05db      	lsls	r3, r3, #23
 8001408:	0011      	movs	r1, r2
 800140a:	0018      	movs	r0, r3
 800140c:	f001 fae4 	bl	80029d8 <HAL_GPIO_Init>
}
 8001410:	46c0      	nop			@ (mov r8, r8)
 8001412:	46bd      	mov	sp, r7
 8001414:	b00b      	add	sp, #44	@ 0x2c
 8001416:	bd90      	pop	{r4, r7, pc}
 8001418:	40004800 	.word	0x40004800
 800141c:	40021000 	.word	0x40021000
 8001420:	40013800 	.word	0x40013800

08001424 <HAL_UART_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  if(huart->Instance==LPUART1)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4a13      	ldr	r2, [pc, #76]	@ (8001480 <HAL_UART_MspDeInit+0x5c>)
 8001432:	4293      	cmp	r3, r2
 8001434:	d10c      	bne.n	8001450 <HAL_UART_MspDeInit+0x2c>
  {
    /* USER CODE BEGIN LPUART1_MspDeInit 0 */

    /* USER CODE END LPUART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPUART1_CLK_DISABLE();
 8001436:	4b13      	ldr	r3, [pc, #76]	@ (8001484 <HAL_UART_MspDeInit+0x60>)
 8001438:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800143a:	4b12      	ldr	r3, [pc, #72]	@ (8001484 <HAL_UART_MspDeInit+0x60>)
 800143c:	4912      	ldr	r1, [pc, #72]	@ (8001488 <HAL_UART_MspDeInit+0x64>)
 800143e:	400a      	ands	r2, r1
 8001440:	639a      	str	r2, [r3, #56]	@ 0x38

    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8001442:	23a0      	movs	r3, #160	@ 0xa0
 8001444:	05db      	lsls	r3, r3, #23
 8001446:	210c      	movs	r1, #12
 8001448:	0018      	movs	r0, r3
 800144a:	f001 fc43 	bl	8002cd4 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN USART1_MspDeInit 1 */

    /* USER CODE END USART1_MspDeInit 1 */
  }

}
 800144e:	e012      	b.n	8001476 <HAL_UART_MspDeInit+0x52>
  else if(huart->Instance==USART1)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a0d      	ldr	r2, [pc, #52]	@ (800148c <HAL_UART_MspDeInit+0x68>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d10d      	bne.n	8001476 <HAL_UART_MspDeInit+0x52>
    __HAL_RCC_USART1_CLK_DISABLE();
 800145a:	4b0a      	ldr	r3, [pc, #40]	@ (8001484 <HAL_UART_MspDeInit+0x60>)
 800145c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800145e:	4b09      	ldr	r3, [pc, #36]	@ (8001484 <HAL_UART_MspDeInit+0x60>)
 8001460:	490b      	ldr	r1, [pc, #44]	@ (8001490 <HAL_UART_MspDeInit+0x6c>)
 8001462:	400a      	ands	r2, r1
 8001464:	635a      	str	r2, [r3, #52]	@ 0x34
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8001466:	23c0      	movs	r3, #192	@ 0xc0
 8001468:	00da      	lsls	r2, r3, #3
 800146a:	23a0      	movs	r3, #160	@ 0xa0
 800146c:	05db      	lsls	r3, r3, #23
 800146e:	0011      	movs	r1, r2
 8001470:	0018      	movs	r0, r3
 8001472:	f001 fc2f 	bl	8002cd4 <HAL_GPIO_DeInit>
}
 8001476:	46c0      	nop			@ (mov r8, r8)
 8001478:	46bd      	mov	sp, r7
 800147a:	b002      	add	sp, #8
 800147c:	bd80      	pop	{r7, pc}
 800147e:	46c0      	nop			@ (mov r8, r8)
 8001480:	40004800 	.word	0x40004800
 8001484:	40021000 	.word	0x40021000
 8001488:	fffbffff 	.word	0xfffbffff
 800148c:	40013800 	.word	0x40013800
 8001490:	ffffbfff 	.word	0xffffbfff

08001494 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4a06      	ldr	r2, [pc, #24]	@ (80014bc <HAL_RTC_MspInit+0x28>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d106      	bne.n	80014b4 <HAL_RTC_MspInit+0x20>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80014a6:	4b06      	ldr	r3, [pc, #24]	@ (80014c0 <HAL_RTC_MspInit+0x2c>)
 80014a8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80014aa:	4b05      	ldr	r3, [pc, #20]	@ (80014c0 <HAL_RTC_MspInit+0x2c>)
 80014ac:	2180      	movs	r1, #128	@ 0x80
 80014ae:	02c9      	lsls	r1, r1, #11
 80014b0:	430a      	orrs	r2, r1
 80014b2:	651a      	str	r2, [r3, #80]	@ 0x50

    /* USER CODE END RTC_MspInit 1 */

  }

}
 80014b4:	46c0      	nop			@ (mov r8, r8)
 80014b6:	46bd      	mov	sp, r7
 80014b8:	b002      	add	sp, #8
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	40002800 	.word	0x40002800
 80014c0:	40021000 	.word	0x40021000

080014c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014c8:	46c0      	nop			@ (mov r8, r8)
 80014ca:	e7fd      	b.n	80014c8 <NMI_Handler+0x4>

080014cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014d0:	46c0      	nop			@ (mov r8, r8)
 80014d2:	e7fd      	b.n	80014d0 <HardFault_Handler+0x4>

080014d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80014d8:	46c0      	nop			@ (mov r8, r8)
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}

080014de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014de:	b580      	push	{r7, lr}
 80014e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014e2:	46c0      	nop			@ (mov r8, r8)
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}

080014e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014ec:	f000 fbdc 	bl	8001ca8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014f0:	46c0      	nop			@ (mov r8, r8)
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
	...

080014f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b086      	sub	sp, #24
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001500:	4a14      	ldr	r2, [pc, #80]	@ (8001554 <_sbrk+0x5c>)
 8001502:	4b15      	ldr	r3, [pc, #84]	@ (8001558 <_sbrk+0x60>)
 8001504:	1ad3      	subs	r3, r2, r3
 8001506:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800150c:	4b13      	ldr	r3, [pc, #76]	@ (800155c <_sbrk+0x64>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	2b00      	cmp	r3, #0
 8001512:	d102      	bne.n	800151a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001514:	4b11      	ldr	r3, [pc, #68]	@ (800155c <_sbrk+0x64>)
 8001516:	4a12      	ldr	r2, [pc, #72]	@ (8001560 <_sbrk+0x68>)
 8001518:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800151a:	4b10      	ldr	r3, [pc, #64]	@ (800155c <_sbrk+0x64>)
 800151c:	681a      	ldr	r2, [r3, #0]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	18d3      	adds	r3, r2, r3
 8001522:	693a      	ldr	r2, [r7, #16]
 8001524:	429a      	cmp	r2, r3
 8001526:	d207      	bcs.n	8001538 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001528:	f004 ff52 	bl	80063d0 <__errno>
 800152c:	0003      	movs	r3, r0
 800152e:	220c      	movs	r2, #12
 8001530:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001532:	2301      	movs	r3, #1
 8001534:	425b      	negs	r3, r3
 8001536:	e009      	b.n	800154c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001538:	4b08      	ldr	r3, [pc, #32]	@ (800155c <_sbrk+0x64>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800153e:	4b07      	ldr	r3, [pc, #28]	@ (800155c <_sbrk+0x64>)
 8001540:	681a      	ldr	r2, [r3, #0]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	18d2      	adds	r2, r2, r3
 8001546:	4b05      	ldr	r3, [pc, #20]	@ (800155c <_sbrk+0x64>)
 8001548:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800154a:	68fb      	ldr	r3, [r7, #12]
}
 800154c:	0018      	movs	r0, r3
 800154e:	46bd      	mov	sp, r7
 8001550:	b006      	add	sp, #24
 8001552:	bd80      	pop	{r7, pc}
 8001554:	20005000 	.word	0x20005000
 8001558:	00000400 	.word	0x00000400
 800155c:	20000260 	.word	0x20000260
 8001560:	200003c8 	.word	0x200003c8

08001564 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001568:	46c0      	nop			@ (mov r8, r8)
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
	...

08001570 <scan_i2c_bus>:
uint16_t calculated_temp;
uint8_t  calculated_hum;
int16_t i2c_error_code = 0;

void scan_i2c_bus(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
	// we re-set these to false because we want to check this every time for safety
    has_sensor_1 = false;
 8001574:	4b0f      	ldr	r3, [pc, #60]	@ (80015b4 <scan_i2c_bus+0x44>)
 8001576:	2200      	movs	r2, #0
 8001578:	701a      	strb	r2, [r3, #0]
    has_sensor_2 = false;
 800157a:	4b0f      	ldr	r3, [pc, #60]	@ (80015b8 <scan_i2c_bus+0x48>)
 800157c:	2200      	movs	r2, #0
 800157e:	701a      	strb	r2, [r3, #0]

    if (HAL_I2C_IsDeviceReady(&hi2c1, 68 << 1, 1, 10) == HAL_OK) has_sensor_1 = true;
 8001580:	480e      	ldr	r0, [pc, #56]	@ (80015bc <scan_i2c_bus+0x4c>)
 8001582:	230a      	movs	r3, #10
 8001584:	2201      	movs	r2, #1
 8001586:	2188      	movs	r1, #136	@ 0x88
 8001588:	f001 ffac 	bl	80034e4 <HAL_I2C_IsDeviceReady>
 800158c:	1e03      	subs	r3, r0, #0
 800158e:	d102      	bne.n	8001596 <scan_i2c_bus+0x26>
 8001590:	4b08      	ldr	r3, [pc, #32]	@ (80015b4 <scan_i2c_bus+0x44>)
 8001592:	2201      	movs	r2, #1
 8001594:	701a      	strb	r2, [r3, #0]
    if (HAL_I2C_IsDeviceReady(&hi2c1, 70 << 1, 1, 10) == HAL_OK) has_sensor_2 = true;
 8001596:	4809      	ldr	r0, [pc, #36]	@ (80015bc <scan_i2c_bus+0x4c>)
 8001598:	230a      	movs	r3, #10
 800159a:	2201      	movs	r2, #1
 800159c:	218c      	movs	r1, #140	@ 0x8c
 800159e:	f001 ffa1 	bl	80034e4 <HAL_I2C_IsDeviceReady>
 80015a2:	1e03      	subs	r3, r0, #0
 80015a4:	d102      	bne.n	80015ac <scan_i2c_bus+0x3c>
 80015a6:	4b04      	ldr	r3, [pc, #16]	@ (80015b8 <scan_i2c_bus+0x48>)
 80015a8:	2201      	movs	r2, #1
 80015aa:	701a      	strb	r2, [r3, #0]
}
 80015ac:	46c0      	nop			@ (mov r8, r8)
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	46c0      	nop			@ (mov r8, r8)
 80015b4:	20000264 	.word	0x20000264
 80015b8:	20000265 	.word	0x20000265
 80015bc:	200000d4 	.word	0x200000d4

080015c0 <sensor_init_and_read>:

bool sensor_init_and_read(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0
    if (!has_sensor_1 && !has_sensor_2) {
 80015c4:	4b37      	ldr	r3, [pc, #220]	@ (80016a4 <sensor_init_and_read+0xe4>)
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	2201      	movs	r2, #1
 80015ca:	4053      	eors	r3, r2
 80015cc:	b2db      	uxtb	r3, r3
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d00b      	beq.n	80015ea <sensor_init_and_read+0x2a>
 80015d2:	4b35      	ldr	r3, [pc, #212]	@ (80016a8 <sensor_init_and_read+0xe8>)
 80015d4:	781b      	ldrb	r3, [r3, #0]
 80015d6:	2201      	movs	r2, #1
 80015d8:	4053      	eors	r3, r2
 80015da:	b2db      	uxtb	r3, r3
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d004      	beq.n	80015ea <sensor_init_and_read+0x2a>
    	i2c_error_code = NO_SENSORS_FOUND;
 80015e0:	4b32      	ldr	r3, [pc, #200]	@ (80016ac <sensor_init_and_read+0xec>)
 80015e2:	2201      	movs	r2, #1
 80015e4:	801a      	strh	r2, [r3, #0]
        return false;
 80015e6:	2300      	movs	r3, #0
 80015e8:	e058      	b.n	800169c <sensor_init_and_read+0xdc>
    }

    i2c_error_code = NO_ERROR;
 80015ea:	4b30      	ldr	r3, [pc, #192]	@ (80016ac <sensor_init_and_read+0xec>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	801a      	strh	r2, [r3, #0]
    HAL_Delay(100);
 80015f0:	2064      	movs	r0, #100	@ 0x64
 80015f2:	f000 fb75 	bl	8001ce0 <HAL_Delay>

    if (has_sensor_1) {
 80015f6:	4b2b      	ldr	r3, [pc, #172]	@ (80016a4 <sensor_init_and_read+0xe4>)
 80015f8:	781b      	ldrb	r3, [r3, #0]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d015      	beq.n	800162a <sensor_init_and_read+0x6a>
        sht4x_init(SHT43_I2C_ADDR_44);
 80015fe:	2044      	movs	r0, #68	@ 0x44
 8001600:	f000 fa24 	bl	8001a4c <sht4x_init>
        sht4x_soft_reset();
 8001604:	f000 fa96 	bl	8001b34 <sht4x_soft_reset>
        sensirion_i2c_hal_sleep_usec(10000);
 8001608:	4b29      	ldr	r3, [pc, #164]	@ (80016b0 <sensor_init_and_read+0xf0>)
 800160a:	0018      	movs	r0, r3
 800160c:	f000 f9f4 	bl	80019f8 <sensirion_i2c_hal_sleep_usec>
        sht4x_init(SHT43_I2C_ADDR_44);
 8001610:	2044      	movs	r0, #68	@ 0x44
 8001612:	f000 fa1b 	bl	8001a4c <sht4x_init>
        i2c_error_code = sht4x_measure_high_precision_ticks(&temp_ticks_1, &hum_ticks_1);
 8001616:	4a27      	ldr	r2, [pc, #156]	@ (80016b4 <sensor_init_and_read+0xf4>)
 8001618:	4b27      	ldr	r3, [pc, #156]	@ (80016b8 <sensor_init_and_read+0xf8>)
 800161a:	0011      	movs	r1, r2
 800161c:	0018      	movs	r0, r3
 800161e:	f000 fa25 	bl	8001a6c <sht4x_measure_high_precision_ticks>
 8001622:	0003      	movs	r3, r0
 8001624:	001a      	movs	r2, r3
 8001626:	4b21      	ldr	r3, [pc, #132]	@ (80016ac <sensor_init_and_read+0xec>)
 8001628:	801a      	strh	r2, [r3, #0]
    }

    if (has_sensor_2) {
 800162a:	4b1f      	ldr	r3, [pc, #124]	@ (80016a8 <sensor_init_and_read+0xe8>)
 800162c:	781b      	ldrb	r3, [r3, #0]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d015      	beq.n	800165e <sensor_init_and_read+0x9e>
        sht4x_init(SHT40_I2C_ADDR_46);
 8001632:	2046      	movs	r0, #70	@ 0x46
 8001634:	f000 fa0a 	bl	8001a4c <sht4x_init>
        sht4x_soft_reset();
 8001638:	f000 fa7c 	bl	8001b34 <sht4x_soft_reset>
        sensirion_i2c_hal_sleep_usec(10000);
 800163c:	4b1c      	ldr	r3, [pc, #112]	@ (80016b0 <sensor_init_and_read+0xf0>)
 800163e:	0018      	movs	r0, r3
 8001640:	f000 f9da 	bl	80019f8 <sensirion_i2c_hal_sleep_usec>
        sht4x_init(SHT40_I2C_ADDR_46);
 8001644:	2046      	movs	r0, #70	@ 0x46
 8001646:	f000 fa01 	bl	8001a4c <sht4x_init>
        i2c_error_code = sht4x_measure_high_precision_ticks(&temp_ticks_2, &hum_ticks_2);
 800164a:	4a1c      	ldr	r2, [pc, #112]	@ (80016bc <sensor_init_and_read+0xfc>)
 800164c:	4b1c      	ldr	r3, [pc, #112]	@ (80016c0 <sensor_init_and_read+0x100>)
 800164e:	0011      	movs	r1, r2
 8001650:	0018      	movs	r0, r3
 8001652:	f000 fa0b 	bl	8001a6c <sht4x_measure_high_precision_ticks>
 8001656:	0003      	movs	r3, r0
 8001658:	001a      	movs	r2, r3
 800165a:	4b14      	ldr	r3, [pc, #80]	@ (80016ac <sensor_init_and_read+0xec>)
 800165c:	801a      	strh	r2, [r3, #0]
    }

    calculated_temp            = (temp_ticks_1 / 100U) + 55U;
 800165e:	4b16      	ldr	r3, [pc, #88]	@ (80016b8 <sensor_init_and_read+0xf8>)
 8001660:	881b      	ldrh	r3, [r3, #0]
 8001662:	2164      	movs	r1, #100	@ 0x64
 8001664:	0018      	movs	r0, r3
 8001666:	f7fe fd61 	bl	800012c <__udivsi3>
 800166a:	0003      	movs	r3, r0
 800166c:	b29b      	uxth	r3, r3
 800166e:	3337      	adds	r3, #55	@ 0x37
 8001670:	b29a      	uxth	r2, r3
 8001672:	4b14      	ldr	r3, [pc, #80]	@ (80016c4 <sensor_init_and_read+0x104>)
 8001674:	801a      	strh	r2, [r3, #0]
//    uint16_t calculated_temp_2 = (temp_ticks_2 / 100U) + 55U;
    calculated_hum             = (hum_ticks_1 / 100U);
 8001676:	4b0f      	ldr	r3, [pc, #60]	@ (80016b4 <sensor_init_and_read+0xf4>)
 8001678:	881b      	ldrh	r3, [r3, #0]
 800167a:	2164      	movs	r1, #100	@ 0x64
 800167c:	0018      	movs	r0, r3
 800167e:	f7fe fd55 	bl	800012c <__udivsi3>
 8001682:	0003      	movs	r3, r0
 8001684:	b29b      	uxth	r3, r3
 8001686:	b2da      	uxtb	r2, r3
 8001688:	4b0f      	ldr	r3, [pc, #60]	@ (80016c8 <sensor_init_and_read+0x108>)
 800168a:	701a      	strb	r2, [r3, #0]

    // convert to absolute unsigned values
//    uint8_t temp_delta = (uint8_t)abs(temp_diff);
//    uint8_t hum_delta  = (uint8_t)abs(hum_diff);

    if (i2c_error_code) {
 800168c:	4b07      	ldr	r3, [pc, #28]	@ (80016ac <sensor_init_and_read+0xec>)
 800168e:	2200      	movs	r2, #0
 8001690:	5e9b      	ldrsh	r3, [r3, r2]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <sensor_init_and_read+0xda>
        return false;
 8001696:	2300      	movs	r3, #0
 8001698:	e000      	b.n	800169c <sensor_init_and_read+0xdc>
    }
    return true;
 800169a:	2301      	movs	r3, #1
}
 800169c:	0018      	movs	r0, r3
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	46c0      	nop			@ (mov r8, r8)
 80016a4:	20000264 	.word	0x20000264
 80016a8:	20000265 	.word	0x20000265
 80016ac:	20000272 	.word	0x20000272
 80016b0:	00002710 	.word	0x00002710
 80016b4:	20000268 	.word	0x20000268
 80016b8:	20000266 	.word	0x20000266
 80016bc:	2000026c 	.word	0x2000026c
 80016c0:	2000026a 	.word	0x2000026a
 80016c4:	2000026e 	.word	0x2000026e
 80016c8:	20000270 	.word	0x20000270

080016cc <sensirion_common_bytes_to_uint16_t>:
 */

#include "sensirion_common.h"
#include "sensirion_config.h"

uint16_t sensirion_common_bytes_to_uint16_t(const uint8_t* bytes) {
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
    return (uint16_t)bytes[0] << 8 | (uint16_t)bytes[1];
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	b21b      	sxth	r3, r3
 80016da:	021b      	lsls	r3, r3, #8
 80016dc:	b21a      	sxth	r2, r3
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	3301      	adds	r3, #1
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	b21b      	sxth	r3, r3
 80016e6:	4313      	orrs	r3, r2
 80016e8:	b21b      	sxth	r3, r3
 80016ea:	b29b      	uxth	r3, r3
}
 80016ec:	0018      	movs	r0, r3
 80016ee:	46bd      	mov	sp, r7
 80016f0:	b002      	add	sp, #8
 80016f2:	bd80      	pop	{r7, pc}

080016f4 <sensirion_i2c_generate_crc>:
#include "sensirion_i2c.h"
#include "sensirion_common.h"
#include "sensirion_config.h"
#include "sensirion_i2c_hal.h"

uint8_t sensirion_i2c_generate_crc(const uint8_t* data, uint16_t count) {
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b084      	sub	sp, #16
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
 80016fc:	000a      	movs	r2, r1
 80016fe:	1cbb      	adds	r3, r7, #2
 8001700:	801a      	strh	r2, [r3, #0]
    uint16_t current_byte;
    uint8_t crc = CRC8_INIT;
 8001702:	230d      	movs	r3, #13
 8001704:	18fb      	adds	r3, r7, r3
 8001706:	22ff      	movs	r2, #255	@ 0xff
 8001708:	701a      	strb	r2, [r3, #0]
    uint8_t crc_bit;

    /* calculates 8-Bit checksum with given polynomial */
    for (current_byte = 0; current_byte < count; ++current_byte) {
 800170a:	230e      	movs	r3, #14
 800170c:	18fb      	adds	r3, r7, r3
 800170e:	2200      	movs	r2, #0
 8001710:	801a      	strh	r2, [r3, #0]
 8001712:	e038      	b.n	8001786 <sensirion_i2c_generate_crc+0x92>
        crc ^= (data[current_byte]);
 8001714:	230e      	movs	r3, #14
 8001716:	18fb      	adds	r3, r7, r3
 8001718:	881b      	ldrh	r3, [r3, #0]
 800171a:	687a      	ldr	r2, [r7, #4]
 800171c:	18d3      	adds	r3, r2, r3
 800171e:	7819      	ldrb	r1, [r3, #0]
 8001720:	220d      	movs	r2, #13
 8001722:	18bb      	adds	r3, r7, r2
 8001724:	18ba      	adds	r2, r7, r2
 8001726:	7812      	ldrb	r2, [r2, #0]
 8001728:	404a      	eors	r2, r1
 800172a:	701a      	strb	r2, [r3, #0]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 800172c:	230c      	movs	r3, #12
 800172e:	18fb      	adds	r3, r7, r3
 8001730:	2208      	movs	r2, #8
 8001732:	701a      	strb	r2, [r3, #0]
 8001734:	e01c      	b.n	8001770 <sensirion_i2c_generate_crc+0x7c>
            if (crc & 0x80)
 8001736:	210d      	movs	r1, #13
 8001738:	187b      	adds	r3, r7, r1
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	b25b      	sxtb	r3, r3
 800173e:	2b00      	cmp	r3, #0
 8001740:	da0a      	bge.n	8001758 <sensirion_i2c_generate_crc+0x64>
                crc = (crc << 1) ^ CRC8_POLYNOMIAL;
 8001742:	187b      	adds	r3, r7, r1
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	b25b      	sxtb	r3, r3
 8001748:	18db      	adds	r3, r3, r3
 800174a:	b25b      	sxtb	r3, r3
 800174c:	2231      	movs	r2, #49	@ 0x31
 800174e:	4053      	eors	r3, r2
 8001750:	b25a      	sxtb	r2, r3
 8001752:	187b      	adds	r3, r7, r1
 8001754:	701a      	strb	r2, [r3, #0]
 8001756:	e005      	b.n	8001764 <sensirion_i2c_generate_crc+0x70>
            else
                crc = (crc << 1);
 8001758:	230d      	movs	r3, #13
 800175a:	18fa      	adds	r2, r7, r3
 800175c:	18fb      	adds	r3, r7, r3
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	18db      	adds	r3, r3, r3
 8001762:	7013      	strb	r3, [r2, #0]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 8001764:	220c      	movs	r2, #12
 8001766:	18bb      	adds	r3, r7, r2
 8001768:	18ba      	adds	r2, r7, r2
 800176a:	7812      	ldrb	r2, [r2, #0]
 800176c:	3a01      	subs	r2, #1
 800176e:	701a      	strb	r2, [r3, #0]
 8001770:	230c      	movs	r3, #12
 8001772:	18fb      	adds	r3, r7, r3
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d1dd      	bne.n	8001736 <sensirion_i2c_generate_crc+0x42>
    for (current_byte = 0; current_byte < count; ++current_byte) {
 800177a:	220e      	movs	r2, #14
 800177c:	18bb      	adds	r3, r7, r2
 800177e:	18ba      	adds	r2, r7, r2
 8001780:	8812      	ldrh	r2, [r2, #0]
 8001782:	3201      	adds	r2, #1
 8001784:	801a      	strh	r2, [r3, #0]
 8001786:	230e      	movs	r3, #14
 8001788:	18fa      	adds	r2, r7, r3
 800178a:	1cbb      	adds	r3, r7, #2
 800178c:	8812      	ldrh	r2, [r2, #0]
 800178e:	881b      	ldrh	r3, [r3, #0]
 8001790:	429a      	cmp	r2, r3
 8001792:	d3bf      	bcc.n	8001714 <sensirion_i2c_generate_crc+0x20>
        }
    }
    return crc;
 8001794:	230d      	movs	r3, #13
 8001796:	18fb      	adds	r3, r7, r3
 8001798:	781b      	ldrb	r3, [r3, #0]
}
 800179a:	0018      	movs	r0, r3
 800179c:	46bd      	mov	sp, r7
 800179e:	b004      	add	sp, #16
 80017a0:	bd80      	pop	{r7, pc}

080017a2 <sensirion_i2c_check_crc>:

int8_t sensirion_i2c_check_crc(const uint8_t* data, uint16_t count,
                               uint8_t checksum) {
 80017a2:	b580      	push	{r7, lr}
 80017a4:	b082      	sub	sp, #8
 80017a6:	af00      	add	r7, sp, #0
 80017a8:	6078      	str	r0, [r7, #4]
 80017aa:	0008      	movs	r0, r1
 80017ac:	0011      	movs	r1, r2
 80017ae:	1cbb      	adds	r3, r7, #2
 80017b0:	1c02      	adds	r2, r0, #0
 80017b2:	801a      	strh	r2, [r3, #0]
 80017b4:	1c7b      	adds	r3, r7, #1
 80017b6:	1c0a      	adds	r2, r1, #0
 80017b8:	701a      	strb	r2, [r3, #0]
    if (sensirion_i2c_generate_crc(data, count) != checksum)
 80017ba:	1cbb      	adds	r3, r7, #2
 80017bc:	881a      	ldrh	r2, [r3, #0]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	0011      	movs	r1, r2
 80017c2:	0018      	movs	r0, r3
 80017c4:	f7ff ff96 	bl	80016f4 <sensirion_i2c_generate_crc>
 80017c8:	0003      	movs	r3, r0
 80017ca:	001a      	movs	r2, r3
 80017cc:	1c7b      	adds	r3, r7, #1
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d001      	beq.n	80017d8 <sensirion_i2c_check_crc+0x36>
        return CRC_ERROR;
 80017d4:	2301      	movs	r3, #1
 80017d6:	e000      	b.n	80017da <sensirion_i2c_check_crc+0x38>
    return NO_ERROR;
 80017d8:	2300      	movs	r3, #0
}
 80017da:	0018      	movs	r0, r3
 80017dc:	46bd      	mov	sp, r7
 80017de:	b002      	add	sp, #8
 80017e0:	bd80      	pop	{r7, pc}

080017e2 <sensirion_i2c_add_command8_to_buffer>:
    buffer[offset++] = (uint8_t)((command & 0x00FF) >> 0);
    return offset;
}

uint16_t sensirion_i2c_add_command8_to_buffer(uint8_t* buffer, uint16_t offset,
                                              uint8_t command) {
 80017e2:	b580      	push	{r7, lr}
 80017e4:	b082      	sub	sp, #8
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	6078      	str	r0, [r7, #4]
 80017ea:	0008      	movs	r0, r1
 80017ec:	0011      	movs	r1, r2
 80017ee:	1cbb      	adds	r3, r7, #2
 80017f0:	1c02      	adds	r2, r0, #0
 80017f2:	801a      	strh	r2, [r3, #0]
 80017f4:	1c7b      	adds	r3, r7, #1
 80017f6:	1c0a      	adds	r2, r1, #0
 80017f8:	701a      	strb	r2, [r3, #0]
    buffer[offset++] = command;
 80017fa:	1cbb      	adds	r3, r7, #2
 80017fc:	881b      	ldrh	r3, [r3, #0]
 80017fe:	1cba      	adds	r2, r7, #2
 8001800:	1c59      	adds	r1, r3, #1
 8001802:	8011      	strh	r1, [r2, #0]
 8001804:	001a      	movs	r2, r3
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	189b      	adds	r3, r3, r2
 800180a:	1c7a      	adds	r2, r7, #1
 800180c:	7812      	ldrb	r2, [r2, #0]
 800180e:	701a      	strb	r2, [r3, #0]
    return offset;
 8001810:	1cbb      	adds	r3, r7, #2
 8001812:	881b      	ldrh	r3, [r3, #0]
}
 8001814:	0018      	movs	r0, r3
 8001816:	46bd      	mov	sp, r7
 8001818:	b002      	add	sp, #8
 800181a:	bd80      	pop	{r7, pc}

0800181c <sensirion_i2c_write_data>:

    return offset;
}

int16_t sensirion_i2c_write_data(uint8_t address, const uint8_t* data,
                                 uint16_t data_length) {
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	6039      	str	r1, [r7, #0]
 8001824:	0011      	movs	r1, r2
 8001826:	1dfb      	adds	r3, r7, #7
 8001828:	1c02      	adds	r2, r0, #0
 800182a:	701a      	strb	r2, [r3, #0]
 800182c:	1d3b      	adds	r3, r7, #4
 800182e:	1c0a      	adds	r2, r1, #0
 8001830:	801a      	strh	r2, [r3, #0]
    return sensirion_i2c_hal_write(address, data, data_length);
 8001832:	1d3b      	adds	r3, r7, #4
 8001834:	881b      	ldrh	r3, [r3, #0]
 8001836:	b2da      	uxtb	r2, r3
 8001838:	6839      	ldr	r1, [r7, #0]
 800183a:	1dfb      	adds	r3, r7, #7
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	0018      	movs	r0, r3
 8001840:	f000 f8b8 	bl	80019b4 <sensirion_i2c_hal_write>
 8001844:	0003      	movs	r3, r0
}
 8001846:	0018      	movs	r0, r3
 8001848:	46bd      	mov	sp, r7
 800184a:	b002      	add	sp, #8
 800184c:	bd80      	pop	{r7, pc}

0800184e <sensirion_i2c_read_data_inplace>:

int16_t sensirion_i2c_read_data_inplace(uint8_t address, uint8_t* buffer,
                                        uint16_t expected_data_length) {
 800184e:	b5b0      	push	{r4, r5, r7, lr}
 8001850:	b084      	sub	sp, #16
 8001852:	af00      	add	r7, sp, #0
 8001854:	6039      	str	r1, [r7, #0]
 8001856:	0011      	movs	r1, r2
 8001858:	1dfb      	adds	r3, r7, #7
 800185a:	1c02      	adds	r2, r0, #0
 800185c:	701a      	strb	r2, [r3, #0]
 800185e:	1d3b      	adds	r3, r7, #4
 8001860:	1c0a      	adds	r2, r1, #0
 8001862:	801a      	strh	r2, [r3, #0]
    int16_t error;
    uint16_t i, j;
    uint16_t size = (expected_data_length / SENSIRION_WORD_SIZE) *
 8001864:	1d3b      	adds	r3, r7, #4
 8001866:	881b      	ldrh	r3, [r3, #0]
 8001868:	085b      	lsrs	r3, r3, #1
 800186a:	b29b      	uxth	r3, r3
 800186c:	220a      	movs	r2, #10
 800186e:	18ba      	adds	r2, r7, r2
 8001870:	1c19      	adds	r1, r3, #0
 8001872:	1c0b      	adds	r3, r1, #0
 8001874:	18db      	adds	r3, r3, r3
 8001876:	185b      	adds	r3, r3, r1
 8001878:	8013      	strh	r3, [r2, #0]
                    (SENSIRION_WORD_SIZE + CRC8_LEN);

    if (expected_data_length % SENSIRION_WORD_SIZE != 0) {
 800187a:	1d3b      	adds	r3, r7, #4
 800187c:	881b      	ldrh	r3, [r3, #0]
 800187e:	2201      	movs	r2, #1
 8001880:	4013      	ands	r3, r2
 8001882:	b29b      	uxth	r3, r3
 8001884:	2b00      	cmp	r3, #0
 8001886:	d001      	beq.n	800188c <sensirion_i2c_read_data_inplace+0x3e>
        return BYTE_NUM_ERROR;
 8001888:	2304      	movs	r3, #4
 800188a:	e06c      	b.n	8001966 <sensirion_i2c_read_data_inplace+0x118>
    }

    error = sensirion_i2c_hal_read(address, buffer, size);
 800188c:	230a      	movs	r3, #10
 800188e:	18fb      	adds	r3, r7, r3
 8001890:	881b      	ldrh	r3, [r3, #0]
 8001892:	b2da      	uxtb	r2, r3
 8001894:	6839      	ldr	r1, [r7, #0]
 8001896:	1dfb      	adds	r3, r7, #7
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	0018      	movs	r0, r3
 800189c:	f000 f868 	bl	8001970 <sensirion_i2c_hal_read>
 80018a0:	0003      	movs	r3, r0
 80018a2:	001a      	movs	r2, r3
 80018a4:	2108      	movs	r1, #8
 80018a6:	187b      	adds	r3, r7, r1
 80018a8:	801a      	strh	r2, [r3, #0]
    if (error) {
 80018aa:	000a      	movs	r2, r1
 80018ac:	18bb      	adds	r3, r7, r2
 80018ae:	2100      	movs	r1, #0
 80018b0:	5e5b      	ldrsh	r3, [r3, r1]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d003      	beq.n	80018be <sensirion_i2c_read_data_inplace+0x70>
        return error;
 80018b6:	18bb      	adds	r3, r7, r2
 80018b8:	2200      	movs	r2, #0
 80018ba:	5e9b      	ldrsh	r3, [r3, r2]
 80018bc:	e053      	b.n	8001966 <sensirion_i2c_read_data_inplace+0x118>
    }

    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 80018be:	230e      	movs	r3, #14
 80018c0:	18fb      	adds	r3, r7, r3
 80018c2:	2200      	movs	r2, #0
 80018c4:	801a      	strh	r2, [r3, #0]
 80018c6:	230c      	movs	r3, #12
 80018c8:	18fb      	adds	r3, r7, r3
 80018ca:	2200      	movs	r2, #0
 80018cc:	801a      	strh	r2, [r3, #0]
 80018ce:	e041      	b.n	8001954 <sensirion_i2c_read_data_inplace+0x106>

        error = sensirion_i2c_check_crc(&buffer[i], SENSIRION_WORD_SIZE,
 80018d0:	210e      	movs	r1, #14
 80018d2:	187b      	adds	r3, r7, r1
 80018d4:	881b      	ldrh	r3, [r3, #0]
 80018d6:	683a      	ldr	r2, [r7, #0]
 80018d8:	18d0      	adds	r0, r2, r3
                                        buffer[i + SENSIRION_WORD_SIZE]);
 80018da:	187b      	adds	r3, r7, r1
 80018dc:	881b      	ldrh	r3, [r3, #0]
 80018de:	3302      	adds	r3, #2
 80018e0:	683a      	ldr	r2, [r7, #0]
 80018e2:	18d3      	adds	r3, r2, r3
        error = sensirion_i2c_check_crc(&buffer[i], SENSIRION_WORD_SIZE,
 80018e4:	781b      	ldrb	r3, [r3, #0]
 80018e6:	001a      	movs	r2, r3
 80018e8:	2102      	movs	r1, #2
 80018ea:	f7ff ff5a 	bl	80017a2 <sensirion_i2c_check_crc>
 80018ee:	0003      	movs	r3, r0
 80018f0:	001a      	movs	r2, r3
 80018f2:	2108      	movs	r1, #8
 80018f4:	187b      	adds	r3, r7, r1
 80018f6:	801a      	strh	r2, [r3, #0]
        if (error) {
 80018f8:	000a      	movs	r2, r1
 80018fa:	18bb      	adds	r3, r7, r2
 80018fc:	2100      	movs	r1, #0
 80018fe:	5e5b      	ldrsh	r3, [r3, r1]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d003      	beq.n	800190c <sensirion_i2c_read_data_inplace+0xbe>
            return error;
 8001904:	18bb      	adds	r3, r7, r2
 8001906:	2200      	movs	r2, #0
 8001908:	5e9b      	ldrsh	r3, [r3, r2]
 800190a:	e02c      	b.n	8001966 <sensirion_i2c_read_data_inplace+0x118>
        }
        buffer[j++] = buffer[i];
 800190c:	240e      	movs	r4, #14
 800190e:	193b      	adds	r3, r7, r4
 8001910:	881b      	ldrh	r3, [r3, #0]
 8001912:	683a      	ldr	r2, [r7, #0]
 8001914:	18d2      	adds	r2, r2, r3
 8001916:	250c      	movs	r5, #12
 8001918:	197b      	adds	r3, r7, r5
 800191a:	881b      	ldrh	r3, [r3, #0]
 800191c:	1979      	adds	r1, r7, r5
 800191e:	1c58      	adds	r0, r3, #1
 8001920:	8008      	strh	r0, [r1, #0]
 8001922:	0019      	movs	r1, r3
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	185b      	adds	r3, r3, r1
 8001928:	7812      	ldrb	r2, [r2, #0]
 800192a:	701a      	strb	r2, [r3, #0]
        buffer[j++] = buffer[i + 1];
 800192c:	193b      	adds	r3, r7, r4
 800192e:	881b      	ldrh	r3, [r3, #0]
 8001930:	3301      	adds	r3, #1
 8001932:	683a      	ldr	r2, [r7, #0]
 8001934:	18d2      	adds	r2, r2, r3
 8001936:	197b      	adds	r3, r7, r5
 8001938:	881b      	ldrh	r3, [r3, #0]
 800193a:	1979      	adds	r1, r7, r5
 800193c:	1c58      	adds	r0, r3, #1
 800193e:	8008      	strh	r0, [r1, #0]
 8001940:	0019      	movs	r1, r3
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	185b      	adds	r3, r3, r1
 8001946:	7812      	ldrb	r2, [r2, #0]
 8001948:	701a      	strb	r2, [r3, #0]
    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 800194a:	193b      	adds	r3, r7, r4
 800194c:	193a      	adds	r2, r7, r4
 800194e:	8812      	ldrh	r2, [r2, #0]
 8001950:	3203      	adds	r2, #3
 8001952:	801a      	strh	r2, [r3, #0]
 8001954:	230e      	movs	r3, #14
 8001956:	18fa      	adds	r2, r7, r3
 8001958:	230a      	movs	r3, #10
 800195a:	18fb      	adds	r3, r7, r3
 800195c:	8812      	ldrh	r2, [r2, #0]
 800195e:	881b      	ldrh	r3, [r3, #0]
 8001960:	429a      	cmp	r2, r3
 8001962:	d3b5      	bcc.n	80018d0 <sensirion_i2c_read_data_inplace+0x82>
    }

    return NO_ERROR;
 8001964:	2300      	movs	r3, #0
}
 8001966:	0018      	movs	r0, r3
 8001968:	46bd      	mov	sp, r7
 800196a:	b004      	add	sp, #16
 800196c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001970 <sensirion_i2c_hal_read>:

void sensirion_i2c_hal_free(void) {
    /* nothing to free */
}

int8_t sensirion_i2c_hal_read(uint8_t address, uint8_t* data, uint8_t count) {
 8001970:	b590      	push	{r4, r7, lr}
 8001972:	b085      	sub	sp, #20
 8001974:	af02      	add	r7, sp, #8
 8001976:	6039      	str	r1, [r7, #0]
 8001978:	0011      	movs	r1, r2
 800197a:	1dfb      	adds	r3, r7, #7
 800197c:	1c02      	adds	r2, r0, #0
 800197e:	701a      	strb	r2, [r3, #0]
 8001980:	1dbb      	adds	r3, r7, #6
 8001982:	1c0a      	adds	r2, r1, #0
 8001984:	701a      	strb	r2, [r3, #0]
    return (int8_t)HAL_I2C_Master_Receive(&hi2c1, (uint16_t)(address << 1), data, count, 100);
 8001986:	1dfb      	adds	r3, r7, #7
 8001988:	781b      	ldrb	r3, [r3, #0]
 800198a:	b29b      	uxth	r3, r3
 800198c:	18db      	adds	r3, r3, r3
 800198e:	b299      	uxth	r1, r3
 8001990:	1dbb      	adds	r3, r7, #6
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	b29b      	uxth	r3, r3
 8001996:	683a      	ldr	r2, [r7, #0]
 8001998:	4805      	ldr	r0, [pc, #20]	@ (80019b0 <sensirion_i2c_hal_read+0x40>)
 800199a:	2464      	movs	r4, #100	@ 0x64
 800199c:	9400      	str	r4, [sp, #0]
 800199e:	f001 fc99 	bl	80032d4 <HAL_I2C_Master_Receive>
 80019a2:	0003      	movs	r3, r0
 80019a4:	b25b      	sxtb	r3, r3
}
 80019a6:	0018      	movs	r0, r3
 80019a8:	46bd      	mov	sp, r7
 80019aa:	b003      	add	sp, #12
 80019ac:	bd90      	pop	{r4, r7, pc}
 80019ae:	46c0      	nop			@ (mov r8, r8)
 80019b0:	200000d4 	.word	0x200000d4

080019b4 <sensirion_i2c_hal_write>:

int8_t sensirion_i2c_hal_write(uint8_t address, const uint8_t* data, uint8_t count) {
 80019b4:	b590      	push	{r4, r7, lr}
 80019b6:	b085      	sub	sp, #20
 80019b8:	af02      	add	r7, sp, #8
 80019ba:	6039      	str	r1, [r7, #0]
 80019bc:	0011      	movs	r1, r2
 80019be:	1dfb      	adds	r3, r7, #7
 80019c0:	1c02      	adds	r2, r0, #0
 80019c2:	701a      	strb	r2, [r3, #0]
 80019c4:	1dbb      	adds	r3, r7, #6
 80019c6:	1c0a      	adds	r2, r1, #0
 80019c8:	701a      	strb	r2, [r3, #0]
    return (int8_t)HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)(address << 1), (uint8_t*)data, count, 100);
 80019ca:	1dfb      	adds	r3, r7, #7
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	b29b      	uxth	r3, r3
 80019d0:	18db      	adds	r3, r3, r3
 80019d2:	b299      	uxth	r1, r3
 80019d4:	1dbb      	adds	r3, r7, #6
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	b29b      	uxth	r3, r3
 80019da:	683a      	ldr	r2, [r7, #0]
 80019dc:	4805      	ldr	r0, [pc, #20]	@ (80019f4 <sensirion_i2c_hal_write+0x40>)
 80019de:	2464      	movs	r4, #100	@ 0x64
 80019e0:	9400      	str	r4, [sp, #0]
 80019e2:	f001 fb4d 	bl	8003080 <HAL_I2C_Master_Transmit>
 80019e6:	0003      	movs	r3, r0
 80019e8:	b25b      	sxtb	r3, r3
}
 80019ea:	0018      	movs	r0, r3
 80019ec:	46bd      	mov	sp, r7
 80019ee:	b003      	add	sp, #12
 80019f0:	bd90      	pop	{r4, r7, pc}
 80019f2:	46c0      	nop			@ (mov r8, r8)
 80019f4:	200000d4 	.word	0x200000d4

080019f8 <sensirion_i2c_hal_sleep_usec>:

void sensirion_i2c_hal_sleep_usec(uint32_t useconds) {
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b084      	sub	sp, #16
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
    uint32_t msec = useconds / 1000;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	22fa      	movs	r2, #250	@ 0xfa
 8001a04:	0091      	lsls	r1, r2, #2
 8001a06:	0018      	movs	r0, r3
 8001a08:	f7fe fb90 	bl	800012c <__udivsi3>
 8001a0c:	0003      	movs	r3, r0
 8001a0e:	60fb      	str	r3, [r7, #12]
    if (useconds % 1000 > 0) {
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	22fa      	movs	r2, #250	@ 0xfa
 8001a14:	0091      	lsls	r1, r2, #2
 8001a16:	0018      	movs	r0, r3
 8001a18:	f7fe fc0e 	bl	8000238 <__aeabi_uidivmod>
 8001a1c:	1e0b      	subs	r3, r1, #0
 8001a1e:	d002      	beq.n	8001a26 <sensirion_i2c_hal_sleep_usec+0x2e>
        msec++;
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	3301      	adds	r3, #1
 8001a24:	60fb      	str	r3, [r7, #12]
    }
    if (HAL_GetHalVersion() < 0x01010100) {
 8001a26:	f000 f99b 	bl	8001d60 <HAL_GetHalVersion>
 8001a2a:	0003      	movs	r3, r0
 8001a2c:	4a06      	ldr	r2, [pc, #24]	@ (8001a48 <sensirion_i2c_hal_sleep_usec+0x50>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d802      	bhi.n	8001a38 <sensirion_i2c_hal_sleep_usec+0x40>
        msec++;
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	3301      	adds	r3, #1
 8001a36:	60fb      	str	r3, [r7, #12]
    }
    HAL_Delay(msec);
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	0018      	movs	r0, r3
 8001a3c:	f000 f950 	bl	8001ce0 <HAL_Delay>
}
 8001a40:	46c0      	nop			@ (mov r8, r8)
 8001a42:	46bd      	mov	sp, r7
 8001a44:	b004      	add	sp, #16
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	010100ff 	.word	0x010100ff

08001a4c <sht4x_init>:

static uint8_t communication_buffer[6] = {0};

static uint8_t _i2c_address;

void sht4x_init(uint8_t i2c_address) {
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	0002      	movs	r2, r0
 8001a54:	1dfb      	adds	r3, r7, #7
 8001a56:	701a      	strb	r2, [r3, #0]
    _i2c_address = i2c_address;
 8001a58:	4b03      	ldr	r3, [pc, #12]	@ (8001a68 <sht4x_init+0x1c>)
 8001a5a:	1dfa      	adds	r2, r7, #7
 8001a5c:	7812      	ldrb	r2, [r2, #0]
 8001a5e:	701a      	strb	r2, [r3, #0]
}
 8001a60:	46c0      	nop			@ (mov r8, r8)
 8001a62:	46bd      	mov	sp, r7
 8001a64:	b002      	add	sp, #8
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	2000027a 	.word	0x2000027a

08001a6c <sht4x_measure_high_precision_ticks>:

int16_t sht4x_measure_high_precision_ticks(uint16_t* temperature_ticks,
                                           uint16_t* humidity_ticks) {
 8001a6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a6e:	b087      	sub	sp, #28
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
 8001a74:	6039      	str	r1, [r7, #0]
    int16_t local_error = NO_ERROR;
 8001a76:	2516      	movs	r5, #22
 8001a78:	197b      	adds	r3, r7, r5
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	801a      	strh	r2, [r3, #0]
    uint8_t* buffer_ptr = communication_buffer;
 8001a7e:	4b2a      	ldr	r3, [pc, #168]	@ (8001b28 <sht4x_measure_high_precision_ticks+0xbc>)
 8001a80:	613b      	str	r3, [r7, #16]
    uint16_t local_offset = 0;
 8001a82:	260e      	movs	r6, #14
 8001a84:	19bb      	adds	r3, r7, r6
 8001a86:	2200      	movs	r2, #0
 8001a88:	801a      	strh	r2, [r3, #0]
    local_offset =
        sensirion_i2c_add_command8_to_buffer(buffer_ptr, local_offset, 0xfd);
 8001a8a:	19bc      	adds	r4, r7, r6
 8001a8c:	19bb      	adds	r3, r7, r6
 8001a8e:	8819      	ldrh	r1, [r3, #0]
 8001a90:	693b      	ldr	r3, [r7, #16]
 8001a92:	22fd      	movs	r2, #253	@ 0xfd
 8001a94:	0018      	movs	r0, r3
 8001a96:	f7ff fea4 	bl	80017e2 <sensirion_i2c_add_command8_to_buffer>
 8001a9a:	0003      	movs	r3, r0
 8001a9c:	8023      	strh	r3, [r4, #0]
    local_error =
        sensirion_i2c_write_data(_i2c_address, buffer_ptr, local_offset);
 8001a9e:	4b23      	ldr	r3, [pc, #140]	@ (8001b2c <sht4x_measure_high_precision_ticks+0xc0>)
 8001aa0:	7818      	ldrb	r0, [r3, #0]
 8001aa2:	197c      	adds	r4, r7, r5
 8001aa4:	19bb      	adds	r3, r7, r6
 8001aa6:	881a      	ldrh	r2, [r3, #0]
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	0019      	movs	r1, r3
 8001aac:	f7ff feb6 	bl	800181c <sensirion_i2c_write_data>
 8001ab0:	0003      	movs	r3, r0
 8001ab2:	8023      	strh	r3, [r4, #0]
    if (local_error != NO_ERROR) {
 8001ab4:	197b      	adds	r3, r7, r5
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	5e9b      	ldrsh	r3, [r3, r2]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d003      	beq.n	8001ac6 <sht4x_measure_high_precision_ticks+0x5a>
        return local_error;
 8001abe:	197b      	adds	r3, r7, r5
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	5e9b      	ldrsh	r3, [r3, r2]
 8001ac4:	e02c      	b.n	8001b20 <sht4x_measure_high_precision_ticks+0xb4>
    }
    sensirion_i2c_hal_sleep_usec(10 * 1000);
 8001ac6:	4b1a      	ldr	r3, [pc, #104]	@ (8001b30 <sht4x_measure_high_precision_ticks+0xc4>)
 8001ac8:	0018      	movs	r0, r3
 8001aca:	f7ff ff95 	bl	80019f8 <sensirion_i2c_hal_sleep_usec>
    local_error = sensirion_i2c_read_data_inplace(_i2c_address, buffer_ptr, 4);
 8001ace:	4b17      	ldr	r3, [pc, #92]	@ (8001b2c <sht4x_measure_high_precision_ticks+0xc0>)
 8001ad0:	781b      	ldrb	r3, [r3, #0]
 8001ad2:	2516      	movs	r5, #22
 8001ad4:	197c      	adds	r4, r7, r5
 8001ad6:	6939      	ldr	r1, [r7, #16]
 8001ad8:	2204      	movs	r2, #4
 8001ada:	0018      	movs	r0, r3
 8001adc:	f7ff feb7 	bl	800184e <sensirion_i2c_read_data_inplace>
 8001ae0:	0003      	movs	r3, r0
 8001ae2:	8023      	strh	r3, [r4, #0]
    if (local_error != NO_ERROR) {
 8001ae4:	197b      	adds	r3, r7, r5
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	5e9b      	ldrsh	r3, [r3, r2]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d003      	beq.n	8001af6 <sht4x_measure_high_precision_ticks+0x8a>
        return local_error;
 8001aee:	197b      	adds	r3, r7, r5
 8001af0:	2200      	movs	r2, #0
 8001af2:	5e9b      	ldrsh	r3, [r3, r2]
 8001af4:	e014      	b.n	8001b20 <sht4x_measure_high_precision_ticks+0xb4>
    }
    *temperature_ticks = sensirion_common_bytes_to_uint16_t(&buffer_ptr[0]);
 8001af6:	693b      	ldr	r3, [r7, #16]
 8001af8:	0018      	movs	r0, r3
 8001afa:	f7ff fde7 	bl	80016cc <sensirion_common_bytes_to_uint16_t>
 8001afe:	0003      	movs	r3, r0
 8001b00:	001a      	movs	r2, r3
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	801a      	strh	r2, [r3, #0]
    *humidity_ticks = sensirion_common_bytes_to_uint16_t(&buffer_ptr[2]);
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	3302      	adds	r3, #2
 8001b0a:	0018      	movs	r0, r3
 8001b0c:	f7ff fdde 	bl	80016cc <sensirion_common_bytes_to_uint16_t>
 8001b10:	0003      	movs	r3, r0
 8001b12:	001a      	movs	r2, r3
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	801a      	strh	r2, [r3, #0]
    return local_error;
 8001b18:	2316      	movs	r3, #22
 8001b1a:	18fb      	adds	r3, r7, r3
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	5e9b      	ldrsh	r3, [r3, r2]
}
 8001b20:	0018      	movs	r0, r3
 8001b22:	46bd      	mov	sp, r7
 8001b24:	b007      	add	sp, #28
 8001b26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b28:	20000274 	.word	0x20000274
 8001b2c:	2000027a 	.word	0x2000027a
 8001b30:	00002710 	.word	0x00002710

08001b34 <sht4x_soft_reset>:
    }
    *serial_number = sensirion_common_bytes_to_uint32_t(&buffer_ptr[0]);
    return local_error;
}

int16_t sht4x_soft_reset() {
 8001b34:	b5b0      	push	{r4, r5, r7, lr}
 8001b36:	b084      	sub	sp, #16
 8001b38:	af00      	add	r7, sp, #0
    int16_t local_error = NO_ERROR;
 8001b3a:	250e      	movs	r5, #14
 8001b3c:	197b      	adds	r3, r7, r5
 8001b3e:	2200      	movs	r2, #0
 8001b40:	801a      	strh	r2, [r3, #0]
    uint8_t* buffer_ptr = communication_buffer;
 8001b42:	4b17      	ldr	r3, [pc, #92]	@ (8001ba0 <sht4x_soft_reset+0x6c>)
 8001b44:	60bb      	str	r3, [r7, #8]
    uint16_t local_offset = 0;
 8001b46:	1dbb      	adds	r3, r7, #6
 8001b48:	2200      	movs	r2, #0
 8001b4a:	801a      	strh	r2, [r3, #0]
    local_offset =
        sensirion_i2c_add_command8_to_buffer(buffer_ptr, local_offset, 0x94);
 8001b4c:	1dbc      	adds	r4, r7, #6
 8001b4e:	1dbb      	adds	r3, r7, #6
 8001b50:	8819      	ldrh	r1, [r3, #0]
 8001b52:	68bb      	ldr	r3, [r7, #8]
 8001b54:	2294      	movs	r2, #148	@ 0x94
 8001b56:	0018      	movs	r0, r3
 8001b58:	f7ff fe43 	bl	80017e2 <sensirion_i2c_add_command8_to_buffer>
 8001b5c:	0003      	movs	r3, r0
 8001b5e:	8023      	strh	r3, [r4, #0]
    local_error =
        sensirion_i2c_write_data(_i2c_address, buffer_ptr, local_offset);
 8001b60:	4b10      	ldr	r3, [pc, #64]	@ (8001ba4 <sht4x_soft_reset+0x70>)
 8001b62:	7818      	ldrb	r0, [r3, #0]
 8001b64:	197c      	adds	r4, r7, r5
 8001b66:	1dbb      	adds	r3, r7, #6
 8001b68:	881a      	ldrh	r2, [r3, #0]
 8001b6a:	68bb      	ldr	r3, [r7, #8]
 8001b6c:	0019      	movs	r1, r3
 8001b6e:	f7ff fe55 	bl	800181c <sensirion_i2c_write_data>
 8001b72:	0003      	movs	r3, r0
 8001b74:	8023      	strh	r3, [r4, #0]
    if (local_error != NO_ERROR) {
 8001b76:	197b      	adds	r3, r7, r5
 8001b78:	2200      	movs	r2, #0
 8001b7a:	5e9b      	ldrsh	r3, [r3, r2]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d003      	beq.n	8001b88 <sht4x_soft_reset+0x54>
        return local_error;
 8001b80:	197b      	adds	r3, r7, r5
 8001b82:	2200      	movs	r2, #0
 8001b84:	5e9b      	ldrsh	r3, [r3, r2]
 8001b86:	e007      	b.n	8001b98 <sht4x_soft_reset+0x64>
    }
    sensirion_i2c_hal_sleep_usec(10 * 1000);
 8001b88:	4b07      	ldr	r3, [pc, #28]	@ (8001ba8 <sht4x_soft_reset+0x74>)
 8001b8a:	0018      	movs	r0, r3
 8001b8c:	f7ff ff34 	bl	80019f8 <sensirion_i2c_hal_sleep_usec>
    return local_error;
 8001b90:	230e      	movs	r3, #14
 8001b92:	18fb      	adds	r3, r7, r3
 8001b94:	2200      	movs	r2, #0
 8001b96:	5e9b      	ldrsh	r3, [r3, r2]
}
 8001b98:	0018      	movs	r0, r3
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	b004      	add	sp, #16
 8001b9e:	bdb0      	pop	{r4, r5, r7, pc}
 8001ba0:	20000274 	.word	0x20000274
 8001ba4:	2000027a 	.word	0x2000027a
 8001ba8:	00002710 	.word	0x00002710

08001bac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8001bac:	480d      	ldr	r0, [pc, #52]	@ (8001be4 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8001bae:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001bb0:	f7ff fcd8 	bl	8001564 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bb4:	480c      	ldr	r0, [pc, #48]	@ (8001be8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001bb6:	490d      	ldr	r1, [pc, #52]	@ (8001bec <LoopForever+0xa>)
  ldr r2, =_sidata
 8001bb8:	4a0d      	ldr	r2, [pc, #52]	@ (8001bf0 <LoopForever+0xe>)
  movs r3, #0
 8001bba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bbc:	e002      	b.n	8001bc4 <LoopCopyDataInit>

08001bbe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bbe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bc0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bc2:	3304      	adds	r3, #4

08001bc4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bc4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bc6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bc8:	d3f9      	bcc.n	8001bbe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bca:	4a0a      	ldr	r2, [pc, #40]	@ (8001bf4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001bcc:	4c0a      	ldr	r4, [pc, #40]	@ (8001bf8 <LoopForever+0x16>)
  movs r3, #0
 8001bce:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bd0:	e001      	b.n	8001bd6 <LoopFillZerobss>

08001bd2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bd2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bd4:	3204      	adds	r2, #4

08001bd6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bd6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bd8:	d3fb      	bcc.n	8001bd2 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 8001bda:	f004 fbff 	bl	80063dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001bde:	f7fe ff3f 	bl	8000a60 <main>

08001be2 <LoopForever>:

LoopForever:
    b LoopForever
 8001be2:	e7fe      	b.n	8001be2 <LoopForever>
   ldr   r0, =_estack
 8001be4:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8001be8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bec:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001bf0:	08007058 	.word	0x08007058
  ldr r2, =_sbss
 8001bf4:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001bf8:	200003c8 	.word	0x200003c8

08001bfc <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001bfc:	e7fe      	b.n	8001bfc <ADC1_COMP_IRQHandler>
	...

08001c00 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c06:	1dfb      	adds	r3, r7, #7
 8001c08:	2200      	movs	r2, #0
 8001c0a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001c0c:	4b0b      	ldr	r3, [pc, #44]	@ (8001c3c <HAL_Init+0x3c>)
 8001c0e:	681a      	ldr	r2, [r3, #0]
 8001c10:	4b0a      	ldr	r3, [pc, #40]	@ (8001c3c <HAL_Init+0x3c>)
 8001c12:	2140      	movs	r1, #64	@ 0x40
 8001c14:	430a      	orrs	r2, r1
 8001c16:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c18:	2003      	movs	r0, #3
 8001c1a:	f000 f811 	bl	8001c40 <HAL_InitTick>
 8001c1e:	1e03      	subs	r3, r0, #0
 8001c20:	d003      	beq.n	8001c2a <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8001c22:	1dfb      	adds	r3, r7, #7
 8001c24:	2201      	movs	r2, #1
 8001c26:	701a      	strb	r2, [r3, #0]
 8001c28:	e001      	b.n	8001c2e <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c2a:	f7ff faab 	bl	8001184 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c2e:	1dfb      	adds	r3, r7, #7
 8001c30:	781b      	ldrb	r3, [r3, #0]
}
 8001c32:	0018      	movs	r0, r3
 8001c34:	46bd      	mov	sp, r7
 8001c36:	b002      	add	sp, #8
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	46c0      	nop			@ (mov r8, r8)
 8001c3c:	40022000 	.word	0x40022000

08001c40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c40:	b590      	push	{r4, r7, lr}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c48:	4b14      	ldr	r3, [pc, #80]	@ (8001c9c <HAL_InitTick+0x5c>)
 8001c4a:	681c      	ldr	r4, [r3, #0]
 8001c4c:	4b14      	ldr	r3, [pc, #80]	@ (8001ca0 <HAL_InitTick+0x60>)
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	0019      	movs	r1, r3
 8001c52:	23fa      	movs	r3, #250	@ 0xfa
 8001c54:	0098      	lsls	r0, r3, #2
 8001c56:	f7fe fa69 	bl	800012c <__udivsi3>
 8001c5a:	0003      	movs	r3, r0
 8001c5c:	0019      	movs	r1, r3
 8001c5e:	0020      	movs	r0, r4
 8001c60:	f7fe fa64 	bl	800012c <__udivsi3>
 8001c64:	0003      	movs	r3, r0
 8001c66:	0018      	movs	r0, r3
 8001c68:	f000 fea9 	bl	80029be <HAL_SYSTICK_Config>
 8001c6c:	1e03      	subs	r3, r0, #0
 8001c6e:	d001      	beq.n	8001c74 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001c70:	2301      	movs	r3, #1
 8001c72:	e00f      	b.n	8001c94 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2b03      	cmp	r3, #3
 8001c78:	d80b      	bhi.n	8001c92 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c7a:	6879      	ldr	r1, [r7, #4]
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	425b      	negs	r3, r3
 8001c80:	2200      	movs	r2, #0
 8001c82:	0018      	movs	r0, r3
 8001c84:	f000 fe76 	bl	8002974 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c88:	4b06      	ldr	r3, [pc, #24]	@ (8001ca4 <HAL_InitTick+0x64>)
 8001c8a:	687a      	ldr	r2, [r7, #4]
 8001c8c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	e000      	b.n	8001c94 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
}
 8001c94:	0018      	movs	r0, r3
 8001c96:	46bd      	mov	sp, r7
 8001c98:	b003      	add	sp, #12
 8001c9a:	bd90      	pop	{r4, r7, pc}
 8001c9c:	20000000 	.word	0x20000000
 8001ca0:	20000008 	.word	0x20000008
 8001ca4:	20000004 	.word	0x20000004

08001ca8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cac:	4b05      	ldr	r3, [pc, #20]	@ (8001cc4 <HAL_IncTick+0x1c>)
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	001a      	movs	r2, r3
 8001cb2:	4b05      	ldr	r3, [pc, #20]	@ (8001cc8 <HAL_IncTick+0x20>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	18d2      	adds	r2, r2, r3
 8001cb8:	4b03      	ldr	r3, [pc, #12]	@ (8001cc8 <HAL_IncTick+0x20>)
 8001cba:	601a      	str	r2, [r3, #0]
}
 8001cbc:	46c0      	nop			@ (mov r8, r8)
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	46c0      	nop			@ (mov r8, r8)
 8001cc4:	20000008 	.word	0x20000008
 8001cc8:	2000027c 	.word	0x2000027c

08001ccc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	af00      	add	r7, sp, #0
  return uwTick;
 8001cd0:	4b02      	ldr	r3, [pc, #8]	@ (8001cdc <HAL_GetTick+0x10>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
}
 8001cd4:	0018      	movs	r0, r3
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	46c0      	nop			@ (mov r8, r8)
 8001cdc:	2000027c 	.word	0x2000027c

08001ce0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b084      	sub	sp, #16
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ce8:	f7ff fff0 	bl	8001ccc <HAL_GetTick>
 8001cec:	0003      	movs	r3, r0
 8001cee:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	3301      	adds	r3, #1
 8001cf8:	d005      	beq.n	8001d06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cfa:	4b0a      	ldr	r3, [pc, #40]	@ (8001d24 <HAL_Delay+0x44>)
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	001a      	movs	r2, r3
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	189b      	adds	r3, r3, r2
 8001d04:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d06:	46c0      	nop			@ (mov r8, r8)
 8001d08:	f7ff ffe0 	bl	8001ccc <HAL_GetTick>
 8001d0c:	0002      	movs	r2, r0
 8001d0e:	68bb      	ldr	r3, [r7, #8]
 8001d10:	1ad3      	subs	r3, r2, r3
 8001d12:	68fa      	ldr	r2, [r7, #12]
 8001d14:	429a      	cmp	r2, r3
 8001d16:	d8f7      	bhi.n	8001d08 <HAL_Delay+0x28>
  {
  }
}
 8001d18:	46c0      	nop			@ (mov r8, r8)
 8001d1a:	46c0      	nop			@ (mov r8, r8)
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	b004      	add	sp, #16
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	46c0      	nop			@ (mov r8, r8)
 8001d24:	20000008 	.word	0x20000008

08001d28 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8001d2c:	4b04      	ldr	r3, [pc, #16]	@ (8001d40 <HAL_SuspendTick+0x18>)
 8001d2e:	681a      	ldr	r2, [r3, #0]
 8001d30:	4b03      	ldr	r3, [pc, #12]	@ (8001d40 <HAL_SuspendTick+0x18>)
 8001d32:	2102      	movs	r1, #2
 8001d34:	438a      	bics	r2, r1
 8001d36:	601a      	str	r2, [r3, #0]
}
 8001d38:	46c0      	nop			@ (mov r8, r8)
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	46c0      	nop			@ (mov r8, r8)
 8001d40:	e000e010 	.word	0xe000e010

08001d44 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8001d48:	4b04      	ldr	r3, [pc, #16]	@ (8001d5c <HAL_ResumeTick+0x18>)
 8001d4a:	681a      	ldr	r2, [r3, #0]
 8001d4c:	4b03      	ldr	r3, [pc, #12]	@ (8001d5c <HAL_ResumeTick+0x18>)
 8001d4e:	2102      	movs	r1, #2
 8001d50:	430a      	orrs	r2, r1
 8001d52:	601a      	str	r2, [r3, #0]
}
 8001d54:	46c0      	nop			@ (mov r8, r8)
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	46c0      	nop			@ (mov r8, r8)
 8001d5c:	e000e010 	.word	0xe000e010

08001d60 <HAL_GetHalVersion>:
/**
  * @brief Returns the HAL revision
  * @retval version: 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0
  return __STM32L0xx_HAL_VERSION;
 8001d64:	4b01      	ldr	r3, [pc, #4]	@ (8001d6c <HAL_GetHalVersion+0xc>)
}
 8001d66:	0018      	movs	r0, r3
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	010a0700 	.word	0x010a0700

08001d70 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d101      	bne.n	8001d82 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e159      	b.n	8002036 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d10a      	bne.n	8001da0 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2250      	movs	r2, #80	@ 0x50
 8001d94:	2100      	movs	r1, #0
 8001d96:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	0018      	movs	r0, r3
 8001d9c:	f7ff fa06 	bl	80011ac <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001da4:	2210      	movs	r2, #16
 8001da6:	4013      	ands	r3, r2
 8001da8:	2b10      	cmp	r3, #16
 8001daa:	d005      	beq.n	8001db8 <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	2204      	movs	r2, #4
 8001db4:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8001db6:	d00b      	beq.n	8001dd0 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dbc:	2210      	movs	r2, #16
 8001dbe:	431a      	orrs	r2, r3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2250      	movs	r2, #80	@ 0x50
 8001dc8:	2100      	movs	r1, #0
 8001dca:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001dcc:	2301      	movs	r3, #1
 8001dce:	e132      	b.n	8002036 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dd4:	4a9a      	ldr	r2, [pc, #616]	@ (8002040 <HAL_ADC_Init+0x2d0>)
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	2202      	movs	r2, #2
 8001dda:	431a      	orrs	r2, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	689b      	ldr	r3, [r3, #8]
 8001de6:	2203      	movs	r2, #3
 8001de8:	4013      	ands	r3, r2
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	d108      	bne.n	8001e00 <HAL_ADC_Init+0x90>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	2201      	movs	r2, #1
 8001df6:	4013      	ands	r3, r2
 8001df8:	2b01      	cmp	r3, #1
 8001dfa:	d101      	bne.n	8001e00 <HAL_ADC_Init+0x90>
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	e000      	b.n	8001e02 <HAL_ADC_Init+0x92>
 8001e00:	2300      	movs	r3, #0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d149      	bne.n	8001e9a <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	685a      	ldr	r2, [r3, #4]
 8001e0a:	23c0      	movs	r3, #192	@ 0xc0
 8001e0c:	061b      	lsls	r3, r3, #24
 8001e0e:	429a      	cmp	r2, r3
 8001e10:	d00b      	beq.n	8001e2a <HAL_ADC_Init+0xba>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	685a      	ldr	r2, [r3, #4]
 8001e16:	2380      	movs	r3, #128	@ 0x80
 8001e18:	05db      	lsls	r3, r3, #23
 8001e1a:	429a      	cmp	r2, r3
 8001e1c:	d005      	beq.n	8001e2a <HAL_ADC_Init+0xba>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	685a      	ldr	r2, [r3, #4]
 8001e22:	2380      	movs	r3, #128	@ 0x80
 8001e24:	061b      	lsls	r3, r3, #24
 8001e26:	429a      	cmp	r2, r3
 8001e28:	d111      	bne.n	8001e4e <HAL_ADC_Init+0xde>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	691a      	ldr	r2, [r3, #16]
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	0092      	lsls	r2, r2, #2
 8001e36:	0892      	lsrs	r2, r2, #2
 8001e38:	611a      	str	r2, [r3, #16]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	6919      	ldr	r1, [r3, #16]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	685a      	ldr	r2, [r3, #4]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	430a      	orrs	r2, r1
 8001e4a:	611a      	str	r2, [r3, #16]
 8001e4c:	e014      	b.n	8001e78 <HAL_ADC_Init+0x108>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	691a      	ldr	r2, [r3, #16]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	0092      	lsls	r2, r2, #2
 8001e5a:	0892      	lsrs	r2, r2, #2
 8001e5c:	611a      	str	r2, [r3, #16]
 8001e5e:	4b79      	ldr	r3, [pc, #484]	@ (8002044 <HAL_ADC_Init+0x2d4>)
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	4b78      	ldr	r3, [pc, #480]	@ (8002044 <HAL_ADC_Init+0x2d4>)
 8001e64:	4978      	ldr	r1, [pc, #480]	@ (8002048 <HAL_ADC_Init+0x2d8>)
 8001e66:	400a      	ands	r2, r1
 8001e68:	601a      	str	r2, [r3, #0]
 8001e6a:	4b76      	ldr	r3, [pc, #472]	@ (8002044 <HAL_ADC_Init+0x2d4>)
 8001e6c:	6819      	ldr	r1, [r3, #0]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	685a      	ldr	r2, [r3, #4]
 8001e72:	4b74      	ldr	r3, [pc, #464]	@ (8002044 <HAL_ADC_Init+0x2d4>)
 8001e74:	430a      	orrs	r2, r1
 8001e76:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	68da      	ldr	r2, [r3, #12]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	2118      	movs	r1, #24
 8001e84:	438a      	bics	r2, r1
 8001e86:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	68d9      	ldr	r1, [r3, #12]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	689a      	ldr	r2, [r3, #8]
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	430a      	orrs	r2, r1
 8001e98:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8001e9a:	4b6a      	ldr	r3, [pc, #424]	@ (8002044 <HAL_ADC_Init+0x2d4>)
 8001e9c:	681a      	ldr	r2, [r3, #0]
 8001e9e:	4b69      	ldr	r3, [pc, #420]	@ (8002044 <HAL_ADC_Init+0x2d4>)
 8001ea0:	496a      	ldr	r1, [pc, #424]	@ (800204c <HAL_ADC_Init+0x2dc>)
 8001ea2:	400a      	ands	r2, r1
 8001ea4:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 8001ea6:	4b67      	ldr	r3, [pc, #412]	@ (8002044 <HAL_ADC_Init+0x2d4>)
 8001ea8:	6819      	ldr	r1, [r3, #0]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001eae:	065a      	lsls	r2, r3, #25
 8001eb0:	4b64      	ldr	r3, [pc, #400]	@ (8002044 <HAL_ADC_Init+0x2d4>)
 8001eb2:	430a      	orrs	r2, r1
 8001eb4:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	689a      	ldr	r2, [r3, #8]
 8001ebc:	2380      	movs	r3, #128	@ 0x80
 8001ebe:	055b      	lsls	r3, r3, #21
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	d108      	bne.n	8001ed6 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	689a      	ldr	r2, [r3, #8]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	2180      	movs	r1, #128	@ 0x80
 8001ed0:	0549      	lsls	r1, r1, #21
 8001ed2:	430a      	orrs	r2, r1
 8001ed4:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	68da      	ldr	r2, [r3, #12]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	495b      	ldr	r1, [pc, #364]	@ (8002050 <HAL_ADC_Init+0x2e0>)
 8001ee2:	400a      	ands	r2, r1
 8001ee4:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	68d9      	ldr	r1, [r3, #12]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	691b      	ldr	r3, [r3, #16]
 8001ef4:	2b02      	cmp	r3, #2
 8001ef6:	d101      	bne.n	8001efc <HAL_ADC_Init+0x18c>
 8001ef8:	2304      	movs	r3, #4
 8001efa:	e000      	b.n	8001efe <HAL_ADC_Init+0x18e>
 8001efc:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001efe:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2020      	movs	r0, #32
 8001f04:	5c1b      	ldrb	r3, [r3, r0]
 8001f06:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8001f08:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	202c      	movs	r0, #44	@ 0x2c
 8001f0e:	5c1b      	ldrb	r3, [r3, r0]
 8001f10:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001f12:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001f18:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	699b      	ldr	r3, [r3, #24]
 8001f1e:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8001f20:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	69db      	ldr	r3, [r3, #28]
 8001f26:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001f28:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	430a      	orrs	r2, r1
 8001f30:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001f36:	23c2      	movs	r3, #194	@ 0xc2
 8001f38:	33ff      	adds	r3, #255	@ 0xff
 8001f3a:	429a      	cmp	r2, r3
 8001f3c:	d00b      	beq.n	8001f56 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	68d9      	ldr	r1, [r3, #12]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001f4c:	431a      	orrs	r2, r3
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	430a      	orrs	r2, r1
 8001f54:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2221      	movs	r2, #33	@ 0x21
 8001f5a:	5c9b      	ldrb	r3, [r3, r2]
 8001f5c:	2b01      	cmp	r3, #1
 8001f5e:	d11a      	bne.n	8001f96 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2220      	movs	r2, #32
 8001f64:	5c9b      	ldrb	r3, [r3, r2]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d109      	bne.n	8001f7e <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	68da      	ldr	r2, [r3, #12]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	2180      	movs	r1, #128	@ 0x80
 8001f76:	0249      	lsls	r1, r1, #9
 8001f78:	430a      	orrs	r2, r1
 8001f7a:	60da      	str	r2, [r3, #12]
 8001f7c:	e00b      	b.n	8001f96 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f82:	2220      	movs	r2, #32
 8001f84:	431a      	orrs	r2, r3
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f8e:	2201      	movs	r2, #1
 8001f90:	431a      	orrs	r2, r3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f9a:	2b01      	cmp	r3, #1
 8001f9c:	d11f      	bne.n	8001fde <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	691a      	ldr	r2, [r3, #16]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	492a      	ldr	r1, [pc, #168]	@ (8002054 <HAL_ADC_Init+0x2e4>)
 8001faa:	400a      	ands	r2, r1
 8001fac:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	6919      	ldr	r1, [r3, #16]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                              hadc->Init.Oversample.RightBitShift             |
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8001fbc:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                              hadc->Init.Oversample.RightBitShift             |
 8001fc2:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	430a      	orrs	r2, r1
 8001fca:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	691a      	ldr	r2, [r3, #16]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	2101      	movs	r1, #1
 8001fd8:	430a      	orrs	r2, r1
 8001fda:	611a      	str	r2, [r3, #16]
 8001fdc:	e00e      	b.n	8001ffc <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	691b      	ldr	r3, [r3, #16]
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	2b01      	cmp	r3, #1
 8001fea:	d107      	bne.n	8001ffc <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	691a      	ldr	r2, [r3, #16]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	2101      	movs	r1, #1
 8001ff8:	438a      	bics	r2, r1
 8001ffa:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	695a      	ldr	r2, [r3, #20]
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	2107      	movs	r1, #7
 8002008:	438a      	bics	r2, r1
 800200a:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	6959      	ldr	r1, [r3, #20]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	430a      	orrs	r2, r1
 800201c:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2200      	movs	r2, #0
 8002022:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002028:	2203      	movs	r2, #3
 800202a:	4393      	bics	r3, r2
 800202c:	2201      	movs	r2, #1
 800202e:	431a      	orrs	r2, r3
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	655a      	str	r2, [r3, #84]	@ 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8002034:	2300      	movs	r3, #0
}
 8002036:	0018      	movs	r0, r3
 8002038:	46bd      	mov	sp, r7
 800203a:	b002      	add	sp, #8
 800203c:	bd80      	pop	{r7, pc}
 800203e:	46c0      	nop			@ (mov r8, r8)
 8002040:	fffffefd 	.word	0xfffffefd
 8002044:	40012708 	.word	0x40012708
 8002048:	ffc3ffff 	.word	0xffc3ffff
 800204c:	fdffffff 	.word	0xfdffffff
 8002050:	fffe0219 	.word	0xfffe0219
 8002054:	fffffc03 	.word	0xfffffc03

08002058 <HAL_ADC_DeInit>:
  *         common group is still running.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 8002058:	b5b0      	push	{r4, r5, r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002060:	230f      	movs	r3, #15
 8002062:	18fb      	adds	r3, r7, r3
 8002064:	2200      	movs	r2, #0
 8002066:	701a      	strb	r2, [r3, #0]

  /* Check ADC handle */
  if (hadc == NULL)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d101      	bne.n	8002072 <HAL_ADC_DeInit+0x1a>
  {
    return HAL_ERROR;
 800206e:	2301      	movs	r3, #1
 8002070:	e07d      	b.n	800216e <HAL_ADC_DeInit+0x116>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002076:	2202      	movs	r2, #2
 8002078:	431a      	orrs	r2, r3
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800207e:	250f      	movs	r5, #15
 8002080:	197c      	adds	r4, r7, r5
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	0018      	movs	r0, r3
 8002086:	f000 fb2e 	bl	80026e6 <ADC_ConversionStop>
 800208a:	0003      	movs	r3, r0
 800208c:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800208e:	197b      	adds	r3, r7, r5
 8002090:	781b      	ldrb	r3, [r3, #0]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d10d      	bne.n	80020b2 <HAL_ADC_DeInit+0x5a>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002096:	197c      	adds	r4, r7, r5
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	0018      	movs	r0, r3
 800209c:	f000 fabc 	bl	8002618 <ADC_Disable>
 80020a0:	0003      	movs	r3, r0
 80020a2:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status != HAL_ERROR)
 80020a4:	197b      	adds	r3, r7, r5
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	2b01      	cmp	r3, #1
 80020aa:	d002      	beq.n	80020b2 <HAL_ADC_DeInit+0x5a>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2201      	movs	r2, #1
 80020b0:	655a      	str	r2, [r3, #84]	@ 0x54
  }


  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (tmp_hal_status != HAL_ERROR)
 80020b2:	230f      	movs	r3, #15
 80020b4:	18fb      	adds	r3, r7, r3
 80020b6:	781b      	ldrb	r3, [r3, #0]
 80020b8:	2b01      	cmp	r3, #1
 80020ba:	d051      	beq.n	8002160 <HAL_ADC_DeInit+0x108>
  {

    /* ========== Reset ADC registers ========== */
    /* Reset register IER */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD | ADC_IT_OVR | ADC_IT_EOCAL | ADC_IT_EOS |  \
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	685a      	ldr	r2, [r3, #4]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	492c      	ldr	r1, [pc, #176]	@ (8002178 <HAL_ADC_DeInit+0x120>)
 80020c8:	400a      	ands	r2, r1
 80020ca:	605a      	str	r2, [r3, #4]
                                ADC_IT_EOC | ADC_IT_RDY | ADC_IT_EOSMP));


    /* Reset register ISR */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD | ADC_FLAG_EOCAL | ADC_FLAG_OVR | ADC_FLAG_EOS |  \
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a2a      	ldr	r2, [pc, #168]	@ (800217c <HAL_ADC_DeInit+0x124>)
 80020d2:	601a      	str	r2, [r3, #0]

    /* Reset register CR */
    /* Disable voltage regulator */
    /* Note: Regulator disable useful for power saving */
    /* Reset ADVREGEN bit */
    hadc->Instance->CR &= ~ADC_CR_ADVREGEN;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	689a      	ldr	r2, [r3, #8]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4928      	ldr	r1, [pc, #160]	@ (8002180 <HAL_ADC_DeInit+0x128>)
 80020e0:	400a      	ands	r2, r1
 80020e2:	609a      	str	r2, [r3, #8]

    /* Bits ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode "read-set": no direct reset applicable */
    /* No action */

    /* Reset register CFGR1 */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWDCH  | ADC_CFGR1_AWDEN  | ADC_CFGR1_AWDSGL | \
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	68da      	ldr	r2, [r3, #12]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4925      	ldr	r1, [pc, #148]	@ (8002184 <HAL_ADC_DeInit+0x12c>)
 80020f0:	400a      	ands	r2, r1
 80020f2:	60da      	str	r2, [r3, #12]
                               ADC_CFGR1_CONT   | ADC_CFGR1_OVRMOD | ADC_CFGR1_EXTEN  | \
                               ADC_CFGR1_EXTSEL | ADC_CFGR1_ALIGN  | ADC_CFGR1_RES    | \
                               ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

    /* Reset register CFGR2 */
    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_TOVS  | ADC_CFGR2_OVSS  | ADC_CFGR2_OVSR | \
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	691a      	ldr	r2, [r3, #16]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4922      	ldr	r1, [pc, #136]	@ (8002188 <HAL_ADC_DeInit+0x130>)
 8002100:	400a      	ands	r2, r1
 8002102:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSE  | ADC_CFGR2_CKMODE);


    /* Reset register SMPR */
    hadc->Instance->SMPR &= ~(ADC_SMPR_SMPR);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	695a      	ldr	r2, [r3, #20]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	2107      	movs	r1, #7
 8002110:	438a      	bics	r2, r1
 8002112:	615a      	str	r2, [r3, #20]

    /* Reset register TR */
    hadc->Instance->TR &= ~(ADC_TR_LT | ADC_TR_HT);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	6a1a      	ldr	r2, [r3, #32]
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	491b      	ldr	r1, [pc, #108]	@ (800218c <HAL_ADC_DeInit+0x134>)
 8002120:	400a      	ands	r2, r1
 8002122:	621a      	str	r2, [r3, #32]

    /* Reset register CALFACT */
    hadc->Instance->CALFACT &= ~(ADC_CALFACT_CALFACT);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	22b4      	movs	r2, #180	@ 0xb4
 800212a:	589a      	ldr	r2, [r3, r2]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	217f      	movs	r1, #127	@ 0x7f
 8002132:	438a      	bics	r2, r1
 8002134:	21b4      	movs	r1, #180	@ 0xb4
 8002136:	505a      	str	r2, [r3, r1]

    /* Reset register DR */
    /* bits in access mode read only, no direct reset applicable*/

    /* Reset register CALFACT */
    hadc->Instance->CALFACT &= ~(ADC_CALFACT_CALFACT);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	22b4      	movs	r2, #180	@ 0xb4
 800213e:	589a      	ldr	r2, [r3, r2]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	217f      	movs	r1, #127	@ 0x7f
 8002146:	438a      	bics	r2, r1
 8002148:	21b4      	movs	r1, #180	@ 0xb4
 800214a:	505a      	str	r2, [r3, r1]

    /* DeInit the low level hardware */
    hadc->MspDeInitCallback(hadc);
#else
    /* DeInit the low level hardware */
    HAL_ADC_MspDeInit(hadc);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	0018      	movs	r0, r3
 8002150:	f7ff f868 	bl	8001224 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2200      	movs	r2, #0
 8002158:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC state */
    hadc->State = HAL_ADC_STATE_RESET;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2200      	movs	r2, #0
 800215e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2250      	movs	r2, #80	@ 0x50
 8002164:	2100      	movs	r1, #0
 8002166:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8002168:	230f      	movs	r3, #15
 800216a:	18fb      	adds	r3, r7, r3
 800216c:	781b      	ldrb	r3, [r3, #0]
}
 800216e:	0018      	movs	r0, r3
 8002170:	46bd      	mov	sp, r7
 8002172:	b004      	add	sp, #16
 8002174:	bdb0      	pop	{r4, r5, r7, pc}
 8002176:	46c0      	nop			@ (mov r8, r8)
 8002178:	fffff760 	.word	0xfffff760
 800217c:	0000089f 	.word	0x0000089f
 8002180:	efffffff 	.word	0xefffffff
 8002184:	833e0200 	.word	0x833e0200
 8002188:	3ffffc02 	.word	0x3ffffc02
 800218c:	f000f000 	.word	0xf000f000

08002190 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002190:	b590      	push	{r4, r7, lr}
 8002192:	b085      	sub	sp, #20
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002198:	230f      	movs	r3, #15
 800219a:	18fb      	adds	r3, r7, r3
 800219c:	2200      	movs	r2, #0
 800219e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	689b      	ldr	r3, [r3, #8]
 80021a6:	2204      	movs	r2, #4
 80021a8:	4013      	ands	r3, r2
 80021aa:	d138      	bne.n	800221e <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2250      	movs	r2, #80	@ 0x50
 80021b0:	5c9b      	ldrb	r3, [r3, r2]
 80021b2:	2b01      	cmp	r3, #1
 80021b4:	d101      	bne.n	80021ba <HAL_ADC_Start+0x2a>
 80021b6:	2302      	movs	r3, #2
 80021b8:	e038      	b.n	800222c <HAL_ADC_Start+0x9c>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2250      	movs	r2, #80	@ 0x50
 80021be:	2101      	movs	r1, #1
 80021c0:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	69db      	ldr	r3, [r3, #28]
 80021c6:	2b01      	cmp	r3, #1
 80021c8:	d007      	beq.n	80021da <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 80021ca:	230f      	movs	r3, #15
 80021cc:	18fc      	adds	r4, r7, r3
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	0018      	movs	r0, r3
 80021d2:	f000 f9b9 	bl	8002548 <ADC_Enable>
 80021d6:	0003      	movs	r3, r0
 80021d8:	7023      	strb	r3, [r4, #0]
    }

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80021da:	230f      	movs	r3, #15
 80021dc:	18fb      	adds	r3, r7, r3
 80021de:	781b      	ldrb	r3, [r3, #0]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d120      	bne.n	8002226 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021e8:	4a12      	ldr	r2, [pc, #72]	@ (8002234 <HAL_ADC_Start+0xa4>)
 80021ea:	4013      	ands	r3, r2
 80021ec:	2280      	movs	r2, #128	@ 0x80
 80021ee:	0052      	lsls	r2, r2, #1
 80021f0:	431a      	orrs	r2, r3
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2200      	movs	r2, #0
 80021fa:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2250      	movs	r2, #80	@ 0x50
 8002200:	2100      	movs	r1, #0
 8002202:	5499      	strb	r1, [r3, r2]

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	221c      	movs	r2, #28
 800220a:	601a      	str	r2, [r3, #0]

      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	689a      	ldr	r2, [r3, #8]
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	2104      	movs	r1, #4
 8002218:	430a      	orrs	r2, r1
 800221a:	609a      	str	r2, [r3, #8]
 800221c:	e003      	b.n	8002226 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800221e:	230f      	movs	r3, #15
 8002220:	18fb      	adds	r3, r7, r3
 8002222:	2202      	movs	r2, #2
 8002224:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8002226:	230f      	movs	r3, #15
 8002228:	18fb      	adds	r3, r7, r3
 800222a:	781b      	ldrb	r3, [r3, #0]
}
 800222c:	0018      	movs	r0, r3
 800222e:	46bd      	mov	sp, r7
 8002230:	b005      	add	sp, #20
 8002232:	bd90      	pop	{r4, r7, pc}
 8002234:	fffff0fe 	.word	0xfffff0fe

08002238 <HAL_ADC_Stop>:
  *         case of auto_injection mode), disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002238:	b5b0      	push	{r4, r5, r7, lr}
 800223a:	b084      	sub	sp, #16
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002240:	230f      	movs	r3, #15
 8002242:	18fb      	adds	r3, r7, r3
 8002244:	2200      	movs	r2, #0
 8002246:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2250      	movs	r2, #80	@ 0x50
 800224c:	5c9b      	ldrb	r3, [r3, r2]
 800224e:	2b01      	cmp	r3, #1
 8002250:	d101      	bne.n	8002256 <HAL_ADC_Stop+0x1e>
 8002252:	2302      	movs	r3, #2
 8002254:	e029      	b.n	80022aa <HAL_ADC_Stop+0x72>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2250      	movs	r2, #80	@ 0x50
 800225a:	2101      	movs	r1, #1
 800225c:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800225e:	250f      	movs	r5, #15
 8002260:	197c      	adds	r4, r7, r5
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	0018      	movs	r0, r3
 8002266:	f000 fa3e 	bl	80026e6 <ADC_ConversionStop>
 800226a:	0003      	movs	r3, r0
 800226c:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800226e:	197b      	adds	r3, r7, r5
 8002270:	781b      	ldrb	r3, [r3, #0]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d112      	bne.n	800229c <HAL_ADC_Stop+0x64>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002276:	197c      	adds	r4, r7, r5
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	0018      	movs	r0, r3
 800227c:	f000 f9cc 	bl	8002618 <ADC_Disable>
 8002280:	0003      	movs	r3, r0
 8002282:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002284:	197b      	adds	r3, r7, r5
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d107      	bne.n	800229c <HAL_ADC_Stop+0x64>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002290:	4a08      	ldr	r2, [pc, #32]	@ (80022b4 <HAL_ADC_Stop+0x7c>)
 8002292:	4013      	ands	r3, r2
 8002294:	2201      	movs	r2, #1
 8002296:	431a      	orrs	r2, r3
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2250      	movs	r2, #80	@ 0x50
 80022a0:	2100      	movs	r1, #0
 80022a2:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 80022a4:	230f      	movs	r3, #15
 80022a6:	18fb      	adds	r3, r7, r3
 80022a8:	781b      	ldrb	r3, [r3, #0]
}
 80022aa:	0018      	movs	r0, r3
 80022ac:	46bd      	mov	sp, r7
 80022ae:	b004      	add	sp, #16
 80022b0:	bdb0      	pop	{r4, r5, r7, pc}
 80022b2:	46c0      	nop			@ (mov r8, r8)
 80022b4:	fffffefe 	.word	0xfffffefe

080022b8 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80022c2:	2300      	movs	r3, #0
 80022c4:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 80022c6:	2300      	movs	r3, #0
 80022c8:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	695b      	ldr	r3, [r3, #20]
 80022ce:	2b08      	cmp	r3, #8
 80022d0:	d102      	bne.n	80022d8 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 80022d2:	2308      	movs	r3, #8
 80022d4:	60fb      	str	r3, [r7, #12]
 80022d6:	e014      	b.n	8002302 <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	68db      	ldr	r3, [r3, #12]
 80022de:	2201      	movs	r2, #1
 80022e0:	4013      	ands	r3, r2
 80022e2:	2b01      	cmp	r3, #1
 80022e4:	d10b      	bne.n	80022fe <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022ea:	2220      	movs	r2, #32
 80022ec:	431a      	orrs	r2, r3
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2250      	movs	r2, #80	@ 0x50
 80022f6:	2100      	movs	r1, #0
 80022f8:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80022fa:	2301      	movs	r3, #1
 80022fc:	e072      	b.n	80023e4 <HAL_ADC_PollForConversion+0x12c>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 80022fe:	230c      	movs	r3, #12
 8002300:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002302:	f7ff fce3 	bl	8001ccc <HAL_GetTick>
 8002306:	0003      	movs	r3, r0
 8002308:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800230a:	e01f      	b.n	800234c <HAL_ADC_PollForConversion+0x94>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	3301      	adds	r3, #1
 8002310:	d01c      	beq.n	800234c <HAL_ADC_PollForConversion+0x94>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d007      	beq.n	8002328 <HAL_ADC_PollForConversion+0x70>
 8002318:	f7ff fcd8 	bl	8001ccc <HAL_GetTick>
 800231c:	0002      	movs	r2, r0
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	1ad3      	subs	r3, r2, r3
 8002322:	683a      	ldr	r2, [r7, #0]
 8002324:	429a      	cmp	r2, r3
 8002326:	d211      	bcs.n	800234c <HAL_ADC_PollForConversion+0x94>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	68fa      	ldr	r2, [r7, #12]
 8002330:	4013      	ands	r3, r2
 8002332:	d10b      	bne.n	800234c <HAL_ADC_PollForConversion+0x94>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002338:	2204      	movs	r2, #4
 800233a:	431a      	orrs	r2, r3
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2250      	movs	r2, #80	@ 0x50
 8002344:	2100      	movs	r1, #0
 8002346:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002348:	2303      	movs	r3, #3
 800234a:	e04b      	b.n	80023e4 <HAL_ADC_PollForConversion+0x12c>
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	68fa      	ldr	r2, [r7, #12]
 8002354:	4013      	ands	r3, r2
 8002356:	d0d9      	beq.n	800230c <HAL_ADC_PollForConversion+0x54>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800235c:	2280      	movs	r2, #128	@ 0x80
 800235e:	0092      	lsls	r2, r2, #2
 8002360:	431a      	orrs	r2, r3
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	68da      	ldr	r2, [r3, #12]
 800236c:	23c0      	movs	r3, #192	@ 0xc0
 800236e:	011b      	lsls	r3, r3, #4
 8002370:	4013      	ands	r3, r2
 8002372:	d12e      	bne.n	80023d2 <HAL_ADC_PollForConversion+0x11a>
      (hadc->Init.ContinuousConvMode == DISABLE))
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2220      	movs	r2, #32
 8002378:	5c9b      	ldrb	r3, [r3, r2]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800237a:	2b00      	cmp	r3, #0
 800237c:	d129      	bne.n	80023d2 <HAL_ADC_PollForConversion+0x11a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	2208      	movs	r2, #8
 8002386:	4013      	ands	r3, r2
 8002388:	2b08      	cmp	r3, #8
 800238a:	d122      	bne.n	80023d2 <HAL_ADC_PollForConversion+0x11a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	2204      	movs	r2, #4
 8002394:	4013      	ands	r3, r2
 8002396:	d110      	bne.n	80023ba <HAL_ADC_PollForConversion+0x102>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	685a      	ldr	r2, [r3, #4]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	210c      	movs	r1, #12
 80023a4:	438a      	bics	r2, r1
 80023a6:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023ac:	4a0f      	ldr	r2, [pc, #60]	@ (80023ec <HAL_ADC_PollForConversion+0x134>)
 80023ae:	4013      	ands	r3, r2
 80023b0:	2201      	movs	r2, #1
 80023b2:	431a      	orrs	r2, r3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	655a      	str	r2, [r3, #84]	@ 0x54
 80023b8:	e00b      	b.n	80023d2 <HAL_ADC_PollForConversion+0x11a>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023be:	2220      	movs	r2, #32
 80023c0:	431a      	orrs	r2, r3
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023ca:	2201      	movs	r2, #1
 80023cc:	431a      	orrs	r2, r3
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	699b      	ldr	r3, [r3, #24]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d103      	bne.n	80023e2 <HAL_ADC_PollForConversion+0x12a>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	220c      	movs	r2, #12
 80023e0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80023e2:	2300      	movs	r3, #0
}
 80023e4:	0018      	movs	r0, r3
 80023e6:	46bd      	mov	sp, r7
 80023e8:	b004      	add	sp, #16
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	fffffefe 	.word	0xfffffefe

080023f0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80023fe:	0018      	movs	r0, r3
 8002400:	46bd      	mov	sp, r7
 8002402:	b002      	add	sp, #8
 8002404:	bd80      	pop	{r7, pc}
	...

08002408 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2250      	movs	r2, #80	@ 0x50
 8002416:	5c9b      	ldrb	r3, [r3, r2]
 8002418:	2b01      	cmp	r3, #1
 800241a:	d101      	bne.n	8002420 <HAL_ADC_ConfigChannel+0x18>
 800241c:	2302      	movs	r3, #2
 800241e:	e085      	b.n	800252c <HAL_ADC_ConfigChannel+0x124>
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2250      	movs	r2, #80	@ 0x50
 8002424:	2101      	movs	r1, #1
 8002426:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	689b      	ldr	r3, [r3, #8]
 800242e:	2204      	movs	r2, #4
 8002430:	4013      	ands	r3, r2
 8002432:	d00b      	beq.n	800244c <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002438:	2220      	movs	r2, #32
 800243a:	431a      	orrs	r2, r3
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2250      	movs	r2, #80	@ 0x50
 8002444:	2100      	movs	r1, #0
 8002446:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8002448:	2301      	movs	r3, #1
 800244a:	e06f      	b.n	800252c <HAL_ADC_ConfigChannel+0x124>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	4a38      	ldr	r2, [pc, #224]	@ (8002534 <HAL_ADC_ConfigChannel+0x12c>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d035      	beq.n	80024c2 <HAL_ADC_ConfigChannel+0xba>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	035b      	lsls	r3, r3, #13
 8002462:	0b5a      	lsrs	r2, r3, #13
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	430a      	orrs	r2, r1
 800246a:	629a      	str	r2, [r3, #40]	@ 0x28
    /* dedicated internal buffers and path.                                     */

#if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	681a      	ldr	r2, [r3, #0]
 8002470:	2380      	movs	r3, #128	@ 0x80
 8002472:	02db      	lsls	r3, r3, #11
 8002474:	4013      	ands	r3, r2
 8002476:	d009      	beq.n	800248c <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;
 8002478:	4b2f      	ldr	r3, [pc, #188]	@ (8002538 <HAL_ADC_ConfigChannel+0x130>)
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	4b2e      	ldr	r3, [pc, #184]	@ (8002538 <HAL_ADC_ConfigChannel+0x130>)
 800247e:	2180      	movs	r1, #128	@ 0x80
 8002480:	0409      	lsls	r1, r1, #16
 8002482:	430a      	orrs	r2, r1
 8002484:	601a      	str	r2, [r3, #0]

      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8002486:	200a      	movs	r0, #10
 8002488:	f000 f97a 	bl	8002780 <ADC_DelayMicroSecond>
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	2380      	movs	r3, #128	@ 0x80
 8002492:	029b      	lsls	r3, r3, #10
 8002494:	4013      	ands	r3, r2
 8002496:	d006      	beq.n	80024a6 <HAL_ADC_ConfigChannel+0x9e>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 8002498:	4b27      	ldr	r3, [pc, #156]	@ (8002538 <HAL_ADC_ConfigChannel+0x130>)
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	4b26      	ldr	r3, [pc, #152]	@ (8002538 <HAL_ADC_ConfigChannel+0x130>)
 800249e:	2180      	movs	r1, #128	@ 0x80
 80024a0:	03c9      	lsls	r1, r1, #15
 80024a2:	430a      	orrs	r2, r1
 80024a4:	601a      	str	r2, [r3, #0]
    }

#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	681a      	ldr	r2, [r3, #0]
 80024aa:	2380      	movs	r3, #128	@ 0x80
 80024ac:	025b      	lsls	r3, r3, #9
 80024ae:	4013      	ands	r3, r2
 80024b0:	d037      	beq.n	8002522 <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR |= ADC_CCR_VLCDEN;
 80024b2:	4b21      	ldr	r3, [pc, #132]	@ (8002538 <HAL_ADC_ConfigChannel+0x130>)
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	4b20      	ldr	r3, [pc, #128]	@ (8002538 <HAL_ADC_ConfigChannel+0x130>)
 80024b8:	2180      	movs	r1, #128	@ 0x80
 80024ba:	0449      	lsls	r1, r1, #17
 80024bc:	430a      	orrs	r2, r1
 80024be:	601a      	str	r2, [r3, #0]
 80024c0:	e02f      	b.n	8002522 <HAL_ADC_ConfigChannel+0x11a>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	035b      	lsls	r3, r3, #13
 80024ce:	0b5b      	lsrs	r3, r3, #13
 80024d0:	43d9      	mvns	r1, r3
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	400a      	ands	r2, r1
 80024d8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
#if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	681a      	ldr	r2, [r3, #0]
 80024de:	2380      	movs	r3, #128	@ 0x80
 80024e0:	02db      	lsls	r3, r3, #11
 80024e2:	4013      	ands	r3, r2
 80024e4:	d005      	beq.n	80024f2 <HAL_ADC_ConfigChannel+0xea>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;
 80024e6:	4b14      	ldr	r3, [pc, #80]	@ (8002538 <HAL_ADC_ConfigChannel+0x130>)
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	4b13      	ldr	r3, [pc, #76]	@ (8002538 <HAL_ADC_ConfigChannel+0x130>)
 80024ec:	4913      	ldr	r1, [pc, #76]	@ (800253c <HAL_ADC_ConfigChannel+0x134>)
 80024ee:	400a      	ands	r2, r1
 80024f0:	601a      	str	r2, [r3, #0]
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	2380      	movs	r3, #128	@ 0x80
 80024f8:	029b      	lsls	r3, r3, #10
 80024fa:	4013      	ands	r3, r2
 80024fc:	d005      	beq.n	800250a <HAL_ADC_ConfigChannel+0x102>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 80024fe:	4b0e      	ldr	r3, [pc, #56]	@ (8002538 <HAL_ADC_ConfigChannel+0x130>)
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	4b0d      	ldr	r3, [pc, #52]	@ (8002538 <HAL_ADC_ConfigChannel+0x130>)
 8002504:	490e      	ldr	r1, [pc, #56]	@ (8002540 <HAL_ADC_ConfigChannel+0x138>)
 8002506:	400a      	ands	r2, r1
 8002508:	601a      	str	r2, [r3, #0]
    }

#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	681a      	ldr	r2, [r3, #0]
 800250e:	2380      	movs	r3, #128	@ 0x80
 8002510:	025b      	lsls	r3, r3, #9
 8002512:	4013      	ands	r3, r2
 8002514:	d005      	beq.n	8002522 <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR &= ~ADC_CCR_VLCDEN;
 8002516:	4b08      	ldr	r3, [pc, #32]	@ (8002538 <HAL_ADC_ConfigChannel+0x130>)
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	4b07      	ldr	r3, [pc, #28]	@ (8002538 <HAL_ADC_ConfigChannel+0x130>)
 800251c:	4909      	ldr	r1, [pc, #36]	@ (8002544 <HAL_ADC_ConfigChannel+0x13c>)
 800251e:	400a      	ands	r2, r1
 8002520:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2250      	movs	r2, #80	@ 0x50
 8002526:	2100      	movs	r1, #0
 8002528:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800252a:	2300      	movs	r3, #0
}
 800252c:	0018      	movs	r0, r3
 800252e:	46bd      	mov	sp, r7
 8002530:	b002      	add	sp, #8
 8002532:	bd80      	pop	{r7, pc}
 8002534:	00001001 	.word	0x00001001
 8002538:	40012708 	.word	0x40012708
 800253c:	ff7fffff 	.word	0xff7fffff
 8002540:	ffbfffff 	.word	0xffbfffff
 8002544:	feffffff 	.word	0xfeffffff

08002548 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b084      	sub	sp, #16
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002550:	2300      	movs	r3, #0
 8002552:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	689b      	ldr	r3, [r3, #8]
 800255a:	2203      	movs	r2, #3
 800255c:	4013      	ands	r3, r2
 800255e:	2b01      	cmp	r3, #1
 8002560:	d108      	bne.n	8002574 <ADC_Enable+0x2c>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	2201      	movs	r2, #1
 800256a:	4013      	ands	r3, r2
 800256c:	2b01      	cmp	r3, #1
 800256e:	d101      	bne.n	8002574 <ADC_Enable+0x2c>
 8002570:	2301      	movs	r3, #1
 8002572:	e000      	b.n	8002576 <ADC_Enable+0x2e>
 8002574:	2300      	movs	r3, #0
 8002576:	2b00      	cmp	r3, #0
 8002578:	d146      	bne.n	8002608 <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	4a24      	ldr	r2, [pc, #144]	@ (8002614 <ADC_Enable+0xcc>)
 8002582:	4013      	ands	r3, r2
 8002584:	d00d      	beq.n	80025a2 <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800258a:	2210      	movs	r2, #16
 800258c:	431a      	orrs	r2, r3
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002596:	2201      	movs	r2, #1
 8002598:	431a      	orrs	r2, r3
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e033      	b.n	800260a <ADC_Enable+0xc2>
    }

    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	689a      	ldr	r2, [r3, #8]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	2101      	movs	r1, #1
 80025ae:	430a      	orrs	r2, r1
 80025b0:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 80025b2:	2001      	movs	r0, #1
 80025b4:	f000 f8e4 	bl	8002780 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 80025b8:	f7ff fb88 	bl	8001ccc <HAL_GetTick>
 80025bc:	0003      	movs	r3, r0
 80025be:	60fb      	str	r3, [r7, #12]

    /* Wait for ADC effectively enabled */
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80025c0:	e01b      	b.n	80025fa <ADC_Enable+0xb2>
    {
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80025c2:	f7ff fb83 	bl	8001ccc <HAL_GetTick>
 80025c6:	0002      	movs	r2, r0
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	1ad3      	subs	r3, r2, r3
 80025cc:	2b0a      	cmp	r3, #10
 80025ce:	d914      	bls.n	80025fa <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	2201      	movs	r2, #1
 80025d8:	4013      	ands	r3, r2
 80025da:	2b01      	cmp	r3, #1
 80025dc:	d00d      	beq.n	80025fa <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025e2:	2210      	movs	r2, #16
 80025e4:	431a      	orrs	r2, r3
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025ee:	2201      	movs	r2, #1
 80025f0:	431a      	orrs	r2, r3
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	e007      	b.n	800260a <ADC_Enable+0xc2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2201      	movs	r2, #1
 8002602:	4013      	ands	r3, r2
 8002604:	2b01      	cmp	r3, #1
 8002606:	d1dc      	bne.n	80025c2 <ADC_Enable+0x7a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002608:	2300      	movs	r3, #0
}
 800260a:	0018      	movs	r0, r3
 800260c:	46bd      	mov	sp, r7
 800260e:	b004      	add	sp, #16
 8002610:	bd80      	pop	{r7, pc}
 8002612:	46c0      	nop			@ (mov r8, r8)
 8002614:	80000017 	.word	0x80000017

08002618 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b084      	sub	sp, #16
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002620:	2300      	movs	r3, #0
 8002622:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	2203      	movs	r2, #3
 800262c:	4013      	ands	r3, r2
 800262e:	2b01      	cmp	r3, #1
 8002630:	d108      	bne.n	8002644 <ADC_Disable+0x2c>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	2201      	movs	r2, #1
 800263a:	4013      	ands	r3, r2
 800263c:	2b01      	cmp	r3, #1
 800263e:	d101      	bne.n	8002644 <ADC_Disable+0x2c>
 8002640:	2301      	movs	r3, #1
 8002642:	e000      	b.n	8002646 <ADC_Disable+0x2e>
 8002644:	2300      	movs	r3, #0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d048      	beq.n	80026dc <ADC_Disable+0xc4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	2205      	movs	r2, #5
 8002652:	4013      	ands	r3, r2
 8002654:	2b01      	cmp	r3, #1
 8002656:	d110      	bne.n	800267a <ADC_Disable+0x62>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	689a      	ldr	r2, [r3, #8]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	2102      	movs	r1, #2
 8002664:	430a      	orrs	r2, r1
 8002666:	609a      	str	r2, [r3, #8]
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	2203      	movs	r2, #3
 800266e:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002670:	f7ff fb2c 	bl	8001ccc <HAL_GetTick>
 8002674:	0003      	movs	r3, r0
 8002676:	60fb      	str	r3, [r7, #12]

    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002678:	e029      	b.n	80026ce <ADC_Disable+0xb6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800267e:	2210      	movs	r2, #16
 8002680:	431a      	orrs	r2, r3
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800268a:	2201      	movs	r2, #1
 800268c:	431a      	orrs	r2, r3
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8002692:	2301      	movs	r3, #1
 8002694:	e023      	b.n	80026de <ADC_Disable+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002696:	f7ff fb19 	bl	8001ccc <HAL_GetTick>
 800269a:	0002      	movs	r2, r0
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	2b0a      	cmp	r3, #10
 80026a2:	d914      	bls.n	80026ce <ADC_Disable+0xb6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	2201      	movs	r2, #1
 80026ac:	4013      	ands	r3, r2
 80026ae:	2b01      	cmp	r3, #1
 80026b0:	d10d      	bne.n	80026ce <ADC_Disable+0xb6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026b6:	2210      	movs	r2, #16
 80026b8:	431a      	orrs	r2, r3
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026c2:	2201      	movs	r2, #1
 80026c4:	431a      	orrs	r2, r3
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80026ca:	2301      	movs	r3, #1
 80026cc:	e007      	b.n	80026de <ADC_Disable+0xc6>
    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	2201      	movs	r2, #1
 80026d6:	4013      	ands	r3, r2
 80026d8:	2b01      	cmp	r3, #1
 80026da:	d0dc      	beq.n	8002696 <ADC_Disable+0x7e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80026dc:	2300      	movs	r3, #0
}
 80026de:	0018      	movs	r0, r3
 80026e0:	46bd      	mov	sp, r7
 80026e2:	b004      	add	sp, #16
 80026e4:	bd80      	pop	{r7, pc}

080026e6 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 80026e6:	b580      	push	{r7, lr}
 80026e8:	b084      	sub	sp, #16
 80026ea:	af00      	add	r7, sp, #0
 80026ec:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80026ee:	2300      	movs	r3, #0
 80026f0:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	2204      	movs	r2, #4
 80026fa:	4013      	ands	r3, r2
 80026fc:	d03a      	beq.n	8002774 <ADC_ConversionStop+0x8e>
  {

    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) &&
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	2204      	movs	r2, #4
 8002706:	4013      	ands	r3, r2
 8002708:	2b04      	cmp	r3, #4
 800270a:	d10d      	bne.n	8002728 <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS))
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	2202      	movs	r2, #2
 8002714:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) &&
 8002716:	d107      	bne.n	8002728 <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	689a      	ldr	r2, [r3, #8]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	2110      	movs	r1, #16
 8002724:	430a      	orrs	r2, r1
 8002726:	609a      	str	r2, [r3, #8]
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002728:	f7ff fad0 	bl	8001ccc <HAL_GetTick>
 800272c:	0003      	movs	r3, r0
 800272e:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8002730:	e01a      	b.n	8002768 <ADC_ConversionStop+0x82>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002732:	f7ff facb 	bl	8001ccc <HAL_GetTick>
 8002736:	0002      	movs	r2, r0
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	1ad3      	subs	r3, r2, r3
 800273c:	2b0a      	cmp	r3, #10
 800273e:	d913      	bls.n	8002768 <ADC_ConversionStop+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	689b      	ldr	r3, [r3, #8]
 8002746:	2204      	movs	r2, #4
 8002748:	4013      	ands	r3, r2
 800274a:	d00d      	beq.n	8002768 <ADC_ConversionStop+0x82>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002750:	2210      	movs	r2, #16
 8002752:	431a      	orrs	r2, r3
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800275c:	2201      	movs	r2, #1
 800275e:	431a      	orrs	r2, r3
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002764:	2301      	movs	r3, #1
 8002766:	e006      	b.n	8002776 <ADC_ConversionStop+0x90>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	2204      	movs	r2, #4
 8002770:	4013      	ands	r3, r2
 8002772:	d1de      	bne.n	8002732 <ADC_ConversionStop+0x4c>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002774:	2300      	movs	r3, #0
}
 8002776:	0018      	movs	r0, r3
 8002778:	46bd      	mov	sp, r7
 800277a:	b004      	add	sp, #16
 800277c:	bd80      	pop	{r7, pc}
	...

08002780 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b084      	sub	sp, #16
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8002788:	4b0b      	ldr	r3, [pc, #44]	@ (80027b8 <ADC_DelayMicroSecond+0x38>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	490b      	ldr	r1, [pc, #44]	@ (80027bc <ADC_DelayMicroSecond+0x3c>)
 800278e:	0018      	movs	r0, r3
 8002790:	f7fd fccc 	bl	800012c <__udivsi3>
 8002794:	0003      	movs	r3, r0
 8002796:	001a      	movs	r2, r3
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	4353      	muls	r3, r2
 800279c:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 800279e:	e002      	b.n	80027a6 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	3b01      	subs	r3, #1
 80027a4:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d1f9      	bne.n	80027a0 <ADC_DelayMicroSecond+0x20>
  }
}
 80027ac:	46c0      	nop			@ (mov r8, r8)
 80027ae:	46c0      	nop			@ (mov r8, r8)
 80027b0:	46bd      	mov	sp, r7
 80027b2:	b004      	add	sp, #16
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	46c0      	nop			@ (mov r8, r8)
 80027b8:	20000000 	.word	0x20000000
 80027bc:	000f4240 	.word	0x000f4240

080027c0 <HAL_ADCEx_EnableVREFINT>:
  * @note   This API is obsolete. This equivalent configuration is done in HAL_ADC_ConfigChannel().
            bit fields in ADC_CCR and SYSCFG_CFGR3 control the same signals to VREFINT and TempSensor buffers
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_EnableVREFINT(void)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b082      	sub	sp, #8
 80027c4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80027c6:	2300      	movs	r3, #0
 80027c8:	607b      	str	r3, [r7, #4]

  /* Enable the Buffer for the ADC by setting ENBUF_SENSOR_ADC bit in the CFGR3 register */
  SET_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENBUF_VREFINT_ADC);
 80027ca:	4b13      	ldr	r3, [pc, #76]	@ (8002818 <HAL_ADCEx_EnableVREFINT+0x58>)
 80027cc:	6a1a      	ldr	r2, [r3, #32]
 80027ce:	4b12      	ldr	r3, [pc, #72]	@ (8002818 <HAL_ADCEx_EnableVREFINT+0x58>)
 80027d0:	2180      	movs	r1, #128	@ 0x80
 80027d2:	0049      	lsls	r1, r1, #1
 80027d4:	430a      	orrs	r2, r1
 80027d6:	621a      	str	r2, [r3, #32]

  /* Wait for Vrefint buffer effectively enabled */
  /* Get tick count */
  tickstart = HAL_GetTick();
 80027d8:	f7ff fa78 	bl	8001ccc <HAL_GetTick>
 80027dc:	0003      	movs	r3, r0
 80027de:	607b      	str	r3, [r7, #4]

  while (HAL_IS_BIT_CLR(SYSCFG->CFGR3, SYSCFG_CFGR3_VREFINT_RDYF))
 80027e0:	e00e      	b.n	8002800 <HAL_ADCEx_EnableVREFINT+0x40>
  {
    if ((HAL_GetTick() - tickstart) > SYSCFG_BUF_VREFINT_ENABLE_TIMEOUT)
 80027e2:	f7ff fa73 	bl	8001ccc <HAL_GetTick>
 80027e6:	0002      	movs	r2, r0
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	1ad3      	subs	r3, r2, r3
 80027ec:	2b03      	cmp	r3, #3
 80027ee:	d907      	bls.n	8002800 <HAL_ADCEx_EnableVREFINT+0x40>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (HAL_IS_BIT_CLR(SYSCFG->CFGR3, SYSCFG_CFGR3_VREFINT_RDYF))
 80027f0:	4b09      	ldr	r3, [pc, #36]	@ (8002818 <HAL_ADCEx_EnableVREFINT+0x58>)
 80027f2:	6a1a      	ldr	r2, [r3, #32]
 80027f4:	2380      	movs	r3, #128	@ 0x80
 80027f6:	05db      	lsls	r3, r3, #23
 80027f8:	4013      	ands	r3, r2
 80027fa:	d101      	bne.n	8002800 <HAL_ADCEx_EnableVREFINT+0x40>
      {
        return HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	e006      	b.n	800280e <HAL_ADCEx_EnableVREFINT+0x4e>
  while (HAL_IS_BIT_CLR(SYSCFG->CFGR3, SYSCFG_CFGR3_VREFINT_RDYF))
 8002800:	4b05      	ldr	r3, [pc, #20]	@ (8002818 <HAL_ADCEx_EnableVREFINT+0x58>)
 8002802:	6a1a      	ldr	r2, [r3, #32]
 8002804:	2380      	movs	r3, #128	@ 0x80
 8002806:	05db      	lsls	r3, r3, #23
 8002808:	4013      	ands	r3, r2
 800280a:	d0ea      	beq.n	80027e2 <HAL_ADCEx_EnableVREFINT+0x22>
      }
    }
  }

  return HAL_OK;
 800280c:	2300      	movs	r3, #0
}
 800280e:	0018      	movs	r0, r3
 8002810:	46bd      	mov	sp, r7
 8002812:	b002      	add	sp, #8
 8002814:	bd80      	pop	{r7, pc}
 8002816:	46c0      	nop			@ (mov r8, r8)
 8002818:	40010000 	.word	0x40010000

0800281c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b082      	sub	sp, #8
 8002820:	af00      	add	r7, sp, #0
 8002822:	0002      	movs	r2, r0
 8002824:	1dfb      	adds	r3, r7, #7
 8002826:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002828:	1dfb      	adds	r3, r7, #7
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	2b7f      	cmp	r3, #127	@ 0x7f
 800282e:	d809      	bhi.n	8002844 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002830:	1dfb      	adds	r3, r7, #7
 8002832:	781b      	ldrb	r3, [r3, #0]
 8002834:	001a      	movs	r2, r3
 8002836:	231f      	movs	r3, #31
 8002838:	401a      	ands	r2, r3
 800283a:	4b04      	ldr	r3, [pc, #16]	@ (800284c <__NVIC_EnableIRQ+0x30>)
 800283c:	2101      	movs	r1, #1
 800283e:	4091      	lsls	r1, r2
 8002840:	000a      	movs	r2, r1
 8002842:	601a      	str	r2, [r3, #0]
  }
}
 8002844:	46c0      	nop			@ (mov r8, r8)
 8002846:	46bd      	mov	sp, r7
 8002848:	b002      	add	sp, #8
 800284a:	bd80      	pop	{r7, pc}
 800284c:	e000e100 	.word	0xe000e100

08002850 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002850:	b590      	push	{r4, r7, lr}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0
 8002856:	0002      	movs	r2, r0
 8002858:	6039      	str	r1, [r7, #0]
 800285a:	1dfb      	adds	r3, r7, #7
 800285c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800285e:	1dfb      	adds	r3, r7, #7
 8002860:	781b      	ldrb	r3, [r3, #0]
 8002862:	2b7f      	cmp	r3, #127	@ 0x7f
 8002864:	d828      	bhi.n	80028b8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002866:	4a2f      	ldr	r2, [pc, #188]	@ (8002924 <__NVIC_SetPriority+0xd4>)
 8002868:	1dfb      	adds	r3, r7, #7
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	b25b      	sxtb	r3, r3
 800286e:	089b      	lsrs	r3, r3, #2
 8002870:	33c0      	adds	r3, #192	@ 0xc0
 8002872:	009b      	lsls	r3, r3, #2
 8002874:	589b      	ldr	r3, [r3, r2]
 8002876:	1dfa      	adds	r2, r7, #7
 8002878:	7812      	ldrb	r2, [r2, #0]
 800287a:	0011      	movs	r1, r2
 800287c:	2203      	movs	r2, #3
 800287e:	400a      	ands	r2, r1
 8002880:	00d2      	lsls	r2, r2, #3
 8002882:	21ff      	movs	r1, #255	@ 0xff
 8002884:	4091      	lsls	r1, r2
 8002886:	000a      	movs	r2, r1
 8002888:	43d2      	mvns	r2, r2
 800288a:	401a      	ands	r2, r3
 800288c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	019b      	lsls	r3, r3, #6
 8002892:	22ff      	movs	r2, #255	@ 0xff
 8002894:	401a      	ands	r2, r3
 8002896:	1dfb      	adds	r3, r7, #7
 8002898:	781b      	ldrb	r3, [r3, #0]
 800289a:	0018      	movs	r0, r3
 800289c:	2303      	movs	r3, #3
 800289e:	4003      	ands	r3, r0
 80028a0:	00db      	lsls	r3, r3, #3
 80028a2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80028a4:	481f      	ldr	r0, [pc, #124]	@ (8002924 <__NVIC_SetPriority+0xd4>)
 80028a6:	1dfb      	adds	r3, r7, #7
 80028a8:	781b      	ldrb	r3, [r3, #0]
 80028aa:	b25b      	sxtb	r3, r3
 80028ac:	089b      	lsrs	r3, r3, #2
 80028ae:	430a      	orrs	r2, r1
 80028b0:	33c0      	adds	r3, #192	@ 0xc0
 80028b2:	009b      	lsls	r3, r3, #2
 80028b4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80028b6:	e031      	b.n	800291c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80028b8:	4a1b      	ldr	r2, [pc, #108]	@ (8002928 <__NVIC_SetPriority+0xd8>)
 80028ba:	1dfb      	adds	r3, r7, #7
 80028bc:	781b      	ldrb	r3, [r3, #0]
 80028be:	0019      	movs	r1, r3
 80028c0:	230f      	movs	r3, #15
 80028c2:	400b      	ands	r3, r1
 80028c4:	3b08      	subs	r3, #8
 80028c6:	089b      	lsrs	r3, r3, #2
 80028c8:	3306      	adds	r3, #6
 80028ca:	009b      	lsls	r3, r3, #2
 80028cc:	18d3      	adds	r3, r2, r3
 80028ce:	3304      	adds	r3, #4
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	1dfa      	adds	r2, r7, #7
 80028d4:	7812      	ldrb	r2, [r2, #0]
 80028d6:	0011      	movs	r1, r2
 80028d8:	2203      	movs	r2, #3
 80028da:	400a      	ands	r2, r1
 80028dc:	00d2      	lsls	r2, r2, #3
 80028de:	21ff      	movs	r1, #255	@ 0xff
 80028e0:	4091      	lsls	r1, r2
 80028e2:	000a      	movs	r2, r1
 80028e4:	43d2      	mvns	r2, r2
 80028e6:	401a      	ands	r2, r3
 80028e8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	019b      	lsls	r3, r3, #6
 80028ee:	22ff      	movs	r2, #255	@ 0xff
 80028f0:	401a      	ands	r2, r3
 80028f2:	1dfb      	adds	r3, r7, #7
 80028f4:	781b      	ldrb	r3, [r3, #0]
 80028f6:	0018      	movs	r0, r3
 80028f8:	2303      	movs	r3, #3
 80028fa:	4003      	ands	r3, r0
 80028fc:	00db      	lsls	r3, r3, #3
 80028fe:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002900:	4809      	ldr	r0, [pc, #36]	@ (8002928 <__NVIC_SetPriority+0xd8>)
 8002902:	1dfb      	adds	r3, r7, #7
 8002904:	781b      	ldrb	r3, [r3, #0]
 8002906:	001c      	movs	r4, r3
 8002908:	230f      	movs	r3, #15
 800290a:	4023      	ands	r3, r4
 800290c:	3b08      	subs	r3, #8
 800290e:	089b      	lsrs	r3, r3, #2
 8002910:	430a      	orrs	r2, r1
 8002912:	3306      	adds	r3, #6
 8002914:	009b      	lsls	r3, r3, #2
 8002916:	18c3      	adds	r3, r0, r3
 8002918:	3304      	adds	r3, #4
 800291a:	601a      	str	r2, [r3, #0]
}
 800291c:	46c0      	nop			@ (mov r8, r8)
 800291e:	46bd      	mov	sp, r7
 8002920:	b003      	add	sp, #12
 8002922:	bd90      	pop	{r4, r7, pc}
 8002924:	e000e100 	.word	0xe000e100
 8002928:	e000ed00 	.word	0xe000ed00

0800292c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b082      	sub	sp, #8
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	1e5a      	subs	r2, r3, #1
 8002938:	2380      	movs	r3, #128	@ 0x80
 800293a:	045b      	lsls	r3, r3, #17
 800293c:	429a      	cmp	r2, r3
 800293e:	d301      	bcc.n	8002944 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002940:	2301      	movs	r3, #1
 8002942:	e010      	b.n	8002966 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002944:	4b0a      	ldr	r3, [pc, #40]	@ (8002970 <SysTick_Config+0x44>)
 8002946:	687a      	ldr	r2, [r7, #4]
 8002948:	3a01      	subs	r2, #1
 800294a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800294c:	2301      	movs	r3, #1
 800294e:	425b      	negs	r3, r3
 8002950:	2103      	movs	r1, #3
 8002952:	0018      	movs	r0, r3
 8002954:	f7ff ff7c 	bl	8002850 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002958:	4b05      	ldr	r3, [pc, #20]	@ (8002970 <SysTick_Config+0x44>)
 800295a:	2200      	movs	r2, #0
 800295c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800295e:	4b04      	ldr	r3, [pc, #16]	@ (8002970 <SysTick_Config+0x44>)
 8002960:	2207      	movs	r2, #7
 8002962:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002964:	2300      	movs	r3, #0
}
 8002966:	0018      	movs	r0, r3
 8002968:	46bd      	mov	sp, r7
 800296a:	b002      	add	sp, #8
 800296c:	bd80      	pop	{r7, pc}
 800296e:	46c0      	nop			@ (mov r8, r8)
 8002970:	e000e010 	.word	0xe000e010

08002974 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002974:	b580      	push	{r7, lr}
 8002976:	b084      	sub	sp, #16
 8002978:	af00      	add	r7, sp, #0
 800297a:	60b9      	str	r1, [r7, #8]
 800297c:	607a      	str	r2, [r7, #4]
 800297e:	210f      	movs	r1, #15
 8002980:	187b      	adds	r3, r7, r1
 8002982:	1c02      	adds	r2, r0, #0
 8002984:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002986:	68ba      	ldr	r2, [r7, #8]
 8002988:	187b      	adds	r3, r7, r1
 800298a:	781b      	ldrb	r3, [r3, #0]
 800298c:	b25b      	sxtb	r3, r3
 800298e:	0011      	movs	r1, r2
 8002990:	0018      	movs	r0, r3
 8002992:	f7ff ff5d 	bl	8002850 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8002996:	46c0      	nop			@ (mov r8, r8)
 8002998:	46bd      	mov	sp, r7
 800299a:	b004      	add	sp, #16
 800299c:	bd80      	pop	{r7, pc}

0800299e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800299e:	b580      	push	{r7, lr}
 80029a0:	b082      	sub	sp, #8
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	0002      	movs	r2, r0
 80029a6:	1dfb      	adds	r3, r7, #7
 80029a8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029aa:	1dfb      	adds	r3, r7, #7
 80029ac:	781b      	ldrb	r3, [r3, #0]
 80029ae:	b25b      	sxtb	r3, r3
 80029b0:	0018      	movs	r0, r3
 80029b2:	f7ff ff33 	bl	800281c <__NVIC_EnableIRQ>
}
 80029b6:	46c0      	nop			@ (mov r8, r8)
 80029b8:	46bd      	mov	sp, r7
 80029ba:	b002      	add	sp, #8
 80029bc:	bd80      	pop	{r7, pc}

080029be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029be:	b580      	push	{r7, lr}
 80029c0:	b082      	sub	sp, #8
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	0018      	movs	r0, r3
 80029ca:	f7ff ffaf 	bl	800292c <SysTick_Config>
 80029ce:	0003      	movs	r3, r0
}
 80029d0:	0018      	movs	r0, r3
 80029d2:	46bd      	mov	sp, r7
 80029d4:	b002      	add	sp, #8
 80029d6:	bd80      	pop	{r7, pc}

080029d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b086      	sub	sp, #24
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
 80029e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80029e2:	2300      	movs	r3, #0
 80029e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80029e6:	2300      	movs	r3, #0
 80029e8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80029ea:	2300      	movs	r3, #0
 80029ec:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80029ee:	e155      	b.n	8002c9c <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	2101      	movs	r1, #1
 80029f6:	697a      	ldr	r2, [r7, #20]
 80029f8:	4091      	lsls	r1, r2
 80029fa:	000a      	movs	r2, r1
 80029fc:	4013      	ands	r3, r2
 80029fe:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d100      	bne.n	8002a08 <HAL_GPIO_Init+0x30>
 8002a06:	e146      	b.n	8002c96 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	2203      	movs	r2, #3
 8002a0e:	4013      	ands	r3, r2
 8002a10:	2b01      	cmp	r3, #1
 8002a12:	d005      	beq.n	8002a20 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	2203      	movs	r2, #3
 8002a1a:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002a1c:	2b02      	cmp	r3, #2
 8002a1e:	d130      	bne.n	8002a82 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	689b      	ldr	r3, [r3, #8]
 8002a24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	005b      	lsls	r3, r3, #1
 8002a2a:	2203      	movs	r2, #3
 8002a2c:	409a      	lsls	r2, r3
 8002a2e:	0013      	movs	r3, r2
 8002a30:	43da      	mvns	r2, r3
 8002a32:	693b      	ldr	r3, [r7, #16]
 8002a34:	4013      	ands	r3, r2
 8002a36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	68da      	ldr	r2, [r3, #12]
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	005b      	lsls	r3, r3, #1
 8002a40:	409a      	lsls	r2, r3
 8002a42:	0013      	movs	r3, r2
 8002a44:	693a      	ldr	r2, [r7, #16]
 8002a46:	4313      	orrs	r3, r2
 8002a48:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	693a      	ldr	r2, [r7, #16]
 8002a4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a56:	2201      	movs	r2, #1
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	409a      	lsls	r2, r3
 8002a5c:	0013      	movs	r3, r2
 8002a5e:	43da      	mvns	r2, r3
 8002a60:	693b      	ldr	r3, [r7, #16]
 8002a62:	4013      	ands	r3, r2
 8002a64:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	091b      	lsrs	r3, r3, #4
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	401a      	ands	r2, r3
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	409a      	lsls	r2, r3
 8002a74:	0013      	movs	r3, r2
 8002a76:	693a      	ldr	r2, [r7, #16]
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	693a      	ldr	r2, [r7, #16]
 8002a80:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	2203      	movs	r2, #3
 8002a88:	4013      	ands	r3, r2
 8002a8a:	2b03      	cmp	r3, #3
 8002a8c:	d017      	beq.n	8002abe <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	68db      	ldr	r3, [r3, #12]
 8002a92:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	005b      	lsls	r3, r3, #1
 8002a98:	2203      	movs	r2, #3
 8002a9a:	409a      	lsls	r2, r3
 8002a9c:	0013      	movs	r3, r2
 8002a9e:	43da      	mvns	r2, r3
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	689a      	ldr	r2, [r3, #8]
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	005b      	lsls	r3, r3, #1
 8002aae:	409a      	lsls	r2, r3
 8002ab0:	0013      	movs	r3, r2
 8002ab2:	693a      	ldr	r2, [r7, #16]
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	693a      	ldr	r2, [r7, #16]
 8002abc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	2203      	movs	r2, #3
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d123      	bne.n	8002b12 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	08da      	lsrs	r2, r3, #3
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	3208      	adds	r2, #8
 8002ad2:	0092      	lsls	r2, r2, #2
 8002ad4:	58d3      	ldr	r3, [r2, r3]
 8002ad6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	2207      	movs	r2, #7
 8002adc:	4013      	ands	r3, r2
 8002ade:	009b      	lsls	r3, r3, #2
 8002ae0:	220f      	movs	r2, #15
 8002ae2:	409a      	lsls	r2, r3
 8002ae4:	0013      	movs	r3, r2
 8002ae6:	43da      	mvns	r2, r3
 8002ae8:	693b      	ldr	r3, [r7, #16]
 8002aea:	4013      	ands	r3, r2
 8002aec:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	691a      	ldr	r2, [r3, #16]
 8002af2:	697b      	ldr	r3, [r7, #20]
 8002af4:	2107      	movs	r1, #7
 8002af6:	400b      	ands	r3, r1
 8002af8:	009b      	lsls	r3, r3, #2
 8002afa:	409a      	lsls	r2, r3
 8002afc:	0013      	movs	r3, r2
 8002afe:	693a      	ldr	r2, [r7, #16]
 8002b00:	4313      	orrs	r3, r2
 8002b02:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	08da      	lsrs	r2, r3, #3
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	3208      	adds	r2, #8
 8002b0c:	0092      	lsls	r2, r2, #2
 8002b0e:	6939      	ldr	r1, [r7, #16]
 8002b10:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	005b      	lsls	r3, r3, #1
 8002b1c:	2203      	movs	r2, #3
 8002b1e:	409a      	lsls	r2, r3
 8002b20:	0013      	movs	r3, r2
 8002b22:	43da      	mvns	r2, r3
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	4013      	ands	r3, r2
 8002b28:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	2203      	movs	r2, #3
 8002b30:	401a      	ands	r2, r3
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	005b      	lsls	r3, r3, #1
 8002b36:	409a      	lsls	r2, r3
 8002b38:	0013      	movs	r3, r2
 8002b3a:	693a      	ldr	r2, [r7, #16]
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	693a      	ldr	r2, [r7, #16]
 8002b44:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	685a      	ldr	r2, [r3, #4]
 8002b4a:	23c0      	movs	r3, #192	@ 0xc0
 8002b4c:	029b      	lsls	r3, r3, #10
 8002b4e:	4013      	ands	r3, r2
 8002b50:	d100      	bne.n	8002b54 <HAL_GPIO_Init+0x17c>
 8002b52:	e0a0      	b.n	8002c96 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b54:	4b57      	ldr	r3, [pc, #348]	@ (8002cb4 <HAL_GPIO_Init+0x2dc>)
 8002b56:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b58:	4b56      	ldr	r3, [pc, #344]	@ (8002cb4 <HAL_GPIO_Init+0x2dc>)
 8002b5a:	2101      	movs	r1, #1
 8002b5c:	430a      	orrs	r2, r1
 8002b5e:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b60:	4a55      	ldr	r2, [pc, #340]	@ (8002cb8 <HAL_GPIO_Init+0x2e0>)
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	089b      	lsrs	r3, r3, #2
 8002b66:	3302      	adds	r3, #2
 8002b68:	009b      	lsls	r3, r3, #2
 8002b6a:	589b      	ldr	r3, [r3, r2]
 8002b6c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	2203      	movs	r2, #3
 8002b72:	4013      	ands	r3, r2
 8002b74:	009b      	lsls	r3, r3, #2
 8002b76:	220f      	movs	r2, #15
 8002b78:	409a      	lsls	r2, r3
 8002b7a:	0013      	movs	r3, r2
 8002b7c:	43da      	mvns	r2, r3
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	4013      	ands	r3, r2
 8002b82:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002b84:	687a      	ldr	r2, [r7, #4]
 8002b86:	23a0      	movs	r3, #160	@ 0xa0
 8002b88:	05db      	lsls	r3, r3, #23
 8002b8a:	429a      	cmp	r2, r3
 8002b8c:	d01f      	beq.n	8002bce <HAL_GPIO_Init+0x1f6>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	4a4a      	ldr	r2, [pc, #296]	@ (8002cbc <HAL_GPIO_Init+0x2e4>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d019      	beq.n	8002bca <HAL_GPIO_Init+0x1f2>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	4a49      	ldr	r2, [pc, #292]	@ (8002cc0 <HAL_GPIO_Init+0x2e8>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d013      	beq.n	8002bc6 <HAL_GPIO_Init+0x1ee>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	4a48      	ldr	r2, [pc, #288]	@ (8002cc4 <HAL_GPIO_Init+0x2ec>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d00d      	beq.n	8002bc2 <HAL_GPIO_Init+0x1ea>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	4a47      	ldr	r2, [pc, #284]	@ (8002cc8 <HAL_GPIO_Init+0x2f0>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d007      	beq.n	8002bbe <HAL_GPIO_Init+0x1e6>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	4a46      	ldr	r2, [pc, #280]	@ (8002ccc <HAL_GPIO_Init+0x2f4>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d101      	bne.n	8002bba <HAL_GPIO_Init+0x1e2>
 8002bb6:	2305      	movs	r3, #5
 8002bb8:	e00a      	b.n	8002bd0 <HAL_GPIO_Init+0x1f8>
 8002bba:	2306      	movs	r3, #6
 8002bbc:	e008      	b.n	8002bd0 <HAL_GPIO_Init+0x1f8>
 8002bbe:	2304      	movs	r3, #4
 8002bc0:	e006      	b.n	8002bd0 <HAL_GPIO_Init+0x1f8>
 8002bc2:	2303      	movs	r3, #3
 8002bc4:	e004      	b.n	8002bd0 <HAL_GPIO_Init+0x1f8>
 8002bc6:	2302      	movs	r3, #2
 8002bc8:	e002      	b.n	8002bd0 <HAL_GPIO_Init+0x1f8>
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e000      	b.n	8002bd0 <HAL_GPIO_Init+0x1f8>
 8002bce:	2300      	movs	r3, #0
 8002bd0:	697a      	ldr	r2, [r7, #20]
 8002bd2:	2103      	movs	r1, #3
 8002bd4:	400a      	ands	r2, r1
 8002bd6:	0092      	lsls	r2, r2, #2
 8002bd8:	4093      	lsls	r3, r2
 8002bda:	693a      	ldr	r2, [r7, #16]
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002be0:	4935      	ldr	r1, [pc, #212]	@ (8002cb8 <HAL_GPIO_Init+0x2e0>)
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	089b      	lsrs	r3, r3, #2
 8002be6:	3302      	adds	r3, #2
 8002be8:	009b      	lsls	r3, r3, #2
 8002bea:	693a      	ldr	r2, [r7, #16]
 8002bec:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002bee:	4b38      	ldr	r3, [pc, #224]	@ (8002cd0 <HAL_GPIO_Init+0x2f8>)
 8002bf0:	689b      	ldr	r3, [r3, #8]
 8002bf2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	43da      	mvns	r2, r3
 8002bf8:	693b      	ldr	r3, [r7, #16]
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	685a      	ldr	r2, [r3, #4]
 8002c02:	2380      	movs	r3, #128	@ 0x80
 8002c04:	035b      	lsls	r3, r3, #13
 8002c06:	4013      	ands	r3, r2
 8002c08:	d003      	beq.n	8002c12 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8002c0a:	693a      	ldr	r2, [r7, #16]
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002c12:	4b2f      	ldr	r3, [pc, #188]	@ (8002cd0 <HAL_GPIO_Init+0x2f8>)
 8002c14:	693a      	ldr	r2, [r7, #16]
 8002c16:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002c18:	4b2d      	ldr	r3, [pc, #180]	@ (8002cd0 <HAL_GPIO_Init+0x2f8>)
 8002c1a:	68db      	ldr	r3, [r3, #12]
 8002c1c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	43da      	mvns	r2, r3
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	4013      	ands	r3, r2
 8002c26:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	685a      	ldr	r2, [r3, #4]
 8002c2c:	2380      	movs	r3, #128	@ 0x80
 8002c2e:	039b      	lsls	r3, r3, #14
 8002c30:	4013      	ands	r3, r2
 8002c32:	d003      	beq.n	8002c3c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002c34:	693a      	ldr	r2, [r7, #16]
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002c3c:	4b24      	ldr	r3, [pc, #144]	@ (8002cd0 <HAL_GPIO_Init+0x2f8>)
 8002c3e:	693a      	ldr	r2, [r7, #16]
 8002c40:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8002c42:	4b23      	ldr	r3, [pc, #140]	@ (8002cd0 <HAL_GPIO_Init+0x2f8>)
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	43da      	mvns	r2, r3
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	4013      	ands	r3, r2
 8002c50:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	685a      	ldr	r2, [r3, #4]
 8002c56:	2380      	movs	r3, #128	@ 0x80
 8002c58:	029b      	lsls	r3, r3, #10
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	d003      	beq.n	8002c66 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8002c5e:	693a      	ldr	r2, [r7, #16]
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	4313      	orrs	r3, r2
 8002c64:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002c66:	4b1a      	ldr	r3, [pc, #104]	@ (8002cd0 <HAL_GPIO_Init+0x2f8>)
 8002c68:	693a      	ldr	r2, [r7, #16]
 8002c6a:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c6c:	4b18      	ldr	r3, [pc, #96]	@ (8002cd0 <HAL_GPIO_Init+0x2f8>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	43da      	mvns	r2, r3
 8002c76:	693b      	ldr	r3, [r7, #16]
 8002c78:	4013      	ands	r3, r2
 8002c7a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	685a      	ldr	r2, [r3, #4]
 8002c80:	2380      	movs	r3, #128	@ 0x80
 8002c82:	025b      	lsls	r3, r3, #9
 8002c84:	4013      	ands	r3, r2
 8002c86:	d003      	beq.n	8002c90 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8002c88:	693a      	ldr	r2, [r7, #16]
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002c90:	4b0f      	ldr	r3, [pc, #60]	@ (8002cd0 <HAL_GPIO_Init+0x2f8>)
 8002c92:	693a      	ldr	r2, [r7, #16]
 8002c94:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	3301      	adds	r3, #1
 8002c9a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	40da      	lsrs	r2, r3
 8002ca4:	1e13      	subs	r3, r2, #0
 8002ca6:	d000      	beq.n	8002caa <HAL_GPIO_Init+0x2d2>
 8002ca8:	e6a2      	b.n	80029f0 <HAL_GPIO_Init+0x18>
  }
}
 8002caa:	46c0      	nop			@ (mov r8, r8)
 8002cac:	46c0      	nop			@ (mov r8, r8)
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	b006      	add	sp, #24
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	40021000 	.word	0x40021000
 8002cb8:	40010000 	.word	0x40010000
 8002cbc:	50000400 	.word	0x50000400
 8002cc0:	50000800 	.word	0x50000800
 8002cc4:	50000c00 	.word	0x50000c00
 8002cc8:	50001000 	.word	0x50001000
 8002ccc:	50001c00 	.word	0x50001c00
 8002cd0:	40010400 	.word	0x40010400

08002cd4 <HAL_GPIO_DeInit>:
  *                   This parameter can be one of GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b086      	sub	sp, #24
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
 8002cdc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	613b      	str	r3, [r7, #16]
  uint32_t tmp = 0x00U;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0)
 8002cea:	e0bc      	b.n	8002e66 <HAL_GPIO_DeInit+0x192>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Pin) & (1U << position);
 8002cec:	2201      	movs	r2, #1
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	409a      	lsls	r2, r3
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	613b      	str	r3, [r7, #16]

    if (iocurrent)
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d100      	bne.n	8002d00 <HAL_GPIO_DeInit+0x2c>
 8002cfe:	e0af      	b.n	8002e60 <HAL_GPIO_DeInit+0x18c>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 8002d00:	4a5e      	ldr	r2, [pc, #376]	@ (8002e7c <HAL_GPIO_DeInit+0x1a8>)
 8002d02:	697b      	ldr	r3, [r7, #20]
 8002d04:	089b      	lsrs	r3, r3, #2
 8002d06:	3302      	adds	r3, #2
 8002d08:	009b      	lsls	r3, r3, #2
 8002d0a:	589b      	ldr	r3, [r3, r2]
 8002d0c:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FUL) << (4U * (position & 0x03U)));
 8002d0e:	697b      	ldr	r3, [r7, #20]
 8002d10:	2203      	movs	r2, #3
 8002d12:	4013      	ands	r3, r2
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	220f      	movs	r2, #15
 8002d18:	409a      	lsls	r2, r3
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8002d20:	687a      	ldr	r2, [r7, #4]
 8002d22:	23a0      	movs	r3, #160	@ 0xa0
 8002d24:	05db      	lsls	r3, r3, #23
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d01f      	beq.n	8002d6a <HAL_GPIO_DeInit+0x96>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	4a54      	ldr	r2, [pc, #336]	@ (8002e80 <HAL_GPIO_DeInit+0x1ac>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d019      	beq.n	8002d66 <HAL_GPIO_DeInit+0x92>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	4a53      	ldr	r2, [pc, #332]	@ (8002e84 <HAL_GPIO_DeInit+0x1b0>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d013      	beq.n	8002d62 <HAL_GPIO_DeInit+0x8e>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	4a52      	ldr	r2, [pc, #328]	@ (8002e88 <HAL_GPIO_DeInit+0x1b4>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d00d      	beq.n	8002d5e <HAL_GPIO_DeInit+0x8a>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	4a51      	ldr	r2, [pc, #324]	@ (8002e8c <HAL_GPIO_DeInit+0x1b8>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d007      	beq.n	8002d5a <HAL_GPIO_DeInit+0x86>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	4a50      	ldr	r2, [pc, #320]	@ (8002e90 <HAL_GPIO_DeInit+0x1bc>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d101      	bne.n	8002d56 <HAL_GPIO_DeInit+0x82>
 8002d52:	2305      	movs	r3, #5
 8002d54:	e00a      	b.n	8002d6c <HAL_GPIO_DeInit+0x98>
 8002d56:	2306      	movs	r3, #6
 8002d58:	e008      	b.n	8002d6c <HAL_GPIO_DeInit+0x98>
 8002d5a:	2304      	movs	r3, #4
 8002d5c:	e006      	b.n	8002d6c <HAL_GPIO_DeInit+0x98>
 8002d5e:	2303      	movs	r3, #3
 8002d60:	e004      	b.n	8002d6c <HAL_GPIO_DeInit+0x98>
 8002d62:	2302      	movs	r3, #2
 8002d64:	e002      	b.n	8002d6c <HAL_GPIO_DeInit+0x98>
 8002d66:	2301      	movs	r3, #1
 8002d68:	e000      	b.n	8002d6c <HAL_GPIO_DeInit+0x98>
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	697a      	ldr	r2, [r7, #20]
 8002d6e:	2103      	movs	r1, #3
 8002d70:	400a      	ands	r2, r1
 8002d72:	0092      	lsls	r2, r2, #2
 8002d74:	4093      	lsls	r3, r2
 8002d76:	68fa      	ldr	r2, [r7, #12]
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	d132      	bne.n	8002de2 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002d7c:	4b45      	ldr	r3, [pc, #276]	@ (8002e94 <HAL_GPIO_DeInit+0x1c0>)
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	43d9      	mvns	r1, r3
 8002d84:	4b43      	ldr	r3, [pc, #268]	@ (8002e94 <HAL_GPIO_DeInit+0x1c0>)
 8002d86:	400a      	ands	r2, r1
 8002d88:	601a      	str	r2, [r3, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002d8a:	4b42      	ldr	r3, [pc, #264]	@ (8002e94 <HAL_GPIO_DeInit+0x1c0>)
 8002d8c:	685a      	ldr	r2, [r3, #4]
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	43d9      	mvns	r1, r3
 8002d92:	4b40      	ldr	r3, [pc, #256]	@ (8002e94 <HAL_GPIO_DeInit+0x1c0>)
 8002d94:	400a      	ands	r2, r1
 8002d96:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002d98:	4b3e      	ldr	r3, [pc, #248]	@ (8002e94 <HAL_GPIO_DeInit+0x1c0>)
 8002d9a:	68da      	ldr	r2, [r3, #12]
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	43d9      	mvns	r1, r3
 8002da0:	4b3c      	ldr	r3, [pc, #240]	@ (8002e94 <HAL_GPIO_DeInit+0x1c0>)
 8002da2:	400a      	ands	r2, r1
 8002da4:	60da      	str	r2, [r3, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002da6:	4b3b      	ldr	r3, [pc, #236]	@ (8002e94 <HAL_GPIO_DeInit+0x1c0>)
 8002da8:	689a      	ldr	r2, [r3, #8]
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	43d9      	mvns	r1, r3
 8002dae:	4b39      	ldr	r3, [pc, #228]	@ (8002e94 <HAL_GPIO_DeInit+0x1c0>)
 8002db0:	400a      	ands	r2, r1
 8002db2:	609a      	str	r2, [r3, #8]

        tmp = (0x0FUL) << (4U * (position & 0x03U));
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	2203      	movs	r2, #3
 8002db8:	4013      	ands	r3, r2
 8002dba:	009b      	lsls	r3, r3, #2
 8002dbc:	220f      	movs	r2, #15
 8002dbe:	409a      	lsls	r2, r3
 8002dc0:	0013      	movs	r3, r2
 8002dc2:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002dc4:	4a2d      	ldr	r2, [pc, #180]	@ (8002e7c <HAL_GPIO_DeInit+0x1a8>)
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	089b      	lsrs	r3, r3, #2
 8002dca:	3302      	adds	r3, #2
 8002dcc:	009b      	lsls	r3, r3, #2
 8002dce:	589a      	ldr	r2, [r3, r2]
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	43d9      	mvns	r1, r3
 8002dd4:	4829      	ldr	r0, [pc, #164]	@ (8002e7c <HAL_GPIO_DeInit+0x1a8>)
 8002dd6:	697b      	ldr	r3, [r7, #20]
 8002dd8:	089b      	lsrs	r3, r3, #2
 8002dda:	400a      	ands	r2, r1
 8002ddc:	3302      	adds	r3, #2
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Analog Mode (reset state) */
      GPIOx->MODER |= (GPIO_MODE_ANALOG << (position * 2U));
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	005b      	lsls	r3, r3, #1
 8002dea:	2103      	movs	r1, #3
 8002dec:	4099      	lsls	r1, r3
 8002dee:	000b      	movs	r3, r1
 8002df0:	431a      	orrs	r2, r3
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8002df6:	697b      	ldr	r3, [r7, #20]
 8002df8:	08da      	lsrs	r2, r3, #3
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	3208      	adds	r2, #8
 8002dfe:	0092      	lsls	r2, r2, #2
 8002e00:	58d3      	ldr	r3, [r2, r3]
 8002e02:	697a      	ldr	r2, [r7, #20]
 8002e04:	2107      	movs	r1, #7
 8002e06:	400a      	ands	r2, r1
 8002e08:	0092      	lsls	r2, r2, #2
 8002e0a:	210f      	movs	r1, #15
 8002e0c:	4091      	lsls	r1, r2
 8002e0e:	000a      	movs	r2, r1
 8002e10:	43d1      	mvns	r1, r2
 8002e12:	697a      	ldr	r2, [r7, #20]
 8002e14:	08d2      	lsrs	r2, r2, #3
 8002e16:	4019      	ands	r1, r3
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	3208      	adds	r2, #8
 8002e1c:	0092      	lsls	r2, r2, #2
 8002e1e:	50d1      	str	r1, [r2, r3]

      /* Deactivate the Pull-up oand Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	697a      	ldr	r2, [r7, #20]
 8002e26:	0052      	lsls	r2, r2, #1
 8002e28:	2103      	movs	r1, #3
 8002e2a:	4091      	lsls	r1, r2
 8002e2c:	000a      	movs	r2, r1
 8002e2e:	43d2      	mvns	r2, r2
 8002e30:	401a      	ands	r2, r3
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	2101      	movs	r1, #1
 8002e3c:	697a      	ldr	r2, [r7, #20]
 8002e3e:	4091      	lsls	r1, r2
 8002e40:	000a      	movs	r2, r1
 8002e42:	43d2      	mvns	r2, r2
 8002e44:	401a      	ands	r2, r3
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	697a      	ldr	r2, [r7, #20]
 8002e50:	0052      	lsls	r2, r2, #1
 8002e52:	2103      	movs	r1, #3
 8002e54:	4091      	lsls	r1, r2
 8002e56:	000a      	movs	r2, r1
 8002e58:	43d2      	mvns	r2, r2
 8002e5a:	401a      	ands	r2, r3
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	609a      	str	r2, [r3, #8]
    }
    position++;
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	3301      	adds	r3, #1
 8002e64:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0)
 8002e66:	683a      	ldr	r2, [r7, #0]
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	40da      	lsrs	r2, r3
 8002e6c:	1e13      	subs	r3, r2, #0
 8002e6e:	d000      	beq.n	8002e72 <HAL_GPIO_DeInit+0x19e>
 8002e70:	e73c      	b.n	8002cec <HAL_GPIO_DeInit+0x18>
  }
}
 8002e72:	46c0      	nop			@ (mov r8, r8)
 8002e74:	46c0      	nop			@ (mov r8, r8)
 8002e76:	46bd      	mov	sp, r7
 8002e78:	b006      	add	sp, #24
 8002e7a:	bd80      	pop	{r7, pc}
 8002e7c:	40010000 	.word	0x40010000
 8002e80:	50000400 	.word	0x50000400
 8002e84:	50000800 	.word	0x50000800
 8002e88:	50000c00 	.word	0x50000c00
 8002e8c:	50001000 	.word	0x50001000
 8002e90:	50001c00 	.word	0x50001c00
 8002e94:	40010400 	.word	0x40010400

08002e98 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b082      	sub	sp, #8
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
 8002ea0:	0008      	movs	r0, r1
 8002ea2:	0011      	movs	r1, r2
 8002ea4:	1cbb      	adds	r3, r7, #2
 8002ea6:	1c02      	adds	r2, r0, #0
 8002ea8:	801a      	strh	r2, [r3, #0]
 8002eaa:	1c7b      	adds	r3, r7, #1
 8002eac:	1c0a      	adds	r2, r1, #0
 8002eae:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002eb0:	1c7b      	adds	r3, r7, #1
 8002eb2:	781b      	ldrb	r3, [r3, #0]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d004      	beq.n	8002ec2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002eb8:	1cbb      	adds	r3, r7, #2
 8002eba:	881a      	ldrh	r2, [r3, #0]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8002ec0:	e003      	b.n	8002eca <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8002ec2:	1cbb      	adds	r3, r7, #2
 8002ec4:	881a      	ldrh	r2, [r3, #0]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002eca:	46c0      	nop			@ (mov r8, r8)
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	b002      	add	sp, #8
 8002ed0:	bd80      	pop	{r7, pc}
	...

08002ed4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b082      	sub	sp, #8
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d101      	bne.n	8002ee6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e08f      	b.n	8003006 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2241      	movs	r2, #65	@ 0x41
 8002eea:	5c9b      	ldrb	r3, [r3, r2]
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d107      	bne.n	8002f02 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2240      	movs	r2, #64	@ 0x40
 8002ef6:	2100      	movs	r1, #0
 8002ef8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	0018      	movs	r0, r3
 8002efe:	f7fe f9b1 	bl	8001264 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2241      	movs	r2, #65	@ 0x41
 8002f06:	2124      	movs	r1, #36	@ 0x24
 8002f08:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	2101      	movs	r1, #1
 8002f16:	438a      	bics	r2, r1
 8002f18:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	685a      	ldr	r2, [r3, #4]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	493b      	ldr	r1, [pc, #236]	@ (8003010 <HAL_I2C_Init+0x13c>)
 8002f24:	400a      	ands	r2, r1
 8002f26:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	689a      	ldr	r2, [r3, #8]
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4938      	ldr	r1, [pc, #224]	@ (8003014 <HAL_I2C_Init+0x140>)
 8002f34:	400a      	ands	r2, r1
 8002f36:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	68db      	ldr	r3, [r3, #12]
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	d108      	bne.n	8002f52 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	689a      	ldr	r2, [r3, #8]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	2180      	movs	r1, #128	@ 0x80
 8002f4a:	0209      	lsls	r1, r1, #8
 8002f4c:	430a      	orrs	r2, r1
 8002f4e:	609a      	str	r2, [r3, #8]
 8002f50:	e007      	b.n	8002f62 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	689a      	ldr	r2, [r3, #8]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	2184      	movs	r1, #132	@ 0x84
 8002f5c:	0209      	lsls	r1, r1, #8
 8002f5e:	430a      	orrs	r2, r1
 8002f60:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	68db      	ldr	r3, [r3, #12]
 8002f66:	2b02      	cmp	r3, #2
 8002f68:	d109      	bne.n	8002f7e <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	685a      	ldr	r2, [r3, #4]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	2180      	movs	r1, #128	@ 0x80
 8002f76:	0109      	lsls	r1, r1, #4
 8002f78:	430a      	orrs	r2, r1
 8002f7a:	605a      	str	r2, [r3, #4]
 8002f7c:	e007      	b.n	8002f8e <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	685a      	ldr	r2, [r3, #4]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4923      	ldr	r1, [pc, #140]	@ (8003018 <HAL_I2C_Init+0x144>)
 8002f8a:	400a      	ands	r2, r1
 8002f8c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	685a      	ldr	r2, [r3, #4]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4920      	ldr	r1, [pc, #128]	@ (800301c <HAL_I2C_Init+0x148>)
 8002f9a:	430a      	orrs	r2, r1
 8002f9c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	68da      	ldr	r2, [r3, #12]
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	491a      	ldr	r1, [pc, #104]	@ (8003014 <HAL_I2C_Init+0x140>)
 8002faa:	400a      	ands	r2, r1
 8002fac:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	691a      	ldr	r2, [r3, #16]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	695b      	ldr	r3, [r3, #20]
 8002fb6:	431a      	orrs	r2, r3
 8002fb8:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	699b      	ldr	r3, [r3, #24]
 8002fbe:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	430a      	orrs	r2, r1
 8002fc6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	69d9      	ldr	r1, [r3, #28]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6a1a      	ldr	r2, [r3, #32]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	430a      	orrs	r2, r1
 8002fd6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	2101      	movs	r1, #1
 8002fe4:	430a      	orrs	r2, r1
 8002fe6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2200      	movs	r2, #0
 8002fec:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2241      	movs	r2, #65	@ 0x41
 8002ff2:	2120      	movs	r1, #32
 8002ff4:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2242      	movs	r2, #66	@ 0x42
 8003000:	2100      	movs	r1, #0
 8003002:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003004:	2300      	movs	r3, #0
}
 8003006:	0018      	movs	r0, r3
 8003008:	46bd      	mov	sp, r7
 800300a:	b002      	add	sp, #8
 800300c:	bd80      	pop	{r7, pc}
 800300e:	46c0      	nop			@ (mov r8, r8)
 8003010:	f0ffffff 	.word	0xf0ffffff
 8003014:	ffff7fff 	.word	0xffff7fff
 8003018:	fffff7ff 	.word	0xfffff7ff
 800301c:	02008000 	.word	0x02008000

08003020 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b082      	sub	sp, #8
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d101      	bne.n	8003032 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800302e:	2301      	movs	r3, #1
 8003030:	e022      	b.n	8003078 <HAL_I2C_DeInit+0x58>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2241      	movs	r2, #65	@ 0x41
 8003036:	2124      	movs	r1, #36	@ 0x24
 8003038:	5499      	strb	r1, [r3, r2]

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	2101      	movs	r1, #1
 8003046:	438a      	bics	r2, r1
 8003048:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	0018      	movs	r0, r3
 800304e:	f7fe f94d 	bl	80012ec <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2200      	movs	r2, #0
 8003056:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2241      	movs	r2, #65	@ 0x41
 800305c:	2100      	movs	r1, #0
 800305e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2200      	movs	r2, #0
 8003064:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2242      	movs	r2, #66	@ 0x42
 800306a:	2100      	movs	r1, #0
 800306c:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2240      	movs	r2, #64	@ 0x40
 8003072:	2100      	movs	r1, #0
 8003074:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003076:	2300      	movs	r3, #0
}
 8003078:	0018      	movs	r0, r3
 800307a:	46bd      	mov	sp, r7
 800307c:	b002      	add	sp, #8
 800307e:	bd80      	pop	{r7, pc}

08003080 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003080:	b590      	push	{r4, r7, lr}
 8003082:	b089      	sub	sp, #36	@ 0x24
 8003084:	af02      	add	r7, sp, #8
 8003086:	60f8      	str	r0, [r7, #12]
 8003088:	0008      	movs	r0, r1
 800308a:	607a      	str	r2, [r7, #4]
 800308c:	0019      	movs	r1, r3
 800308e:	230a      	movs	r3, #10
 8003090:	18fb      	adds	r3, r7, r3
 8003092:	1c02      	adds	r2, r0, #0
 8003094:	801a      	strh	r2, [r3, #0]
 8003096:	2308      	movs	r3, #8
 8003098:	18fb      	adds	r3, r7, r3
 800309a:	1c0a      	adds	r2, r1, #0
 800309c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2241      	movs	r2, #65	@ 0x41
 80030a2:	5c9b      	ldrb	r3, [r3, r2]
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	2b20      	cmp	r3, #32
 80030a8:	d000      	beq.n	80030ac <HAL_I2C_Master_Transmit+0x2c>
 80030aa:	e10a      	b.n	80032c2 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2240      	movs	r2, #64	@ 0x40
 80030b0:	5c9b      	ldrb	r3, [r3, r2]
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d101      	bne.n	80030ba <HAL_I2C_Master_Transmit+0x3a>
 80030b6:	2302      	movs	r3, #2
 80030b8:	e104      	b.n	80032c4 <HAL_I2C_Master_Transmit+0x244>
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	2240      	movs	r2, #64	@ 0x40
 80030be:	2101      	movs	r1, #1
 80030c0:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80030c2:	f7fe fe03 	bl	8001ccc <HAL_GetTick>
 80030c6:	0003      	movs	r3, r0
 80030c8:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80030ca:	2380      	movs	r3, #128	@ 0x80
 80030cc:	0219      	lsls	r1, r3, #8
 80030ce:	68f8      	ldr	r0, [r7, #12]
 80030d0:	693b      	ldr	r3, [r7, #16]
 80030d2:	9300      	str	r3, [sp, #0]
 80030d4:	2319      	movs	r3, #25
 80030d6:	2201      	movs	r2, #1
 80030d8:	f000 fb22 	bl	8003720 <I2C_WaitOnFlagUntilTimeout>
 80030dc:	1e03      	subs	r3, r0, #0
 80030de:	d001      	beq.n	80030e4 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e0ef      	b.n	80032c4 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	2241      	movs	r2, #65	@ 0x41
 80030e8:	2121      	movs	r1, #33	@ 0x21
 80030ea:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2242      	movs	r2, #66	@ 0x42
 80030f0:	2110      	movs	r1, #16
 80030f2:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	2200      	movs	r2, #0
 80030f8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	687a      	ldr	r2, [r7, #4]
 80030fe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	2208      	movs	r2, #8
 8003104:	18ba      	adds	r2, r7, r2
 8003106:	8812      	ldrh	r2, [r2, #0]
 8003108:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	2200      	movs	r2, #0
 800310e:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003114:	b29b      	uxth	r3, r3
 8003116:	2bff      	cmp	r3, #255	@ 0xff
 8003118:	d906      	bls.n	8003128 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	22ff      	movs	r2, #255	@ 0xff
 800311e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8003120:	2380      	movs	r3, #128	@ 0x80
 8003122:	045b      	lsls	r3, r3, #17
 8003124:	617b      	str	r3, [r7, #20]
 8003126:	e007      	b.n	8003138 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800312c:	b29a      	uxth	r2, r3
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003132:	2380      	movs	r3, #128	@ 0x80
 8003134:	049b      	lsls	r3, r3, #18
 8003136:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800313c:	2b00      	cmp	r3, #0
 800313e:	d027      	beq.n	8003190 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003144:	781a      	ldrb	r2, [r3, #0]
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003150:	1c5a      	adds	r2, r3, #1
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800315a:	b29b      	uxth	r3, r3
 800315c:	3b01      	subs	r3, #1
 800315e:	b29a      	uxth	r2, r3
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003168:	3b01      	subs	r3, #1
 800316a:	b29a      	uxth	r2, r3
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003174:	b2db      	uxtb	r3, r3
 8003176:	3301      	adds	r3, #1
 8003178:	b2da      	uxtb	r2, r3
 800317a:	697c      	ldr	r4, [r7, #20]
 800317c:	230a      	movs	r3, #10
 800317e:	18fb      	adds	r3, r7, r3
 8003180:	8819      	ldrh	r1, [r3, #0]
 8003182:	68f8      	ldr	r0, [r7, #12]
 8003184:	4b51      	ldr	r3, [pc, #324]	@ (80032cc <HAL_I2C_Master_Transmit+0x24c>)
 8003186:	9300      	str	r3, [sp, #0]
 8003188:	0023      	movs	r3, r4
 800318a:	f000 fd41 	bl	8003c10 <I2C_TransferConfig>
 800318e:	e06f      	b.n	8003270 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003194:	b2da      	uxtb	r2, r3
 8003196:	697c      	ldr	r4, [r7, #20]
 8003198:	230a      	movs	r3, #10
 800319a:	18fb      	adds	r3, r7, r3
 800319c:	8819      	ldrh	r1, [r3, #0]
 800319e:	68f8      	ldr	r0, [r7, #12]
 80031a0:	4b4a      	ldr	r3, [pc, #296]	@ (80032cc <HAL_I2C_Master_Transmit+0x24c>)
 80031a2:	9300      	str	r3, [sp, #0]
 80031a4:	0023      	movs	r3, r4
 80031a6:	f000 fd33 	bl	8003c10 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80031aa:	e061      	b.n	8003270 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031ac:	693a      	ldr	r2, [r7, #16]
 80031ae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	0018      	movs	r0, r3
 80031b4:	f000 fb0c 	bl	80037d0 <I2C_WaitOnTXISFlagUntilTimeout>
 80031b8:	1e03      	subs	r3, r0, #0
 80031ba:	d001      	beq.n	80031c0 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	e081      	b.n	80032c4 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c4:	781a      	ldrb	r2, [r3, #0]
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031d0:	1c5a      	adds	r2, r3, #1
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031da:	b29b      	uxth	r3, r3
 80031dc:	3b01      	subs	r3, #1
 80031de:	b29a      	uxth	r2, r3
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031e8:	3b01      	subs	r3, #1
 80031ea:	b29a      	uxth	r2, r3
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031f4:	b29b      	uxth	r3, r3
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d03a      	beq.n	8003270 <HAL_I2C_Master_Transmit+0x1f0>
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d136      	bne.n	8003270 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003202:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003204:	68f8      	ldr	r0, [r7, #12]
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	9300      	str	r3, [sp, #0]
 800320a:	0013      	movs	r3, r2
 800320c:	2200      	movs	r2, #0
 800320e:	2180      	movs	r1, #128	@ 0x80
 8003210:	f000 fa86 	bl	8003720 <I2C_WaitOnFlagUntilTimeout>
 8003214:	1e03      	subs	r3, r0, #0
 8003216:	d001      	beq.n	800321c <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8003218:	2301      	movs	r3, #1
 800321a:	e053      	b.n	80032c4 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003220:	b29b      	uxth	r3, r3
 8003222:	2bff      	cmp	r3, #255	@ 0xff
 8003224:	d911      	bls.n	800324a <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	22ff      	movs	r2, #255	@ 0xff
 800322a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003230:	b2da      	uxtb	r2, r3
 8003232:	2380      	movs	r3, #128	@ 0x80
 8003234:	045c      	lsls	r4, r3, #17
 8003236:	230a      	movs	r3, #10
 8003238:	18fb      	adds	r3, r7, r3
 800323a:	8819      	ldrh	r1, [r3, #0]
 800323c:	68f8      	ldr	r0, [r7, #12]
 800323e:	2300      	movs	r3, #0
 8003240:	9300      	str	r3, [sp, #0]
 8003242:	0023      	movs	r3, r4
 8003244:	f000 fce4 	bl	8003c10 <I2C_TransferConfig>
 8003248:	e012      	b.n	8003270 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800324e:	b29a      	uxth	r2, r3
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003258:	b2da      	uxtb	r2, r3
 800325a:	2380      	movs	r3, #128	@ 0x80
 800325c:	049c      	lsls	r4, r3, #18
 800325e:	230a      	movs	r3, #10
 8003260:	18fb      	adds	r3, r7, r3
 8003262:	8819      	ldrh	r1, [r3, #0]
 8003264:	68f8      	ldr	r0, [r7, #12]
 8003266:	2300      	movs	r3, #0
 8003268:	9300      	str	r3, [sp, #0]
 800326a:	0023      	movs	r3, r4
 800326c:	f000 fcd0 	bl	8003c10 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003274:	b29b      	uxth	r3, r3
 8003276:	2b00      	cmp	r3, #0
 8003278:	d198      	bne.n	80031ac <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800327a:	693a      	ldr	r2, [r7, #16]
 800327c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	0018      	movs	r0, r3
 8003282:	f000 faeb 	bl	800385c <I2C_WaitOnSTOPFlagUntilTimeout>
 8003286:	1e03      	subs	r3, r0, #0
 8003288:	d001      	beq.n	800328e <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e01a      	b.n	80032c4 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	2220      	movs	r2, #32
 8003294:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	685a      	ldr	r2, [r3, #4]
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	490b      	ldr	r1, [pc, #44]	@ (80032d0 <HAL_I2C_Master_Transmit+0x250>)
 80032a2:	400a      	ands	r2, r1
 80032a4:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	2241      	movs	r2, #65	@ 0x41
 80032aa:	2120      	movs	r1, #32
 80032ac:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	2242      	movs	r2, #66	@ 0x42
 80032b2:	2100      	movs	r1, #0
 80032b4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	2240      	movs	r2, #64	@ 0x40
 80032ba:	2100      	movs	r1, #0
 80032bc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80032be:	2300      	movs	r3, #0
 80032c0:	e000      	b.n	80032c4 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 80032c2:	2302      	movs	r3, #2
  }
}
 80032c4:	0018      	movs	r0, r3
 80032c6:	46bd      	mov	sp, r7
 80032c8:	b007      	add	sp, #28
 80032ca:	bd90      	pop	{r4, r7, pc}
 80032cc:	80002000 	.word	0x80002000
 80032d0:	fe00e800 	.word	0xfe00e800

080032d4 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80032d4:	b590      	push	{r4, r7, lr}
 80032d6:	b089      	sub	sp, #36	@ 0x24
 80032d8:	af02      	add	r7, sp, #8
 80032da:	60f8      	str	r0, [r7, #12]
 80032dc:	0008      	movs	r0, r1
 80032de:	607a      	str	r2, [r7, #4]
 80032e0:	0019      	movs	r1, r3
 80032e2:	230a      	movs	r3, #10
 80032e4:	18fb      	adds	r3, r7, r3
 80032e6:	1c02      	adds	r2, r0, #0
 80032e8:	801a      	strh	r2, [r3, #0]
 80032ea:	2308      	movs	r3, #8
 80032ec:	18fb      	adds	r3, r7, r3
 80032ee:	1c0a      	adds	r2, r1, #0
 80032f0:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	2241      	movs	r2, #65	@ 0x41
 80032f6:	5c9b      	ldrb	r3, [r3, r2]
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	2b20      	cmp	r3, #32
 80032fc:	d000      	beq.n	8003300 <HAL_I2C_Master_Receive+0x2c>
 80032fe:	e0e8      	b.n	80034d2 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	2240      	movs	r2, #64	@ 0x40
 8003304:	5c9b      	ldrb	r3, [r3, r2]
 8003306:	2b01      	cmp	r3, #1
 8003308:	d101      	bne.n	800330e <HAL_I2C_Master_Receive+0x3a>
 800330a:	2302      	movs	r3, #2
 800330c:	e0e2      	b.n	80034d4 <HAL_I2C_Master_Receive+0x200>
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2240      	movs	r2, #64	@ 0x40
 8003312:	2101      	movs	r1, #1
 8003314:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003316:	f7fe fcd9 	bl	8001ccc <HAL_GetTick>
 800331a:	0003      	movs	r3, r0
 800331c:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800331e:	2380      	movs	r3, #128	@ 0x80
 8003320:	0219      	lsls	r1, r3, #8
 8003322:	68f8      	ldr	r0, [r7, #12]
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	9300      	str	r3, [sp, #0]
 8003328:	2319      	movs	r3, #25
 800332a:	2201      	movs	r2, #1
 800332c:	f000 f9f8 	bl	8003720 <I2C_WaitOnFlagUntilTimeout>
 8003330:	1e03      	subs	r3, r0, #0
 8003332:	d001      	beq.n	8003338 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e0cd      	b.n	80034d4 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2241      	movs	r2, #65	@ 0x41
 800333c:	2122      	movs	r1, #34	@ 0x22
 800333e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2242      	movs	r2, #66	@ 0x42
 8003344:	2110      	movs	r1, #16
 8003346:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2200      	movs	r2, #0
 800334c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	687a      	ldr	r2, [r7, #4]
 8003352:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	2208      	movs	r2, #8
 8003358:	18ba      	adds	r2, r7, r2
 800335a:	8812      	ldrh	r2, [r2, #0]
 800335c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2200      	movs	r2, #0
 8003362:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003368:	b29b      	uxth	r3, r3
 800336a:	2bff      	cmp	r3, #255	@ 0xff
 800336c:	d911      	bls.n	8003392 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = 1U;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	2201      	movs	r2, #1
 8003372:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003378:	b2da      	uxtb	r2, r3
 800337a:	2380      	movs	r3, #128	@ 0x80
 800337c:	045c      	lsls	r4, r3, #17
 800337e:	230a      	movs	r3, #10
 8003380:	18fb      	adds	r3, r7, r3
 8003382:	8819      	ldrh	r1, [r3, #0]
 8003384:	68f8      	ldr	r0, [r7, #12]
 8003386:	4b55      	ldr	r3, [pc, #340]	@ (80034dc <HAL_I2C_Master_Receive+0x208>)
 8003388:	9300      	str	r3, [sp, #0]
 800338a:	0023      	movs	r3, r4
 800338c:	f000 fc40 	bl	8003c10 <I2C_TransferConfig>
 8003390:	e076      	b.n	8003480 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003396:	b29a      	uxth	r2, r3
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033a0:	b2da      	uxtb	r2, r3
 80033a2:	2380      	movs	r3, #128	@ 0x80
 80033a4:	049c      	lsls	r4, r3, #18
 80033a6:	230a      	movs	r3, #10
 80033a8:	18fb      	adds	r3, r7, r3
 80033aa:	8819      	ldrh	r1, [r3, #0]
 80033ac:	68f8      	ldr	r0, [r7, #12]
 80033ae:	4b4b      	ldr	r3, [pc, #300]	@ (80034dc <HAL_I2C_Master_Receive+0x208>)
 80033b0:	9300      	str	r3, [sp, #0]
 80033b2:	0023      	movs	r3, r4
 80033b4:	f000 fc2c 	bl	8003c10 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80033b8:	e062      	b.n	8003480 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033ba:	697a      	ldr	r2, [r7, #20]
 80033bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	0018      	movs	r0, r3
 80033c2:	f000 fa8f 	bl	80038e4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80033c6:	1e03      	subs	r3, r0, #0
 80033c8:	d001      	beq.n	80033ce <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e082      	b.n	80034d4 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d8:	b2d2      	uxtb	r2, r2
 80033da:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033e0:	1c5a      	adds	r2, r3, #1
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033ea:	3b01      	subs	r3, #1
 80033ec:	b29a      	uxth	r2, r3
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033f6:	b29b      	uxth	r3, r3
 80033f8:	3b01      	subs	r3, #1
 80033fa:	b29a      	uxth	r2, r3
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003404:	b29b      	uxth	r3, r3
 8003406:	2b00      	cmp	r3, #0
 8003408:	d03a      	beq.n	8003480 <HAL_I2C_Master_Receive+0x1ac>
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800340e:	2b00      	cmp	r3, #0
 8003410:	d136      	bne.n	8003480 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003412:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003414:	68f8      	ldr	r0, [r7, #12]
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	9300      	str	r3, [sp, #0]
 800341a:	0013      	movs	r3, r2
 800341c:	2200      	movs	r2, #0
 800341e:	2180      	movs	r1, #128	@ 0x80
 8003420:	f000 f97e 	bl	8003720 <I2C_WaitOnFlagUntilTimeout>
 8003424:	1e03      	subs	r3, r0, #0
 8003426:	d001      	beq.n	800342c <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	e053      	b.n	80034d4 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003430:	b29b      	uxth	r3, r3
 8003432:	2bff      	cmp	r3, #255	@ 0xff
 8003434:	d911      	bls.n	800345a <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	22ff      	movs	r2, #255	@ 0xff
 800343a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003440:	b2da      	uxtb	r2, r3
 8003442:	2380      	movs	r3, #128	@ 0x80
 8003444:	045c      	lsls	r4, r3, #17
 8003446:	230a      	movs	r3, #10
 8003448:	18fb      	adds	r3, r7, r3
 800344a:	8819      	ldrh	r1, [r3, #0]
 800344c:	68f8      	ldr	r0, [r7, #12]
 800344e:	2300      	movs	r3, #0
 8003450:	9300      	str	r3, [sp, #0]
 8003452:	0023      	movs	r3, r4
 8003454:	f000 fbdc 	bl	8003c10 <I2C_TransferConfig>
 8003458:	e012      	b.n	8003480 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800345e:	b29a      	uxth	r2, r3
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003468:	b2da      	uxtb	r2, r3
 800346a:	2380      	movs	r3, #128	@ 0x80
 800346c:	049c      	lsls	r4, r3, #18
 800346e:	230a      	movs	r3, #10
 8003470:	18fb      	adds	r3, r7, r3
 8003472:	8819      	ldrh	r1, [r3, #0]
 8003474:	68f8      	ldr	r0, [r7, #12]
 8003476:	2300      	movs	r3, #0
 8003478:	9300      	str	r3, [sp, #0]
 800347a:	0023      	movs	r3, r4
 800347c:	f000 fbc8 	bl	8003c10 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003484:	b29b      	uxth	r3, r3
 8003486:	2b00      	cmp	r3, #0
 8003488:	d197      	bne.n	80033ba <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800348a:	697a      	ldr	r2, [r7, #20]
 800348c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	0018      	movs	r0, r3
 8003492:	f000 f9e3 	bl	800385c <I2C_WaitOnSTOPFlagUntilTimeout>
 8003496:	1e03      	subs	r3, r0, #0
 8003498:	d001      	beq.n	800349e <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e01a      	b.n	80034d4 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	2220      	movs	r2, #32
 80034a4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	685a      	ldr	r2, [r3, #4]
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	490b      	ldr	r1, [pc, #44]	@ (80034e0 <HAL_I2C_Master_Receive+0x20c>)
 80034b2:	400a      	ands	r2, r1
 80034b4:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	2241      	movs	r2, #65	@ 0x41
 80034ba:	2120      	movs	r1, #32
 80034bc:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2242      	movs	r2, #66	@ 0x42
 80034c2:	2100      	movs	r1, #0
 80034c4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2240      	movs	r2, #64	@ 0x40
 80034ca:	2100      	movs	r1, #0
 80034cc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80034ce:	2300      	movs	r3, #0
 80034d0:	e000      	b.n	80034d4 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 80034d2:	2302      	movs	r3, #2
  }
}
 80034d4:	0018      	movs	r0, r3
 80034d6:	46bd      	mov	sp, r7
 80034d8:	b007      	add	sp, #28
 80034da:	bd90      	pop	{r4, r7, pc}
 80034dc:	80002400 	.word	0x80002400
 80034e0:	fe00e800 	.word	0xfe00e800

080034e4 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b08a      	sub	sp, #40	@ 0x28
 80034e8:	af02      	add	r7, sp, #8
 80034ea:	60f8      	str	r0, [r7, #12]
 80034ec:	607a      	str	r2, [r7, #4]
 80034ee:	603b      	str	r3, [r7, #0]
 80034f0:	230a      	movs	r3, #10
 80034f2:	18fb      	adds	r3, r7, r3
 80034f4:	1c0a      	adds	r2, r1, #0
 80034f6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80034f8:	2300      	movs	r3, #0
 80034fa:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2241      	movs	r2, #65	@ 0x41
 8003500:	5c9b      	ldrb	r3, [r3, r2]
 8003502:	b2db      	uxtb	r3, r3
 8003504:	2b20      	cmp	r3, #32
 8003506:	d000      	beq.n	800350a <HAL_I2C_IsDeviceReady+0x26>
 8003508:	e0df      	b.n	80036ca <HAL_I2C_IsDeviceReady+0x1e6>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	699a      	ldr	r2, [r3, #24]
 8003510:	2380      	movs	r3, #128	@ 0x80
 8003512:	021b      	lsls	r3, r3, #8
 8003514:	401a      	ands	r2, r3
 8003516:	2380      	movs	r3, #128	@ 0x80
 8003518:	021b      	lsls	r3, r3, #8
 800351a:	429a      	cmp	r2, r3
 800351c:	d101      	bne.n	8003522 <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 800351e:	2302      	movs	r3, #2
 8003520:	e0d4      	b.n	80036cc <HAL_I2C_IsDeviceReady+0x1e8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2240      	movs	r2, #64	@ 0x40
 8003526:	5c9b      	ldrb	r3, [r3, r2]
 8003528:	2b01      	cmp	r3, #1
 800352a:	d101      	bne.n	8003530 <HAL_I2C_IsDeviceReady+0x4c>
 800352c:	2302      	movs	r3, #2
 800352e:	e0cd      	b.n	80036cc <HAL_I2C_IsDeviceReady+0x1e8>
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2240      	movs	r2, #64	@ 0x40
 8003534:	2101      	movs	r1, #1
 8003536:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2241      	movs	r2, #65	@ 0x41
 800353c:	2124      	movs	r1, #36	@ 0x24
 800353e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	2200      	movs	r2, #0
 8003544:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	68db      	ldr	r3, [r3, #12]
 800354a:	2b01      	cmp	r3, #1
 800354c:	d107      	bne.n	800355e <HAL_I2C_IsDeviceReady+0x7a>
 800354e:	230a      	movs	r3, #10
 8003550:	18fb      	adds	r3, r7, r3
 8003552:	881b      	ldrh	r3, [r3, #0]
 8003554:	059b      	lsls	r3, r3, #22
 8003556:	0d9b      	lsrs	r3, r3, #22
 8003558:	4a5e      	ldr	r2, [pc, #376]	@ (80036d4 <HAL_I2C_IsDeviceReady+0x1f0>)
 800355a:	431a      	orrs	r2, r3
 800355c:	e006      	b.n	800356c <HAL_I2C_IsDeviceReady+0x88>
 800355e:	230a      	movs	r3, #10
 8003560:	18fb      	adds	r3, r7, r3
 8003562:	881b      	ldrh	r3, [r3, #0]
 8003564:	059b      	lsls	r3, r3, #22
 8003566:	0d9b      	lsrs	r3, r3, #22
 8003568:	4a5b      	ldr	r2, [pc, #364]	@ (80036d8 <HAL_I2C_IsDeviceReady+0x1f4>)
 800356a:	431a      	orrs	r2, r3
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8003572:	f7fe fbab 	bl	8001ccc <HAL_GetTick>
 8003576:	0003      	movs	r3, r0
 8003578:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	699b      	ldr	r3, [r3, #24]
 8003580:	2220      	movs	r2, #32
 8003582:	4013      	ands	r3, r2
 8003584:	3b20      	subs	r3, #32
 8003586:	425a      	negs	r2, r3
 8003588:	4153      	adcs	r3, r2
 800358a:	b2da      	uxtb	r2, r3
 800358c:	231f      	movs	r3, #31
 800358e:	18fb      	adds	r3, r7, r3
 8003590:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	699b      	ldr	r3, [r3, #24]
 8003598:	2210      	movs	r2, #16
 800359a:	4013      	ands	r3, r2
 800359c:	3b10      	subs	r3, #16
 800359e:	425a      	negs	r2, r3
 80035a0:	4153      	adcs	r3, r2
 80035a2:	b2da      	uxtb	r2, r3
 80035a4:	231e      	movs	r3, #30
 80035a6:	18fb      	adds	r3, r7, r3
 80035a8:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80035aa:	e035      	b.n	8003618 <HAL_I2C_IsDeviceReady+0x134>
      {
        if (Timeout != HAL_MAX_DELAY)
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	3301      	adds	r3, #1
 80035b0:	d01a      	beq.n	80035e8 <HAL_I2C_IsDeviceReady+0x104>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80035b2:	f7fe fb8b 	bl	8001ccc <HAL_GetTick>
 80035b6:	0002      	movs	r2, r0
 80035b8:	69bb      	ldr	r3, [r7, #24]
 80035ba:	1ad3      	subs	r3, r2, r3
 80035bc:	683a      	ldr	r2, [r7, #0]
 80035be:	429a      	cmp	r2, r3
 80035c0:	d302      	bcc.n	80035c8 <HAL_I2C_IsDeviceReady+0xe4>
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d10f      	bne.n	80035e8 <HAL_I2C_IsDeviceReady+0x104>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	2241      	movs	r2, #65	@ 0x41
 80035cc:	2120      	movs	r1, #32
 80035ce:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035d4:	2220      	movs	r2, #32
 80035d6:	431a      	orrs	r2, r3
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	2240      	movs	r2, #64	@ 0x40
 80035e0:	2100      	movs	r1, #0
 80035e2:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 80035e4:	2301      	movs	r3, #1
 80035e6:	e071      	b.n	80036cc <HAL_I2C_IsDeviceReady+0x1e8>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	699b      	ldr	r3, [r3, #24]
 80035ee:	2220      	movs	r2, #32
 80035f0:	4013      	ands	r3, r2
 80035f2:	3b20      	subs	r3, #32
 80035f4:	425a      	negs	r2, r3
 80035f6:	4153      	adcs	r3, r2
 80035f8:	b2da      	uxtb	r2, r3
 80035fa:	231f      	movs	r3, #31
 80035fc:	18fb      	adds	r3, r7, r3
 80035fe:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	699b      	ldr	r3, [r3, #24]
 8003606:	2210      	movs	r2, #16
 8003608:	4013      	ands	r3, r2
 800360a:	3b10      	subs	r3, #16
 800360c:	425a      	negs	r2, r3
 800360e:	4153      	adcs	r3, r2
 8003610:	b2da      	uxtb	r2, r3
 8003612:	231e      	movs	r3, #30
 8003614:	18fb      	adds	r3, r7, r3
 8003616:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003618:	231f      	movs	r3, #31
 800361a:	18fb      	adds	r3, r7, r3
 800361c:	781b      	ldrb	r3, [r3, #0]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d104      	bne.n	800362c <HAL_I2C_IsDeviceReady+0x148>
 8003622:	231e      	movs	r3, #30
 8003624:	18fb      	adds	r3, r7, r3
 8003626:	781b      	ldrb	r3, [r3, #0]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d0bf      	beq.n	80035ac <HAL_I2C_IsDeviceReady+0xc8>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	699b      	ldr	r3, [r3, #24]
 8003632:	2210      	movs	r2, #16
 8003634:	4013      	ands	r3, r2
 8003636:	2b10      	cmp	r3, #16
 8003638:	d01a      	beq.n	8003670 <HAL_I2C_IsDeviceReady+0x18c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800363a:	683a      	ldr	r2, [r7, #0]
 800363c:	68f8      	ldr	r0, [r7, #12]
 800363e:	69bb      	ldr	r3, [r7, #24]
 8003640:	9300      	str	r3, [sp, #0]
 8003642:	0013      	movs	r3, r2
 8003644:	2200      	movs	r2, #0
 8003646:	2120      	movs	r1, #32
 8003648:	f000 f86a 	bl	8003720 <I2C_WaitOnFlagUntilTimeout>
 800364c:	1e03      	subs	r3, r0, #0
 800364e:	d001      	beq.n	8003654 <HAL_I2C_IsDeviceReady+0x170>
        {
          return HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	e03b      	b.n	80036cc <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	2220      	movs	r2, #32
 800365a:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	2241      	movs	r2, #65	@ 0x41
 8003660:	2120      	movs	r1, #32
 8003662:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2240      	movs	r2, #64	@ 0x40
 8003668:	2100      	movs	r1, #0
 800366a:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 800366c:	2300      	movs	r3, #0
 800366e:	e02d      	b.n	80036cc <HAL_I2C_IsDeviceReady+0x1e8>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003670:	683a      	ldr	r2, [r7, #0]
 8003672:	68f8      	ldr	r0, [r7, #12]
 8003674:	69bb      	ldr	r3, [r7, #24]
 8003676:	9300      	str	r3, [sp, #0]
 8003678:	0013      	movs	r3, r2
 800367a:	2200      	movs	r2, #0
 800367c:	2120      	movs	r1, #32
 800367e:	f000 f84f 	bl	8003720 <I2C_WaitOnFlagUntilTimeout>
 8003682:	1e03      	subs	r3, r0, #0
 8003684:	d001      	beq.n	800368a <HAL_I2C_IsDeviceReady+0x1a6>
        {
          return HAL_ERROR;
 8003686:	2301      	movs	r3, #1
 8003688:	e020      	b.n	80036cc <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	2210      	movs	r2, #16
 8003690:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	2220      	movs	r2, #32
 8003698:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	3301      	adds	r3, #1
 800369e:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80036a0:	697b      	ldr	r3, [r7, #20]
 80036a2:	687a      	ldr	r2, [r7, #4]
 80036a4:	429a      	cmp	r2, r3
 80036a6:	d900      	bls.n	80036aa <HAL_I2C_IsDeviceReady+0x1c6>
 80036a8:	e74d      	b.n	8003546 <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	2241      	movs	r2, #65	@ 0x41
 80036ae:	2120      	movs	r1, #32
 80036b0:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036b6:	2220      	movs	r2, #32
 80036b8:	431a      	orrs	r2, r3
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2240      	movs	r2, #64	@ 0x40
 80036c2:	2100      	movs	r1, #0
 80036c4:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e000      	b.n	80036cc <HAL_I2C_IsDeviceReady+0x1e8>
  }
  else
  {
    return HAL_BUSY;
 80036ca:	2302      	movs	r3, #2
  }
}
 80036cc:	0018      	movs	r0, r3
 80036ce:	46bd      	mov	sp, r7
 80036d0:	b008      	add	sp, #32
 80036d2:	bd80      	pop	{r7, pc}
 80036d4:	02002000 	.word	0x02002000
 80036d8:	02002800 	.word	0x02002800

080036dc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b082      	sub	sp, #8
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	699b      	ldr	r3, [r3, #24]
 80036ea:	2202      	movs	r2, #2
 80036ec:	4013      	ands	r3, r2
 80036ee:	2b02      	cmp	r3, #2
 80036f0:	d103      	bne.n	80036fa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	2200      	movs	r2, #0
 80036f8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	699b      	ldr	r3, [r3, #24]
 8003700:	2201      	movs	r2, #1
 8003702:	4013      	ands	r3, r2
 8003704:	2b01      	cmp	r3, #1
 8003706:	d007      	beq.n	8003718 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	699a      	ldr	r2, [r3, #24]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	2101      	movs	r1, #1
 8003714:	430a      	orrs	r2, r1
 8003716:	619a      	str	r2, [r3, #24]
  }
}
 8003718:	46c0      	nop			@ (mov r8, r8)
 800371a:	46bd      	mov	sp, r7
 800371c:	b002      	add	sp, #8
 800371e:	bd80      	pop	{r7, pc}

08003720 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b084      	sub	sp, #16
 8003724:	af00      	add	r7, sp, #0
 8003726:	60f8      	str	r0, [r7, #12]
 8003728:	60b9      	str	r1, [r7, #8]
 800372a:	603b      	str	r3, [r7, #0]
 800372c:	1dfb      	adds	r3, r7, #7
 800372e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003730:	e03a      	b.n	80037a8 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003732:	69ba      	ldr	r2, [r7, #24]
 8003734:	6839      	ldr	r1, [r7, #0]
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	0018      	movs	r0, r3
 800373a:	f000 f971 	bl	8003a20 <I2C_IsErrorOccurred>
 800373e:	1e03      	subs	r3, r0, #0
 8003740:	d001      	beq.n	8003746 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	e040      	b.n	80037c8 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	3301      	adds	r3, #1
 800374a:	d02d      	beq.n	80037a8 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800374c:	f7fe fabe 	bl	8001ccc <HAL_GetTick>
 8003750:	0002      	movs	r2, r0
 8003752:	69bb      	ldr	r3, [r7, #24]
 8003754:	1ad3      	subs	r3, r2, r3
 8003756:	683a      	ldr	r2, [r7, #0]
 8003758:	429a      	cmp	r2, r3
 800375a:	d302      	bcc.n	8003762 <I2C_WaitOnFlagUntilTimeout+0x42>
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d122      	bne.n	80037a8 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	699b      	ldr	r3, [r3, #24]
 8003768:	68ba      	ldr	r2, [r7, #8]
 800376a:	4013      	ands	r3, r2
 800376c:	68ba      	ldr	r2, [r7, #8]
 800376e:	1ad3      	subs	r3, r2, r3
 8003770:	425a      	negs	r2, r3
 8003772:	4153      	adcs	r3, r2
 8003774:	b2db      	uxtb	r3, r3
 8003776:	001a      	movs	r2, r3
 8003778:	1dfb      	adds	r3, r7, #7
 800377a:	781b      	ldrb	r3, [r3, #0]
 800377c:	429a      	cmp	r2, r3
 800377e:	d113      	bne.n	80037a8 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003784:	2220      	movs	r2, #32
 8003786:	431a      	orrs	r2, r3
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2241      	movs	r2, #65	@ 0x41
 8003790:	2120      	movs	r1, #32
 8003792:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2242      	movs	r2, #66	@ 0x42
 8003798:	2100      	movs	r1, #0
 800379a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2240      	movs	r2, #64	@ 0x40
 80037a0:	2100      	movs	r1, #0
 80037a2:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	e00f      	b.n	80037c8 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	699b      	ldr	r3, [r3, #24]
 80037ae:	68ba      	ldr	r2, [r7, #8]
 80037b0:	4013      	ands	r3, r2
 80037b2:	68ba      	ldr	r2, [r7, #8]
 80037b4:	1ad3      	subs	r3, r2, r3
 80037b6:	425a      	negs	r2, r3
 80037b8:	4153      	adcs	r3, r2
 80037ba:	b2db      	uxtb	r3, r3
 80037bc:	001a      	movs	r2, r3
 80037be:	1dfb      	adds	r3, r7, #7
 80037c0:	781b      	ldrb	r3, [r3, #0]
 80037c2:	429a      	cmp	r2, r3
 80037c4:	d0b5      	beq.n	8003732 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80037c6:	2300      	movs	r3, #0
}
 80037c8:	0018      	movs	r0, r3
 80037ca:	46bd      	mov	sp, r7
 80037cc:	b004      	add	sp, #16
 80037ce:	bd80      	pop	{r7, pc}

080037d0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b084      	sub	sp, #16
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	60f8      	str	r0, [r7, #12]
 80037d8:	60b9      	str	r1, [r7, #8]
 80037da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80037dc:	e032      	b.n	8003844 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80037de:	687a      	ldr	r2, [r7, #4]
 80037e0:	68b9      	ldr	r1, [r7, #8]
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	0018      	movs	r0, r3
 80037e6:	f000 f91b 	bl	8003a20 <I2C_IsErrorOccurred>
 80037ea:	1e03      	subs	r3, r0, #0
 80037ec:	d001      	beq.n	80037f2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	e030      	b.n	8003854 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037f2:	68bb      	ldr	r3, [r7, #8]
 80037f4:	3301      	adds	r3, #1
 80037f6:	d025      	beq.n	8003844 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037f8:	f7fe fa68 	bl	8001ccc <HAL_GetTick>
 80037fc:	0002      	movs	r2, r0
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	1ad3      	subs	r3, r2, r3
 8003802:	68ba      	ldr	r2, [r7, #8]
 8003804:	429a      	cmp	r2, r3
 8003806:	d302      	bcc.n	800380e <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d11a      	bne.n	8003844 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	699b      	ldr	r3, [r3, #24]
 8003814:	2202      	movs	r2, #2
 8003816:	4013      	ands	r3, r2
 8003818:	2b02      	cmp	r3, #2
 800381a:	d013      	beq.n	8003844 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003820:	2220      	movs	r2, #32
 8003822:	431a      	orrs	r2, r3
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2241      	movs	r2, #65	@ 0x41
 800382c:	2120      	movs	r1, #32
 800382e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2242      	movs	r2, #66	@ 0x42
 8003834:	2100      	movs	r1, #0
 8003836:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2240      	movs	r2, #64	@ 0x40
 800383c:	2100      	movs	r1, #0
 800383e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003840:	2301      	movs	r3, #1
 8003842:	e007      	b.n	8003854 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	699b      	ldr	r3, [r3, #24]
 800384a:	2202      	movs	r2, #2
 800384c:	4013      	ands	r3, r2
 800384e:	2b02      	cmp	r3, #2
 8003850:	d1c5      	bne.n	80037de <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003852:	2300      	movs	r3, #0
}
 8003854:	0018      	movs	r0, r3
 8003856:	46bd      	mov	sp, r7
 8003858:	b004      	add	sp, #16
 800385a:	bd80      	pop	{r7, pc}

0800385c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b084      	sub	sp, #16
 8003860:	af00      	add	r7, sp, #0
 8003862:	60f8      	str	r0, [r7, #12]
 8003864:	60b9      	str	r1, [r7, #8]
 8003866:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003868:	e02f      	b.n	80038ca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800386a:	687a      	ldr	r2, [r7, #4]
 800386c:	68b9      	ldr	r1, [r7, #8]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	0018      	movs	r0, r3
 8003872:	f000 f8d5 	bl	8003a20 <I2C_IsErrorOccurred>
 8003876:	1e03      	subs	r3, r0, #0
 8003878:	d001      	beq.n	800387e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e02d      	b.n	80038da <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800387e:	f7fe fa25 	bl	8001ccc <HAL_GetTick>
 8003882:	0002      	movs	r2, r0
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	1ad3      	subs	r3, r2, r3
 8003888:	68ba      	ldr	r2, [r7, #8]
 800388a:	429a      	cmp	r2, r3
 800388c:	d302      	bcc.n	8003894 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d11a      	bne.n	80038ca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	699b      	ldr	r3, [r3, #24]
 800389a:	2220      	movs	r2, #32
 800389c:	4013      	ands	r3, r2
 800389e:	2b20      	cmp	r3, #32
 80038a0:	d013      	beq.n	80038ca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038a6:	2220      	movs	r2, #32
 80038a8:	431a      	orrs	r2, r3
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2241      	movs	r2, #65	@ 0x41
 80038b2:	2120      	movs	r1, #32
 80038b4:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2242      	movs	r2, #66	@ 0x42
 80038ba:	2100      	movs	r1, #0
 80038bc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	2240      	movs	r2, #64	@ 0x40
 80038c2:	2100      	movs	r1, #0
 80038c4:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e007      	b.n	80038da <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	699b      	ldr	r3, [r3, #24]
 80038d0:	2220      	movs	r2, #32
 80038d2:	4013      	ands	r3, r2
 80038d4:	2b20      	cmp	r3, #32
 80038d6:	d1c8      	bne.n	800386a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80038d8:	2300      	movs	r3, #0
}
 80038da:	0018      	movs	r0, r3
 80038dc:	46bd      	mov	sp, r7
 80038de:	b004      	add	sp, #16
 80038e0:	bd80      	pop	{r7, pc}
	...

080038e4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b086      	sub	sp, #24
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	60f8      	str	r0, [r7, #12]
 80038ec:	60b9      	str	r1, [r7, #8]
 80038ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038f0:	2317      	movs	r3, #23
 80038f2:	18fb      	adds	r3, r7, r3
 80038f4:	2200      	movs	r2, #0
 80038f6:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80038f8:	e07b      	b.n	80039f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80038fa:	687a      	ldr	r2, [r7, #4]
 80038fc:	68b9      	ldr	r1, [r7, #8]
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	0018      	movs	r0, r3
 8003902:	f000 f88d 	bl	8003a20 <I2C_IsErrorOccurred>
 8003906:	1e03      	subs	r3, r0, #0
 8003908:	d003      	beq.n	8003912 <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 800390a:	2317      	movs	r3, #23
 800390c:	18fb      	adds	r3, r7, r3
 800390e:	2201      	movs	r2, #1
 8003910:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	699b      	ldr	r3, [r3, #24]
 8003918:	2220      	movs	r2, #32
 800391a:	4013      	ands	r3, r2
 800391c:	2b20      	cmp	r3, #32
 800391e:	d140      	bne.n	80039a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 8003920:	2117      	movs	r1, #23
 8003922:	187b      	adds	r3, r7, r1
 8003924:	781b      	ldrb	r3, [r3, #0]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d13b      	bne.n	80039a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	699b      	ldr	r3, [r3, #24]
 8003930:	2204      	movs	r2, #4
 8003932:	4013      	ands	r3, r2
 8003934:	2b04      	cmp	r3, #4
 8003936:	d106      	bne.n	8003946 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800393c:	2b00      	cmp	r3, #0
 800393e:	d002      	beq.n	8003946 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8003940:	187b      	adds	r3, r7, r1
 8003942:	2200      	movs	r2, #0
 8003944:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	699b      	ldr	r3, [r3, #24]
 800394c:	2210      	movs	r2, #16
 800394e:	4013      	ands	r3, r2
 8003950:	2b10      	cmp	r3, #16
 8003952:	d123      	bne.n	800399c <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	2210      	movs	r2, #16
 800395a:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	2204      	movs	r2, #4
 8003960:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	2220      	movs	r2, #32
 8003968:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	685a      	ldr	r2, [r3, #4]
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4929      	ldr	r1, [pc, #164]	@ (8003a1c <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 8003976:	400a      	ands	r2, r1
 8003978:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2241      	movs	r2, #65	@ 0x41
 800397e:	2120      	movs	r1, #32
 8003980:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	2242      	movs	r2, #66	@ 0x42
 8003986:	2100      	movs	r1, #0
 8003988:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	2240      	movs	r2, #64	@ 0x40
 800398e:	2100      	movs	r1, #0
 8003990:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8003992:	2317      	movs	r3, #23
 8003994:	18fb      	adds	r3, r7, r3
 8003996:	2201      	movs	r2, #1
 8003998:	701a      	strb	r2, [r3, #0]
 800399a:	e002      	b.n	80039a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	2200      	movs	r2, #0
 80039a0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80039a2:	f7fe f993 	bl	8001ccc <HAL_GetTick>
 80039a6:	0002      	movs	r2, r0
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	1ad3      	subs	r3, r2, r3
 80039ac:	68ba      	ldr	r2, [r7, #8]
 80039ae:	429a      	cmp	r2, r3
 80039b0:	d302      	bcc.n	80039b8 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d11c      	bne.n	80039f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 80039b8:	2017      	movs	r0, #23
 80039ba:	183b      	adds	r3, r7, r0
 80039bc:	781b      	ldrb	r3, [r3, #0]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d117      	bne.n	80039f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	699b      	ldr	r3, [r3, #24]
 80039c8:	2204      	movs	r2, #4
 80039ca:	4013      	ands	r3, r2
 80039cc:	2b04      	cmp	r3, #4
 80039ce:	d010      	beq.n	80039f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039d4:	2220      	movs	r2, #32
 80039d6:	431a      	orrs	r2, r3
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2241      	movs	r2, #65	@ 0x41
 80039e0:	2120      	movs	r1, #32
 80039e2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	2240      	movs	r2, #64	@ 0x40
 80039e8:	2100      	movs	r1, #0
 80039ea:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 80039ec:	183b      	adds	r3, r7, r0
 80039ee:	2201      	movs	r2, #1
 80039f0:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	699b      	ldr	r3, [r3, #24]
 80039f8:	2204      	movs	r2, #4
 80039fa:	4013      	ands	r3, r2
 80039fc:	2b04      	cmp	r3, #4
 80039fe:	d005      	beq.n	8003a0c <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8003a00:	2317      	movs	r3, #23
 8003a02:	18fb      	adds	r3, r7, r3
 8003a04:	781b      	ldrb	r3, [r3, #0]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d100      	bne.n	8003a0c <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8003a0a:	e776      	b.n	80038fa <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 8003a0c:	2317      	movs	r3, #23
 8003a0e:	18fb      	adds	r3, r7, r3
 8003a10:	781b      	ldrb	r3, [r3, #0]
}
 8003a12:	0018      	movs	r0, r3
 8003a14:	46bd      	mov	sp, r7
 8003a16:	b006      	add	sp, #24
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	46c0      	nop			@ (mov r8, r8)
 8003a1c:	fe00e800 	.word	0xfe00e800

08003a20 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b08a      	sub	sp, #40	@ 0x28
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	60f8      	str	r0, [r7, #12]
 8003a28:	60b9      	str	r1, [r7, #8]
 8003a2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a2c:	2327      	movs	r3, #39	@ 0x27
 8003a2e:	18fb      	adds	r3, r7, r3
 8003a30:	2200      	movs	r2, #0
 8003a32:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	699b      	ldr	r3, [r3, #24]
 8003a3a:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003a44:	69bb      	ldr	r3, [r7, #24]
 8003a46:	2210      	movs	r2, #16
 8003a48:	4013      	ands	r3, r2
 8003a4a:	d100      	bne.n	8003a4e <I2C_IsErrorOccurred+0x2e>
 8003a4c:	e079      	b.n	8003b42 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	2210      	movs	r2, #16
 8003a54:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003a56:	e057      	b.n	8003b08 <I2C_IsErrorOccurred+0xe8>
 8003a58:	2227      	movs	r2, #39	@ 0x27
 8003a5a:	18bb      	adds	r3, r7, r2
 8003a5c:	18ba      	adds	r2, r7, r2
 8003a5e:	7812      	ldrb	r2, [r2, #0]
 8003a60:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003a62:	68bb      	ldr	r3, [r7, #8]
 8003a64:	3301      	adds	r3, #1
 8003a66:	d04f      	beq.n	8003b08 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003a68:	f7fe f930 	bl	8001ccc <HAL_GetTick>
 8003a6c:	0002      	movs	r2, r0
 8003a6e:	69fb      	ldr	r3, [r7, #28]
 8003a70:	1ad3      	subs	r3, r2, r3
 8003a72:	68ba      	ldr	r2, [r7, #8]
 8003a74:	429a      	cmp	r2, r3
 8003a76:	d302      	bcc.n	8003a7e <I2C_IsErrorOccurred+0x5e>
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d144      	bne.n	8003b08 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	685a      	ldr	r2, [r3, #4]
 8003a84:	2380      	movs	r3, #128	@ 0x80
 8003a86:	01db      	lsls	r3, r3, #7
 8003a88:	4013      	ands	r3, r2
 8003a8a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003a8c:	2013      	movs	r0, #19
 8003a8e:	183b      	adds	r3, r7, r0
 8003a90:	68fa      	ldr	r2, [r7, #12]
 8003a92:	2142      	movs	r1, #66	@ 0x42
 8003a94:	5c52      	ldrb	r2, [r2, r1]
 8003a96:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	699a      	ldr	r2, [r3, #24]
 8003a9e:	2380      	movs	r3, #128	@ 0x80
 8003aa0:	021b      	lsls	r3, r3, #8
 8003aa2:	401a      	ands	r2, r3
 8003aa4:	2380      	movs	r3, #128	@ 0x80
 8003aa6:	021b      	lsls	r3, r3, #8
 8003aa8:	429a      	cmp	r2, r3
 8003aaa:	d126      	bne.n	8003afa <I2C_IsErrorOccurred+0xda>
 8003aac:	697a      	ldr	r2, [r7, #20]
 8003aae:	2380      	movs	r3, #128	@ 0x80
 8003ab0:	01db      	lsls	r3, r3, #7
 8003ab2:	429a      	cmp	r2, r3
 8003ab4:	d021      	beq.n	8003afa <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8003ab6:	183b      	adds	r3, r7, r0
 8003ab8:	781b      	ldrb	r3, [r3, #0]
 8003aba:	2b20      	cmp	r3, #32
 8003abc:	d01d      	beq.n	8003afa <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	685a      	ldr	r2, [r3, #4]
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	2180      	movs	r1, #128	@ 0x80
 8003aca:	01c9      	lsls	r1, r1, #7
 8003acc:	430a      	orrs	r2, r1
 8003ace:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003ad0:	f7fe f8fc 	bl	8001ccc <HAL_GetTick>
 8003ad4:	0003      	movs	r3, r0
 8003ad6:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ad8:	e00f      	b.n	8003afa <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003ada:	f7fe f8f7 	bl	8001ccc <HAL_GetTick>
 8003ade:	0002      	movs	r2, r0
 8003ae0:	69fb      	ldr	r3, [r7, #28]
 8003ae2:	1ad3      	subs	r3, r2, r3
 8003ae4:	2b19      	cmp	r3, #25
 8003ae6:	d908      	bls.n	8003afa <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003ae8:	6a3b      	ldr	r3, [r7, #32]
 8003aea:	2220      	movs	r2, #32
 8003aec:	4313      	orrs	r3, r2
 8003aee:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003af0:	2327      	movs	r3, #39	@ 0x27
 8003af2:	18fb      	adds	r3, r7, r3
 8003af4:	2201      	movs	r2, #1
 8003af6:	701a      	strb	r2, [r3, #0]

              break;
 8003af8:	e006      	b.n	8003b08 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	699b      	ldr	r3, [r3, #24]
 8003b00:	2220      	movs	r2, #32
 8003b02:	4013      	ands	r3, r2
 8003b04:	2b20      	cmp	r3, #32
 8003b06:	d1e8      	bne.n	8003ada <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	699b      	ldr	r3, [r3, #24]
 8003b0e:	2220      	movs	r2, #32
 8003b10:	4013      	ands	r3, r2
 8003b12:	2b20      	cmp	r3, #32
 8003b14:	d004      	beq.n	8003b20 <I2C_IsErrorOccurred+0x100>
 8003b16:	2327      	movs	r3, #39	@ 0x27
 8003b18:	18fb      	adds	r3, r7, r3
 8003b1a:	781b      	ldrb	r3, [r3, #0]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d09b      	beq.n	8003a58 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003b20:	2327      	movs	r3, #39	@ 0x27
 8003b22:	18fb      	adds	r3, r7, r3
 8003b24:	781b      	ldrb	r3, [r3, #0]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d103      	bne.n	8003b32 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	2220      	movs	r2, #32
 8003b30:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003b32:	6a3b      	ldr	r3, [r7, #32]
 8003b34:	2204      	movs	r2, #4
 8003b36:	4313      	orrs	r3, r2
 8003b38:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003b3a:	2327      	movs	r3, #39	@ 0x27
 8003b3c:	18fb      	adds	r3, r7, r3
 8003b3e:	2201      	movs	r2, #1
 8003b40:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	699b      	ldr	r3, [r3, #24]
 8003b48:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003b4a:	69ba      	ldr	r2, [r7, #24]
 8003b4c:	2380      	movs	r3, #128	@ 0x80
 8003b4e:	005b      	lsls	r3, r3, #1
 8003b50:	4013      	ands	r3, r2
 8003b52:	d00c      	beq.n	8003b6e <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003b54:	6a3b      	ldr	r3, [r7, #32]
 8003b56:	2201      	movs	r2, #1
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	2280      	movs	r2, #128	@ 0x80
 8003b62:	0052      	lsls	r2, r2, #1
 8003b64:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003b66:	2327      	movs	r3, #39	@ 0x27
 8003b68:	18fb      	adds	r3, r7, r3
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003b6e:	69ba      	ldr	r2, [r7, #24]
 8003b70:	2380      	movs	r3, #128	@ 0x80
 8003b72:	00db      	lsls	r3, r3, #3
 8003b74:	4013      	ands	r3, r2
 8003b76:	d00c      	beq.n	8003b92 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003b78:	6a3b      	ldr	r3, [r7, #32]
 8003b7a:	2208      	movs	r2, #8
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	2280      	movs	r2, #128	@ 0x80
 8003b86:	00d2      	lsls	r2, r2, #3
 8003b88:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003b8a:	2327      	movs	r3, #39	@ 0x27
 8003b8c:	18fb      	adds	r3, r7, r3
 8003b8e:	2201      	movs	r2, #1
 8003b90:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003b92:	69ba      	ldr	r2, [r7, #24]
 8003b94:	2380      	movs	r3, #128	@ 0x80
 8003b96:	009b      	lsls	r3, r3, #2
 8003b98:	4013      	ands	r3, r2
 8003b9a:	d00c      	beq.n	8003bb6 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003b9c:	6a3b      	ldr	r3, [r7, #32]
 8003b9e:	2202      	movs	r2, #2
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	2280      	movs	r2, #128	@ 0x80
 8003baa:	0092      	lsls	r2, r2, #2
 8003bac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003bae:	2327      	movs	r3, #39	@ 0x27
 8003bb0:	18fb      	adds	r3, r7, r3
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8003bb6:	2327      	movs	r3, #39	@ 0x27
 8003bb8:	18fb      	adds	r3, r7, r3
 8003bba:	781b      	ldrb	r3, [r3, #0]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d01d      	beq.n	8003bfc <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	0018      	movs	r0, r3
 8003bc4:	f7ff fd8a 	bl	80036dc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	685a      	ldr	r2, [r3, #4]
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	490e      	ldr	r1, [pc, #56]	@ (8003c0c <I2C_IsErrorOccurred+0x1ec>)
 8003bd4:	400a      	ands	r2, r1
 8003bd6:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003bdc:	6a3b      	ldr	r3, [r7, #32]
 8003bde:	431a      	orrs	r2, r3
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2241      	movs	r2, #65	@ 0x41
 8003be8:	2120      	movs	r1, #32
 8003bea:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	2242      	movs	r2, #66	@ 0x42
 8003bf0:	2100      	movs	r1, #0
 8003bf2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	2240      	movs	r2, #64	@ 0x40
 8003bf8:	2100      	movs	r1, #0
 8003bfa:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8003bfc:	2327      	movs	r3, #39	@ 0x27
 8003bfe:	18fb      	adds	r3, r7, r3
 8003c00:	781b      	ldrb	r3, [r3, #0]
}
 8003c02:	0018      	movs	r0, r3
 8003c04:	46bd      	mov	sp, r7
 8003c06:	b00a      	add	sp, #40	@ 0x28
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	46c0      	nop			@ (mov r8, r8)
 8003c0c:	fe00e800 	.word	0xfe00e800

08003c10 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003c10:	b590      	push	{r4, r7, lr}
 8003c12:	b087      	sub	sp, #28
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	60f8      	str	r0, [r7, #12]
 8003c18:	0008      	movs	r0, r1
 8003c1a:	0011      	movs	r1, r2
 8003c1c:	607b      	str	r3, [r7, #4]
 8003c1e:	240a      	movs	r4, #10
 8003c20:	193b      	adds	r3, r7, r4
 8003c22:	1c02      	adds	r2, r0, #0
 8003c24:	801a      	strh	r2, [r3, #0]
 8003c26:	2009      	movs	r0, #9
 8003c28:	183b      	adds	r3, r7, r0
 8003c2a:	1c0a      	adds	r2, r1, #0
 8003c2c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c2e:	193b      	adds	r3, r7, r4
 8003c30:	881b      	ldrh	r3, [r3, #0]
 8003c32:	059b      	lsls	r3, r3, #22
 8003c34:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003c36:	183b      	adds	r3, r7, r0
 8003c38:	781b      	ldrb	r3, [r3, #0]
 8003c3a:	0419      	lsls	r1, r3, #16
 8003c3c:	23ff      	movs	r3, #255	@ 0xff
 8003c3e:	041b      	lsls	r3, r3, #16
 8003c40:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c42:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	005b      	lsls	r3, r3, #1
 8003c4e:	085b      	lsrs	r3, r3, #1
 8003c50:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c5a:	0d51      	lsrs	r1, r2, #21
 8003c5c:	2280      	movs	r2, #128	@ 0x80
 8003c5e:	00d2      	lsls	r2, r2, #3
 8003c60:	400a      	ands	r2, r1
 8003c62:	4907      	ldr	r1, [pc, #28]	@ (8003c80 <I2C_TransferConfig+0x70>)
 8003c64:	430a      	orrs	r2, r1
 8003c66:	43d2      	mvns	r2, r2
 8003c68:	401a      	ands	r2, r3
 8003c6a:	0011      	movs	r1, r2
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	697a      	ldr	r2, [r7, #20]
 8003c72:	430a      	orrs	r2, r1
 8003c74:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003c76:	46c0      	nop			@ (mov r8, r8)
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	b007      	add	sp, #28
 8003c7c:	bd90      	pop	{r4, r7, pc}
 8003c7e:	46c0      	nop			@ (mov r8, r8)
 8003c80:	03ff63ff 	.word	0x03ff63ff

08003c84 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b082      	sub	sp, #8
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
 8003c8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2241      	movs	r2, #65	@ 0x41
 8003c92:	5c9b      	ldrb	r3, [r3, r2]
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	2b20      	cmp	r3, #32
 8003c98:	d138      	bne.n	8003d0c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2240      	movs	r2, #64	@ 0x40
 8003c9e:	5c9b      	ldrb	r3, [r3, r2]
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d101      	bne.n	8003ca8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003ca4:	2302      	movs	r3, #2
 8003ca6:	e032      	b.n	8003d0e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2240      	movs	r2, #64	@ 0x40
 8003cac:	2101      	movs	r1, #1
 8003cae:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2241      	movs	r2, #65	@ 0x41
 8003cb4:	2124      	movs	r1, #36	@ 0x24
 8003cb6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	681a      	ldr	r2, [r3, #0]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	2101      	movs	r1, #1
 8003cc4:	438a      	bics	r2, r1
 8003cc6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4911      	ldr	r1, [pc, #68]	@ (8003d18 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003cd4:	400a      	ands	r2, r1
 8003cd6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	6819      	ldr	r1, [r3, #0]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	683a      	ldr	r2, [r7, #0]
 8003ce4:	430a      	orrs	r2, r1
 8003ce6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681a      	ldr	r2, [r3, #0]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	2101      	movs	r1, #1
 8003cf4:	430a      	orrs	r2, r1
 8003cf6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2241      	movs	r2, #65	@ 0x41
 8003cfc:	2120      	movs	r1, #32
 8003cfe:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2240      	movs	r2, #64	@ 0x40
 8003d04:	2100      	movs	r1, #0
 8003d06:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	e000      	b.n	8003d0e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003d0c:	2302      	movs	r3, #2
  }
}
 8003d0e:	0018      	movs	r0, r3
 8003d10:	46bd      	mov	sp, r7
 8003d12:	b002      	add	sp, #8
 8003d14:	bd80      	pop	{r7, pc}
 8003d16:	46c0      	nop			@ (mov r8, r8)
 8003d18:	ffffefff 	.word	0xffffefff

08003d1c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b084      	sub	sp, #16
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
 8003d24:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2241      	movs	r2, #65	@ 0x41
 8003d2a:	5c9b      	ldrb	r3, [r3, r2]
 8003d2c:	b2db      	uxtb	r3, r3
 8003d2e:	2b20      	cmp	r3, #32
 8003d30:	d139      	bne.n	8003da6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2240      	movs	r2, #64	@ 0x40
 8003d36:	5c9b      	ldrb	r3, [r3, r2]
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	d101      	bne.n	8003d40 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003d3c:	2302      	movs	r3, #2
 8003d3e:	e033      	b.n	8003da8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2240      	movs	r2, #64	@ 0x40
 8003d44:	2101      	movs	r1, #1
 8003d46:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2241      	movs	r2, #65	@ 0x41
 8003d4c:	2124      	movs	r1, #36	@ 0x24
 8003d4e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	2101      	movs	r1, #1
 8003d5c:	438a      	bics	r2, r1
 8003d5e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	4a11      	ldr	r2, [pc, #68]	@ (8003db0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	021b      	lsls	r3, r3, #8
 8003d74:	68fa      	ldr	r2, [r7, #12]
 8003d76:	4313      	orrs	r3, r2
 8003d78:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	68fa      	ldr	r2, [r7, #12]
 8003d80:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	681a      	ldr	r2, [r3, #0]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	2101      	movs	r1, #1
 8003d8e:	430a      	orrs	r2, r1
 8003d90:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2241      	movs	r2, #65	@ 0x41
 8003d96:	2120      	movs	r1, #32
 8003d98:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2240      	movs	r2, #64	@ 0x40
 8003d9e:	2100      	movs	r1, #0
 8003da0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003da2:	2300      	movs	r3, #0
 8003da4:	e000      	b.n	8003da8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003da6:	2302      	movs	r3, #2
  }
}
 8003da8:	0018      	movs	r0, r3
 8003daa:	46bd      	mov	sp, r7
 8003dac:	b004      	add	sp, #16
 8003dae:	bd80      	pop	{r7, pc}
 8003db0:	fffff0ff 	.word	0xfffff0ff

08003db4 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction   
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b086      	sub	sp, #24
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
 8003dbc:	000a      	movs	r2, r1
 8003dbe:	1cfb      	adds	r3, r7, #3
 8003dc0:	701a      	strb	r2, [r3, #0]
  uint32_t tmpreg = 0U;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	617b      	str	r3, [r7, #20]
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* It is forbidden to configure both EN_VREFINT=1 and ULP=1 if the device is
     in Stop mode or in Sleep/Low-power sleep mode */
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8003dc6:	4b25      	ldr	r3, [pc, #148]	@ (8003e5c <HAL_PWR_EnterSTOPMode+0xa8>)
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	2380      	movs	r3, #128	@ 0x80
 8003dcc:	009b      	lsls	r3, r3, #2
 8003dce:	4013      	ands	r3, r2
 8003dd0:	613b      	str	r3, [r7, #16]
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 8003dd2:	4b23      	ldr	r3, [pc, #140]	@ (8003e60 <HAL_PWR_EnterSTOPMode+0xac>)
 8003dd4:	6a1b      	ldr	r3, [r3, #32]
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	4013      	ands	r3, r2
 8003dda:	60fb      	str	r3, [r7, #12]
  if((ulpbit != 0) && (vrefinbit != 0))
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d008      	beq.n	8003df4 <HAL_PWR_EnterSTOPMode+0x40>
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d005      	beq.n	8003df4 <HAL_PWR_EnterSTOPMode+0x40>
  {
    CLEAR_BIT(PWR->CR, PWR_CR_ULP);
 8003de8:	4b1c      	ldr	r3, [pc, #112]	@ (8003e5c <HAL_PWR_EnterSTOPMode+0xa8>)
 8003dea:	681a      	ldr	r2, [r3, #0]
 8003dec:	4b1b      	ldr	r3, [pc, #108]	@ (8003e5c <HAL_PWR_EnterSTOPMode+0xa8>)
 8003dee:	491d      	ldr	r1, [pc, #116]	@ (8003e64 <HAL_PWR_EnterSTOPMode+0xb0>)
 8003df0:	400a      	ands	r2, r1
 8003df2:	601a      	str	r2, [r3, #0]
  }

  /* Select the regulator state in Stop mode ---------------------------------*/
  tmpreg = PWR->CR;
 8003df4:	4b19      	ldr	r3, [pc, #100]	@ (8003e5c <HAL_PWR_EnterSTOPMode+0xa8>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	617b      	str	r3, [r7, #20]
  
  /* Clear PDDS and LPDS bits */
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 8003dfa:	697b      	ldr	r3, [r7, #20]
 8003dfc:	2203      	movs	r2, #3
 8003dfe:	4393      	bics	r3, r2
 8003e00:	617b      	str	r3, [r7, #20]

 /* Set LPSDSR bit according to PWR_Regulator value */
  SET_BIT(tmpreg, Regulator);
 8003e02:	697a      	ldr	r2, [r7, #20]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	4313      	orrs	r3, r2
 8003e08:	617b      	str	r3, [r7, #20]

  /* Store the new value */
  PWR->CR = tmpreg;
 8003e0a:	4b14      	ldr	r3, [pc, #80]	@ (8003e5c <HAL_PWR_EnterSTOPMode+0xa8>)
 8003e0c:	697a      	ldr	r2, [r7, #20]
 8003e0e:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8003e10:	4b15      	ldr	r3, [pc, #84]	@ (8003e68 <HAL_PWR_EnterSTOPMode+0xb4>)
 8003e12:	691a      	ldr	r2, [r3, #16]
 8003e14:	4b14      	ldr	r3, [pc, #80]	@ (8003e68 <HAL_PWR_EnterSTOPMode+0xb4>)
 8003e16:	2104      	movs	r1, #4
 8003e18:	430a      	orrs	r2, r1
 8003e1a:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8003e1c:	1cfb      	adds	r3, r7, #3
 8003e1e:	781b      	ldrb	r3, [r3, #0]
 8003e20:	2b01      	cmp	r3, #1
 8003e22:	d101      	bne.n	8003e28 <HAL_PWR_EnterSTOPMode+0x74>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8003e24:	bf30      	wfi
 8003e26:	e002      	b.n	8003e2e <HAL_PWR_EnterSTOPMode+0x7a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8003e28:	bf40      	sev
    __WFE();
 8003e2a:	bf20      	wfe
    __WFE();
 8003e2c:	bf20      	wfe
  }
 
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8003e2e:	4b0e      	ldr	r3, [pc, #56]	@ (8003e68 <HAL_PWR_EnterSTOPMode+0xb4>)
 8003e30:	691a      	ldr	r2, [r3, #16]
 8003e32:	4b0d      	ldr	r3, [pc, #52]	@ (8003e68 <HAL_PWR_EnterSTOPMode+0xb4>)
 8003e34:	2104      	movs	r1, #4
 8003e36:	438a      	bics	r2, r1
 8003e38:	611a      	str	r2, [r3, #16]

  if((ulpbit != 0) && (vrefinbit != 0))
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d009      	beq.n	8003e54 <HAL_PWR_EnterSTOPMode+0xa0>
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d006      	beq.n	8003e54 <HAL_PWR_EnterSTOPMode+0xa0>
  {
    SET_BIT(PWR->CR, PWR_CR_ULP);
 8003e46:	4b05      	ldr	r3, [pc, #20]	@ (8003e5c <HAL_PWR_EnterSTOPMode+0xa8>)
 8003e48:	681a      	ldr	r2, [r3, #0]
 8003e4a:	4b04      	ldr	r3, [pc, #16]	@ (8003e5c <HAL_PWR_EnterSTOPMode+0xa8>)
 8003e4c:	2180      	movs	r1, #128	@ 0x80
 8003e4e:	0089      	lsls	r1, r1, #2
 8003e50:	430a      	orrs	r2, r1
 8003e52:	601a      	str	r2, [r3, #0]
  }
}
 8003e54:	46c0      	nop			@ (mov r8, r8)
 8003e56:	46bd      	mov	sp, r7
 8003e58:	b006      	add	sp, #24
 8003e5a:	bd80      	pop	{r7, pc}
 8003e5c:	40007000 	.word	0x40007000
 8003e60:	40010000 	.word	0x40010000
 8003e64:	fffffdff 	.word	0xfffffdff
 8003e68:	e000ed00 	.word	0xe000ed00

08003e6c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e6c:	b5b0      	push	{r4, r5, r7, lr}
 8003e6e:	b08a      	sub	sp, #40	@ 0x28
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d102      	bne.n	8003e80 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	f000 fbbf 	bl	80045fe <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e80:	4bc9      	ldr	r3, [pc, #804]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 8003e82:	68db      	ldr	r3, [r3, #12]
 8003e84:	220c      	movs	r2, #12
 8003e86:	4013      	ands	r3, r2
 8003e88:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e8a:	4bc7      	ldr	r3, [pc, #796]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 8003e8c:	68da      	ldr	r2, [r3, #12]
 8003e8e:	2380      	movs	r3, #128	@ 0x80
 8003e90:	025b      	lsls	r3, r3, #9
 8003e92:	4013      	ands	r3, r2
 8003e94:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	2201      	movs	r2, #1
 8003e9c:	4013      	ands	r3, r2
 8003e9e:	d100      	bne.n	8003ea2 <HAL_RCC_OscConfig+0x36>
 8003ea0:	e07e      	b.n	8003fa0 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003ea2:	69fb      	ldr	r3, [r7, #28]
 8003ea4:	2b08      	cmp	r3, #8
 8003ea6:	d007      	beq.n	8003eb8 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003ea8:	69fb      	ldr	r3, [r7, #28]
 8003eaa:	2b0c      	cmp	r3, #12
 8003eac:	d112      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x68>
 8003eae:	69ba      	ldr	r2, [r7, #24]
 8003eb0:	2380      	movs	r3, #128	@ 0x80
 8003eb2:	025b      	lsls	r3, r3, #9
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d10d      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003eb8:	4bbb      	ldr	r3, [pc, #748]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	2380      	movs	r3, #128	@ 0x80
 8003ebe:	029b      	lsls	r3, r3, #10
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	d100      	bne.n	8003ec6 <HAL_RCC_OscConfig+0x5a>
 8003ec4:	e06b      	b.n	8003f9e <HAL_RCC_OscConfig+0x132>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d167      	bne.n	8003f9e <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	f000 fb95 	bl	80045fe <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	685a      	ldr	r2, [r3, #4]
 8003ed8:	2380      	movs	r3, #128	@ 0x80
 8003eda:	025b      	lsls	r3, r3, #9
 8003edc:	429a      	cmp	r2, r3
 8003ede:	d107      	bne.n	8003ef0 <HAL_RCC_OscConfig+0x84>
 8003ee0:	4bb1      	ldr	r3, [pc, #708]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	4bb0      	ldr	r3, [pc, #704]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 8003ee6:	2180      	movs	r1, #128	@ 0x80
 8003ee8:	0249      	lsls	r1, r1, #9
 8003eea:	430a      	orrs	r2, r1
 8003eec:	601a      	str	r2, [r3, #0]
 8003eee:	e027      	b.n	8003f40 <HAL_RCC_OscConfig+0xd4>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	685a      	ldr	r2, [r3, #4]
 8003ef4:	23a0      	movs	r3, #160	@ 0xa0
 8003ef6:	02db      	lsls	r3, r3, #11
 8003ef8:	429a      	cmp	r2, r3
 8003efa:	d10e      	bne.n	8003f1a <HAL_RCC_OscConfig+0xae>
 8003efc:	4baa      	ldr	r3, [pc, #680]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 8003efe:	681a      	ldr	r2, [r3, #0]
 8003f00:	4ba9      	ldr	r3, [pc, #676]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 8003f02:	2180      	movs	r1, #128	@ 0x80
 8003f04:	02c9      	lsls	r1, r1, #11
 8003f06:	430a      	orrs	r2, r1
 8003f08:	601a      	str	r2, [r3, #0]
 8003f0a:	4ba7      	ldr	r3, [pc, #668]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	4ba6      	ldr	r3, [pc, #664]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 8003f10:	2180      	movs	r1, #128	@ 0x80
 8003f12:	0249      	lsls	r1, r1, #9
 8003f14:	430a      	orrs	r2, r1
 8003f16:	601a      	str	r2, [r3, #0]
 8003f18:	e012      	b.n	8003f40 <HAL_RCC_OscConfig+0xd4>
 8003f1a:	4ba3      	ldr	r3, [pc, #652]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	4ba2      	ldr	r3, [pc, #648]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 8003f20:	49a2      	ldr	r1, [pc, #648]	@ (80041ac <HAL_RCC_OscConfig+0x340>)
 8003f22:	400a      	ands	r2, r1
 8003f24:	601a      	str	r2, [r3, #0]
 8003f26:	4ba0      	ldr	r3, [pc, #640]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 8003f28:	681a      	ldr	r2, [r3, #0]
 8003f2a:	2380      	movs	r3, #128	@ 0x80
 8003f2c:	025b      	lsls	r3, r3, #9
 8003f2e:	4013      	ands	r3, r2
 8003f30:	60fb      	str	r3, [r7, #12]
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	4b9c      	ldr	r3, [pc, #624]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 8003f36:	681a      	ldr	r2, [r3, #0]
 8003f38:	4b9b      	ldr	r3, [pc, #620]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 8003f3a:	499d      	ldr	r1, [pc, #628]	@ (80041b0 <HAL_RCC_OscConfig+0x344>)
 8003f3c:	400a      	ands	r2, r1
 8003f3e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d015      	beq.n	8003f74 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f48:	f7fd fec0 	bl	8001ccc <HAL_GetTick>
 8003f4c:	0003      	movs	r3, r0
 8003f4e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003f50:	e009      	b.n	8003f66 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f52:	f7fd febb 	bl	8001ccc <HAL_GetTick>
 8003f56:	0002      	movs	r2, r0
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	1ad3      	subs	r3, r2, r3
 8003f5c:	2b64      	cmp	r3, #100	@ 0x64
 8003f5e:	d902      	bls.n	8003f66 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003f60:	2303      	movs	r3, #3
 8003f62:	f000 fb4c 	bl	80045fe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003f66:	4b90      	ldr	r3, [pc, #576]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	2380      	movs	r3, #128	@ 0x80
 8003f6c:	029b      	lsls	r3, r3, #10
 8003f6e:	4013      	ands	r3, r2
 8003f70:	d0ef      	beq.n	8003f52 <HAL_RCC_OscConfig+0xe6>
 8003f72:	e015      	b.n	8003fa0 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f74:	f7fd feaa 	bl	8001ccc <HAL_GetTick>
 8003f78:	0003      	movs	r3, r0
 8003f7a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003f7c:	e008      	b.n	8003f90 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f7e:	f7fd fea5 	bl	8001ccc <HAL_GetTick>
 8003f82:	0002      	movs	r2, r0
 8003f84:	697b      	ldr	r3, [r7, #20]
 8003f86:	1ad3      	subs	r3, r2, r3
 8003f88:	2b64      	cmp	r3, #100	@ 0x64
 8003f8a:	d901      	bls.n	8003f90 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8003f8c:	2303      	movs	r3, #3
 8003f8e:	e336      	b.n	80045fe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003f90:	4b85      	ldr	r3, [pc, #532]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	2380      	movs	r3, #128	@ 0x80
 8003f96:	029b      	lsls	r3, r3, #10
 8003f98:	4013      	ands	r3, r2
 8003f9a:	d1f0      	bne.n	8003f7e <HAL_RCC_OscConfig+0x112>
 8003f9c:	e000      	b.n	8003fa0 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f9e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	2202      	movs	r2, #2
 8003fa6:	4013      	ands	r3, r2
 8003fa8:	d100      	bne.n	8003fac <HAL_RCC_OscConfig+0x140>
 8003faa:	e099      	b.n	80040e0 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	68db      	ldr	r3, [r3, #12]
 8003fb0:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8003fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fb4:	2220      	movs	r2, #32
 8003fb6:	4013      	ands	r3, r2
 8003fb8:	d009      	beq.n	8003fce <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8003fba:	4b7b      	ldr	r3, [pc, #492]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 8003fbc:	681a      	ldr	r2, [r3, #0]
 8003fbe:	4b7a      	ldr	r3, [pc, #488]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 8003fc0:	2120      	movs	r1, #32
 8003fc2:	430a      	orrs	r2, r1
 8003fc4:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8003fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc8:	2220      	movs	r2, #32
 8003fca:	4393      	bics	r3, r2
 8003fcc:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003fce:	69fb      	ldr	r3, [r7, #28]
 8003fd0:	2b04      	cmp	r3, #4
 8003fd2:	d005      	beq.n	8003fe0 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003fd4:	69fb      	ldr	r3, [r7, #28]
 8003fd6:	2b0c      	cmp	r3, #12
 8003fd8:	d13e      	bne.n	8004058 <HAL_RCC_OscConfig+0x1ec>
 8003fda:	69bb      	ldr	r3, [r7, #24]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d13b      	bne.n	8004058 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8003fe0:	4b71      	ldr	r3, [pc, #452]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	2204      	movs	r2, #4
 8003fe6:	4013      	ands	r3, r2
 8003fe8:	d004      	beq.n	8003ff4 <HAL_RCC_OscConfig+0x188>
 8003fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d101      	bne.n	8003ff4 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	e304      	b.n	80045fe <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ff4:	4b6c      	ldr	r3, [pc, #432]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	4a6e      	ldr	r2, [pc, #440]	@ (80041b4 <HAL_RCC_OscConfig+0x348>)
 8003ffa:	4013      	ands	r3, r2
 8003ffc:	0019      	movs	r1, r3
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	691b      	ldr	r3, [r3, #16]
 8004002:	021a      	lsls	r2, r3, #8
 8004004:	4b68      	ldr	r3, [pc, #416]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 8004006:	430a      	orrs	r2, r1
 8004008:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800400a:	4b67      	ldr	r3, [pc, #412]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	2209      	movs	r2, #9
 8004010:	4393      	bics	r3, r2
 8004012:	0019      	movs	r1, r3
 8004014:	4b64      	ldr	r3, [pc, #400]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 8004016:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004018:	430a      	orrs	r2, r1
 800401a:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800401c:	f000 fc42 	bl	80048a4 <HAL_RCC_GetSysClockFreq>
 8004020:	0001      	movs	r1, r0
 8004022:	4b61      	ldr	r3, [pc, #388]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 8004024:	68db      	ldr	r3, [r3, #12]
 8004026:	091b      	lsrs	r3, r3, #4
 8004028:	220f      	movs	r2, #15
 800402a:	4013      	ands	r3, r2
 800402c:	4a62      	ldr	r2, [pc, #392]	@ (80041b8 <HAL_RCC_OscConfig+0x34c>)
 800402e:	5cd3      	ldrb	r3, [r2, r3]
 8004030:	000a      	movs	r2, r1
 8004032:	40da      	lsrs	r2, r3
 8004034:	4b61      	ldr	r3, [pc, #388]	@ (80041bc <HAL_RCC_OscConfig+0x350>)
 8004036:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8004038:	4b61      	ldr	r3, [pc, #388]	@ (80041c0 <HAL_RCC_OscConfig+0x354>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	2513      	movs	r5, #19
 800403e:	197c      	adds	r4, r7, r5
 8004040:	0018      	movs	r0, r3
 8004042:	f7fd fdfd 	bl	8001c40 <HAL_InitTick>
 8004046:	0003      	movs	r3, r0
 8004048:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800404a:	197b      	adds	r3, r7, r5
 800404c:	781b      	ldrb	r3, [r3, #0]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d046      	beq.n	80040e0 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8004052:	197b      	adds	r3, r7, r5
 8004054:	781b      	ldrb	r3, [r3, #0]
 8004056:	e2d2      	b.n	80045fe <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8004058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800405a:	2b00      	cmp	r3, #0
 800405c:	d027      	beq.n	80040ae <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800405e:	4b52      	ldr	r3, [pc, #328]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	2209      	movs	r2, #9
 8004064:	4393      	bics	r3, r2
 8004066:	0019      	movs	r1, r3
 8004068:	4b4f      	ldr	r3, [pc, #316]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 800406a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800406c:	430a      	orrs	r2, r1
 800406e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004070:	f7fd fe2c 	bl	8001ccc <HAL_GetTick>
 8004074:	0003      	movs	r3, r0
 8004076:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004078:	e008      	b.n	800408c <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800407a:	f7fd fe27 	bl	8001ccc <HAL_GetTick>
 800407e:	0002      	movs	r2, r0
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	1ad3      	subs	r3, r2, r3
 8004084:	2b02      	cmp	r3, #2
 8004086:	d901      	bls.n	800408c <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8004088:	2303      	movs	r3, #3
 800408a:	e2b8      	b.n	80045fe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800408c:	4b46      	ldr	r3, [pc, #280]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	2204      	movs	r2, #4
 8004092:	4013      	ands	r3, r2
 8004094:	d0f1      	beq.n	800407a <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004096:	4b44      	ldr	r3, [pc, #272]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	4a46      	ldr	r2, [pc, #280]	@ (80041b4 <HAL_RCC_OscConfig+0x348>)
 800409c:	4013      	ands	r3, r2
 800409e:	0019      	movs	r1, r3
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	691b      	ldr	r3, [r3, #16]
 80040a4:	021a      	lsls	r2, r3, #8
 80040a6:	4b40      	ldr	r3, [pc, #256]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 80040a8:	430a      	orrs	r2, r1
 80040aa:	605a      	str	r2, [r3, #4]
 80040ac:	e018      	b.n	80040e0 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040ae:	4b3e      	ldr	r3, [pc, #248]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	4b3d      	ldr	r3, [pc, #244]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 80040b4:	2101      	movs	r1, #1
 80040b6:	438a      	bics	r2, r1
 80040b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040ba:	f7fd fe07 	bl	8001ccc <HAL_GetTick>
 80040be:	0003      	movs	r3, r0
 80040c0:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80040c2:	e008      	b.n	80040d6 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80040c4:	f7fd fe02 	bl	8001ccc <HAL_GetTick>
 80040c8:	0002      	movs	r2, r0
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	1ad3      	subs	r3, r2, r3
 80040ce:	2b02      	cmp	r3, #2
 80040d0:	d901      	bls.n	80040d6 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 80040d2:	2303      	movs	r3, #3
 80040d4:	e293      	b.n	80045fe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80040d6:	4b34      	ldr	r3, [pc, #208]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	2204      	movs	r2, #4
 80040dc:	4013      	ands	r3, r2
 80040de:	d1f1      	bne.n	80040c4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	2210      	movs	r2, #16
 80040e6:	4013      	ands	r3, r2
 80040e8:	d100      	bne.n	80040ec <HAL_RCC_OscConfig+0x280>
 80040ea:	e0a2      	b.n	8004232 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80040ec:	69fb      	ldr	r3, [r7, #28]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d140      	bne.n	8004174 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80040f2:	4b2d      	ldr	r3, [pc, #180]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 80040f4:	681a      	ldr	r2, [r3, #0]
 80040f6:	2380      	movs	r3, #128	@ 0x80
 80040f8:	009b      	lsls	r3, r3, #2
 80040fa:	4013      	ands	r3, r2
 80040fc:	d005      	beq.n	800410a <HAL_RCC_OscConfig+0x29e>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	69db      	ldr	r3, [r3, #28]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d101      	bne.n	800410a <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	e279      	b.n	80045fe <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800410a:	4b27      	ldr	r3, [pc, #156]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	4a2d      	ldr	r2, [pc, #180]	@ (80041c4 <HAL_RCC_OscConfig+0x358>)
 8004110:	4013      	ands	r3, r2
 8004112:	0019      	movs	r1, r3
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004118:	4b23      	ldr	r3, [pc, #140]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 800411a:	430a      	orrs	r2, r1
 800411c:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800411e:	4b22      	ldr	r3, [pc, #136]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	021b      	lsls	r3, r3, #8
 8004124:	0a19      	lsrs	r1, r3, #8
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6a1b      	ldr	r3, [r3, #32]
 800412a:	061a      	lsls	r2, r3, #24
 800412c:	4b1e      	ldr	r3, [pc, #120]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 800412e:	430a      	orrs	r2, r1
 8004130:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004136:	0b5b      	lsrs	r3, r3, #13
 8004138:	3301      	adds	r3, #1
 800413a:	2280      	movs	r2, #128	@ 0x80
 800413c:	0212      	lsls	r2, r2, #8
 800413e:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004140:	4b19      	ldr	r3, [pc, #100]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 8004142:	68db      	ldr	r3, [r3, #12]
 8004144:	091b      	lsrs	r3, r3, #4
 8004146:	210f      	movs	r1, #15
 8004148:	400b      	ands	r3, r1
 800414a:	491b      	ldr	r1, [pc, #108]	@ (80041b8 <HAL_RCC_OscConfig+0x34c>)
 800414c:	5ccb      	ldrb	r3, [r1, r3]
 800414e:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004150:	4b1a      	ldr	r3, [pc, #104]	@ (80041bc <HAL_RCC_OscConfig+0x350>)
 8004152:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8004154:	4b1a      	ldr	r3, [pc, #104]	@ (80041c0 <HAL_RCC_OscConfig+0x354>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	2513      	movs	r5, #19
 800415a:	197c      	adds	r4, r7, r5
 800415c:	0018      	movs	r0, r3
 800415e:	f7fd fd6f 	bl	8001c40 <HAL_InitTick>
 8004162:	0003      	movs	r3, r0
 8004164:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8004166:	197b      	adds	r3, r7, r5
 8004168:	781b      	ldrb	r3, [r3, #0]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d061      	beq.n	8004232 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 800416e:	197b      	adds	r3, r7, r5
 8004170:	781b      	ldrb	r3, [r3, #0]
 8004172:	e244      	b.n	80045fe <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	69db      	ldr	r3, [r3, #28]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d040      	beq.n	80041fe <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800417c:	4b0a      	ldr	r3, [pc, #40]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	4b09      	ldr	r3, [pc, #36]	@ (80041a8 <HAL_RCC_OscConfig+0x33c>)
 8004182:	2180      	movs	r1, #128	@ 0x80
 8004184:	0049      	lsls	r1, r1, #1
 8004186:	430a      	orrs	r2, r1
 8004188:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800418a:	f7fd fd9f 	bl	8001ccc <HAL_GetTick>
 800418e:	0003      	movs	r3, r0
 8004190:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004192:	e019      	b.n	80041c8 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004194:	f7fd fd9a 	bl	8001ccc <HAL_GetTick>
 8004198:	0002      	movs	r2, r0
 800419a:	697b      	ldr	r3, [r7, #20]
 800419c:	1ad3      	subs	r3, r2, r3
 800419e:	2b02      	cmp	r3, #2
 80041a0:	d912      	bls.n	80041c8 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 80041a2:	2303      	movs	r3, #3
 80041a4:	e22b      	b.n	80045fe <HAL_RCC_OscConfig+0x792>
 80041a6:	46c0      	nop			@ (mov r8, r8)
 80041a8:	40021000 	.word	0x40021000
 80041ac:	fffeffff 	.word	0xfffeffff
 80041b0:	fffbffff 	.word	0xfffbffff
 80041b4:	ffffe0ff 	.word	0xffffe0ff
 80041b8:	08006fa8 	.word	0x08006fa8
 80041bc:	20000000 	.word	0x20000000
 80041c0:	20000004 	.word	0x20000004
 80041c4:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80041c8:	4bca      	ldr	r3, [pc, #808]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	2380      	movs	r3, #128	@ 0x80
 80041ce:	009b      	lsls	r3, r3, #2
 80041d0:	4013      	ands	r3, r2
 80041d2:	d0df      	beq.n	8004194 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80041d4:	4bc7      	ldr	r3, [pc, #796]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	4ac7      	ldr	r2, [pc, #796]	@ (80044f8 <HAL_RCC_OscConfig+0x68c>)
 80041da:	4013      	ands	r3, r2
 80041dc:	0019      	movs	r1, r3
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80041e2:	4bc4      	ldr	r3, [pc, #784]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 80041e4:	430a      	orrs	r2, r1
 80041e6:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80041e8:	4bc2      	ldr	r3, [pc, #776]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	021b      	lsls	r3, r3, #8
 80041ee:	0a19      	lsrs	r1, r3, #8
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6a1b      	ldr	r3, [r3, #32]
 80041f4:	061a      	lsls	r2, r3, #24
 80041f6:	4bbf      	ldr	r3, [pc, #764]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 80041f8:	430a      	orrs	r2, r1
 80041fa:	605a      	str	r2, [r3, #4]
 80041fc:	e019      	b.n	8004232 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80041fe:	4bbd      	ldr	r3, [pc, #756]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 8004200:	681a      	ldr	r2, [r3, #0]
 8004202:	4bbc      	ldr	r3, [pc, #752]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 8004204:	49bd      	ldr	r1, [pc, #756]	@ (80044fc <HAL_RCC_OscConfig+0x690>)
 8004206:	400a      	ands	r2, r1
 8004208:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800420a:	f7fd fd5f 	bl	8001ccc <HAL_GetTick>
 800420e:	0003      	movs	r3, r0
 8004210:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004212:	e008      	b.n	8004226 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004214:	f7fd fd5a 	bl	8001ccc <HAL_GetTick>
 8004218:	0002      	movs	r2, r0
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	1ad3      	subs	r3, r2, r3
 800421e:	2b02      	cmp	r3, #2
 8004220:	d901      	bls.n	8004226 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8004222:	2303      	movs	r3, #3
 8004224:	e1eb      	b.n	80045fe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004226:	4bb3      	ldr	r3, [pc, #716]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 8004228:	681a      	ldr	r2, [r3, #0]
 800422a:	2380      	movs	r3, #128	@ 0x80
 800422c:	009b      	lsls	r3, r3, #2
 800422e:	4013      	ands	r3, r2
 8004230:	d1f0      	bne.n	8004214 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	2208      	movs	r2, #8
 8004238:	4013      	ands	r3, r2
 800423a:	d036      	beq.n	80042aa <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	695b      	ldr	r3, [r3, #20]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d019      	beq.n	8004278 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004244:	4bab      	ldr	r3, [pc, #684]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 8004246:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004248:	4baa      	ldr	r3, [pc, #680]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 800424a:	2101      	movs	r1, #1
 800424c:	430a      	orrs	r2, r1
 800424e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004250:	f7fd fd3c 	bl	8001ccc <HAL_GetTick>
 8004254:	0003      	movs	r3, r0
 8004256:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004258:	e008      	b.n	800426c <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800425a:	f7fd fd37 	bl	8001ccc <HAL_GetTick>
 800425e:	0002      	movs	r2, r0
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	1ad3      	subs	r3, r2, r3
 8004264:	2b02      	cmp	r3, #2
 8004266:	d901      	bls.n	800426c <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8004268:	2303      	movs	r3, #3
 800426a:	e1c8      	b.n	80045fe <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800426c:	4ba1      	ldr	r3, [pc, #644]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 800426e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004270:	2202      	movs	r2, #2
 8004272:	4013      	ands	r3, r2
 8004274:	d0f1      	beq.n	800425a <HAL_RCC_OscConfig+0x3ee>
 8004276:	e018      	b.n	80042aa <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004278:	4b9e      	ldr	r3, [pc, #632]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 800427a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800427c:	4b9d      	ldr	r3, [pc, #628]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 800427e:	2101      	movs	r1, #1
 8004280:	438a      	bics	r2, r1
 8004282:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004284:	f7fd fd22 	bl	8001ccc <HAL_GetTick>
 8004288:	0003      	movs	r3, r0
 800428a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800428c:	e008      	b.n	80042a0 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800428e:	f7fd fd1d 	bl	8001ccc <HAL_GetTick>
 8004292:	0002      	movs	r2, r0
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	1ad3      	subs	r3, r2, r3
 8004298:	2b02      	cmp	r3, #2
 800429a:	d901      	bls.n	80042a0 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 800429c:	2303      	movs	r3, #3
 800429e:	e1ae      	b.n	80045fe <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80042a0:	4b94      	ldr	r3, [pc, #592]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 80042a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042a4:	2202      	movs	r2, #2
 80042a6:	4013      	ands	r3, r2
 80042a8:	d1f1      	bne.n	800428e <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	2204      	movs	r2, #4
 80042b0:	4013      	ands	r3, r2
 80042b2:	d100      	bne.n	80042b6 <HAL_RCC_OscConfig+0x44a>
 80042b4:	e0ae      	b.n	8004414 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042b6:	2023      	movs	r0, #35	@ 0x23
 80042b8:	183b      	adds	r3, r7, r0
 80042ba:	2200      	movs	r2, #0
 80042bc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042be:	4b8d      	ldr	r3, [pc, #564]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 80042c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80042c2:	2380      	movs	r3, #128	@ 0x80
 80042c4:	055b      	lsls	r3, r3, #21
 80042c6:	4013      	ands	r3, r2
 80042c8:	d109      	bne.n	80042de <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042ca:	4b8a      	ldr	r3, [pc, #552]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 80042cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80042ce:	4b89      	ldr	r3, [pc, #548]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 80042d0:	2180      	movs	r1, #128	@ 0x80
 80042d2:	0549      	lsls	r1, r1, #21
 80042d4:	430a      	orrs	r2, r1
 80042d6:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80042d8:	183b      	adds	r3, r7, r0
 80042da:	2201      	movs	r2, #1
 80042dc:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042de:	4b88      	ldr	r3, [pc, #544]	@ (8004500 <HAL_RCC_OscConfig+0x694>)
 80042e0:	681a      	ldr	r2, [r3, #0]
 80042e2:	2380      	movs	r3, #128	@ 0x80
 80042e4:	005b      	lsls	r3, r3, #1
 80042e6:	4013      	ands	r3, r2
 80042e8:	d11a      	bne.n	8004320 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042ea:	4b85      	ldr	r3, [pc, #532]	@ (8004500 <HAL_RCC_OscConfig+0x694>)
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	4b84      	ldr	r3, [pc, #528]	@ (8004500 <HAL_RCC_OscConfig+0x694>)
 80042f0:	2180      	movs	r1, #128	@ 0x80
 80042f2:	0049      	lsls	r1, r1, #1
 80042f4:	430a      	orrs	r2, r1
 80042f6:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042f8:	f7fd fce8 	bl	8001ccc <HAL_GetTick>
 80042fc:	0003      	movs	r3, r0
 80042fe:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004300:	e008      	b.n	8004314 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004302:	f7fd fce3 	bl	8001ccc <HAL_GetTick>
 8004306:	0002      	movs	r2, r0
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	1ad3      	subs	r3, r2, r3
 800430c:	2b64      	cmp	r3, #100	@ 0x64
 800430e:	d901      	bls.n	8004314 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8004310:	2303      	movs	r3, #3
 8004312:	e174      	b.n	80045fe <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004314:	4b7a      	ldr	r3, [pc, #488]	@ (8004500 <HAL_RCC_OscConfig+0x694>)
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	2380      	movs	r3, #128	@ 0x80
 800431a:	005b      	lsls	r3, r3, #1
 800431c:	4013      	ands	r3, r2
 800431e:	d0f0      	beq.n	8004302 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	689a      	ldr	r2, [r3, #8]
 8004324:	2380      	movs	r3, #128	@ 0x80
 8004326:	005b      	lsls	r3, r3, #1
 8004328:	429a      	cmp	r2, r3
 800432a:	d107      	bne.n	800433c <HAL_RCC_OscConfig+0x4d0>
 800432c:	4b71      	ldr	r3, [pc, #452]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 800432e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004330:	4b70      	ldr	r3, [pc, #448]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 8004332:	2180      	movs	r1, #128	@ 0x80
 8004334:	0049      	lsls	r1, r1, #1
 8004336:	430a      	orrs	r2, r1
 8004338:	651a      	str	r2, [r3, #80]	@ 0x50
 800433a:	e031      	b.n	80043a0 <HAL_RCC_OscConfig+0x534>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d10c      	bne.n	800435e <HAL_RCC_OscConfig+0x4f2>
 8004344:	4b6b      	ldr	r3, [pc, #428]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 8004346:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004348:	4b6a      	ldr	r3, [pc, #424]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 800434a:	496c      	ldr	r1, [pc, #432]	@ (80044fc <HAL_RCC_OscConfig+0x690>)
 800434c:	400a      	ands	r2, r1
 800434e:	651a      	str	r2, [r3, #80]	@ 0x50
 8004350:	4b68      	ldr	r3, [pc, #416]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 8004352:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004354:	4b67      	ldr	r3, [pc, #412]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 8004356:	496b      	ldr	r1, [pc, #428]	@ (8004504 <HAL_RCC_OscConfig+0x698>)
 8004358:	400a      	ands	r2, r1
 800435a:	651a      	str	r2, [r3, #80]	@ 0x50
 800435c:	e020      	b.n	80043a0 <HAL_RCC_OscConfig+0x534>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	689a      	ldr	r2, [r3, #8]
 8004362:	23a0      	movs	r3, #160	@ 0xa0
 8004364:	00db      	lsls	r3, r3, #3
 8004366:	429a      	cmp	r2, r3
 8004368:	d10e      	bne.n	8004388 <HAL_RCC_OscConfig+0x51c>
 800436a:	4b62      	ldr	r3, [pc, #392]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 800436c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800436e:	4b61      	ldr	r3, [pc, #388]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 8004370:	2180      	movs	r1, #128	@ 0x80
 8004372:	00c9      	lsls	r1, r1, #3
 8004374:	430a      	orrs	r2, r1
 8004376:	651a      	str	r2, [r3, #80]	@ 0x50
 8004378:	4b5e      	ldr	r3, [pc, #376]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 800437a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800437c:	4b5d      	ldr	r3, [pc, #372]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 800437e:	2180      	movs	r1, #128	@ 0x80
 8004380:	0049      	lsls	r1, r1, #1
 8004382:	430a      	orrs	r2, r1
 8004384:	651a      	str	r2, [r3, #80]	@ 0x50
 8004386:	e00b      	b.n	80043a0 <HAL_RCC_OscConfig+0x534>
 8004388:	4b5a      	ldr	r3, [pc, #360]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 800438a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800438c:	4b59      	ldr	r3, [pc, #356]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 800438e:	495b      	ldr	r1, [pc, #364]	@ (80044fc <HAL_RCC_OscConfig+0x690>)
 8004390:	400a      	ands	r2, r1
 8004392:	651a      	str	r2, [r3, #80]	@ 0x50
 8004394:	4b57      	ldr	r3, [pc, #348]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 8004396:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004398:	4b56      	ldr	r3, [pc, #344]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 800439a:	495a      	ldr	r1, [pc, #360]	@ (8004504 <HAL_RCC_OscConfig+0x698>)
 800439c:	400a      	ands	r2, r1
 800439e:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d015      	beq.n	80043d4 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043a8:	f7fd fc90 	bl	8001ccc <HAL_GetTick>
 80043ac:	0003      	movs	r3, r0
 80043ae:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80043b0:	e009      	b.n	80043c6 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80043b2:	f7fd fc8b 	bl	8001ccc <HAL_GetTick>
 80043b6:	0002      	movs	r2, r0
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	1ad3      	subs	r3, r2, r3
 80043bc:	4a52      	ldr	r2, [pc, #328]	@ (8004508 <HAL_RCC_OscConfig+0x69c>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d901      	bls.n	80043c6 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 80043c2:	2303      	movs	r3, #3
 80043c4:	e11b      	b.n	80045fe <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80043c6:	4b4b      	ldr	r3, [pc, #300]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 80043c8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80043ca:	2380      	movs	r3, #128	@ 0x80
 80043cc:	009b      	lsls	r3, r3, #2
 80043ce:	4013      	ands	r3, r2
 80043d0:	d0ef      	beq.n	80043b2 <HAL_RCC_OscConfig+0x546>
 80043d2:	e014      	b.n	80043fe <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043d4:	f7fd fc7a 	bl	8001ccc <HAL_GetTick>
 80043d8:	0003      	movs	r3, r0
 80043da:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80043dc:	e009      	b.n	80043f2 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80043de:	f7fd fc75 	bl	8001ccc <HAL_GetTick>
 80043e2:	0002      	movs	r2, r0
 80043e4:	697b      	ldr	r3, [r7, #20]
 80043e6:	1ad3      	subs	r3, r2, r3
 80043e8:	4a47      	ldr	r2, [pc, #284]	@ (8004508 <HAL_RCC_OscConfig+0x69c>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d901      	bls.n	80043f2 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 80043ee:	2303      	movs	r3, #3
 80043f0:	e105      	b.n	80045fe <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80043f2:	4b40      	ldr	r3, [pc, #256]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 80043f4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80043f6:	2380      	movs	r3, #128	@ 0x80
 80043f8:	009b      	lsls	r3, r3, #2
 80043fa:	4013      	ands	r3, r2
 80043fc:	d1ef      	bne.n	80043de <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80043fe:	2323      	movs	r3, #35	@ 0x23
 8004400:	18fb      	adds	r3, r7, r3
 8004402:	781b      	ldrb	r3, [r3, #0]
 8004404:	2b01      	cmp	r3, #1
 8004406:	d105      	bne.n	8004414 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004408:	4b3a      	ldr	r3, [pc, #232]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 800440a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800440c:	4b39      	ldr	r3, [pc, #228]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 800440e:	493f      	ldr	r1, [pc, #252]	@ (800450c <HAL_RCC_OscConfig+0x6a0>)
 8004410:	400a      	ands	r2, r1
 8004412:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	2220      	movs	r2, #32
 800441a:	4013      	ands	r3, r2
 800441c:	d049      	beq.n	80044b2 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	699b      	ldr	r3, [r3, #24]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d026      	beq.n	8004474 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8004426:	4b33      	ldr	r3, [pc, #204]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 8004428:	689a      	ldr	r2, [r3, #8]
 800442a:	4b32      	ldr	r3, [pc, #200]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 800442c:	2101      	movs	r1, #1
 800442e:	430a      	orrs	r2, r1
 8004430:	609a      	str	r2, [r3, #8]
 8004432:	4b30      	ldr	r3, [pc, #192]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 8004434:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004436:	4b2f      	ldr	r3, [pc, #188]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 8004438:	2101      	movs	r1, #1
 800443a:	430a      	orrs	r2, r1
 800443c:	635a      	str	r2, [r3, #52]	@ 0x34
 800443e:	4b34      	ldr	r3, [pc, #208]	@ (8004510 <HAL_RCC_OscConfig+0x6a4>)
 8004440:	6a1a      	ldr	r2, [r3, #32]
 8004442:	4b33      	ldr	r3, [pc, #204]	@ (8004510 <HAL_RCC_OscConfig+0x6a4>)
 8004444:	2180      	movs	r1, #128	@ 0x80
 8004446:	0189      	lsls	r1, r1, #6
 8004448:	430a      	orrs	r2, r1
 800444a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800444c:	f7fd fc3e 	bl	8001ccc <HAL_GetTick>
 8004450:	0003      	movs	r3, r0
 8004452:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004454:	e008      	b.n	8004468 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004456:	f7fd fc39 	bl	8001ccc <HAL_GetTick>
 800445a:	0002      	movs	r2, r0
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	1ad3      	subs	r3, r2, r3
 8004460:	2b02      	cmp	r3, #2
 8004462:	d901      	bls.n	8004468 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8004464:	2303      	movs	r3, #3
 8004466:	e0ca      	b.n	80045fe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004468:	4b22      	ldr	r3, [pc, #136]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	2202      	movs	r2, #2
 800446e:	4013      	ands	r3, r2
 8004470:	d0f1      	beq.n	8004456 <HAL_RCC_OscConfig+0x5ea>
 8004472:	e01e      	b.n	80044b2 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8004474:	4b1f      	ldr	r3, [pc, #124]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 8004476:	689a      	ldr	r2, [r3, #8]
 8004478:	4b1e      	ldr	r3, [pc, #120]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 800447a:	2101      	movs	r1, #1
 800447c:	438a      	bics	r2, r1
 800447e:	609a      	str	r2, [r3, #8]
 8004480:	4b23      	ldr	r3, [pc, #140]	@ (8004510 <HAL_RCC_OscConfig+0x6a4>)
 8004482:	6a1a      	ldr	r2, [r3, #32]
 8004484:	4b22      	ldr	r3, [pc, #136]	@ (8004510 <HAL_RCC_OscConfig+0x6a4>)
 8004486:	4923      	ldr	r1, [pc, #140]	@ (8004514 <HAL_RCC_OscConfig+0x6a8>)
 8004488:	400a      	ands	r2, r1
 800448a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800448c:	f7fd fc1e 	bl	8001ccc <HAL_GetTick>
 8004490:	0003      	movs	r3, r0
 8004492:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004494:	e008      	b.n	80044a8 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004496:	f7fd fc19 	bl	8001ccc <HAL_GetTick>
 800449a:	0002      	movs	r2, r0
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	1ad3      	subs	r3, r2, r3
 80044a0:	2b02      	cmp	r3, #2
 80044a2:	d901      	bls.n	80044a8 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80044a4:	2303      	movs	r3, #3
 80044a6:	e0aa      	b.n	80045fe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80044a8:	4b12      	ldr	r3, [pc, #72]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 80044aa:	689b      	ldr	r3, [r3, #8]
 80044ac:	2202      	movs	r2, #2
 80044ae:	4013      	ands	r3, r2
 80044b0:	d1f1      	bne.n	8004496 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d100      	bne.n	80044bc <HAL_RCC_OscConfig+0x650>
 80044ba:	e09f      	b.n	80045fc <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80044bc:	69fb      	ldr	r3, [r7, #28]
 80044be:	2b0c      	cmp	r3, #12
 80044c0:	d100      	bne.n	80044c4 <HAL_RCC_OscConfig+0x658>
 80044c2:	e078      	b.n	80045b6 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044c8:	2b02      	cmp	r3, #2
 80044ca:	d159      	bne.n	8004580 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044cc:	4b09      	ldr	r3, [pc, #36]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 80044ce:	681a      	ldr	r2, [r3, #0]
 80044d0:	4b08      	ldr	r3, [pc, #32]	@ (80044f4 <HAL_RCC_OscConfig+0x688>)
 80044d2:	4911      	ldr	r1, [pc, #68]	@ (8004518 <HAL_RCC_OscConfig+0x6ac>)
 80044d4:	400a      	ands	r2, r1
 80044d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044d8:	f7fd fbf8 	bl	8001ccc <HAL_GetTick>
 80044dc:	0003      	movs	r3, r0
 80044de:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80044e0:	e01c      	b.n	800451c <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044e2:	f7fd fbf3 	bl	8001ccc <HAL_GetTick>
 80044e6:	0002      	movs	r2, r0
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	1ad3      	subs	r3, r2, r3
 80044ec:	2b02      	cmp	r3, #2
 80044ee:	d915      	bls.n	800451c <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 80044f0:	2303      	movs	r3, #3
 80044f2:	e084      	b.n	80045fe <HAL_RCC_OscConfig+0x792>
 80044f4:	40021000 	.word	0x40021000
 80044f8:	ffff1fff 	.word	0xffff1fff
 80044fc:	fffffeff 	.word	0xfffffeff
 8004500:	40007000 	.word	0x40007000
 8004504:	fffffbff 	.word	0xfffffbff
 8004508:	00001388 	.word	0x00001388
 800450c:	efffffff 	.word	0xefffffff
 8004510:	40010000 	.word	0x40010000
 8004514:	ffffdfff 	.word	0xffffdfff
 8004518:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800451c:	4b3a      	ldr	r3, [pc, #232]	@ (8004608 <HAL_RCC_OscConfig+0x79c>)
 800451e:	681a      	ldr	r2, [r3, #0]
 8004520:	2380      	movs	r3, #128	@ 0x80
 8004522:	049b      	lsls	r3, r3, #18
 8004524:	4013      	ands	r3, r2
 8004526:	d1dc      	bne.n	80044e2 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004528:	4b37      	ldr	r3, [pc, #220]	@ (8004608 <HAL_RCC_OscConfig+0x79c>)
 800452a:	68db      	ldr	r3, [r3, #12]
 800452c:	4a37      	ldr	r2, [pc, #220]	@ (800460c <HAL_RCC_OscConfig+0x7a0>)
 800452e:	4013      	ands	r3, r2
 8004530:	0019      	movs	r1, r3
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800453a:	431a      	orrs	r2, r3
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004540:	431a      	orrs	r2, r3
 8004542:	4b31      	ldr	r3, [pc, #196]	@ (8004608 <HAL_RCC_OscConfig+0x79c>)
 8004544:	430a      	orrs	r2, r1
 8004546:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004548:	4b2f      	ldr	r3, [pc, #188]	@ (8004608 <HAL_RCC_OscConfig+0x79c>)
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	4b2e      	ldr	r3, [pc, #184]	@ (8004608 <HAL_RCC_OscConfig+0x79c>)
 800454e:	2180      	movs	r1, #128	@ 0x80
 8004550:	0449      	lsls	r1, r1, #17
 8004552:	430a      	orrs	r2, r1
 8004554:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004556:	f7fd fbb9 	bl	8001ccc <HAL_GetTick>
 800455a:	0003      	movs	r3, r0
 800455c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800455e:	e008      	b.n	8004572 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004560:	f7fd fbb4 	bl	8001ccc <HAL_GetTick>
 8004564:	0002      	movs	r2, r0
 8004566:	697b      	ldr	r3, [r7, #20]
 8004568:	1ad3      	subs	r3, r2, r3
 800456a:	2b02      	cmp	r3, #2
 800456c:	d901      	bls.n	8004572 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 800456e:	2303      	movs	r3, #3
 8004570:	e045      	b.n	80045fe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004572:	4b25      	ldr	r3, [pc, #148]	@ (8004608 <HAL_RCC_OscConfig+0x79c>)
 8004574:	681a      	ldr	r2, [r3, #0]
 8004576:	2380      	movs	r3, #128	@ 0x80
 8004578:	049b      	lsls	r3, r3, #18
 800457a:	4013      	ands	r3, r2
 800457c:	d0f0      	beq.n	8004560 <HAL_RCC_OscConfig+0x6f4>
 800457e:	e03d      	b.n	80045fc <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004580:	4b21      	ldr	r3, [pc, #132]	@ (8004608 <HAL_RCC_OscConfig+0x79c>)
 8004582:	681a      	ldr	r2, [r3, #0]
 8004584:	4b20      	ldr	r3, [pc, #128]	@ (8004608 <HAL_RCC_OscConfig+0x79c>)
 8004586:	4922      	ldr	r1, [pc, #136]	@ (8004610 <HAL_RCC_OscConfig+0x7a4>)
 8004588:	400a      	ands	r2, r1
 800458a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800458c:	f7fd fb9e 	bl	8001ccc <HAL_GetTick>
 8004590:	0003      	movs	r3, r0
 8004592:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004594:	e008      	b.n	80045a8 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004596:	f7fd fb99 	bl	8001ccc <HAL_GetTick>
 800459a:	0002      	movs	r2, r0
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	1ad3      	subs	r3, r2, r3
 80045a0:	2b02      	cmp	r3, #2
 80045a2:	d901      	bls.n	80045a8 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 80045a4:	2303      	movs	r3, #3
 80045a6:	e02a      	b.n	80045fe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80045a8:	4b17      	ldr	r3, [pc, #92]	@ (8004608 <HAL_RCC_OscConfig+0x79c>)
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	2380      	movs	r3, #128	@ 0x80
 80045ae:	049b      	lsls	r3, r3, #18
 80045b0:	4013      	ands	r3, r2
 80045b2:	d1f0      	bne.n	8004596 <HAL_RCC_OscConfig+0x72a>
 80045b4:	e022      	b.n	80045fc <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	d101      	bne.n	80045c2 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	e01d      	b.n	80045fe <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80045c2:	4b11      	ldr	r3, [pc, #68]	@ (8004608 <HAL_RCC_OscConfig+0x79c>)
 80045c4:	68db      	ldr	r3, [r3, #12]
 80045c6:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045c8:	69ba      	ldr	r2, [r7, #24]
 80045ca:	2380      	movs	r3, #128	@ 0x80
 80045cc:	025b      	lsls	r3, r3, #9
 80045ce:	401a      	ands	r2, r3
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045d4:	429a      	cmp	r2, r3
 80045d6:	d10f      	bne.n	80045f8 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80045d8:	69ba      	ldr	r2, [r7, #24]
 80045da:	23f0      	movs	r3, #240	@ 0xf0
 80045dc:	039b      	lsls	r3, r3, #14
 80045de:	401a      	ands	r2, r3
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045e4:	429a      	cmp	r2, r3
 80045e6:	d107      	bne.n	80045f8 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80045e8:	69ba      	ldr	r2, [r7, #24]
 80045ea:	23c0      	movs	r3, #192	@ 0xc0
 80045ec:	041b      	lsls	r3, r3, #16
 80045ee:	401a      	ands	r2, r3
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80045f4:	429a      	cmp	r2, r3
 80045f6:	d001      	beq.n	80045fc <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 80045f8:	2301      	movs	r3, #1
 80045fa:	e000      	b.n	80045fe <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 80045fc:	2300      	movs	r3, #0
}
 80045fe:	0018      	movs	r0, r3
 8004600:	46bd      	mov	sp, r7
 8004602:	b00a      	add	sp, #40	@ 0x28
 8004604:	bdb0      	pop	{r4, r5, r7, pc}
 8004606:	46c0      	nop			@ (mov r8, r8)
 8004608:	40021000 	.word	0x40021000
 800460c:	ff02ffff 	.word	0xff02ffff
 8004610:	feffffff 	.word	0xfeffffff

08004614 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004614:	b5b0      	push	{r4, r5, r7, lr}
 8004616:	b084      	sub	sp, #16
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
 800461c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d101      	bne.n	8004628 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004624:	2301      	movs	r3, #1
 8004626:	e128      	b.n	800487a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004628:	4b96      	ldr	r3, [pc, #600]	@ (8004884 <HAL_RCC_ClockConfig+0x270>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	2201      	movs	r2, #1
 800462e:	4013      	ands	r3, r2
 8004630:	683a      	ldr	r2, [r7, #0]
 8004632:	429a      	cmp	r2, r3
 8004634:	d91e      	bls.n	8004674 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004636:	4b93      	ldr	r3, [pc, #588]	@ (8004884 <HAL_RCC_ClockConfig+0x270>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	2201      	movs	r2, #1
 800463c:	4393      	bics	r3, r2
 800463e:	0019      	movs	r1, r3
 8004640:	4b90      	ldr	r3, [pc, #576]	@ (8004884 <HAL_RCC_ClockConfig+0x270>)
 8004642:	683a      	ldr	r2, [r7, #0]
 8004644:	430a      	orrs	r2, r1
 8004646:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004648:	f7fd fb40 	bl	8001ccc <HAL_GetTick>
 800464c:	0003      	movs	r3, r0
 800464e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004650:	e009      	b.n	8004666 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004652:	f7fd fb3b 	bl	8001ccc <HAL_GetTick>
 8004656:	0002      	movs	r2, r0
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	1ad3      	subs	r3, r2, r3
 800465c:	4a8a      	ldr	r2, [pc, #552]	@ (8004888 <HAL_RCC_ClockConfig+0x274>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d901      	bls.n	8004666 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004662:	2303      	movs	r3, #3
 8004664:	e109      	b.n	800487a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004666:	4b87      	ldr	r3, [pc, #540]	@ (8004884 <HAL_RCC_ClockConfig+0x270>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	2201      	movs	r2, #1
 800466c:	4013      	ands	r3, r2
 800466e:	683a      	ldr	r2, [r7, #0]
 8004670:	429a      	cmp	r2, r3
 8004672:	d1ee      	bne.n	8004652 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	2202      	movs	r2, #2
 800467a:	4013      	ands	r3, r2
 800467c:	d009      	beq.n	8004692 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800467e:	4b83      	ldr	r3, [pc, #524]	@ (800488c <HAL_RCC_ClockConfig+0x278>)
 8004680:	68db      	ldr	r3, [r3, #12]
 8004682:	22f0      	movs	r2, #240	@ 0xf0
 8004684:	4393      	bics	r3, r2
 8004686:	0019      	movs	r1, r3
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	689a      	ldr	r2, [r3, #8]
 800468c:	4b7f      	ldr	r3, [pc, #508]	@ (800488c <HAL_RCC_ClockConfig+0x278>)
 800468e:	430a      	orrs	r2, r1
 8004690:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	2201      	movs	r2, #1
 8004698:	4013      	ands	r3, r2
 800469a:	d100      	bne.n	800469e <HAL_RCC_ClockConfig+0x8a>
 800469c:	e089      	b.n	80047b2 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	2b02      	cmp	r3, #2
 80046a4:	d107      	bne.n	80046b6 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80046a6:	4b79      	ldr	r3, [pc, #484]	@ (800488c <HAL_RCC_ClockConfig+0x278>)
 80046a8:	681a      	ldr	r2, [r3, #0]
 80046aa:	2380      	movs	r3, #128	@ 0x80
 80046ac:	029b      	lsls	r3, r3, #10
 80046ae:	4013      	ands	r3, r2
 80046b0:	d120      	bne.n	80046f4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	e0e1      	b.n	800487a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	2b03      	cmp	r3, #3
 80046bc:	d107      	bne.n	80046ce <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80046be:	4b73      	ldr	r3, [pc, #460]	@ (800488c <HAL_RCC_ClockConfig+0x278>)
 80046c0:	681a      	ldr	r2, [r3, #0]
 80046c2:	2380      	movs	r3, #128	@ 0x80
 80046c4:	049b      	lsls	r3, r3, #18
 80046c6:	4013      	ands	r3, r2
 80046c8:	d114      	bne.n	80046f4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	e0d5      	b.n	800487a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	2b01      	cmp	r3, #1
 80046d4:	d106      	bne.n	80046e4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80046d6:	4b6d      	ldr	r3, [pc, #436]	@ (800488c <HAL_RCC_ClockConfig+0x278>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	2204      	movs	r2, #4
 80046dc:	4013      	ands	r3, r2
 80046de:	d109      	bne.n	80046f4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80046e0:	2301      	movs	r3, #1
 80046e2:	e0ca      	b.n	800487a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80046e4:	4b69      	ldr	r3, [pc, #420]	@ (800488c <HAL_RCC_ClockConfig+0x278>)
 80046e6:	681a      	ldr	r2, [r3, #0]
 80046e8:	2380      	movs	r3, #128	@ 0x80
 80046ea:	009b      	lsls	r3, r3, #2
 80046ec:	4013      	ands	r3, r2
 80046ee:	d101      	bne.n	80046f4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
 80046f2:	e0c2      	b.n	800487a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80046f4:	4b65      	ldr	r3, [pc, #404]	@ (800488c <HAL_RCC_ClockConfig+0x278>)
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	2203      	movs	r2, #3
 80046fa:	4393      	bics	r3, r2
 80046fc:	0019      	movs	r1, r3
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	685a      	ldr	r2, [r3, #4]
 8004702:	4b62      	ldr	r3, [pc, #392]	@ (800488c <HAL_RCC_ClockConfig+0x278>)
 8004704:	430a      	orrs	r2, r1
 8004706:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004708:	f7fd fae0 	bl	8001ccc <HAL_GetTick>
 800470c:	0003      	movs	r3, r0
 800470e:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	2b02      	cmp	r3, #2
 8004716:	d111      	bne.n	800473c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004718:	e009      	b.n	800472e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800471a:	f7fd fad7 	bl	8001ccc <HAL_GetTick>
 800471e:	0002      	movs	r2, r0
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	1ad3      	subs	r3, r2, r3
 8004724:	4a58      	ldr	r2, [pc, #352]	@ (8004888 <HAL_RCC_ClockConfig+0x274>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d901      	bls.n	800472e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800472a:	2303      	movs	r3, #3
 800472c:	e0a5      	b.n	800487a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800472e:	4b57      	ldr	r3, [pc, #348]	@ (800488c <HAL_RCC_ClockConfig+0x278>)
 8004730:	68db      	ldr	r3, [r3, #12]
 8004732:	220c      	movs	r2, #12
 8004734:	4013      	ands	r3, r2
 8004736:	2b08      	cmp	r3, #8
 8004738:	d1ef      	bne.n	800471a <HAL_RCC_ClockConfig+0x106>
 800473a:	e03a      	b.n	80047b2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	2b03      	cmp	r3, #3
 8004742:	d111      	bne.n	8004768 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004744:	e009      	b.n	800475a <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004746:	f7fd fac1 	bl	8001ccc <HAL_GetTick>
 800474a:	0002      	movs	r2, r0
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	1ad3      	subs	r3, r2, r3
 8004750:	4a4d      	ldr	r2, [pc, #308]	@ (8004888 <HAL_RCC_ClockConfig+0x274>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d901      	bls.n	800475a <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8004756:	2303      	movs	r3, #3
 8004758:	e08f      	b.n	800487a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800475a:	4b4c      	ldr	r3, [pc, #304]	@ (800488c <HAL_RCC_ClockConfig+0x278>)
 800475c:	68db      	ldr	r3, [r3, #12]
 800475e:	220c      	movs	r2, #12
 8004760:	4013      	ands	r3, r2
 8004762:	2b0c      	cmp	r3, #12
 8004764:	d1ef      	bne.n	8004746 <HAL_RCC_ClockConfig+0x132>
 8004766:	e024      	b.n	80047b2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	2b01      	cmp	r3, #1
 800476e:	d11b      	bne.n	80047a8 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004770:	e009      	b.n	8004786 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004772:	f7fd faab 	bl	8001ccc <HAL_GetTick>
 8004776:	0002      	movs	r2, r0
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	1ad3      	subs	r3, r2, r3
 800477c:	4a42      	ldr	r2, [pc, #264]	@ (8004888 <HAL_RCC_ClockConfig+0x274>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d901      	bls.n	8004786 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8004782:	2303      	movs	r3, #3
 8004784:	e079      	b.n	800487a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004786:	4b41      	ldr	r3, [pc, #260]	@ (800488c <HAL_RCC_ClockConfig+0x278>)
 8004788:	68db      	ldr	r3, [r3, #12]
 800478a:	220c      	movs	r2, #12
 800478c:	4013      	ands	r3, r2
 800478e:	2b04      	cmp	r3, #4
 8004790:	d1ef      	bne.n	8004772 <HAL_RCC_ClockConfig+0x15e>
 8004792:	e00e      	b.n	80047b2 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004794:	f7fd fa9a 	bl	8001ccc <HAL_GetTick>
 8004798:	0002      	movs	r2, r0
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	1ad3      	subs	r3, r2, r3
 800479e:	4a3a      	ldr	r2, [pc, #232]	@ (8004888 <HAL_RCC_ClockConfig+0x274>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d901      	bls.n	80047a8 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80047a4:	2303      	movs	r3, #3
 80047a6:	e068      	b.n	800487a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80047a8:	4b38      	ldr	r3, [pc, #224]	@ (800488c <HAL_RCC_ClockConfig+0x278>)
 80047aa:	68db      	ldr	r3, [r3, #12]
 80047ac:	220c      	movs	r2, #12
 80047ae:	4013      	ands	r3, r2
 80047b0:	d1f0      	bne.n	8004794 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80047b2:	4b34      	ldr	r3, [pc, #208]	@ (8004884 <HAL_RCC_ClockConfig+0x270>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	2201      	movs	r2, #1
 80047b8:	4013      	ands	r3, r2
 80047ba:	683a      	ldr	r2, [r7, #0]
 80047bc:	429a      	cmp	r2, r3
 80047be:	d21e      	bcs.n	80047fe <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047c0:	4b30      	ldr	r3, [pc, #192]	@ (8004884 <HAL_RCC_ClockConfig+0x270>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	2201      	movs	r2, #1
 80047c6:	4393      	bics	r3, r2
 80047c8:	0019      	movs	r1, r3
 80047ca:	4b2e      	ldr	r3, [pc, #184]	@ (8004884 <HAL_RCC_ClockConfig+0x270>)
 80047cc:	683a      	ldr	r2, [r7, #0]
 80047ce:	430a      	orrs	r2, r1
 80047d0:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80047d2:	f7fd fa7b 	bl	8001ccc <HAL_GetTick>
 80047d6:	0003      	movs	r3, r0
 80047d8:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047da:	e009      	b.n	80047f0 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047dc:	f7fd fa76 	bl	8001ccc <HAL_GetTick>
 80047e0:	0002      	movs	r2, r0
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	1ad3      	subs	r3, r2, r3
 80047e6:	4a28      	ldr	r2, [pc, #160]	@ (8004888 <HAL_RCC_ClockConfig+0x274>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d901      	bls.n	80047f0 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80047ec:	2303      	movs	r3, #3
 80047ee:	e044      	b.n	800487a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047f0:	4b24      	ldr	r3, [pc, #144]	@ (8004884 <HAL_RCC_ClockConfig+0x270>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	2201      	movs	r2, #1
 80047f6:	4013      	ands	r3, r2
 80047f8:	683a      	ldr	r2, [r7, #0]
 80047fa:	429a      	cmp	r2, r3
 80047fc:	d1ee      	bne.n	80047dc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	2204      	movs	r2, #4
 8004804:	4013      	ands	r3, r2
 8004806:	d009      	beq.n	800481c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004808:	4b20      	ldr	r3, [pc, #128]	@ (800488c <HAL_RCC_ClockConfig+0x278>)
 800480a:	68db      	ldr	r3, [r3, #12]
 800480c:	4a20      	ldr	r2, [pc, #128]	@ (8004890 <HAL_RCC_ClockConfig+0x27c>)
 800480e:	4013      	ands	r3, r2
 8004810:	0019      	movs	r1, r3
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	68da      	ldr	r2, [r3, #12]
 8004816:	4b1d      	ldr	r3, [pc, #116]	@ (800488c <HAL_RCC_ClockConfig+0x278>)
 8004818:	430a      	orrs	r2, r1
 800481a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	2208      	movs	r2, #8
 8004822:	4013      	ands	r3, r2
 8004824:	d00a      	beq.n	800483c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004826:	4b19      	ldr	r3, [pc, #100]	@ (800488c <HAL_RCC_ClockConfig+0x278>)
 8004828:	68db      	ldr	r3, [r3, #12]
 800482a:	4a1a      	ldr	r2, [pc, #104]	@ (8004894 <HAL_RCC_ClockConfig+0x280>)
 800482c:	4013      	ands	r3, r2
 800482e:	0019      	movs	r1, r3
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	691b      	ldr	r3, [r3, #16]
 8004834:	00da      	lsls	r2, r3, #3
 8004836:	4b15      	ldr	r3, [pc, #84]	@ (800488c <HAL_RCC_ClockConfig+0x278>)
 8004838:	430a      	orrs	r2, r1
 800483a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800483c:	f000 f832 	bl	80048a4 <HAL_RCC_GetSysClockFreq>
 8004840:	0001      	movs	r1, r0
 8004842:	4b12      	ldr	r3, [pc, #72]	@ (800488c <HAL_RCC_ClockConfig+0x278>)
 8004844:	68db      	ldr	r3, [r3, #12]
 8004846:	091b      	lsrs	r3, r3, #4
 8004848:	220f      	movs	r2, #15
 800484a:	4013      	ands	r3, r2
 800484c:	4a12      	ldr	r2, [pc, #72]	@ (8004898 <HAL_RCC_ClockConfig+0x284>)
 800484e:	5cd3      	ldrb	r3, [r2, r3]
 8004850:	000a      	movs	r2, r1
 8004852:	40da      	lsrs	r2, r3
 8004854:	4b11      	ldr	r3, [pc, #68]	@ (800489c <HAL_RCC_ClockConfig+0x288>)
 8004856:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004858:	4b11      	ldr	r3, [pc, #68]	@ (80048a0 <HAL_RCC_ClockConfig+0x28c>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	250b      	movs	r5, #11
 800485e:	197c      	adds	r4, r7, r5
 8004860:	0018      	movs	r0, r3
 8004862:	f7fd f9ed 	bl	8001c40 <HAL_InitTick>
 8004866:	0003      	movs	r3, r0
 8004868:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800486a:	197b      	adds	r3, r7, r5
 800486c:	781b      	ldrb	r3, [r3, #0]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d002      	beq.n	8004878 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8004872:	197b      	adds	r3, r7, r5
 8004874:	781b      	ldrb	r3, [r3, #0]
 8004876:	e000      	b.n	800487a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8004878:	2300      	movs	r3, #0
}
 800487a:	0018      	movs	r0, r3
 800487c:	46bd      	mov	sp, r7
 800487e:	b004      	add	sp, #16
 8004880:	bdb0      	pop	{r4, r5, r7, pc}
 8004882:	46c0      	nop			@ (mov r8, r8)
 8004884:	40022000 	.word	0x40022000
 8004888:	00001388 	.word	0x00001388
 800488c:	40021000 	.word	0x40021000
 8004890:	fffff8ff 	.word	0xfffff8ff
 8004894:	ffffc7ff 	.word	0xffffc7ff
 8004898:	08006fa8 	.word	0x08006fa8
 800489c:	20000000 	.word	0x20000000
 80048a0:	20000004 	.word	0x20000004

080048a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b086      	sub	sp, #24
 80048a8:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80048aa:	4b3c      	ldr	r3, [pc, #240]	@ (800499c <HAL_RCC_GetSysClockFreq+0xf8>)
 80048ac:	68db      	ldr	r3, [r3, #12]
 80048ae:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	220c      	movs	r2, #12
 80048b4:	4013      	ands	r3, r2
 80048b6:	2b0c      	cmp	r3, #12
 80048b8:	d013      	beq.n	80048e2 <HAL_RCC_GetSysClockFreq+0x3e>
 80048ba:	d85c      	bhi.n	8004976 <HAL_RCC_GetSysClockFreq+0xd2>
 80048bc:	2b04      	cmp	r3, #4
 80048be:	d002      	beq.n	80048c6 <HAL_RCC_GetSysClockFreq+0x22>
 80048c0:	2b08      	cmp	r3, #8
 80048c2:	d00b      	beq.n	80048dc <HAL_RCC_GetSysClockFreq+0x38>
 80048c4:	e057      	b.n	8004976 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80048c6:	4b35      	ldr	r3, [pc, #212]	@ (800499c <HAL_RCC_GetSysClockFreq+0xf8>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	2210      	movs	r2, #16
 80048cc:	4013      	ands	r3, r2
 80048ce:	d002      	beq.n	80048d6 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80048d0:	4b33      	ldr	r3, [pc, #204]	@ (80049a0 <HAL_RCC_GetSysClockFreq+0xfc>)
 80048d2:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80048d4:	e05d      	b.n	8004992 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 80048d6:	4b33      	ldr	r3, [pc, #204]	@ (80049a4 <HAL_RCC_GetSysClockFreq+0x100>)
 80048d8:	613b      	str	r3, [r7, #16]
      break;
 80048da:	e05a      	b.n	8004992 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80048dc:	4b32      	ldr	r3, [pc, #200]	@ (80049a8 <HAL_RCC_GetSysClockFreq+0x104>)
 80048de:	613b      	str	r3, [r7, #16]
      break;
 80048e0:	e057      	b.n	8004992 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	0c9b      	lsrs	r3, r3, #18
 80048e6:	220f      	movs	r2, #15
 80048e8:	4013      	ands	r3, r2
 80048ea:	4a30      	ldr	r2, [pc, #192]	@ (80049ac <HAL_RCC_GetSysClockFreq+0x108>)
 80048ec:	5cd3      	ldrb	r3, [r2, r3]
 80048ee:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	0d9b      	lsrs	r3, r3, #22
 80048f4:	2203      	movs	r2, #3
 80048f6:	4013      	ands	r3, r2
 80048f8:	3301      	adds	r3, #1
 80048fa:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80048fc:	4b27      	ldr	r3, [pc, #156]	@ (800499c <HAL_RCC_GetSysClockFreq+0xf8>)
 80048fe:	68da      	ldr	r2, [r3, #12]
 8004900:	2380      	movs	r3, #128	@ 0x80
 8004902:	025b      	lsls	r3, r3, #9
 8004904:	4013      	ands	r3, r2
 8004906:	d00f      	beq.n	8004928 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8004908:	68b9      	ldr	r1, [r7, #8]
 800490a:	000a      	movs	r2, r1
 800490c:	0152      	lsls	r2, r2, #5
 800490e:	1a52      	subs	r2, r2, r1
 8004910:	0193      	lsls	r3, r2, #6
 8004912:	1a9b      	subs	r3, r3, r2
 8004914:	00db      	lsls	r3, r3, #3
 8004916:	185b      	adds	r3, r3, r1
 8004918:	025b      	lsls	r3, r3, #9
 800491a:	6879      	ldr	r1, [r7, #4]
 800491c:	0018      	movs	r0, r3
 800491e:	f7fb fc05 	bl	800012c <__udivsi3>
 8004922:	0003      	movs	r3, r0
 8004924:	617b      	str	r3, [r7, #20]
 8004926:	e023      	b.n	8004970 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004928:	4b1c      	ldr	r3, [pc, #112]	@ (800499c <HAL_RCC_GetSysClockFreq+0xf8>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	2210      	movs	r2, #16
 800492e:	4013      	ands	r3, r2
 8004930:	d00f      	beq.n	8004952 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8004932:	68b9      	ldr	r1, [r7, #8]
 8004934:	000a      	movs	r2, r1
 8004936:	0152      	lsls	r2, r2, #5
 8004938:	1a52      	subs	r2, r2, r1
 800493a:	0193      	lsls	r3, r2, #6
 800493c:	1a9b      	subs	r3, r3, r2
 800493e:	00db      	lsls	r3, r3, #3
 8004940:	185b      	adds	r3, r3, r1
 8004942:	021b      	lsls	r3, r3, #8
 8004944:	6879      	ldr	r1, [r7, #4]
 8004946:	0018      	movs	r0, r3
 8004948:	f7fb fbf0 	bl	800012c <__udivsi3>
 800494c:	0003      	movs	r3, r0
 800494e:	617b      	str	r3, [r7, #20]
 8004950:	e00e      	b.n	8004970 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8004952:	68b9      	ldr	r1, [r7, #8]
 8004954:	000a      	movs	r2, r1
 8004956:	0152      	lsls	r2, r2, #5
 8004958:	1a52      	subs	r2, r2, r1
 800495a:	0193      	lsls	r3, r2, #6
 800495c:	1a9b      	subs	r3, r3, r2
 800495e:	00db      	lsls	r3, r3, #3
 8004960:	185b      	adds	r3, r3, r1
 8004962:	029b      	lsls	r3, r3, #10
 8004964:	6879      	ldr	r1, [r7, #4]
 8004966:	0018      	movs	r0, r3
 8004968:	f7fb fbe0 	bl	800012c <__udivsi3>
 800496c:	0003      	movs	r3, r0
 800496e:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	613b      	str	r3, [r7, #16]
      break;
 8004974:	e00d      	b.n	8004992 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8004976:	4b09      	ldr	r3, [pc, #36]	@ (800499c <HAL_RCC_GetSysClockFreq+0xf8>)
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	0b5b      	lsrs	r3, r3, #13
 800497c:	2207      	movs	r2, #7
 800497e:	4013      	ands	r3, r2
 8004980:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	3301      	adds	r3, #1
 8004986:	2280      	movs	r2, #128	@ 0x80
 8004988:	0212      	lsls	r2, r2, #8
 800498a:	409a      	lsls	r2, r3
 800498c:	0013      	movs	r3, r2
 800498e:	613b      	str	r3, [r7, #16]
      break;
 8004990:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004992:	693b      	ldr	r3, [r7, #16]
}
 8004994:	0018      	movs	r0, r3
 8004996:	46bd      	mov	sp, r7
 8004998:	b006      	add	sp, #24
 800499a:	bd80      	pop	{r7, pc}
 800499c:	40021000 	.word	0x40021000
 80049a0:	003d0900 	.word	0x003d0900
 80049a4:	00f42400 	.word	0x00f42400
 80049a8:	007a1200 	.word	0x007a1200
 80049ac:	08006fc0 	.word	0x08006fc0

080049b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049b4:	4b02      	ldr	r3, [pc, #8]	@ (80049c0 <HAL_RCC_GetHCLKFreq+0x10>)
 80049b6:	681b      	ldr	r3, [r3, #0]
}
 80049b8:	0018      	movs	r0, r3
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bd80      	pop	{r7, pc}
 80049be:	46c0      	nop			@ (mov r8, r8)
 80049c0:	20000000 	.word	0x20000000

080049c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80049c8:	f7ff fff2 	bl	80049b0 <HAL_RCC_GetHCLKFreq>
 80049cc:	0001      	movs	r1, r0
 80049ce:	4b06      	ldr	r3, [pc, #24]	@ (80049e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80049d0:	68db      	ldr	r3, [r3, #12]
 80049d2:	0a1b      	lsrs	r3, r3, #8
 80049d4:	2207      	movs	r2, #7
 80049d6:	4013      	ands	r3, r2
 80049d8:	4a04      	ldr	r2, [pc, #16]	@ (80049ec <HAL_RCC_GetPCLK1Freq+0x28>)
 80049da:	5cd3      	ldrb	r3, [r2, r3]
 80049dc:	40d9      	lsrs	r1, r3
 80049de:	000b      	movs	r3, r1
}
 80049e0:	0018      	movs	r0, r3
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}
 80049e6:	46c0      	nop			@ (mov r8, r8)
 80049e8:	40021000 	.word	0x40021000
 80049ec:	08006fb8 	.word	0x08006fb8

080049f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80049f4:	f7ff ffdc 	bl	80049b0 <HAL_RCC_GetHCLKFreq>
 80049f8:	0001      	movs	r1, r0
 80049fa:	4b06      	ldr	r3, [pc, #24]	@ (8004a14 <HAL_RCC_GetPCLK2Freq+0x24>)
 80049fc:	68db      	ldr	r3, [r3, #12]
 80049fe:	0adb      	lsrs	r3, r3, #11
 8004a00:	2207      	movs	r2, #7
 8004a02:	4013      	ands	r3, r2
 8004a04:	4a04      	ldr	r2, [pc, #16]	@ (8004a18 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004a06:	5cd3      	ldrb	r3, [r2, r3]
 8004a08:	40d9      	lsrs	r1, r3
 8004a0a:	000b      	movs	r3, r1
}
 8004a0c:	0018      	movs	r0, r3
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}
 8004a12:	46c0      	nop			@ (mov r8, r8)
 8004a14:	40021000 	.word	0x40021000
 8004a18:	08006fb8 	.word	0x08006fb8

08004a1c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b086      	sub	sp, #24
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8004a24:	2317      	movs	r3, #23
 8004a26:	18fb      	adds	r3, r7, r3
 8004a28:	2200      	movs	r2, #0
 8004a2a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	2220      	movs	r2, #32
 8004a32:	4013      	ands	r3, r2
 8004a34:	d106      	bne.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	2380      	movs	r3, #128	@ 0x80
 8004a3c:	011b      	lsls	r3, r3, #4
 8004a3e:	4013      	ands	r3, r2
 8004a40:	d100      	bne.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8004a42:	e104      	b.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a44:	4bb9      	ldr	r3, [pc, #740]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004a46:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a48:	2380      	movs	r3, #128	@ 0x80
 8004a4a:	055b      	lsls	r3, r3, #21
 8004a4c:	4013      	ands	r3, r2
 8004a4e:	d10a      	bne.n	8004a66 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a50:	4bb6      	ldr	r3, [pc, #728]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004a52:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a54:	4bb5      	ldr	r3, [pc, #724]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004a56:	2180      	movs	r1, #128	@ 0x80
 8004a58:	0549      	lsls	r1, r1, #21
 8004a5a:	430a      	orrs	r2, r1
 8004a5c:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8004a5e:	2317      	movs	r3, #23
 8004a60:	18fb      	adds	r3, r7, r3
 8004a62:	2201      	movs	r2, #1
 8004a64:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a66:	4bb2      	ldr	r3, [pc, #712]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8004a68:	681a      	ldr	r2, [r3, #0]
 8004a6a:	2380      	movs	r3, #128	@ 0x80
 8004a6c:	005b      	lsls	r3, r3, #1
 8004a6e:	4013      	ands	r3, r2
 8004a70:	d11a      	bne.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a72:	4baf      	ldr	r3, [pc, #700]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8004a74:	681a      	ldr	r2, [r3, #0]
 8004a76:	4bae      	ldr	r3, [pc, #696]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8004a78:	2180      	movs	r1, #128	@ 0x80
 8004a7a:	0049      	lsls	r1, r1, #1
 8004a7c:	430a      	orrs	r2, r1
 8004a7e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a80:	f7fd f924 	bl	8001ccc <HAL_GetTick>
 8004a84:	0003      	movs	r3, r0
 8004a86:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a88:	e008      	b.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a8a:	f7fd f91f 	bl	8001ccc <HAL_GetTick>
 8004a8e:	0002      	movs	r2, r0
 8004a90:	693b      	ldr	r3, [r7, #16]
 8004a92:	1ad3      	subs	r3, r2, r3
 8004a94:	2b64      	cmp	r3, #100	@ 0x64
 8004a96:	d901      	bls.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004a98:	2303      	movs	r3, #3
 8004a9a:	e143      	b.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x308>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a9c:	4ba4      	ldr	r3, [pc, #656]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	2380      	movs	r3, #128	@ 0x80
 8004aa2:	005b      	lsls	r3, r3, #1
 8004aa4:	4013      	ands	r3, r2
 8004aa6:	d0f0      	beq.n	8004a8a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8004aa8:	4ba0      	ldr	r3, [pc, #640]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004aaa:	681a      	ldr	r2, [r3, #0]
 8004aac:	23c0      	movs	r3, #192	@ 0xc0
 8004aae:	039b      	lsls	r3, r3, #14
 8004ab0:	4013      	ands	r3, r2
 8004ab2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	685a      	ldr	r2, [r3, #4]
 8004ab8:	23c0      	movs	r3, #192	@ 0xc0
 8004aba:	039b      	lsls	r3, r3, #14
 8004abc:	4013      	ands	r3, r2
 8004abe:	68fa      	ldr	r2, [r7, #12]
 8004ac0:	429a      	cmp	r2, r3
 8004ac2:	d107      	bne.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	689a      	ldr	r2, [r3, #8]
 8004ac8:	23c0      	movs	r3, #192	@ 0xc0
 8004aca:	039b      	lsls	r3, r3, #14
 8004acc:	4013      	ands	r3, r2
 8004ace:	68fa      	ldr	r2, [r7, #12]
 8004ad0:	429a      	cmp	r2, r3
 8004ad2:	d013      	beq.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	685a      	ldr	r2, [r3, #4]
 8004ad8:	23c0      	movs	r3, #192	@ 0xc0
 8004ada:	029b      	lsls	r3, r3, #10
 8004adc:	401a      	ands	r2, r3
 8004ade:	23c0      	movs	r3, #192	@ 0xc0
 8004ae0:	029b      	lsls	r3, r3, #10
 8004ae2:	429a      	cmp	r2, r3
 8004ae4:	d10a      	bne.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004ae6:	4b91      	ldr	r3, [pc, #580]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	2380      	movs	r3, #128	@ 0x80
 8004aec:	029b      	lsls	r3, r3, #10
 8004aee:	401a      	ands	r2, r3
 8004af0:	2380      	movs	r3, #128	@ 0x80
 8004af2:	029b      	lsls	r3, r3, #10
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d101      	bne.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	e113      	b.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x308>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8004afc:	4b8b      	ldr	r3, [pc, #556]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004afe:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004b00:	23c0      	movs	r3, #192	@ 0xc0
 8004b02:	029b      	lsls	r3, r3, #10
 8004b04:	4013      	ands	r3, r2
 8004b06:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d049      	beq.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	685a      	ldr	r2, [r3, #4]
 8004b12:	23c0      	movs	r3, #192	@ 0xc0
 8004b14:	029b      	lsls	r3, r3, #10
 8004b16:	4013      	ands	r3, r2
 8004b18:	68fa      	ldr	r2, [r7, #12]
 8004b1a:	429a      	cmp	r2, r3
 8004b1c:	d004      	beq.n	8004b28 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	2220      	movs	r2, #32
 8004b24:	4013      	ands	r3, r2
 8004b26:	d10d      	bne.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	689a      	ldr	r2, [r3, #8]
 8004b2c:	23c0      	movs	r3, #192	@ 0xc0
 8004b2e:	029b      	lsls	r3, r3, #10
 8004b30:	4013      	ands	r3, r2
 8004b32:	68fa      	ldr	r2, [r7, #12]
 8004b34:	429a      	cmp	r2, r3
 8004b36:	d034      	beq.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681a      	ldr	r2, [r3, #0]
 8004b3c:	2380      	movs	r3, #128	@ 0x80
 8004b3e:	011b      	lsls	r3, r3, #4
 8004b40:	4013      	ands	r3, r2
 8004b42:	d02e      	beq.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8004b44:	4b79      	ldr	r3, [pc, #484]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004b46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b48:	4a7a      	ldr	r2, [pc, #488]	@ (8004d34 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8004b4a:	4013      	ands	r3, r2
 8004b4c:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004b4e:	4b77      	ldr	r3, [pc, #476]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004b50:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004b52:	4b76      	ldr	r3, [pc, #472]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004b54:	2180      	movs	r1, #128	@ 0x80
 8004b56:	0309      	lsls	r1, r1, #12
 8004b58:	430a      	orrs	r2, r1
 8004b5a:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004b5c:	4b73      	ldr	r3, [pc, #460]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004b5e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004b60:	4b72      	ldr	r3, [pc, #456]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004b62:	4975      	ldr	r1, [pc, #468]	@ (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004b64:	400a      	ands	r2, r1
 8004b66:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8004b68:	4b70      	ldr	r3, [pc, #448]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004b6a:	68fa      	ldr	r2, [r7, #12]
 8004b6c:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8004b6e:	68fa      	ldr	r2, [r7, #12]
 8004b70:	2380      	movs	r3, #128	@ 0x80
 8004b72:	005b      	lsls	r3, r3, #1
 8004b74:	4013      	ands	r3, r2
 8004b76:	d014      	beq.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b78:	f7fd f8a8 	bl	8001ccc <HAL_GetTick>
 8004b7c:	0003      	movs	r3, r0
 8004b7e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004b80:	e009      	b.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b82:	f7fd f8a3 	bl	8001ccc <HAL_GetTick>
 8004b86:	0002      	movs	r2, r0
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	1ad3      	subs	r3, r2, r3
 8004b8c:	4a6b      	ldr	r2, [pc, #428]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d901      	bls.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8004b92:	2303      	movs	r3, #3
 8004b94:	e0c6      	b.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x308>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004b96:	4b65      	ldr	r3, [pc, #404]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004b98:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004b9a:	2380      	movs	r3, #128	@ 0x80
 8004b9c:	009b      	lsls	r3, r3, #2
 8004b9e:	4013      	ands	r3, r2
 8004ba0:	d0ef      	beq.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	2380      	movs	r3, #128	@ 0x80
 8004ba8:	011b      	lsls	r3, r3, #4
 8004baa:	4013      	ands	r3, r2
 8004bac:	d01f      	beq.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	689a      	ldr	r2, [r3, #8]
 8004bb2:	23c0      	movs	r3, #192	@ 0xc0
 8004bb4:	029b      	lsls	r3, r3, #10
 8004bb6:	401a      	ands	r2, r3
 8004bb8:	23c0      	movs	r3, #192	@ 0xc0
 8004bba:	029b      	lsls	r3, r3, #10
 8004bbc:	429a      	cmp	r2, r3
 8004bbe:	d10c      	bne.n	8004bda <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8004bc0:	4b5a      	ldr	r3, [pc, #360]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4a5e      	ldr	r2, [pc, #376]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8004bc6:	4013      	ands	r3, r2
 8004bc8:	0019      	movs	r1, r3
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	689a      	ldr	r2, [r3, #8]
 8004bce:	23c0      	movs	r3, #192	@ 0xc0
 8004bd0:	039b      	lsls	r3, r3, #14
 8004bd2:	401a      	ands	r2, r3
 8004bd4:	4b55      	ldr	r3, [pc, #340]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004bd6:	430a      	orrs	r2, r1
 8004bd8:	601a      	str	r2, [r3, #0]
 8004bda:	4b54      	ldr	r3, [pc, #336]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004bdc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	689a      	ldr	r2, [r3, #8]
 8004be2:	23c0      	movs	r3, #192	@ 0xc0
 8004be4:	029b      	lsls	r3, r3, #10
 8004be6:	401a      	ands	r2, r3
 8004be8:	4b50      	ldr	r3, [pc, #320]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004bea:	430a      	orrs	r2, r1
 8004bec:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	2220      	movs	r2, #32
 8004bf4:	4013      	ands	r3, r2
 8004bf6:	d01f      	beq.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	685a      	ldr	r2, [r3, #4]
 8004bfc:	23c0      	movs	r3, #192	@ 0xc0
 8004bfe:	029b      	lsls	r3, r3, #10
 8004c00:	401a      	ands	r2, r3
 8004c02:	23c0      	movs	r3, #192	@ 0xc0
 8004c04:	029b      	lsls	r3, r3, #10
 8004c06:	429a      	cmp	r2, r3
 8004c08:	d10c      	bne.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x208>
 8004c0a:	4b48      	ldr	r3, [pc, #288]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4a4c      	ldr	r2, [pc, #304]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8004c10:	4013      	ands	r3, r2
 8004c12:	0019      	movs	r1, r3
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	685a      	ldr	r2, [r3, #4]
 8004c18:	23c0      	movs	r3, #192	@ 0xc0
 8004c1a:	039b      	lsls	r3, r3, #14
 8004c1c:	401a      	ands	r2, r3
 8004c1e:	4b43      	ldr	r3, [pc, #268]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004c20:	430a      	orrs	r2, r1
 8004c22:	601a      	str	r2, [r3, #0]
 8004c24:	4b41      	ldr	r3, [pc, #260]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004c26:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	685a      	ldr	r2, [r3, #4]
 8004c2c:	23c0      	movs	r3, #192	@ 0xc0
 8004c2e:	029b      	lsls	r3, r3, #10
 8004c30:	401a      	ands	r2, r3
 8004c32:	4b3e      	ldr	r3, [pc, #248]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004c34:	430a      	orrs	r2, r1
 8004c36:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004c38:	2317      	movs	r3, #23
 8004c3a:	18fb      	adds	r3, r7, r3
 8004c3c:	781b      	ldrb	r3, [r3, #0]
 8004c3e:	2b01      	cmp	r3, #1
 8004c40:	d105      	bne.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c42:	4b3a      	ldr	r3, [pc, #232]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004c44:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c46:	4b39      	ldr	r3, [pc, #228]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004c48:	493e      	ldr	r1, [pc, #248]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 8004c4a:	400a      	ands	r2, r1
 8004c4c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	2201      	movs	r2, #1
 8004c54:	4013      	ands	r3, r2
 8004c56:	d009      	beq.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004c58:	4b34      	ldr	r3, [pc, #208]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004c5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c5c:	2203      	movs	r2, #3
 8004c5e:	4393      	bics	r3, r2
 8004c60:	0019      	movs	r1, r3
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	68da      	ldr	r2, [r3, #12]
 8004c66:	4b31      	ldr	r3, [pc, #196]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004c68:	430a      	orrs	r2, r1
 8004c6a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	2202      	movs	r2, #2
 8004c72:	4013      	ands	r3, r2
 8004c74:	d009      	beq.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004c76:	4b2d      	ldr	r3, [pc, #180]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004c78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c7a:	220c      	movs	r2, #12
 8004c7c:	4393      	bics	r3, r2
 8004c7e:	0019      	movs	r1, r3
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	691a      	ldr	r2, [r3, #16]
 8004c84:	4b29      	ldr	r3, [pc, #164]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004c86:	430a      	orrs	r2, r1
 8004c88:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	2204      	movs	r2, #4
 8004c90:	4013      	ands	r3, r2
 8004c92:	d009      	beq.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004c94:	4b25      	ldr	r3, [pc, #148]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004c96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c98:	4a2b      	ldr	r2, [pc, #172]	@ (8004d48 <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 8004c9a:	4013      	ands	r3, r2
 8004c9c:	0019      	movs	r1, r3
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	695a      	ldr	r2, [r3, #20]
 8004ca2:	4b22      	ldr	r3, [pc, #136]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004ca4:	430a      	orrs	r2, r1
 8004ca6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	2208      	movs	r2, #8
 8004cae:	4013      	ands	r3, r2
 8004cb0:	d009      	beq.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004cb2:	4b1e      	ldr	r3, [pc, #120]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004cb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cb6:	4a25      	ldr	r2, [pc, #148]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004cb8:	4013      	ands	r3, r2
 8004cba:	0019      	movs	r1, r3
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	699a      	ldr	r2, [r3, #24]
 8004cc0:	4b1a      	ldr	r3, [pc, #104]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004cc2:	430a      	orrs	r2, r1
 8004cc4:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681a      	ldr	r2, [r3, #0]
 8004cca:	2380      	movs	r3, #128	@ 0x80
 8004ccc:	005b      	lsls	r3, r3, #1
 8004cce:	4013      	ands	r3, r2
 8004cd0:	d009      	beq.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004cd2:	4b16      	ldr	r3, [pc, #88]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004cd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cd6:	4a17      	ldr	r2, [pc, #92]	@ (8004d34 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8004cd8:	4013      	ands	r3, r2
 8004cda:	0019      	movs	r1, r3
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	69da      	ldr	r2, [r3, #28]
 8004ce0:	4b12      	ldr	r3, [pc, #72]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004ce2:	430a      	orrs	r2, r1
 8004ce4:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	2240      	movs	r2, #64	@ 0x40
 8004cec:	4013      	ands	r3, r2
 8004cee:	d009      	beq.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004cf0:	4b0e      	ldr	r3, [pc, #56]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004cf2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cf4:	4a16      	ldr	r2, [pc, #88]	@ (8004d50 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8004cf6:	4013      	ands	r3, r2
 8004cf8:	0019      	movs	r1, r3
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004cfe:	4b0b      	ldr	r3, [pc, #44]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004d00:	430a      	orrs	r2, r1
 8004d02:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	2280      	movs	r2, #128	@ 0x80
 8004d0a:	4013      	ands	r3, r2
 8004d0c:	d009      	beq.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8004d0e:	4b07      	ldr	r3, [pc, #28]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d12:	4a10      	ldr	r2, [pc, #64]	@ (8004d54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004d14:	4013      	ands	r3, r2
 8004d16:	0019      	movs	r1, r3
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6a1a      	ldr	r2, [r3, #32]
 8004d1c:	4b03      	ldr	r3, [pc, #12]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004d1e:	430a      	orrs	r2, r1
 8004d20:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8004d22:	2300      	movs	r3, #0
}
 8004d24:	0018      	movs	r0, r3
 8004d26:	46bd      	mov	sp, r7
 8004d28:	b006      	add	sp, #24
 8004d2a:	bd80      	pop	{r7, pc}
 8004d2c:	40021000 	.word	0x40021000
 8004d30:	40007000 	.word	0x40007000
 8004d34:	fffcffff 	.word	0xfffcffff
 8004d38:	fff7ffff 	.word	0xfff7ffff
 8004d3c:	00001388 	.word	0x00001388
 8004d40:	ffcfffff 	.word	0xffcfffff
 8004d44:	efffffff 	.word	0xefffffff
 8004d48:	fffff3ff 	.word	0xfffff3ff
 8004d4c:	ffffcfff 	.word	0xffffcfff
 8004d50:	fbffffff 	.word	0xfbffffff
 8004d54:	fff3ffff 	.word	0xfff3ffff

08004d58 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004d58:	b5b0      	push	{r4, r5, r7, lr}
 8004d5a:	b084      	sub	sp, #16
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004d60:	230f      	movs	r3, #15
 8004d62:	18fb      	adds	r3, r7, r3
 8004d64:	2201      	movs	r2, #1
 8004d66:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d101      	bne.n	8004d72 <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	e088      	b.n	8004e84 <HAL_RTC_Init+0x12c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2221      	movs	r2, #33	@ 0x21
 8004d76:	5c9b      	ldrb	r3, [r3, r2]
 8004d78:	b2db      	uxtb	r3, r3
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d107      	bne.n	8004d8e <HAL_RTC_Init+0x36>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2220      	movs	r2, #32
 8004d82:	2100      	movs	r1, #0
 8004d84:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	0018      	movs	r0, r3
 8004d8a:	f7fc fb83 	bl	8001494 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2221      	movs	r2, #33	@ 0x21
 8004d92:	2102      	movs	r1, #2
 8004d94:	5499      	strb	r1, [r3, r2]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	68db      	ldr	r3, [r3, #12]
 8004d9c:	2210      	movs	r2, #16
 8004d9e:	4013      	ands	r3, r2
 8004da0:	2b10      	cmp	r3, #16
 8004da2:	d05f      	beq.n	8004e64 <HAL_RTC_Init+0x10c>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	22ca      	movs	r2, #202	@ 0xca
 8004daa:	625a      	str	r2, [r3, #36]	@ 0x24
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	2253      	movs	r2, #83	@ 0x53
 8004db2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8004db4:	250f      	movs	r5, #15
 8004db6:	197c      	adds	r4, r7, r5
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	0018      	movs	r0, r3
 8004dbc:	f000 f93e 	bl	800503c <RTC_EnterInitMode>
 8004dc0:	0003      	movs	r3, r0
 8004dc2:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 8004dc4:	0028      	movs	r0, r5
 8004dc6:	183b      	adds	r3, r7, r0
 8004dc8:	781b      	ldrb	r3, [r3, #0]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d12c      	bne.n	8004e28 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	689a      	ldr	r2, [r3, #8]
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	492c      	ldr	r1, [pc, #176]	@ (8004e8c <HAL_RTC_Init+0x134>)
 8004dda:	400a      	ands	r2, r1
 8004ddc:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	6899      	ldr	r1, [r3, #8]
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	685a      	ldr	r2, [r3, #4]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	691b      	ldr	r3, [r3, #16]
 8004dec:	431a      	orrs	r2, r3
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	699b      	ldr	r3, [r3, #24]
 8004df2:	431a      	orrs	r2, r3
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	430a      	orrs	r2, r1
 8004dfa:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	687a      	ldr	r2, [r7, #4]
 8004e02:	68d2      	ldr	r2, [r2, #12]
 8004e04:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	6919      	ldr	r1, [r3, #16]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	689b      	ldr	r3, [r3, #8]
 8004e10:	041a      	lsls	r2, r3, #16
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	430a      	orrs	r2, r1
 8004e18:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8004e1a:	183c      	adds	r4, r7, r0
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	0018      	movs	r0, r3
 8004e20:	f000 f950 	bl	80050c4 <RTC_ExitInitMode>
 8004e24:	0003      	movs	r3, r0
 8004e26:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 8004e28:	230f      	movs	r3, #15
 8004e2a:	18fb      	adds	r3, r7, r3
 8004e2c:	781b      	ldrb	r3, [r3, #0]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d113      	bne.n	8004e5a <HAL_RTC_Init+0x102>
    {
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	2103      	movs	r1, #3
 8004e3e:	438a      	bics	r2, r1
 8004e40:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	69da      	ldr	r2, [r3, #28]
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	695b      	ldr	r3, [r3, #20]
 8004e50:	431a      	orrs	r2, r3
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	430a      	orrs	r2, r1
 8004e58:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	22ff      	movs	r2, #255	@ 0xff
 8004e60:	625a      	str	r2, [r3, #36]	@ 0x24
 8004e62:	e003      	b.n	8004e6c <HAL_RTC_Init+0x114>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8004e64:	230f      	movs	r3, #15
 8004e66:	18fb      	adds	r3, r7, r3
 8004e68:	2200      	movs	r2, #0
 8004e6a:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 8004e6c:	230f      	movs	r3, #15
 8004e6e:	18fb      	adds	r3, r7, r3
 8004e70:	781b      	ldrb	r3, [r3, #0]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d103      	bne.n	8004e7e <HAL_RTC_Init+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2221      	movs	r2, #33	@ 0x21
 8004e7a:	2101      	movs	r1, #1
 8004e7c:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8004e7e:	230f      	movs	r3, #15
 8004e80:	18fb      	adds	r3, r7, r3
 8004e82:	781b      	ldrb	r3, [r3, #0]
}
 8004e84:	0018      	movs	r0, r3
 8004e86:	46bd      	mov	sp, r7
 8004e88:	b004      	add	sp, #16
 8004e8a:	bdb0      	pop	{r4, r5, r7, pc}
 8004e8c:	ff8fffbf 	.word	0xff8fffbf

08004e90 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b086      	sub	sp, #24
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	60f8      	str	r0, [r7, #12]
 8004e98:	60b9      	str	r1, [r7, #8]
 8004e9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	691b      	ldr	r3, [r3, #16]
 8004eb0:	045b      	lsls	r3, r3, #17
 8004eb2:	0c5a      	lsrs	r2, r3, #17
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a22      	ldr	r2, [pc, #136]	@ (8004f48 <HAL_RTC_GetTime+0xb8>)
 8004ec0:	4013      	ands	r3, r2
 8004ec2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	0c1b      	lsrs	r3, r3, #16
 8004ec8:	b2db      	uxtb	r3, r3
 8004eca:	223f      	movs	r2, #63	@ 0x3f
 8004ecc:	4013      	ands	r3, r2
 8004ece:	b2da      	uxtb	r2, r3
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	0a1b      	lsrs	r3, r3, #8
 8004ed8:	b2db      	uxtb	r3, r3
 8004eda:	227f      	movs	r2, #127	@ 0x7f
 8004edc:	4013      	ands	r3, r2
 8004ede:	b2da      	uxtb	r2, r3
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8004ee4:	697b      	ldr	r3, [r7, #20]
 8004ee6:	b2db      	uxtb	r3, r3
 8004ee8:	227f      	movs	r2, #127	@ 0x7f
 8004eea:	4013      	ands	r3, r2
 8004eec:	b2da      	uxtb	r2, r3
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8004ef2:	697b      	ldr	r3, [r7, #20]
 8004ef4:	0d9b      	lsrs	r3, r3, #22
 8004ef6:	b2db      	uxtb	r3, r3
 8004ef8:	2201      	movs	r2, #1
 8004efa:	4013      	ands	r3, r2
 8004efc:	b2da      	uxtb	r2, r3
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d11a      	bne.n	8004f3e <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	781b      	ldrb	r3, [r3, #0]
 8004f0c:	0018      	movs	r0, r3
 8004f0e:	f000 f903 	bl	8005118 <RTC_Bcd2ToByte>
 8004f12:	0003      	movs	r3, r0
 8004f14:	001a      	movs	r2, r3
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	785b      	ldrb	r3, [r3, #1]
 8004f1e:	0018      	movs	r0, r3
 8004f20:	f000 f8fa 	bl	8005118 <RTC_Bcd2ToByte>
 8004f24:	0003      	movs	r3, r0
 8004f26:	001a      	movs	r2, r3
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	789b      	ldrb	r3, [r3, #2]
 8004f30:	0018      	movs	r0, r3
 8004f32:	f000 f8f1 	bl	8005118 <RTC_Bcd2ToByte>
 8004f36:	0003      	movs	r3, r0
 8004f38:	001a      	movs	r2, r3
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004f3e:	2300      	movs	r3, #0
}
 8004f40:	0018      	movs	r0, r3
 8004f42:	46bd      	mov	sp, r7
 8004f44:	b006      	add	sp, #24
 8004f46:	bd80      	pop	{r7, pc}
 8004f48:	007f7f7f 	.word	0x007f7f7f

08004f4c <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b086      	sub	sp, #24
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	60f8      	str	r0, [r7, #12]
 8004f54:	60b9      	str	r1, [r7, #8]
 8004f56:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	4a21      	ldr	r2, [pc, #132]	@ (8004fe8 <HAL_RTC_GetDate+0x9c>)
 8004f64:	4013      	ands	r3, r2
 8004f66:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	0c1b      	lsrs	r3, r3, #16
 8004f6c:	b2da      	uxtb	r2, r3
 8004f6e:	68bb      	ldr	r3, [r7, #8]
 8004f70:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8004f72:	697b      	ldr	r3, [r7, #20]
 8004f74:	0a1b      	lsrs	r3, r3, #8
 8004f76:	b2db      	uxtb	r3, r3
 8004f78:	221f      	movs	r2, #31
 8004f7a:	4013      	ands	r3, r2
 8004f7c:	b2da      	uxtb	r2, r3
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	b2db      	uxtb	r3, r3
 8004f86:	223f      	movs	r2, #63	@ 0x3f
 8004f88:	4013      	ands	r3, r2
 8004f8a:	b2da      	uxtb	r2, r3
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	0b5b      	lsrs	r3, r3, #13
 8004f94:	b2db      	uxtb	r3, r3
 8004f96:	2207      	movs	r2, #7
 8004f98:	4013      	ands	r3, r2
 8004f9a:	b2da      	uxtb	r2, r3
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d11a      	bne.n	8004fdc <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8004fa6:	68bb      	ldr	r3, [r7, #8]
 8004fa8:	78db      	ldrb	r3, [r3, #3]
 8004faa:	0018      	movs	r0, r3
 8004fac:	f000 f8b4 	bl	8005118 <RTC_Bcd2ToByte>
 8004fb0:	0003      	movs	r3, r0
 8004fb2:	001a      	movs	r2, r3
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	785b      	ldrb	r3, [r3, #1]
 8004fbc:	0018      	movs	r0, r3
 8004fbe:	f000 f8ab 	bl	8005118 <RTC_Bcd2ToByte>
 8004fc2:	0003      	movs	r3, r0
 8004fc4:	001a      	movs	r2, r3
 8004fc6:	68bb      	ldr	r3, [r7, #8]
 8004fc8:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	789b      	ldrb	r3, [r3, #2]
 8004fce:	0018      	movs	r0, r3
 8004fd0:	f000 f8a2 	bl	8005118 <RTC_Bcd2ToByte>
 8004fd4:	0003      	movs	r3, r0
 8004fd6:	001a      	movs	r2, r3
 8004fd8:	68bb      	ldr	r3, [r7, #8]
 8004fda:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8004fdc:	2300      	movs	r3, #0
}
 8004fde:	0018      	movs	r0, r3
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	b006      	add	sp, #24
 8004fe4:	bd80      	pop	{r7, pc}
 8004fe6:	46c0      	nop			@ (mov r8, r8)
 8004fe8:	00ffff3f 	.word	0x00ffff3f

08004fec <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b084      	sub	sp, #16
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4a0e      	ldr	r2, [pc, #56]	@ (8005038 <HAL_RTC_WaitForSynchro+0x4c>)
 8004ffe:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005000:	f7fc fe64 	bl	8001ccc <HAL_GetTick>
 8005004:	0003      	movs	r3, r0
 8005006:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005008:	e00a      	b.n	8005020 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800500a:	f7fc fe5f 	bl	8001ccc <HAL_GetTick>
 800500e:	0002      	movs	r2, r0
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	1ad2      	subs	r2, r2, r3
 8005014:	23fa      	movs	r3, #250	@ 0xfa
 8005016:	009b      	lsls	r3, r3, #2
 8005018:	429a      	cmp	r2, r3
 800501a:	d901      	bls.n	8005020 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800501c:	2303      	movs	r3, #3
 800501e:	e006      	b.n	800502e <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	68db      	ldr	r3, [r3, #12]
 8005026:	2220      	movs	r2, #32
 8005028:	4013      	ands	r3, r2
 800502a:	d0ee      	beq.n	800500a <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 800502c:	2300      	movs	r3, #0
}
 800502e:	0018      	movs	r0, r3
 8005030:	46bd      	mov	sp, r7
 8005032:	b004      	add	sp, #16
 8005034:	bd80      	pop	{r7, pc}
 8005036:	46c0      	nop			@ (mov r8, r8)
 8005038:	0001ff5f 	.word	0x0001ff5f

0800503c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b084      	sub	sp, #16
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005044:	2300      	movs	r3, #0
 8005046:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005048:	230f      	movs	r3, #15
 800504a:	18fb      	adds	r3, r7, r3
 800504c:	2200      	movs	r2, #0
 800504e:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	68db      	ldr	r3, [r3, #12]
 8005056:	2240      	movs	r2, #64	@ 0x40
 8005058:	4013      	ands	r3, r2
 800505a:	d12c      	bne.n	80050b6 <RTC_EnterInitMode+0x7a>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	68da      	ldr	r2, [r3, #12]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	2180      	movs	r1, #128	@ 0x80
 8005068:	430a      	orrs	r2, r1
 800506a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800506c:	f7fc fe2e 	bl	8001ccc <HAL_GetTick>
 8005070:	0003      	movs	r3, r0
 8005072:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005074:	e014      	b.n	80050a0 <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005076:	f7fc fe29 	bl	8001ccc <HAL_GetTick>
 800507a:	0002      	movs	r2, r0
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	1ad2      	subs	r2, r2, r3
 8005080:	200f      	movs	r0, #15
 8005082:	183b      	adds	r3, r7, r0
 8005084:	1839      	adds	r1, r7, r0
 8005086:	7809      	ldrb	r1, [r1, #0]
 8005088:	7019      	strb	r1, [r3, #0]
 800508a:	23fa      	movs	r3, #250	@ 0xfa
 800508c:	009b      	lsls	r3, r3, #2
 800508e:	429a      	cmp	r2, r3
 8005090:	d906      	bls.n	80050a0 <RTC_EnterInitMode+0x64>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2221      	movs	r2, #33	@ 0x21
 8005096:	2104      	movs	r1, #4
 8005098:	5499      	strb	r1, [r3, r2]
        status = HAL_ERROR;
 800509a:	183b      	adds	r3, r7, r0
 800509c:	2201      	movs	r2, #1
 800509e:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	68db      	ldr	r3, [r3, #12]
 80050a6:	2240      	movs	r2, #64	@ 0x40
 80050a8:	4013      	ands	r3, r2
 80050aa:	d104      	bne.n	80050b6 <RTC_EnterInitMode+0x7a>
 80050ac:	230f      	movs	r3, #15
 80050ae:	18fb      	adds	r3, r7, r3
 80050b0:	781b      	ldrb	r3, [r3, #0]
 80050b2:	2b01      	cmp	r3, #1
 80050b4:	d1df      	bne.n	8005076 <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 80050b6:	230f      	movs	r3, #15
 80050b8:	18fb      	adds	r3, r7, r3
 80050ba:	781b      	ldrb	r3, [r3, #0]
}
 80050bc:	0018      	movs	r0, r3
 80050be:	46bd      	mov	sp, r7
 80050c0:	b004      	add	sp, #16
 80050c2:	bd80      	pop	{r7, pc}

080050c4 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80050c4:	b590      	push	{r4, r7, lr}
 80050c6:	b085      	sub	sp, #20
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80050cc:	240f      	movs	r4, #15
 80050ce:	193b      	adds	r3, r7, r4
 80050d0:	2200      	movs	r2, #0
 80050d2:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	68da      	ldr	r2, [r3, #12]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	2180      	movs	r1, #128	@ 0x80
 80050e0:	438a      	bics	r2, r1
 80050e2:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	2220      	movs	r2, #32
 80050ec:	4013      	ands	r3, r2
 80050ee:	d10c      	bne.n	800510a <RTC_ExitInitMode+0x46>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	0018      	movs	r0, r3
 80050f4:	f7ff ff7a 	bl	8004fec <HAL_RTC_WaitForSynchro>
 80050f8:	1e03      	subs	r3, r0, #0
 80050fa:	d006      	beq.n	800510a <RTC_ExitInitMode+0x46>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2221      	movs	r2, #33	@ 0x21
 8005100:	2104      	movs	r1, #4
 8005102:	5499      	strb	r1, [r3, r2]
      status = HAL_ERROR;
 8005104:	193b      	adds	r3, r7, r4
 8005106:	2201      	movs	r2, #1
 8005108:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 800510a:	230f      	movs	r3, #15
 800510c:	18fb      	adds	r3, r7, r3
 800510e:	781b      	ldrb	r3, [r3, #0]
}
 8005110:	0018      	movs	r0, r3
 8005112:	46bd      	mov	sp, r7
 8005114:	b005      	add	sp, #20
 8005116:	bd90      	pop	{r4, r7, pc}

08005118 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	b084      	sub	sp, #16
 800511c:	af00      	add	r7, sp, #0
 800511e:	0002      	movs	r2, r0
 8005120:	1dfb      	adds	r3, r7, #7
 8005122:	701a      	strb	r2, [r3, #0]
  uint32_t tens = 0U;
 8005124:	2300      	movs	r3, #0
 8005126:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8005128:	1dfb      	adds	r3, r7, #7
 800512a:	781b      	ldrb	r3, [r3, #0]
 800512c:	091b      	lsrs	r3, r3, #4
 800512e:	b2db      	uxtb	r3, r3
 8005130:	001a      	movs	r2, r3
 8005132:	0013      	movs	r3, r2
 8005134:	009b      	lsls	r3, r3, #2
 8005136:	189b      	adds	r3, r3, r2
 8005138:	005b      	lsls	r3, r3, #1
 800513a:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	b2da      	uxtb	r2, r3
 8005140:	1dfb      	adds	r3, r7, #7
 8005142:	781b      	ldrb	r3, [r3, #0]
 8005144:	210f      	movs	r1, #15
 8005146:	400b      	ands	r3, r1
 8005148:	b2db      	uxtb	r3, r3
 800514a:	18d3      	adds	r3, r2, r3
 800514c:	b2db      	uxtb	r3, r3
}
 800514e:	0018      	movs	r0, r3
 8005150:	46bd      	mov	sp, r7
 8005152:	b004      	add	sp, #16
 8005154:	bd80      	pop	{r7, pc}
	...

08005158 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b086      	sub	sp, #24
 800515c:	af00      	add	r7, sp, #0
 800515e:	60f8      	str	r0, [r7, #12]
 8005160:	60b9      	str	r1, [r7, #8]
 8005162:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8005164:	4b64      	ldr	r3, [pc, #400]	@ (80052f8 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a0>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	22fa      	movs	r2, #250	@ 0xfa
 800516a:	01d1      	lsls	r1, r2, #7
 800516c:	0018      	movs	r0, r3
 800516e:	f7fa ffdd 	bl	800012c <__udivsi3>
 8005172:	0003      	movs	r3, r0
 8005174:	001a      	movs	r2, r3
 8005176:	0013      	movs	r3, r2
 8005178:	015b      	lsls	r3, r3, #5
 800517a:	1a9b      	subs	r3, r3, r2
 800517c:	009b      	lsls	r3, r3, #2
 800517e:	189b      	adds	r3, r3, r2
 8005180:	00db      	lsls	r3, r3, #3
 8005182:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	2220      	movs	r2, #32
 8005188:	5c9b      	ldrb	r3, [r3, r2]
 800518a:	2b01      	cmp	r3, #1
 800518c:	d101      	bne.n	8005192 <HAL_RTCEx_SetWakeUpTimer_IT+0x3a>
 800518e:	2302      	movs	r3, #2
 8005190:	e0ad      	b.n	80052ee <HAL_RTCEx_SetWakeUpTimer_IT+0x196>
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	2220      	movs	r2, #32
 8005196:	2101      	movs	r1, #1
 8005198:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2221      	movs	r2, #33	@ 0x21
 800519e:	2102      	movs	r1, #2
 80051a0:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	22ca      	movs	r2, #202	@ 0xca
 80051a8:	625a      	str	r2, [r3, #36]	@ 0x24
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	2253      	movs	r2, #83	@ 0x53
 80051b0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	689a      	ldr	r2, [r3, #8]
 80051b8:	2380      	movs	r3, #128	@ 0x80
 80051ba:	00db      	lsls	r3, r3, #3
 80051bc:	4013      	ands	r3, r2
 80051be:	d019      	beq.n	80051f4 <HAL_RTCEx_SetWakeUpTimer_IT+0x9c>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      count = count - 1U;
 80051c0:	697b      	ldr	r3, [r7, #20]
 80051c2:	3b01      	subs	r3, #1
 80051c4:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80051c6:	697b      	ldr	r3, [r7, #20]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d10d      	bne.n	80051e8 <HAL_RTCEx_SetWakeUpTimer_IT+0x90>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	22ff      	movs	r2, #255	@ 0xff
 80051d2:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	2221      	movs	r2, #33	@ 0x21
 80051d8:	2103      	movs	r1, #3
 80051da:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2220      	movs	r2, #32
 80051e0:	2100      	movs	r1, #0
 80051e2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80051e4:	2303      	movs	r3, #3
 80051e6:	e082      	b.n	80052ee <HAL_RTCEx_SetWakeUpTimer_IT+0x196>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	68db      	ldr	r3, [r3, #12]
 80051ee:	2204      	movs	r2, #4
 80051f0:	4013      	ands	r3, r2
 80051f2:	d1e5      	bne.n	80051c0 <HAL_RTCEx_SetWakeUpTimer_IT+0x68>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	689a      	ldr	r2, [r3, #8]
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	493f      	ldr	r1, [pc, #252]	@ (80052fc <HAL_RTCEx_SetWakeUpTimer_IT+0x1a4>)
 8005200:	400a      	ands	r2, r1
 8005202:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	68db      	ldr	r3, [r3, #12]
 800520a:	22ff      	movs	r2, #255	@ 0xff
 800520c:	401a      	ands	r2, r3
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	493b      	ldr	r1, [pc, #236]	@ (8005300 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a8>)
 8005214:	430a      	orrs	r2, r1
 8005216:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8005218:	4b37      	ldr	r3, [pc, #220]	@ (80052f8 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a0>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	22fa      	movs	r2, #250	@ 0xfa
 800521e:	01d1      	lsls	r1, r2, #7
 8005220:	0018      	movs	r0, r3
 8005222:	f7fa ff83 	bl	800012c <__udivsi3>
 8005226:	0003      	movs	r3, r0
 8005228:	001a      	movs	r2, r3
 800522a:	0013      	movs	r3, r2
 800522c:	015b      	lsls	r3, r3, #5
 800522e:	1a9b      	subs	r3, r3, r2
 8005230:	009b      	lsls	r3, r3, #2
 8005232:	189b      	adds	r3, r3, r2
 8005234:	00db      	lsls	r3, r3, #3
 8005236:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    count = count - 1U;
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	3b01      	subs	r3, #1
 800523c:	617b      	str	r3, [r7, #20]
    if (count == 0U)
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d10d      	bne.n	8005260 <HAL_RTCEx_SetWakeUpTimer_IT+0x108>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	22ff      	movs	r2, #255	@ 0xff
 800524a:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2221      	movs	r2, #33	@ 0x21
 8005250:	2103      	movs	r1, #3
 8005252:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	2220      	movs	r2, #32
 8005258:	2100      	movs	r1, #0
 800525a:	5499      	strb	r1, [r3, r2]

      return HAL_TIMEOUT;
 800525c:	2303      	movs	r3, #3
 800525e:	e046      	b.n	80052ee <HAL_RTCEx_SetWakeUpTimer_IT+0x196>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	68db      	ldr	r3, [r3, #12]
 8005266:	2204      	movs	r2, #4
 8005268:	4013      	ands	r3, r2
 800526a:	d0e5      	beq.n	8005238 <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	689a      	ldr	r2, [r3, #8]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	2107      	movs	r1, #7
 8005278:	438a      	bics	r2, r1
 800527a:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	6899      	ldr	r1, [r3, #8]
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	687a      	ldr	r2, [r7, #4]
 8005288:	430a      	orrs	r2, r1
 800528a:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	68ba      	ldr	r2, [r7, #8]
 8005292:	615a      	str	r2, [r3, #20]

  /* Enable and configure the EXTI line associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8005294:	4b1b      	ldr	r3, [pc, #108]	@ (8005304 <HAL_RTCEx_SetWakeUpTimer_IT+0x1ac>)
 8005296:	681a      	ldr	r2, [r3, #0]
 8005298:	4b1a      	ldr	r3, [pc, #104]	@ (8005304 <HAL_RTCEx_SetWakeUpTimer_IT+0x1ac>)
 800529a:	2180      	movs	r1, #128	@ 0x80
 800529c:	0349      	lsls	r1, r1, #13
 800529e:	430a      	orrs	r2, r1
 80052a0:	601a      	str	r2, [r3, #0]
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 80052a2:	4b18      	ldr	r3, [pc, #96]	@ (8005304 <HAL_RTCEx_SetWakeUpTimer_IT+0x1ac>)
 80052a4:	689a      	ldr	r2, [r3, #8]
 80052a6:	4b17      	ldr	r3, [pc, #92]	@ (8005304 <HAL_RTCEx_SetWakeUpTimer_IT+0x1ac>)
 80052a8:	2180      	movs	r1, #128	@ 0x80
 80052aa:	0349      	lsls	r1, r1, #13
 80052ac:	430a      	orrs	r2, r1
 80052ae:	609a      	str	r2, [r3, #8]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	689a      	ldr	r2, [r3, #8]
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	2180      	movs	r1, #128	@ 0x80
 80052bc:	01c9      	lsls	r1, r1, #7
 80052be:	430a      	orrs	r2, r1
 80052c0:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	689a      	ldr	r2, [r3, #8]
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	2180      	movs	r1, #128	@ 0x80
 80052ce:	00c9      	lsls	r1, r1, #3
 80052d0:	430a      	orrs	r2, r1
 80052d2:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	22ff      	movs	r2, #255	@ 0xff
 80052da:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	2221      	movs	r2, #33	@ 0x21
 80052e0:	2101      	movs	r1, #1
 80052e2:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	2220      	movs	r2, #32
 80052e8:	2100      	movs	r1, #0
 80052ea:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80052ec:	2300      	movs	r3, #0
}
 80052ee:	0018      	movs	r0, r3
 80052f0:	46bd      	mov	sp, r7
 80052f2:	b006      	add	sp, #24
 80052f4:	bd80      	pop	{r7, pc}
 80052f6:	46c0      	nop			@ (mov r8, r8)
 80052f8:	20000000 	.word	0x20000000
 80052fc:	fffffbff 	.word	0xfffffbff
 8005300:	fffffb7f 	.word	0xfffffb7f
 8005304:	40010400 	.word	0x40010400

08005308 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b084      	sub	sp, #16
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005310:	2300      	movs	r3, #0
 8005312:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2220      	movs	r2, #32
 8005318:	5c9b      	ldrb	r3, [r3, r2]
 800531a:	2b01      	cmp	r3, #1
 800531c:	d101      	bne.n	8005322 <HAL_RTCEx_DeactivateWakeUpTimer+0x1a>
 800531e:	2302      	movs	r3, #2
 8005320:	e04e      	b.n	80053c0 <HAL_RTCEx_DeactivateWakeUpTimer+0xb8>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2220      	movs	r2, #32
 8005326:	2101      	movs	r1, #1
 8005328:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2221      	movs	r2, #33	@ 0x21
 800532e:	2102      	movs	r1, #2
 8005330:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	22ca      	movs	r2, #202	@ 0xca
 8005338:	625a      	str	r2, [r3, #36]	@ 0x24
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	2253      	movs	r2, #83	@ 0x53
 8005340:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	689a      	ldr	r2, [r3, #8]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	491e      	ldr	r1, [pc, #120]	@ (80053c8 <HAL_RTCEx_DeactivateWakeUpTimer+0xc0>)
 800534e:	400a      	ands	r2, r1
 8005350:	609a      	str	r2, [r3, #8]

  /* In case interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc, RTC_IT_WUT);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	689a      	ldr	r2, [r3, #8]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	491b      	ldr	r1, [pc, #108]	@ (80053cc <HAL_RTCEx_DeactivateWakeUpTimer+0xc4>)
 800535e:	400a      	ands	r2, r1
 8005360:	609a      	str	r2, [r3, #8]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005362:	f7fc fcb3 	bl	8001ccc <HAL_GetTick>
 8005366:	0003      	movs	r3, r0
 8005368:	60fb      	str	r3, [r7, #12]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800536a:	e016      	b.n	800539a <HAL_RTCEx_DeactivateWakeUpTimer+0x92>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800536c:	f7fc fcae 	bl	8001ccc <HAL_GetTick>
 8005370:	0002      	movs	r2, r0
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	1ad2      	subs	r2, r2, r3
 8005376:	23fa      	movs	r3, #250	@ 0xfa
 8005378:	009b      	lsls	r3, r3, #2
 800537a:	429a      	cmp	r2, r3
 800537c:	d90d      	bls.n	800539a <HAL_RTCEx_DeactivateWakeUpTimer+0x92>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	22ff      	movs	r2, #255	@ 0xff
 8005384:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2221      	movs	r2, #33	@ 0x21
 800538a:	2103      	movs	r1, #3
 800538c:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2220      	movs	r2, #32
 8005392:	2100      	movs	r1, #0
 8005394:	5499      	strb	r1, [r3, r2]

      return HAL_TIMEOUT;
 8005396:	2303      	movs	r3, #3
 8005398:	e012      	b.n	80053c0 <HAL_RTCEx_DeactivateWakeUpTimer+0xb8>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	68db      	ldr	r3, [r3, #12]
 80053a0:	2204      	movs	r2, #4
 80053a2:	4013      	ands	r3, r2
 80053a4:	d0e2      	beq.n	800536c <HAL_RTCEx_DeactivateWakeUpTimer+0x64>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	22ff      	movs	r2, #255	@ 0xff
 80053ac:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2221      	movs	r2, #33	@ 0x21
 80053b2:	2101      	movs	r1, #1
 80053b4:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2220      	movs	r2, #32
 80053ba:	2100      	movs	r1, #0
 80053bc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80053be:	2300      	movs	r3, #0
}
 80053c0:	0018      	movs	r0, r3
 80053c2:	46bd      	mov	sp, r7
 80053c4:	b004      	add	sp, #16
 80053c6:	bd80      	pop	{r7, pc}
 80053c8:	fffffbff 	.word	0xfffffbff
 80053cc:	ffffbfff 	.word	0xffffbfff

080053d0 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b082      	sub	sp, #8
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 80053d8:	4b13      	ldr	r3, [pc, #76]	@ (8005428 <HAL_RTCEx_WakeUpTimerIRQHandler+0x58>)
 80053da:	2280      	movs	r2, #128	@ 0x80
 80053dc:	0352      	lsls	r2, r2, #13
 80053de:	615a      	str	r2, [r3, #20]

  /* Get the Wakeup timer interrupt source enable status */
  if (__HAL_RTC_WAKEUPTIMER_GET_IT_SOURCE(hrtc, RTC_IT_WUT) != RESET)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	689a      	ldr	r2, [r3, #8]
 80053e6:	2380      	movs	r3, #128	@ 0x80
 80053e8:	01db      	lsls	r3, r3, #7
 80053ea:	4013      	ands	r3, r2
 80053ec:	d014      	beq.n	8005418 <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>
  {
    /* Get the pending status of the Wakeup timer Interrupt */
    if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	68da      	ldr	r2, [r3, #12]
 80053f4:	2380      	movs	r3, #128	@ 0x80
 80053f6:	00db      	lsls	r3, r3, #3
 80053f8:	4013      	ands	r3, r2
 80053fa:	d00d      	beq.n	8005418 <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>
    {
      /* Clear the Wakeup timer interrupt pending bit */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	68db      	ldr	r3, [r3, #12]
 8005402:	22ff      	movs	r2, #255	@ 0xff
 8005404:	401a      	ands	r2, r3
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	4908      	ldr	r1, [pc, #32]	@ (800542c <HAL_RTCEx_WakeUpTimerIRQHandler+0x5c>)
 800540c:	430a      	orrs	r2, r1
 800540e:	60da      	str	r2, [r3, #12]

      /* Wakeup timer callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->WakeUpTimerEventCallback(hrtc);
#else
      HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	0018      	movs	r0, r3
 8005414:	f7fb fa4a 	bl	80008ac <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2221      	movs	r2, #33	@ 0x21
 800541c:	2101      	movs	r1, #1
 800541e:	5499      	strb	r1, [r3, r2]
}
 8005420:	46c0      	nop			@ (mov r8, r8)
 8005422:	46bd      	mov	sp, r7
 8005424:	b002      	add	sp, #8
 8005426:	bd80      	pop	{r7, pc}
 8005428:	40010400 	.word	0x40010400
 800542c:	fffffb7f 	.word	0xfffffb7f

08005430 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b082      	sub	sp, #8
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d101      	bne.n	8005442 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800543e:	2301      	movs	r3, #1
 8005440:	e044      	b.n	80054cc <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005446:	2b00      	cmp	r3, #0
 8005448:	d107      	bne.n	800545a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2278      	movs	r2, #120	@ 0x78
 800544e:	2100      	movs	r1, #0
 8005450:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	0018      	movs	r0, r3
 8005456:	f7fb ff6f 	bl	8001338 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2224      	movs	r2, #36	@ 0x24
 800545e:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	681a      	ldr	r2, [r3, #0]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	2101      	movs	r1, #1
 800546c:	438a      	bics	r2, r1
 800546e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005474:	2b00      	cmp	r3, #0
 8005476:	d003      	beq.n	8005480 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	0018      	movs	r0, r3
 800547c:	f000 fba8 	bl	8005bd0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	0018      	movs	r0, r3
 8005484:	f000 f906 	bl	8005694 <UART_SetConfig>
 8005488:	0003      	movs	r3, r0
 800548a:	2b01      	cmp	r3, #1
 800548c:	d101      	bne.n	8005492 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 800548e:	2301      	movs	r3, #1
 8005490:	e01c      	b.n	80054cc <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	685a      	ldr	r2, [r3, #4]
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	490d      	ldr	r1, [pc, #52]	@ (80054d4 <HAL_UART_Init+0xa4>)
 800549e:	400a      	ands	r2, r1
 80054a0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	689a      	ldr	r2, [r3, #8]
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	212a      	movs	r1, #42	@ 0x2a
 80054ae:	438a      	bics	r2, r1
 80054b0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	681a      	ldr	r2, [r3, #0]
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	2101      	movs	r1, #1
 80054be:	430a      	orrs	r2, r1
 80054c0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	0018      	movs	r0, r3
 80054c6:	f000 fc37 	bl	8005d38 <UART_CheckIdleState>
 80054ca:	0003      	movs	r3, r0
}
 80054cc:	0018      	movs	r0, r3
 80054ce:	46bd      	mov	sp, r7
 80054d0:	b002      	add	sp, #8
 80054d2:	bd80      	pop	{r7, pc}
 80054d4:	ffffb7ff 	.word	0xffffb7ff

080054d8 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b082      	sub	sp, #8
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d101      	bne.n	80054ea <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 80054e6:	2301      	movs	r3, #1
 80054e8:	e030      	b.n	800554c <HAL_UART_DeInit+0x74>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2224      	movs	r2, #36	@ 0x24
 80054ee:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	681a      	ldr	r2, [r3, #0]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	2101      	movs	r1, #1
 80054fc:	438a      	bics	r2, r1
 80054fe:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	2200      	movs	r2, #0
 8005506:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	2200      	movs	r2, #0
 800550e:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	2200      	movs	r2, #0
 8005516:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	0018      	movs	r0, r3
 800551c:	f7fb ff82 	bl	8001424 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2284      	movs	r2, #132	@ 0x84
 8005524:	2100      	movs	r1, #0
 8005526:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2200      	movs	r2, #0
 800552c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_RESET;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2280      	movs	r2, #128	@ 0x80
 8005532:	2100      	movs	r1, #0
 8005534:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2200      	movs	r2, #0
 800553a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2200      	movs	r2, #0
 8005540:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2278      	movs	r2, #120	@ 0x78
 8005546:	2100      	movs	r1, #0
 8005548:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800554a:	2300      	movs	r3, #0
}
 800554c:	0018      	movs	r0, r3
 800554e:	46bd      	mov	sp, r7
 8005550:	b002      	add	sp, #8
 8005552:	bd80      	pop	{r7, pc}

08005554 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b08a      	sub	sp, #40	@ 0x28
 8005558:	af02      	add	r7, sp, #8
 800555a:	60f8      	str	r0, [r7, #12]
 800555c:	60b9      	str	r1, [r7, #8]
 800555e:	603b      	str	r3, [r7, #0]
 8005560:	1dbb      	adds	r3, r7, #6
 8005562:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005568:	2b20      	cmp	r3, #32
 800556a:	d000      	beq.n	800556e <HAL_UART_Transmit+0x1a>
 800556c:	e08c      	b.n	8005688 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d003      	beq.n	800557c <HAL_UART_Transmit+0x28>
 8005574:	1dbb      	adds	r3, r7, #6
 8005576:	881b      	ldrh	r3, [r3, #0]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d101      	bne.n	8005580 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800557c:	2301      	movs	r3, #1
 800557e:	e084      	b.n	800568a <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	689a      	ldr	r2, [r3, #8]
 8005584:	2380      	movs	r3, #128	@ 0x80
 8005586:	015b      	lsls	r3, r3, #5
 8005588:	429a      	cmp	r2, r3
 800558a:	d109      	bne.n	80055a0 <HAL_UART_Transmit+0x4c>
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	691b      	ldr	r3, [r3, #16]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d105      	bne.n	80055a0 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	2201      	movs	r2, #1
 8005598:	4013      	ands	r3, r2
 800559a:	d001      	beq.n	80055a0 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 800559c:	2301      	movs	r3, #1
 800559e:	e074      	b.n	800568a <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2284      	movs	r2, #132	@ 0x84
 80055a4:	2100      	movs	r1, #0
 80055a6:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	2221      	movs	r2, #33	@ 0x21
 80055ac:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80055ae:	f7fc fb8d 	bl	8001ccc <HAL_GetTick>
 80055b2:	0003      	movs	r3, r0
 80055b4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	1dba      	adds	r2, r7, #6
 80055ba:	2150      	movs	r1, #80	@ 0x50
 80055bc:	8812      	ldrh	r2, [r2, #0]
 80055be:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	1dba      	adds	r2, r7, #6
 80055c4:	2152      	movs	r1, #82	@ 0x52
 80055c6:	8812      	ldrh	r2, [r2, #0]
 80055c8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	689a      	ldr	r2, [r3, #8]
 80055ce:	2380      	movs	r3, #128	@ 0x80
 80055d0:	015b      	lsls	r3, r3, #5
 80055d2:	429a      	cmp	r2, r3
 80055d4:	d108      	bne.n	80055e8 <HAL_UART_Transmit+0x94>
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	691b      	ldr	r3, [r3, #16]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d104      	bne.n	80055e8 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80055de:	2300      	movs	r3, #0
 80055e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80055e2:	68bb      	ldr	r3, [r7, #8]
 80055e4:	61bb      	str	r3, [r7, #24]
 80055e6:	e003      	b.n	80055f0 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80055ec:	2300      	movs	r3, #0
 80055ee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80055f0:	e02f      	b.n	8005652 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80055f2:	697a      	ldr	r2, [r7, #20]
 80055f4:	68f8      	ldr	r0, [r7, #12]
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	9300      	str	r3, [sp, #0]
 80055fa:	0013      	movs	r3, r2
 80055fc:	2200      	movs	r2, #0
 80055fe:	2180      	movs	r1, #128	@ 0x80
 8005600:	f000 fc42 	bl	8005e88 <UART_WaitOnFlagUntilTimeout>
 8005604:	1e03      	subs	r3, r0, #0
 8005606:	d004      	beq.n	8005612 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2220      	movs	r2, #32
 800560c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800560e:	2303      	movs	r3, #3
 8005610:	e03b      	b.n	800568a <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8005612:	69fb      	ldr	r3, [r7, #28]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d10b      	bne.n	8005630 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005618:	69bb      	ldr	r3, [r7, #24]
 800561a:	881b      	ldrh	r3, [r3, #0]
 800561c:	001a      	movs	r2, r3
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	05d2      	lsls	r2, r2, #23
 8005624:	0dd2      	lsrs	r2, r2, #23
 8005626:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005628:	69bb      	ldr	r3, [r7, #24]
 800562a:	3302      	adds	r3, #2
 800562c:	61bb      	str	r3, [r7, #24]
 800562e:	e007      	b.n	8005640 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005630:	69fb      	ldr	r3, [r7, #28]
 8005632:	781a      	ldrb	r2, [r3, #0]
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800563a:	69fb      	ldr	r3, [r7, #28]
 800563c:	3301      	adds	r3, #1
 800563e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2252      	movs	r2, #82	@ 0x52
 8005644:	5a9b      	ldrh	r3, [r3, r2]
 8005646:	b29b      	uxth	r3, r3
 8005648:	3b01      	subs	r3, #1
 800564a:	b299      	uxth	r1, r3
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	2252      	movs	r2, #82	@ 0x52
 8005650:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	2252      	movs	r2, #82	@ 0x52
 8005656:	5a9b      	ldrh	r3, [r3, r2]
 8005658:	b29b      	uxth	r3, r3
 800565a:	2b00      	cmp	r3, #0
 800565c:	d1c9      	bne.n	80055f2 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800565e:	697a      	ldr	r2, [r7, #20]
 8005660:	68f8      	ldr	r0, [r7, #12]
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	9300      	str	r3, [sp, #0]
 8005666:	0013      	movs	r3, r2
 8005668:	2200      	movs	r2, #0
 800566a:	2140      	movs	r1, #64	@ 0x40
 800566c:	f000 fc0c 	bl	8005e88 <UART_WaitOnFlagUntilTimeout>
 8005670:	1e03      	subs	r3, r0, #0
 8005672:	d004      	beq.n	800567e <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2220      	movs	r2, #32
 8005678:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800567a:	2303      	movs	r3, #3
 800567c:	e005      	b.n	800568a <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2220      	movs	r2, #32
 8005682:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005684:	2300      	movs	r3, #0
 8005686:	e000      	b.n	800568a <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8005688:	2302      	movs	r3, #2
  }
}
 800568a:	0018      	movs	r0, r3
 800568c:	46bd      	mov	sp, r7
 800568e:	b008      	add	sp, #32
 8005690:	bd80      	pop	{r7, pc}
	...

08005694 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005694:	b5b0      	push	{r4, r5, r7, lr}
 8005696:	b08e      	sub	sp, #56	@ 0x38
 8005698:	af00      	add	r7, sp, #0
 800569a:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800569c:	231a      	movs	r3, #26
 800569e:	2218      	movs	r2, #24
 80056a0:	189b      	adds	r3, r3, r2
 80056a2:	19db      	adds	r3, r3, r7
 80056a4:	2200      	movs	r2, #0
 80056a6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80056a8:	69fb      	ldr	r3, [r7, #28]
 80056aa:	689a      	ldr	r2, [r3, #8]
 80056ac:	69fb      	ldr	r3, [r7, #28]
 80056ae:	691b      	ldr	r3, [r3, #16]
 80056b0:	431a      	orrs	r2, r3
 80056b2:	69fb      	ldr	r3, [r7, #28]
 80056b4:	695b      	ldr	r3, [r3, #20]
 80056b6:	431a      	orrs	r2, r3
 80056b8:	69fb      	ldr	r3, [r7, #28]
 80056ba:	69db      	ldr	r3, [r3, #28]
 80056bc:	4313      	orrs	r3, r2
 80056be:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80056c0:	69fb      	ldr	r3, [r7, #28]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	4ac3      	ldr	r2, [pc, #780]	@ (80059d4 <UART_SetConfig+0x340>)
 80056c8:	4013      	ands	r3, r2
 80056ca:	0019      	movs	r1, r3
 80056cc:	69fb      	ldr	r3, [r7, #28]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80056d2:	430a      	orrs	r2, r1
 80056d4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80056d6:	69fb      	ldr	r3, [r7, #28]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	4abe      	ldr	r2, [pc, #760]	@ (80059d8 <UART_SetConfig+0x344>)
 80056de:	4013      	ands	r3, r2
 80056e0:	0019      	movs	r1, r3
 80056e2:	69fb      	ldr	r3, [r7, #28]
 80056e4:	68da      	ldr	r2, [r3, #12]
 80056e6:	69fb      	ldr	r3, [r7, #28]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	430a      	orrs	r2, r1
 80056ec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80056ee:	69fb      	ldr	r3, [r7, #28]
 80056f0:	699b      	ldr	r3, [r3, #24]
 80056f2:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80056f4:	69fb      	ldr	r3, [r7, #28]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4ab8      	ldr	r2, [pc, #736]	@ (80059dc <UART_SetConfig+0x348>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d004      	beq.n	8005708 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80056fe:	69fb      	ldr	r3, [r7, #28]
 8005700:	6a1b      	ldr	r3, [r3, #32]
 8005702:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005704:	4313      	orrs	r3, r2
 8005706:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005708:	69fb      	ldr	r3, [r7, #28]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	689b      	ldr	r3, [r3, #8]
 800570e:	4ab4      	ldr	r2, [pc, #720]	@ (80059e0 <UART_SetConfig+0x34c>)
 8005710:	4013      	ands	r3, r2
 8005712:	0019      	movs	r1, r3
 8005714:	69fb      	ldr	r3, [r7, #28]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800571a:	430a      	orrs	r2, r1
 800571c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800571e:	69fb      	ldr	r3, [r7, #28]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4ab0      	ldr	r2, [pc, #704]	@ (80059e4 <UART_SetConfig+0x350>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d131      	bne.n	800578c <UART_SetConfig+0xf8>
 8005728:	4baf      	ldr	r3, [pc, #700]	@ (80059e8 <UART_SetConfig+0x354>)
 800572a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800572c:	2203      	movs	r2, #3
 800572e:	4013      	ands	r3, r2
 8005730:	2b03      	cmp	r3, #3
 8005732:	d01d      	beq.n	8005770 <UART_SetConfig+0xdc>
 8005734:	d823      	bhi.n	800577e <UART_SetConfig+0xea>
 8005736:	2b02      	cmp	r3, #2
 8005738:	d00c      	beq.n	8005754 <UART_SetConfig+0xc0>
 800573a:	d820      	bhi.n	800577e <UART_SetConfig+0xea>
 800573c:	2b00      	cmp	r3, #0
 800573e:	d002      	beq.n	8005746 <UART_SetConfig+0xb2>
 8005740:	2b01      	cmp	r3, #1
 8005742:	d00e      	beq.n	8005762 <UART_SetConfig+0xce>
 8005744:	e01b      	b.n	800577e <UART_SetConfig+0xea>
 8005746:	231b      	movs	r3, #27
 8005748:	2218      	movs	r2, #24
 800574a:	189b      	adds	r3, r3, r2
 800574c:	19db      	adds	r3, r3, r7
 800574e:	2201      	movs	r2, #1
 8005750:	701a      	strb	r2, [r3, #0]
 8005752:	e0b4      	b.n	80058be <UART_SetConfig+0x22a>
 8005754:	231b      	movs	r3, #27
 8005756:	2218      	movs	r2, #24
 8005758:	189b      	adds	r3, r3, r2
 800575a:	19db      	adds	r3, r3, r7
 800575c:	2202      	movs	r2, #2
 800575e:	701a      	strb	r2, [r3, #0]
 8005760:	e0ad      	b.n	80058be <UART_SetConfig+0x22a>
 8005762:	231b      	movs	r3, #27
 8005764:	2218      	movs	r2, #24
 8005766:	189b      	adds	r3, r3, r2
 8005768:	19db      	adds	r3, r3, r7
 800576a:	2204      	movs	r2, #4
 800576c:	701a      	strb	r2, [r3, #0]
 800576e:	e0a6      	b.n	80058be <UART_SetConfig+0x22a>
 8005770:	231b      	movs	r3, #27
 8005772:	2218      	movs	r2, #24
 8005774:	189b      	adds	r3, r3, r2
 8005776:	19db      	adds	r3, r3, r7
 8005778:	2208      	movs	r2, #8
 800577a:	701a      	strb	r2, [r3, #0]
 800577c:	e09f      	b.n	80058be <UART_SetConfig+0x22a>
 800577e:	231b      	movs	r3, #27
 8005780:	2218      	movs	r2, #24
 8005782:	189b      	adds	r3, r3, r2
 8005784:	19db      	adds	r3, r3, r7
 8005786:	2210      	movs	r2, #16
 8005788:	701a      	strb	r2, [r3, #0]
 800578a:	e098      	b.n	80058be <UART_SetConfig+0x22a>
 800578c:	69fb      	ldr	r3, [r7, #28]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a96      	ldr	r2, [pc, #600]	@ (80059ec <UART_SetConfig+0x358>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d131      	bne.n	80057fa <UART_SetConfig+0x166>
 8005796:	4b94      	ldr	r3, [pc, #592]	@ (80059e8 <UART_SetConfig+0x354>)
 8005798:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800579a:	220c      	movs	r2, #12
 800579c:	4013      	ands	r3, r2
 800579e:	2b0c      	cmp	r3, #12
 80057a0:	d01d      	beq.n	80057de <UART_SetConfig+0x14a>
 80057a2:	d823      	bhi.n	80057ec <UART_SetConfig+0x158>
 80057a4:	2b08      	cmp	r3, #8
 80057a6:	d00c      	beq.n	80057c2 <UART_SetConfig+0x12e>
 80057a8:	d820      	bhi.n	80057ec <UART_SetConfig+0x158>
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d002      	beq.n	80057b4 <UART_SetConfig+0x120>
 80057ae:	2b04      	cmp	r3, #4
 80057b0:	d00e      	beq.n	80057d0 <UART_SetConfig+0x13c>
 80057b2:	e01b      	b.n	80057ec <UART_SetConfig+0x158>
 80057b4:	231b      	movs	r3, #27
 80057b6:	2218      	movs	r2, #24
 80057b8:	189b      	adds	r3, r3, r2
 80057ba:	19db      	adds	r3, r3, r7
 80057bc:	2200      	movs	r2, #0
 80057be:	701a      	strb	r2, [r3, #0]
 80057c0:	e07d      	b.n	80058be <UART_SetConfig+0x22a>
 80057c2:	231b      	movs	r3, #27
 80057c4:	2218      	movs	r2, #24
 80057c6:	189b      	adds	r3, r3, r2
 80057c8:	19db      	adds	r3, r3, r7
 80057ca:	2202      	movs	r2, #2
 80057cc:	701a      	strb	r2, [r3, #0]
 80057ce:	e076      	b.n	80058be <UART_SetConfig+0x22a>
 80057d0:	231b      	movs	r3, #27
 80057d2:	2218      	movs	r2, #24
 80057d4:	189b      	adds	r3, r3, r2
 80057d6:	19db      	adds	r3, r3, r7
 80057d8:	2204      	movs	r2, #4
 80057da:	701a      	strb	r2, [r3, #0]
 80057dc:	e06f      	b.n	80058be <UART_SetConfig+0x22a>
 80057de:	231b      	movs	r3, #27
 80057e0:	2218      	movs	r2, #24
 80057e2:	189b      	adds	r3, r3, r2
 80057e4:	19db      	adds	r3, r3, r7
 80057e6:	2208      	movs	r2, #8
 80057e8:	701a      	strb	r2, [r3, #0]
 80057ea:	e068      	b.n	80058be <UART_SetConfig+0x22a>
 80057ec:	231b      	movs	r3, #27
 80057ee:	2218      	movs	r2, #24
 80057f0:	189b      	adds	r3, r3, r2
 80057f2:	19db      	adds	r3, r3, r7
 80057f4:	2210      	movs	r2, #16
 80057f6:	701a      	strb	r2, [r3, #0]
 80057f8:	e061      	b.n	80058be <UART_SetConfig+0x22a>
 80057fa:	69fb      	ldr	r3, [r7, #28]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4a7c      	ldr	r2, [pc, #496]	@ (80059f0 <UART_SetConfig+0x35c>)
 8005800:	4293      	cmp	r3, r2
 8005802:	d106      	bne.n	8005812 <UART_SetConfig+0x17e>
 8005804:	231b      	movs	r3, #27
 8005806:	2218      	movs	r2, #24
 8005808:	189b      	adds	r3, r3, r2
 800580a:	19db      	adds	r3, r3, r7
 800580c:	2200      	movs	r2, #0
 800580e:	701a      	strb	r2, [r3, #0]
 8005810:	e055      	b.n	80058be <UART_SetConfig+0x22a>
 8005812:	69fb      	ldr	r3, [r7, #28]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	4a77      	ldr	r2, [pc, #476]	@ (80059f4 <UART_SetConfig+0x360>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d106      	bne.n	800582a <UART_SetConfig+0x196>
 800581c:	231b      	movs	r3, #27
 800581e:	2218      	movs	r2, #24
 8005820:	189b      	adds	r3, r3, r2
 8005822:	19db      	adds	r3, r3, r7
 8005824:	2200      	movs	r2, #0
 8005826:	701a      	strb	r2, [r3, #0]
 8005828:	e049      	b.n	80058be <UART_SetConfig+0x22a>
 800582a:	69fb      	ldr	r3, [r7, #28]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a6b      	ldr	r2, [pc, #428]	@ (80059dc <UART_SetConfig+0x348>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d13e      	bne.n	80058b2 <UART_SetConfig+0x21e>
 8005834:	4b6c      	ldr	r3, [pc, #432]	@ (80059e8 <UART_SetConfig+0x354>)
 8005836:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005838:	23c0      	movs	r3, #192	@ 0xc0
 800583a:	011b      	lsls	r3, r3, #4
 800583c:	4013      	ands	r3, r2
 800583e:	22c0      	movs	r2, #192	@ 0xc0
 8005840:	0112      	lsls	r2, r2, #4
 8005842:	4293      	cmp	r3, r2
 8005844:	d027      	beq.n	8005896 <UART_SetConfig+0x202>
 8005846:	22c0      	movs	r2, #192	@ 0xc0
 8005848:	0112      	lsls	r2, r2, #4
 800584a:	4293      	cmp	r3, r2
 800584c:	d82a      	bhi.n	80058a4 <UART_SetConfig+0x210>
 800584e:	2280      	movs	r2, #128	@ 0x80
 8005850:	0112      	lsls	r2, r2, #4
 8005852:	4293      	cmp	r3, r2
 8005854:	d011      	beq.n	800587a <UART_SetConfig+0x1e6>
 8005856:	2280      	movs	r2, #128	@ 0x80
 8005858:	0112      	lsls	r2, r2, #4
 800585a:	4293      	cmp	r3, r2
 800585c:	d822      	bhi.n	80058a4 <UART_SetConfig+0x210>
 800585e:	2b00      	cmp	r3, #0
 8005860:	d004      	beq.n	800586c <UART_SetConfig+0x1d8>
 8005862:	2280      	movs	r2, #128	@ 0x80
 8005864:	00d2      	lsls	r2, r2, #3
 8005866:	4293      	cmp	r3, r2
 8005868:	d00e      	beq.n	8005888 <UART_SetConfig+0x1f4>
 800586a:	e01b      	b.n	80058a4 <UART_SetConfig+0x210>
 800586c:	231b      	movs	r3, #27
 800586e:	2218      	movs	r2, #24
 8005870:	189b      	adds	r3, r3, r2
 8005872:	19db      	adds	r3, r3, r7
 8005874:	2200      	movs	r2, #0
 8005876:	701a      	strb	r2, [r3, #0]
 8005878:	e021      	b.n	80058be <UART_SetConfig+0x22a>
 800587a:	231b      	movs	r3, #27
 800587c:	2218      	movs	r2, #24
 800587e:	189b      	adds	r3, r3, r2
 8005880:	19db      	adds	r3, r3, r7
 8005882:	2202      	movs	r2, #2
 8005884:	701a      	strb	r2, [r3, #0]
 8005886:	e01a      	b.n	80058be <UART_SetConfig+0x22a>
 8005888:	231b      	movs	r3, #27
 800588a:	2218      	movs	r2, #24
 800588c:	189b      	adds	r3, r3, r2
 800588e:	19db      	adds	r3, r3, r7
 8005890:	2204      	movs	r2, #4
 8005892:	701a      	strb	r2, [r3, #0]
 8005894:	e013      	b.n	80058be <UART_SetConfig+0x22a>
 8005896:	231b      	movs	r3, #27
 8005898:	2218      	movs	r2, #24
 800589a:	189b      	adds	r3, r3, r2
 800589c:	19db      	adds	r3, r3, r7
 800589e:	2208      	movs	r2, #8
 80058a0:	701a      	strb	r2, [r3, #0]
 80058a2:	e00c      	b.n	80058be <UART_SetConfig+0x22a>
 80058a4:	231b      	movs	r3, #27
 80058a6:	2218      	movs	r2, #24
 80058a8:	189b      	adds	r3, r3, r2
 80058aa:	19db      	adds	r3, r3, r7
 80058ac:	2210      	movs	r2, #16
 80058ae:	701a      	strb	r2, [r3, #0]
 80058b0:	e005      	b.n	80058be <UART_SetConfig+0x22a>
 80058b2:	231b      	movs	r3, #27
 80058b4:	2218      	movs	r2, #24
 80058b6:	189b      	adds	r3, r3, r2
 80058b8:	19db      	adds	r3, r3, r7
 80058ba:	2210      	movs	r2, #16
 80058bc:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80058be:	69fb      	ldr	r3, [r7, #28]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a46      	ldr	r2, [pc, #280]	@ (80059dc <UART_SetConfig+0x348>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d000      	beq.n	80058ca <UART_SetConfig+0x236>
 80058c8:	e09a      	b.n	8005a00 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80058ca:	231b      	movs	r3, #27
 80058cc:	2218      	movs	r2, #24
 80058ce:	189b      	adds	r3, r3, r2
 80058d0:	19db      	adds	r3, r3, r7
 80058d2:	781b      	ldrb	r3, [r3, #0]
 80058d4:	2b08      	cmp	r3, #8
 80058d6:	d01d      	beq.n	8005914 <UART_SetConfig+0x280>
 80058d8:	dc20      	bgt.n	800591c <UART_SetConfig+0x288>
 80058da:	2b04      	cmp	r3, #4
 80058dc:	d015      	beq.n	800590a <UART_SetConfig+0x276>
 80058de:	dc1d      	bgt.n	800591c <UART_SetConfig+0x288>
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d002      	beq.n	80058ea <UART_SetConfig+0x256>
 80058e4:	2b02      	cmp	r3, #2
 80058e6:	d005      	beq.n	80058f4 <UART_SetConfig+0x260>
 80058e8:	e018      	b.n	800591c <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80058ea:	f7ff f86b 	bl	80049c4 <HAL_RCC_GetPCLK1Freq>
 80058ee:	0003      	movs	r3, r0
 80058f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80058f2:	e01c      	b.n	800592e <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80058f4:	4b3c      	ldr	r3, [pc, #240]	@ (80059e8 <UART_SetConfig+0x354>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	2210      	movs	r2, #16
 80058fa:	4013      	ands	r3, r2
 80058fc:	d002      	beq.n	8005904 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80058fe:	4b3e      	ldr	r3, [pc, #248]	@ (80059f8 <UART_SetConfig+0x364>)
 8005900:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005902:	e014      	b.n	800592e <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8005904:	4b3d      	ldr	r3, [pc, #244]	@ (80059fc <UART_SetConfig+0x368>)
 8005906:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005908:	e011      	b.n	800592e <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800590a:	f7fe ffcb 	bl	80048a4 <HAL_RCC_GetSysClockFreq>
 800590e:	0003      	movs	r3, r0
 8005910:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005912:	e00c      	b.n	800592e <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005914:	2380      	movs	r3, #128	@ 0x80
 8005916:	021b      	lsls	r3, r3, #8
 8005918:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800591a:	e008      	b.n	800592e <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 800591c:	2300      	movs	r3, #0
 800591e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8005920:	231a      	movs	r3, #26
 8005922:	2218      	movs	r2, #24
 8005924:	189b      	adds	r3, r3, r2
 8005926:	19db      	adds	r3, r3, r7
 8005928:	2201      	movs	r2, #1
 800592a:	701a      	strb	r2, [r3, #0]
        break;
 800592c:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800592e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005930:	2b00      	cmp	r3, #0
 8005932:	d100      	bne.n	8005936 <UART_SetConfig+0x2a2>
 8005934:	e133      	b.n	8005b9e <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005936:	69fb      	ldr	r3, [r7, #28]
 8005938:	685a      	ldr	r2, [r3, #4]
 800593a:	0013      	movs	r3, r2
 800593c:	005b      	lsls	r3, r3, #1
 800593e:	189b      	adds	r3, r3, r2
 8005940:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005942:	429a      	cmp	r2, r3
 8005944:	d305      	bcc.n	8005952 <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005946:	69fb      	ldr	r3, [r7, #28]
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800594c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800594e:	429a      	cmp	r2, r3
 8005950:	d906      	bls.n	8005960 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 8005952:	231a      	movs	r3, #26
 8005954:	2218      	movs	r2, #24
 8005956:	189b      	adds	r3, r3, r2
 8005958:	19db      	adds	r3, r3, r7
 800595a:	2201      	movs	r2, #1
 800595c:	701a      	strb	r2, [r3, #0]
 800595e:	e11e      	b.n	8005b9e <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005960:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005962:	613b      	str	r3, [r7, #16]
 8005964:	2300      	movs	r3, #0
 8005966:	617b      	str	r3, [r7, #20]
 8005968:	6939      	ldr	r1, [r7, #16]
 800596a:	697a      	ldr	r2, [r7, #20]
 800596c:	000b      	movs	r3, r1
 800596e:	0e1b      	lsrs	r3, r3, #24
 8005970:	0010      	movs	r0, r2
 8005972:	0205      	lsls	r5, r0, #8
 8005974:	431d      	orrs	r5, r3
 8005976:	000b      	movs	r3, r1
 8005978:	021c      	lsls	r4, r3, #8
 800597a:	69fb      	ldr	r3, [r7, #28]
 800597c:	685b      	ldr	r3, [r3, #4]
 800597e:	085b      	lsrs	r3, r3, #1
 8005980:	60bb      	str	r3, [r7, #8]
 8005982:	2300      	movs	r3, #0
 8005984:	60fb      	str	r3, [r7, #12]
 8005986:	68b8      	ldr	r0, [r7, #8]
 8005988:	68f9      	ldr	r1, [r7, #12]
 800598a:	1900      	adds	r0, r0, r4
 800598c:	4169      	adcs	r1, r5
 800598e:	69fb      	ldr	r3, [r7, #28]
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	603b      	str	r3, [r7, #0]
 8005994:	2300      	movs	r3, #0
 8005996:	607b      	str	r3, [r7, #4]
 8005998:	683a      	ldr	r2, [r7, #0]
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	f7fa fc52 	bl	8000244 <__aeabi_uldivmod>
 80059a0:	0002      	movs	r2, r0
 80059a2:	000b      	movs	r3, r1
 80059a4:	0013      	movs	r3, r2
 80059a6:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80059a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80059aa:	23c0      	movs	r3, #192	@ 0xc0
 80059ac:	009b      	lsls	r3, r3, #2
 80059ae:	429a      	cmp	r2, r3
 80059b0:	d309      	bcc.n	80059c6 <UART_SetConfig+0x332>
 80059b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80059b4:	2380      	movs	r3, #128	@ 0x80
 80059b6:	035b      	lsls	r3, r3, #13
 80059b8:	429a      	cmp	r2, r3
 80059ba:	d204      	bcs.n	80059c6 <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 80059bc:	69fb      	ldr	r3, [r7, #28]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80059c2:	60da      	str	r2, [r3, #12]
 80059c4:	e0eb      	b.n	8005b9e <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 80059c6:	231a      	movs	r3, #26
 80059c8:	2218      	movs	r2, #24
 80059ca:	189b      	adds	r3, r3, r2
 80059cc:	19db      	adds	r3, r3, r7
 80059ce:	2201      	movs	r2, #1
 80059d0:	701a      	strb	r2, [r3, #0]
 80059d2:	e0e4      	b.n	8005b9e <UART_SetConfig+0x50a>
 80059d4:	efff69f3 	.word	0xefff69f3
 80059d8:	ffffcfff 	.word	0xffffcfff
 80059dc:	40004800 	.word	0x40004800
 80059e0:	fffff4ff 	.word	0xfffff4ff
 80059e4:	40013800 	.word	0x40013800
 80059e8:	40021000 	.word	0x40021000
 80059ec:	40004400 	.word	0x40004400
 80059f0:	40004c00 	.word	0x40004c00
 80059f4:	40005000 	.word	0x40005000
 80059f8:	003d0900 	.word	0x003d0900
 80059fc:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a00:	69fb      	ldr	r3, [r7, #28]
 8005a02:	69da      	ldr	r2, [r3, #28]
 8005a04:	2380      	movs	r3, #128	@ 0x80
 8005a06:	021b      	lsls	r3, r3, #8
 8005a08:	429a      	cmp	r2, r3
 8005a0a:	d000      	beq.n	8005a0e <UART_SetConfig+0x37a>
 8005a0c:	e070      	b.n	8005af0 <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 8005a0e:	231b      	movs	r3, #27
 8005a10:	2218      	movs	r2, #24
 8005a12:	189b      	adds	r3, r3, r2
 8005a14:	19db      	adds	r3, r3, r7
 8005a16:	781b      	ldrb	r3, [r3, #0]
 8005a18:	2b08      	cmp	r3, #8
 8005a1a:	d822      	bhi.n	8005a62 <UART_SetConfig+0x3ce>
 8005a1c:	009a      	lsls	r2, r3, #2
 8005a1e:	4b67      	ldr	r3, [pc, #412]	@ (8005bbc <UART_SetConfig+0x528>)
 8005a20:	18d3      	adds	r3, r2, r3
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a26:	f7fe ffcd 	bl	80049c4 <HAL_RCC_GetPCLK1Freq>
 8005a2a:	0003      	movs	r3, r0
 8005a2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005a2e:	e021      	b.n	8005a74 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a30:	f7fe ffde 	bl	80049f0 <HAL_RCC_GetPCLK2Freq>
 8005a34:	0003      	movs	r3, r0
 8005a36:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005a38:	e01c      	b.n	8005a74 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005a3a:	4b61      	ldr	r3, [pc, #388]	@ (8005bc0 <UART_SetConfig+0x52c>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	2210      	movs	r2, #16
 8005a40:	4013      	ands	r3, r2
 8005a42:	d002      	beq.n	8005a4a <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005a44:	4b5f      	ldr	r3, [pc, #380]	@ (8005bc4 <UART_SetConfig+0x530>)
 8005a46:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005a48:	e014      	b.n	8005a74 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8005a4a:	4b5f      	ldr	r3, [pc, #380]	@ (8005bc8 <UART_SetConfig+0x534>)
 8005a4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005a4e:	e011      	b.n	8005a74 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a50:	f7fe ff28 	bl	80048a4 <HAL_RCC_GetSysClockFreq>
 8005a54:	0003      	movs	r3, r0
 8005a56:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005a58:	e00c      	b.n	8005a74 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a5a:	2380      	movs	r3, #128	@ 0x80
 8005a5c:	021b      	lsls	r3, r3, #8
 8005a5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005a60:	e008      	b.n	8005a74 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 8005a62:	2300      	movs	r3, #0
 8005a64:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8005a66:	231a      	movs	r3, #26
 8005a68:	2218      	movs	r2, #24
 8005a6a:	189b      	adds	r3, r3, r2
 8005a6c:	19db      	adds	r3, r3, r7
 8005a6e:	2201      	movs	r2, #1
 8005a70:	701a      	strb	r2, [r3, #0]
        break;
 8005a72:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005a74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d100      	bne.n	8005a7c <UART_SetConfig+0x3e8>
 8005a7a:	e090      	b.n	8005b9e <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005a7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a7e:	005a      	lsls	r2, r3, #1
 8005a80:	69fb      	ldr	r3, [r7, #28]
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	085b      	lsrs	r3, r3, #1
 8005a86:	18d2      	adds	r2, r2, r3
 8005a88:	69fb      	ldr	r3, [r7, #28]
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	0019      	movs	r1, r3
 8005a8e:	0010      	movs	r0, r2
 8005a90:	f7fa fb4c 	bl	800012c <__udivsi3>
 8005a94:	0003      	movs	r3, r0
 8005a96:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a9a:	2b0f      	cmp	r3, #15
 8005a9c:	d921      	bls.n	8005ae2 <UART_SetConfig+0x44e>
 8005a9e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005aa0:	2380      	movs	r3, #128	@ 0x80
 8005aa2:	025b      	lsls	r3, r3, #9
 8005aa4:	429a      	cmp	r2, r3
 8005aa6:	d21c      	bcs.n	8005ae2 <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005aa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aaa:	b29a      	uxth	r2, r3
 8005aac:	200e      	movs	r0, #14
 8005aae:	2418      	movs	r4, #24
 8005ab0:	1903      	adds	r3, r0, r4
 8005ab2:	19db      	adds	r3, r3, r7
 8005ab4:	210f      	movs	r1, #15
 8005ab6:	438a      	bics	r2, r1
 8005ab8:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005aba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005abc:	085b      	lsrs	r3, r3, #1
 8005abe:	b29b      	uxth	r3, r3
 8005ac0:	2207      	movs	r2, #7
 8005ac2:	4013      	ands	r3, r2
 8005ac4:	b299      	uxth	r1, r3
 8005ac6:	1903      	adds	r3, r0, r4
 8005ac8:	19db      	adds	r3, r3, r7
 8005aca:	1902      	adds	r2, r0, r4
 8005acc:	19d2      	adds	r2, r2, r7
 8005ace:	8812      	ldrh	r2, [r2, #0]
 8005ad0:	430a      	orrs	r2, r1
 8005ad2:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8005ad4:	69fb      	ldr	r3, [r7, #28]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	1902      	adds	r2, r0, r4
 8005ada:	19d2      	adds	r2, r2, r7
 8005adc:	8812      	ldrh	r2, [r2, #0]
 8005ade:	60da      	str	r2, [r3, #12]
 8005ae0:	e05d      	b.n	8005b9e <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8005ae2:	231a      	movs	r3, #26
 8005ae4:	2218      	movs	r2, #24
 8005ae6:	189b      	adds	r3, r3, r2
 8005ae8:	19db      	adds	r3, r3, r7
 8005aea:	2201      	movs	r2, #1
 8005aec:	701a      	strb	r2, [r3, #0]
 8005aee:	e056      	b.n	8005b9e <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005af0:	231b      	movs	r3, #27
 8005af2:	2218      	movs	r2, #24
 8005af4:	189b      	adds	r3, r3, r2
 8005af6:	19db      	adds	r3, r3, r7
 8005af8:	781b      	ldrb	r3, [r3, #0]
 8005afa:	2b08      	cmp	r3, #8
 8005afc:	d822      	bhi.n	8005b44 <UART_SetConfig+0x4b0>
 8005afe:	009a      	lsls	r2, r3, #2
 8005b00:	4b32      	ldr	r3, [pc, #200]	@ (8005bcc <UART_SetConfig+0x538>)
 8005b02:	18d3      	adds	r3, r2, r3
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b08:	f7fe ff5c 	bl	80049c4 <HAL_RCC_GetPCLK1Freq>
 8005b0c:	0003      	movs	r3, r0
 8005b0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005b10:	e021      	b.n	8005b56 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b12:	f7fe ff6d 	bl	80049f0 <HAL_RCC_GetPCLK2Freq>
 8005b16:	0003      	movs	r3, r0
 8005b18:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005b1a:	e01c      	b.n	8005b56 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005b1c:	4b28      	ldr	r3, [pc, #160]	@ (8005bc0 <UART_SetConfig+0x52c>)
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	2210      	movs	r2, #16
 8005b22:	4013      	ands	r3, r2
 8005b24:	d002      	beq.n	8005b2c <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005b26:	4b27      	ldr	r3, [pc, #156]	@ (8005bc4 <UART_SetConfig+0x530>)
 8005b28:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005b2a:	e014      	b.n	8005b56 <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8005b2c:	4b26      	ldr	r3, [pc, #152]	@ (8005bc8 <UART_SetConfig+0x534>)
 8005b2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005b30:	e011      	b.n	8005b56 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b32:	f7fe feb7 	bl	80048a4 <HAL_RCC_GetSysClockFreq>
 8005b36:	0003      	movs	r3, r0
 8005b38:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005b3a:	e00c      	b.n	8005b56 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b3c:	2380      	movs	r3, #128	@ 0x80
 8005b3e:	021b      	lsls	r3, r3, #8
 8005b40:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005b42:	e008      	b.n	8005b56 <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8005b44:	2300      	movs	r3, #0
 8005b46:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8005b48:	231a      	movs	r3, #26
 8005b4a:	2218      	movs	r2, #24
 8005b4c:	189b      	adds	r3, r3, r2
 8005b4e:	19db      	adds	r3, r3, r7
 8005b50:	2201      	movs	r2, #1
 8005b52:	701a      	strb	r2, [r3, #0]
        break;
 8005b54:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8005b56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d020      	beq.n	8005b9e <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005b5c:	69fb      	ldr	r3, [r7, #28]
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	085a      	lsrs	r2, r3, #1
 8005b62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b64:	18d2      	adds	r2, r2, r3
 8005b66:	69fb      	ldr	r3, [r7, #28]
 8005b68:	685b      	ldr	r3, [r3, #4]
 8005b6a:	0019      	movs	r1, r3
 8005b6c:	0010      	movs	r0, r2
 8005b6e:	f7fa fadd 	bl	800012c <__udivsi3>
 8005b72:	0003      	movs	r3, r0
 8005b74:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b78:	2b0f      	cmp	r3, #15
 8005b7a:	d90a      	bls.n	8005b92 <UART_SetConfig+0x4fe>
 8005b7c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b7e:	2380      	movs	r3, #128	@ 0x80
 8005b80:	025b      	lsls	r3, r3, #9
 8005b82:	429a      	cmp	r2, r3
 8005b84:	d205      	bcs.n	8005b92 <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005b86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b88:	b29a      	uxth	r2, r3
 8005b8a:	69fb      	ldr	r3, [r7, #28]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	60da      	str	r2, [r3, #12]
 8005b90:	e005      	b.n	8005b9e <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8005b92:	231a      	movs	r3, #26
 8005b94:	2218      	movs	r2, #24
 8005b96:	189b      	adds	r3, r3, r2
 8005b98:	19db      	adds	r3, r3, r7
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005b9e:	69fb      	ldr	r3, [r7, #28]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005ba4:	69fb      	ldr	r3, [r7, #28]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005baa:	231a      	movs	r3, #26
 8005bac:	2218      	movs	r2, #24
 8005bae:	189b      	adds	r3, r3, r2
 8005bb0:	19db      	adds	r3, r3, r7
 8005bb2:	781b      	ldrb	r3, [r3, #0]
}
 8005bb4:	0018      	movs	r0, r3
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	b00e      	add	sp, #56	@ 0x38
 8005bba:	bdb0      	pop	{r4, r5, r7, pc}
 8005bbc:	08006fcc 	.word	0x08006fcc
 8005bc0:	40021000 	.word	0x40021000
 8005bc4:	003d0900 	.word	0x003d0900
 8005bc8:	00f42400 	.word	0x00f42400
 8005bcc:	08006ff0 	.word	0x08006ff0

08005bd0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b082      	sub	sp, #8
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bdc:	2208      	movs	r2, #8
 8005bde:	4013      	ands	r3, r2
 8005be0:	d00b      	beq.n	8005bfa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	685b      	ldr	r3, [r3, #4]
 8005be8:	4a4a      	ldr	r2, [pc, #296]	@ (8005d14 <UART_AdvFeatureConfig+0x144>)
 8005bea:	4013      	ands	r3, r2
 8005bec:	0019      	movs	r1, r3
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	430a      	orrs	r2, r1
 8005bf8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bfe:	2201      	movs	r2, #1
 8005c00:	4013      	ands	r3, r2
 8005c02:	d00b      	beq.n	8005c1c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	4a43      	ldr	r2, [pc, #268]	@ (8005d18 <UART_AdvFeatureConfig+0x148>)
 8005c0c:	4013      	ands	r3, r2
 8005c0e:	0019      	movs	r1, r3
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	430a      	orrs	r2, r1
 8005c1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c20:	2202      	movs	r2, #2
 8005c22:	4013      	ands	r3, r2
 8005c24:	d00b      	beq.n	8005c3e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	685b      	ldr	r3, [r3, #4]
 8005c2c:	4a3b      	ldr	r2, [pc, #236]	@ (8005d1c <UART_AdvFeatureConfig+0x14c>)
 8005c2e:	4013      	ands	r3, r2
 8005c30:	0019      	movs	r1, r3
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	430a      	orrs	r2, r1
 8005c3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c42:	2204      	movs	r2, #4
 8005c44:	4013      	ands	r3, r2
 8005c46:	d00b      	beq.n	8005c60 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	4a34      	ldr	r2, [pc, #208]	@ (8005d20 <UART_AdvFeatureConfig+0x150>)
 8005c50:	4013      	ands	r3, r2
 8005c52:	0019      	movs	r1, r3
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	430a      	orrs	r2, r1
 8005c5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c64:	2210      	movs	r2, #16
 8005c66:	4013      	ands	r3, r2
 8005c68:	d00b      	beq.n	8005c82 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	689b      	ldr	r3, [r3, #8]
 8005c70:	4a2c      	ldr	r2, [pc, #176]	@ (8005d24 <UART_AdvFeatureConfig+0x154>)
 8005c72:	4013      	ands	r3, r2
 8005c74:	0019      	movs	r1, r3
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	430a      	orrs	r2, r1
 8005c80:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c86:	2220      	movs	r2, #32
 8005c88:	4013      	ands	r3, r2
 8005c8a:	d00b      	beq.n	8005ca4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	689b      	ldr	r3, [r3, #8]
 8005c92:	4a25      	ldr	r2, [pc, #148]	@ (8005d28 <UART_AdvFeatureConfig+0x158>)
 8005c94:	4013      	ands	r3, r2
 8005c96:	0019      	movs	r1, r3
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	430a      	orrs	r2, r1
 8005ca2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ca8:	2240      	movs	r2, #64	@ 0x40
 8005caa:	4013      	ands	r3, r2
 8005cac:	d01d      	beq.n	8005cea <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	4a1d      	ldr	r2, [pc, #116]	@ (8005d2c <UART_AdvFeatureConfig+0x15c>)
 8005cb6:	4013      	ands	r3, r2
 8005cb8:	0019      	movs	r1, r3
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	430a      	orrs	r2, r1
 8005cc4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005cca:	2380      	movs	r3, #128	@ 0x80
 8005ccc:	035b      	lsls	r3, r3, #13
 8005cce:	429a      	cmp	r2, r3
 8005cd0:	d10b      	bne.n	8005cea <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	685b      	ldr	r3, [r3, #4]
 8005cd8:	4a15      	ldr	r2, [pc, #84]	@ (8005d30 <UART_AdvFeatureConfig+0x160>)
 8005cda:	4013      	ands	r3, r2
 8005cdc:	0019      	movs	r1, r3
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	430a      	orrs	r2, r1
 8005ce8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cee:	2280      	movs	r2, #128	@ 0x80
 8005cf0:	4013      	ands	r3, r2
 8005cf2:	d00b      	beq.n	8005d0c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	4a0e      	ldr	r2, [pc, #56]	@ (8005d34 <UART_AdvFeatureConfig+0x164>)
 8005cfc:	4013      	ands	r3, r2
 8005cfe:	0019      	movs	r1, r3
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	430a      	orrs	r2, r1
 8005d0a:	605a      	str	r2, [r3, #4]
  }
}
 8005d0c:	46c0      	nop			@ (mov r8, r8)
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	b002      	add	sp, #8
 8005d12:	bd80      	pop	{r7, pc}
 8005d14:	ffff7fff 	.word	0xffff7fff
 8005d18:	fffdffff 	.word	0xfffdffff
 8005d1c:	fffeffff 	.word	0xfffeffff
 8005d20:	fffbffff 	.word	0xfffbffff
 8005d24:	ffffefff 	.word	0xffffefff
 8005d28:	ffffdfff 	.word	0xffffdfff
 8005d2c:	ffefffff 	.word	0xffefffff
 8005d30:	ff9fffff 	.word	0xff9fffff
 8005d34:	fff7ffff 	.word	0xfff7ffff

08005d38 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b092      	sub	sp, #72	@ 0x48
 8005d3c:	af02      	add	r7, sp, #8
 8005d3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2284      	movs	r2, #132	@ 0x84
 8005d44:	2100      	movs	r1, #0
 8005d46:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005d48:	f7fb ffc0 	bl	8001ccc <HAL_GetTick>
 8005d4c:	0003      	movs	r3, r0
 8005d4e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	2208      	movs	r2, #8
 8005d58:	4013      	ands	r3, r2
 8005d5a:	2b08      	cmp	r3, #8
 8005d5c:	d12c      	bne.n	8005db8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d60:	2280      	movs	r2, #128	@ 0x80
 8005d62:	0391      	lsls	r1, r2, #14
 8005d64:	6878      	ldr	r0, [r7, #4]
 8005d66:	4a46      	ldr	r2, [pc, #280]	@ (8005e80 <UART_CheckIdleState+0x148>)
 8005d68:	9200      	str	r2, [sp, #0]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	f000 f88c 	bl	8005e88 <UART_WaitOnFlagUntilTimeout>
 8005d70:	1e03      	subs	r3, r0, #0
 8005d72:	d021      	beq.n	8005db8 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d74:	f3ef 8310 	mrs	r3, PRIMASK
 8005d78:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8005d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005d7c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005d7e:	2301      	movs	r3, #1
 8005d80:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d84:	f383 8810 	msr	PRIMASK, r3
}
 8005d88:	46c0      	nop			@ (mov r8, r8)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	681a      	ldr	r2, [r3, #0]
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	2180      	movs	r1, #128	@ 0x80
 8005d96:	438a      	bics	r2, r1
 8005d98:	601a      	str	r2, [r3, #0]
 8005d9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005da0:	f383 8810 	msr	PRIMASK, r3
}
 8005da4:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2220      	movs	r2, #32
 8005daa:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2278      	movs	r2, #120	@ 0x78
 8005db0:	2100      	movs	r1, #0
 8005db2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005db4:	2303      	movs	r3, #3
 8005db6:	e05f      	b.n	8005e78 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	2204      	movs	r2, #4
 8005dc0:	4013      	ands	r3, r2
 8005dc2:	2b04      	cmp	r3, #4
 8005dc4:	d146      	bne.n	8005e54 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005dc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005dc8:	2280      	movs	r2, #128	@ 0x80
 8005dca:	03d1      	lsls	r1, r2, #15
 8005dcc:	6878      	ldr	r0, [r7, #4]
 8005dce:	4a2c      	ldr	r2, [pc, #176]	@ (8005e80 <UART_CheckIdleState+0x148>)
 8005dd0:	9200      	str	r2, [sp, #0]
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	f000 f858 	bl	8005e88 <UART_WaitOnFlagUntilTimeout>
 8005dd8:	1e03      	subs	r3, r0, #0
 8005dda:	d03b      	beq.n	8005e54 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ddc:	f3ef 8310 	mrs	r3, PRIMASK
 8005de0:	60fb      	str	r3, [r7, #12]
  return(result);
 8005de2:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005de4:	637b      	str	r3, [r7, #52]	@ 0x34
 8005de6:	2301      	movs	r3, #1
 8005de8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	f383 8810 	msr	PRIMASK, r3
}
 8005df0:	46c0      	nop			@ (mov r8, r8)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	681a      	ldr	r2, [r3, #0]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	4921      	ldr	r1, [pc, #132]	@ (8005e84 <UART_CheckIdleState+0x14c>)
 8005dfe:	400a      	ands	r2, r1
 8005e00:	601a      	str	r2, [r3, #0]
 8005e02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e04:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	f383 8810 	msr	PRIMASK, r3
}
 8005e0c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e0e:	f3ef 8310 	mrs	r3, PRIMASK
 8005e12:	61bb      	str	r3, [r7, #24]
  return(result);
 8005e14:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e16:	633b      	str	r3, [r7, #48]	@ 0x30
 8005e18:	2301      	movs	r3, #1
 8005e1a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e1c:	69fb      	ldr	r3, [r7, #28]
 8005e1e:	f383 8810 	msr	PRIMASK, r3
}
 8005e22:	46c0      	nop			@ (mov r8, r8)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	689a      	ldr	r2, [r3, #8]
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	2101      	movs	r1, #1
 8005e30:	438a      	bics	r2, r1
 8005e32:	609a      	str	r2, [r3, #8]
 8005e34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e36:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e38:	6a3b      	ldr	r3, [r7, #32]
 8005e3a:	f383 8810 	msr	PRIMASK, r3
}
 8005e3e:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2280      	movs	r2, #128	@ 0x80
 8005e44:	2120      	movs	r1, #32
 8005e46:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2278      	movs	r2, #120	@ 0x78
 8005e4c:	2100      	movs	r1, #0
 8005e4e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e50:	2303      	movs	r3, #3
 8005e52:	e011      	b.n	8005e78 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2220      	movs	r2, #32
 8005e58:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2280      	movs	r2, #128	@ 0x80
 8005e5e:	2120      	movs	r1, #32
 8005e60:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2200      	movs	r2, #0
 8005e66:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2278      	movs	r2, #120	@ 0x78
 8005e72:	2100      	movs	r1, #0
 8005e74:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005e76:	2300      	movs	r3, #0
}
 8005e78:	0018      	movs	r0, r3
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	b010      	add	sp, #64	@ 0x40
 8005e7e:	bd80      	pop	{r7, pc}
 8005e80:	01ffffff 	.word	0x01ffffff
 8005e84:	fffffedf 	.word	0xfffffedf

08005e88 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b084      	sub	sp, #16
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	60f8      	str	r0, [r7, #12]
 8005e90:	60b9      	str	r1, [r7, #8]
 8005e92:	603b      	str	r3, [r7, #0]
 8005e94:	1dfb      	adds	r3, r7, #7
 8005e96:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e98:	e051      	b.n	8005f3e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e9a:	69bb      	ldr	r3, [r7, #24]
 8005e9c:	3301      	adds	r3, #1
 8005e9e:	d04e      	beq.n	8005f3e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ea0:	f7fb ff14 	bl	8001ccc <HAL_GetTick>
 8005ea4:	0002      	movs	r2, r0
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	1ad3      	subs	r3, r2, r3
 8005eaa:	69ba      	ldr	r2, [r7, #24]
 8005eac:	429a      	cmp	r2, r3
 8005eae:	d302      	bcc.n	8005eb6 <UART_WaitOnFlagUntilTimeout+0x2e>
 8005eb0:	69bb      	ldr	r3, [r7, #24]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d101      	bne.n	8005eba <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8005eb6:	2303      	movs	r3, #3
 8005eb8:	e051      	b.n	8005f5e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	2204      	movs	r2, #4
 8005ec2:	4013      	ands	r3, r2
 8005ec4:	d03b      	beq.n	8005f3e <UART_WaitOnFlagUntilTimeout+0xb6>
 8005ec6:	68bb      	ldr	r3, [r7, #8]
 8005ec8:	2b80      	cmp	r3, #128	@ 0x80
 8005eca:	d038      	beq.n	8005f3e <UART_WaitOnFlagUntilTimeout+0xb6>
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	2b40      	cmp	r3, #64	@ 0x40
 8005ed0:	d035      	beq.n	8005f3e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	69db      	ldr	r3, [r3, #28]
 8005ed8:	2208      	movs	r2, #8
 8005eda:	4013      	ands	r3, r2
 8005edc:	2b08      	cmp	r3, #8
 8005ede:	d111      	bne.n	8005f04 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	2208      	movs	r2, #8
 8005ee6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	0018      	movs	r0, r3
 8005eec:	f000 f83c 	bl	8005f68 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2284      	movs	r2, #132	@ 0x84
 8005ef4:	2108      	movs	r1, #8
 8005ef6:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	2278      	movs	r2, #120	@ 0x78
 8005efc:	2100      	movs	r1, #0
 8005efe:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005f00:	2301      	movs	r3, #1
 8005f02:	e02c      	b.n	8005f5e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	69da      	ldr	r2, [r3, #28]
 8005f0a:	2380      	movs	r3, #128	@ 0x80
 8005f0c:	011b      	lsls	r3, r3, #4
 8005f0e:	401a      	ands	r2, r3
 8005f10:	2380      	movs	r3, #128	@ 0x80
 8005f12:	011b      	lsls	r3, r3, #4
 8005f14:	429a      	cmp	r2, r3
 8005f16:	d112      	bne.n	8005f3e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	2280      	movs	r2, #128	@ 0x80
 8005f1e:	0112      	lsls	r2, r2, #4
 8005f20:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	0018      	movs	r0, r3
 8005f26:	f000 f81f 	bl	8005f68 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	2284      	movs	r2, #132	@ 0x84
 8005f2e:	2120      	movs	r1, #32
 8005f30:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	2278      	movs	r2, #120	@ 0x78
 8005f36:	2100      	movs	r1, #0
 8005f38:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005f3a:	2303      	movs	r3, #3
 8005f3c:	e00f      	b.n	8005f5e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	69db      	ldr	r3, [r3, #28]
 8005f44:	68ba      	ldr	r2, [r7, #8]
 8005f46:	4013      	ands	r3, r2
 8005f48:	68ba      	ldr	r2, [r7, #8]
 8005f4a:	1ad3      	subs	r3, r2, r3
 8005f4c:	425a      	negs	r2, r3
 8005f4e:	4153      	adcs	r3, r2
 8005f50:	b2db      	uxtb	r3, r3
 8005f52:	001a      	movs	r2, r3
 8005f54:	1dfb      	adds	r3, r7, #7
 8005f56:	781b      	ldrb	r3, [r3, #0]
 8005f58:	429a      	cmp	r2, r3
 8005f5a:	d09e      	beq.n	8005e9a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f5c:	2300      	movs	r3, #0
}
 8005f5e:	0018      	movs	r0, r3
 8005f60:	46bd      	mov	sp, r7
 8005f62:	b004      	add	sp, #16
 8005f64:	bd80      	pop	{r7, pc}
	...

08005f68 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b08e      	sub	sp, #56	@ 0x38
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f70:	f3ef 8310 	mrs	r3, PRIMASK
 8005f74:	617b      	str	r3, [r7, #20]
  return(result);
 8005f76:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f78:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f7e:	69bb      	ldr	r3, [r7, #24]
 8005f80:	f383 8810 	msr	PRIMASK, r3
}
 8005f84:	46c0      	nop			@ (mov r8, r8)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	681a      	ldr	r2, [r3, #0]
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4926      	ldr	r1, [pc, #152]	@ (800602c <UART_EndRxTransfer+0xc4>)
 8005f92:	400a      	ands	r2, r1
 8005f94:	601a      	str	r2, [r3, #0]
 8005f96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f98:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f9a:	69fb      	ldr	r3, [r7, #28]
 8005f9c:	f383 8810 	msr	PRIMASK, r3
}
 8005fa0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005fa2:	f3ef 8310 	mrs	r3, PRIMASK
 8005fa6:	623b      	str	r3, [r7, #32]
  return(result);
 8005fa8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005faa:	633b      	str	r3, [r7, #48]	@ 0x30
 8005fac:	2301      	movs	r3, #1
 8005fae:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fb2:	f383 8810 	msr	PRIMASK, r3
}
 8005fb6:	46c0      	nop			@ (mov r8, r8)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	689a      	ldr	r2, [r3, #8]
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	2101      	movs	r1, #1
 8005fc4:	438a      	bics	r2, r1
 8005fc6:	609a      	str	r2, [r3, #8]
 8005fc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fca:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fce:	f383 8810 	msr	PRIMASK, r3
}
 8005fd2:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005fd8:	2b01      	cmp	r3, #1
 8005fda:	d118      	bne.n	800600e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005fdc:	f3ef 8310 	mrs	r3, PRIMASK
 8005fe0:	60bb      	str	r3, [r7, #8]
  return(result);
 8005fe2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fe4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005fe6:	2301      	movs	r3, #1
 8005fe8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	f383 8810 	msr	PRIMASK, r3
}
 8005ff0:	46c0      	nop			@ (mov r8, r8)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	681a      	ldr	r2, [r3, #0]
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	2110      	movs	r1, #16
 8005ffe:	438a      	bics	r2, r1
 8006000:	601a      	str	r2, [r3, #0]
 8006002:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006004:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006006:	693b      	ldr	r3, [r7, #16]
 8006008:	f383 8810 	msr	PRIMASK, r3
}
 800600c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2280      	movs	r2, #128	@ 0x80
 8006012:	2120      	movs	r1, #32
 8006014:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2200      	movs	r2, #0
 800601a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2200      	movs	r2, #0
 8006020:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006022:	46c0      	nop			@ (mov r8, r8)
 8006024:	46bd      	mov	sp, r7
 8006026:	b00e      	add	sp, #56	@ 0x38
 8006028:	bd80      	pop	{r7, pc}
 800602a:	46c0      	nop			@ (mov r8, r8)
 800602c:	fffffedf 	.word	0xfffffedf

08006030 <HAL_UARTEx_ReceiveToIdle>:
  * @param Timeout Timeout duration expressed in ms (covers the whole reception sequence).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint16_t *RxLen,
                                           uint32_t Timeout)
{
 8006030:	b580      	push	{r7, lr}
 8006032:	b088      	sub	sp, #32
 8006034:	af00      	add	r7, sp, #0
 8006036:	60f8      	str	r0, [r7, #12]
 8006038:	60b9      	str	r1, [r7, #8]
 800603a:	603b      	str	r3, [r7, #0]
 800603c:	1dbb      	adds	r3, r7, #6
 800603e:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	2280      	movs	r2, #128	@ 0x80
 8006044:	589b      	ldr	r3, [r3, r2]
 8006046:	2b20      	cmp	r3, #32
 8006048:	d000      	beq.n	800604c <HAL_UARTEx_ReceiveToIdle+0x1c>
 800604a:	e109      	b.n	8006260 <HAL_UARTEx_ReceiveToIdle+0x230>
  {
    if ((pData == NULL) || (Size == 0U))
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d003      	beq.n	800605a <HAL_UARTEx_ReceiveToIdle+0x2a>
 8006052:	1dbb      	adds	r3, r7, #6
 8006054:	881b      	ldrh	r3, [r3, #0]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d101      	bne.n	800605e <HAL_UARTEx_ReceiveToIdle+0x2e>
    {
      return  HAL_ERROR;
 800605a:	2301      	movs	r3, #1
 800605c:	e101      	b.n	8006262 <HAL_UARTEx_ReceiveToIdle+0x232>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data to be received from RDR will be
       handled through a uint16_t cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	689a      	ldr	r2, [r3, #8]
 8006062:	2380      	movs	r3, #128	@ 0x80
 8006064:	015b      	lsls	r3, r3, #5
 8006066:	429a      	cmp	r2, r3
 8006068:	d109      	bne.n	800607e <HAL_UARTEx_ReceiveToIdle+0x4e>
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	691b      	ldr	r3, [r3, #16]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d105      	bne.n	800607e <HAL_UARTEx_ReceiveToIdle+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	2201      	movs	r2, #1
 8006076:	4013      	ands	r3, r2
 8006078:	d001      	beq.n	800607e <HAL_UARTEx_ReceiveToIdle+0x4e>
      {
        return  HAL_ERROR;
 800607a:	2301      	movs	r3, #1
 800607c:	e0f1      	b.n	8006262 <HAL_UARTEx_ReceiveToIdle+0x232>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	2284      	movs	r2, #132	@ 0x84
 8006082:	2100      	movs	r1, #0
 8006084:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	2280      	movs	r2, #128	@ 0x80
 800608a:	2122      	movs	r1, #34	@ 0x22
 800608c:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	2201      	movs	r2, #1
 8006092:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	2200      	movs	r2, #0
 8006098:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800609a:	f7fb fe17 	bl	8001ccc <HAL_GetTick>
 800609e:	0003      	movs	r3, r0
 80060a0:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	1dba      	adds	r2, r7, #6
 80060a6:	2158      	movs	r1, #88	@ 0x58
 80060a8:	8812      	ldrh	r2, [r2, #0]
 80060aa:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	1dba      	adds	r2, r7, #6
 80060b0:	215a      	movs	r1, #90	@ 0x5a
 80060b2:	8812      	ldrh	r2, [r2, #0]
 80060b4:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	689a      	ldr	r2, [r3, #8]
 80060ba:	2380      	movs	r3, #128	@ 0x80
 80060bc:	015b      	lsls	r3, r3, #5
 80060be:	429a      	cmp	r2, r3
 80060c0:	d10d      	bne.n	80060de <HAL_UARTEx_ReceiveToIdle+0xae>
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	691b      	ldr	r3, [r3, #16]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d104      	bne.n	80060d4 <HAL_UARTEx_ReceiveToIdle+0xa4>
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	225c      	movs	r2, #92	@ 0x5c
 80060ce:	4967      	ldr	r1, [pc, #412]	@ (800626c <HAL_UARTEx_ReceiveToIdle+0x23c>)
 80060d0:	5299      	strh	r1, [r3, r2]
 80060d2:	e02e      	b.n	8006132 <HAL_UARTEx_ReceiveToIdle+0x102>
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	225c      	movs	r2, #92	@ 0x5c
 80060d8:	21ff      	movs	r1, #255	@ 0xff
 80060da:	5299      	strh	r1, [r3, r2]
 80060dc:	e029      	b.n	8006132 <HAL_UARTEx_ReceiveToIdle+0x102>
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	689b      	ldr	r3, [r3, #8]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d10d      	bne.n	8006102 <HAL_UARTEx_ReceiveToIdle+0xd2>
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	691b      	ldr	r3, [r3, #16]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d104      	bne.n	80060f8 <HAL_UARTEx_ReceiveToIdle+0xc8>
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	225c      	movs	r2, #92	@ 0x5c
 80060f2:	21ff      	movs	r1, #255	@ 0xff
 80060f4:	5299      	strh	r1, [r3, r2]
 80060f6:	e01c      	b.n	8006132 <HAL_UARTEx_ReceiveToIdle+0x102>
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	225c      	movs	r2, #92	@ 0x5c
 80060fc:	217f      	movs	r1, #127	@ 0x7f
 80060fe:	5299      	strh	r1, [r3, r2]
 8006100:	e017      	b.n	8006132 <HAL_UARTEx_ReceiveToIdle+0x102>
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	689a      	ldr	r2, [r3, #8]
 8006106:	2380      	movs	r3, #128	@ 0x80
 8006108:	055b      	lsls	r3, r3, #21
 800610a:	429a      	cmp	r2, r3
 800610c:	d10d      	bne.n	800612a <HAL_UARTEx_ReceiveToIdle+0xfa>
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	691b      	ldr	r3, [r3, #16]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d104      	bne.n	8006120 <HAL_UARTEx_ReceiveToIdle+0xf0>
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	225c      	movs	r2, #92	@ 0x5c
 800611a:	217f      	movs	r1, #127	@ 0x7f
 800611c:	5299      	strh	r1, [r3, r2]
 800611e:	e008      	b.n	8006132 <HAL_UARTEx_ReceiveToIdle+0x102>
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	225c      	movs	r2, #92	@ 0x5c
 8006124:	213f      	movs	r1, #63	@ 0x3f
 8006126:	5299      	strh	r1, [r3, r2]
 8006128:	e003      	b.n	8006132 <HAL_UARTEx_ReceiveToIdle+0x102>
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	225c      	movs	r2, #92	@ 0x5c
 800612e:	2100      	movs	r1, #0
 8006130:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8006132:	2312      	movs	r3, #18
 8006134:	18fb      	adds	r3, r7, r3
 8006136:	68fa      	ldr	r2, [r7, #12]
 8006138:	215c      	movs	r1, #92	@ 0x5c
 800613a:	5a52      	ldrh	r2, [r2, r1]
 800613c:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	689a      	ldr	r2, [r3, #8]
 8006142:	2380      	movs	r3, #128	@ 0x80
 8006144:	015b      	lsls	r3, r3, #5
 8006146:	429a      	cmp	r2, r3
 8006148:	d108      	bne.n	800615c <HAL_UARTEx_ReceiveToIdle+0x12c>
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	691b      	ldr	r3, [r3, #16]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d104      	bne.n	800615c <HAL_UARTEx_ReceiveToIdle+0x12c>
    {
      pdata8bits  = NULL;
 8006152:	2300      	movs	r3, #0
 8006154:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	61bb      	str	r3, [r7, #24]
 800615a:	e003      	b.n	8006164 <HAL_UARTEx_ReceiveToIdle+0x134>
    }
    else
    {
      pdata8bits  = pData;
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006160:	2300      	movs	r3, #0
 8006162:	61bb      	str	r3, [r7, #24]
    }

    /* Initialize output number of received elements */
    *RxLen = 0U;
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	2200      	movs	r2, #0
 8006168:	801a      	strh	r2, [r3, #0]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800616a:	e062      	b.n	8006232 <HAL_UARTEx_ReceiveToIdle+0x202>
    {
      /* Check if IDLE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	69db      	ldr	r3, [r3, #28]
 8006172:	2210      	movs	r2, #16
 8006174:	4013      	ands	r3, r2
 8006176:	2b10      	cmp	r3, #16
 8006178:	d110      	bne.n	800619c <HAL_UARTEx_ReceiveToIdle+0x16c>
      {
        /* Clear IDLE flag in ISR */
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	2210      	movs	r2, #16
 8006180:	621a      	str	r2, [r3, #32]

        /* If Set, but no data ever received, clear flag without exiting loop */
        /* If Set, and data has already been received, this means Idle Event is valid : End reception */
        if (*RxLen > 0U)
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	881b      	ldrh	r3, [r3, #0]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d008      	beq.n	800619c <HAL_UARTEx_ReceiveToIdle+0x16c>
        {
          huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2202      	movs	r2, #2
 800618e:	665a      	str	r2, [r3, #100]	@ 0x64
          huart->RxState = HAL_UART_STATE_READY;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	2280      	movs	r2, #128	@ 0x80
 8006194:	2120      	movs	r1, #32
 8006196:	5099      	str	r1, [r3, r2]

          return HAL_OK;
 8006198:	2300      	movs	r3, #0
 800619a:	e062      	b.n	8006262 <HAL_UARTEx_ReceiveToIdle+0x232>
        }
      }

      /* Check if RXNE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	69db      	ldr	r3, [r3, #28]
 80061a2:	2220      	movs	r2, #32
 80061a4:	4013      	ands	r3, r2
 80061a6:	2b20      	cmp	r3, #32
 80061a8:	d12f      	bne.n	800620a <HAL_UARTEx_ReceiveToIdle+0x1da>
      {
        if (pdata8bits == NULL)
 80061aa:	69fb      	ldr	r3, [r7, #28]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d10e      	bne.n	80061ce <HAL_UARTEx_ReceiveToIdle+0x19e>
        {
          *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061b6:	b29b      	uxth	r3, r3
 80061b8:	2212      	movs	r2, #18
 80061ba:	18ba      	adds	r2, r7, r2
 80061bc:	8812      	ldrh	r2, [r2, #0]
 80061be:	4013      	ands	r3, r2
 80061c0:	b29a      	uxth	r2, r3
 80061c2:	69bb      	ldr	r3, [r7, #24]
 80061c4:	801a      	strh	r2, [r3, #0]
          pdata16bits++;
 80061c6:	69bb      	ldr	r3, [r7, #24]
 80061c8:	3302      	adds	r3, #2
 80061ca:	61bb      	str	r3, [r7, #24]
 80061cc:	e00e      	b.n	80061ec <HAL_UARTEx_ReceiveToIdle+0x1bc>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061d4:	b2db      	uxtb	r3, r3
 80061d6:	2212      	movs	r2, #18
 80061d8:	18ba      	adds	r2, r7, r2
 80061da:	8812      	ldrh	r2, [r2, #0]
 80061dc:	b2d2      	uxtb	r2, r2
 80061de:	4013      	ands	r3, r2
 80061e0:	b2da      	uxtb	r2, r3
 80061e2:	69fb      	ldr	r3, [r7, #28]
 80061e4:	701a      	strb	r2, [r3, #0]
          pdata8bits++;
 80061e6:	69fb      	ldr	r3, [r7, #28]
 80061e8:	3301      	adds	r3, #1
 80061ea:	61fb      	str	r3, [r7, #28]
        }
        /* Increment number of received elements */
        *RxLen += 1U;
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	881b      	ldrh	r3, [r3, #0]
 80061f0:	3301      	adds	r3, #1
 80061f2:	b29a      	uxth	r2, r3
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	801a      	strh	r2, [r3, #0]
        huart->RxXferCount--;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	225a      	movs	r2, #90	@ 0x5a
 80061fc:	5a9b      	ldrh	r3, [r3, r2]
 80061fe:	b29b      	uxth	r3, r3
 8006200:	3b01      	subs	r3, #1
 8006202:	b299      	uxth	r1, r3
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	225a      	movs	r2, #90	@ 0x5a
 8006208:	5299      	strh	r1, [r3, r2]
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800620a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800620c:	3301      	adds	r3, #1
 800620e:	d010      	beq.n	8006232 <HAL_UARTEx_ReceiveToIdle+0x202>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006210:	f7fb fd5c 	bl	8001ccc <HAL_GetTick>
 8006214:	0002      	movs	r2, r0
 8006216:	697b      	ldr	r3, [r7, #20]
 8006218:	1ad3      	subs	r3, r2, r3
 800621a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800621c:	429a      	cmp	r2, r3
 800621e:	d302      	bcc.n	8006226 <HAL_UARTEx_ReceiveToIdle+0x1f6>
 8006220:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006222:	2b00      	cmp	r3, #0
 8006224:	d105      	bne.n	8006232 <HAL_UARTEx_ReceiveToIdle+0x202>
        {
          huart->RxState = HAL_UART_STATE_READY;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	2280      	movs	r2, #128	@ 0x80
 800622a:	2120      	movs	r1, #32
 800622c:	5099      	str	r1, [r3, r2]

          return HAL_TIMEOUT;
 800622e:	2303      	movs	r3, #3
 8006230:	e017      	b.n	8006262 <HAL_UARTEx_ReceiveToIdle+0x232>
    while (huart->RxXferCount > 0U)
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	225a      	movs	r2, #90	@ 0x5a
 8006236:	5a9b      	ldrh	r3, [r3, r2]
 8006238:	b29b      	uxth	r3, r3
 800623a:	2b00      	cmp	r3, #0
 800623c:	d196      	bne.n	800616c <HAL_UARTEx_ReceiveToIdle+0x13c>
        }
      }
    }

    /* Set number of received elements in output parameter : RxLen */
    *RxLen = huart->RxXferSize - huart->RxXferCount;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	2258      	movs	r2, #88	@ 0x58
 8006242:	5a9a      	ldrh	r2, [r3, r2]
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	215a      	movs	r1, #90	@ 0x5a
 8006248:	5a5b      	ldrh	r3, [r3, r1]
 800624a:	b29b      	uxth	r3, r3
 800624c:	1ad3      	subs	r3, r2, r3
 800624e:	b29a      	uxth	r2, r3
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	801a      	strh	r2, [r3, #0]
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	2280      	movs	r2, #128	@ 0x80
 8006258:	2120      	movs	r1, #32
 800625a:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800625c:	2300      	movs	r3, #0
 800625e:	e000      	b.n	8006262 <HAL_UARTEx_ReceiveToIdle+0x232>
  }
  else
  {
    return HAL_BUSY;
 8006260:	2302      	movs	r3, #2
  }
}
 8006262:	0018      	movs	r0, r3
 8006264:	46bd      	mov	sp, r7
 8006266:	b008      	add	sp, #32
 8006268:	bd80      	pop	{r7, pc}
 800626a:	46c0      	nop			@ (mov r8, r8)
 800626c:	000001ff 	.word	0x000001ff

08006270 <sniprintf>:
 8006270:	b40c      	push	{r2, r3}
 8006272:	b530      	push	{r4, r5, lr}
 8006274:	4b18      	ldr	r3, [pc, #96]	@ (80062d8 <sniprintf+0x68>)
 8006276:	000c      	movs	r4, r1
 8006278:	681d      	ldr	r5, [r3, #0]
 800627a:	b09d      	sub	sp, #116	@ 0x74
 800627c:	2900      	cmp	r1, #0
 800627e:	da08      	bge.n	8006292 <sniprintf+0x22>
 8006280:	238b      	movs	r3, #139	@ 0x8b
 8006282:	2001      	movs	r0, #1
 8006284:	602b      	str	r3, [r5, #0]
 8006286:	4240      	negs	r0, r0
 8006288:	b01d      	add	sp, #116	@ 0x74
 800628a:	bc30      	pop	{r4, r5}
 800628c:	bc08      	pop	{r3}
 800628e:	b002      	add	sp, #8
 8006290:	4718      	bx	r3
 8006292:	2382      	movs	r3, #130	@ 0x82
 8006294:	466a      	mov	r2, sp
 8006296:	009b      	lsls	r3, r3, #2
 8006298:	8293      	strh	r3, [r2, #20]
 800629a:	2300      	movs	r3, #0
 800629c:	9002      	str	r0, [sp, #8]
 800629e:	931b      	str	r3, [sp, #108]	@ 0x6c
 80062a0:	9006      	str	r0, [sp, #24]
 80062a2:	4299      	cmp	r1, r3
 80062a4:	d000      	beq.n	80062a8 <sniprintf+0x38>
 80062a6:	1e4b      	subs	r3, r1, #1
 80062a8:	9304      	str	r3, [sp, #16]
 80062aa:	9307      	str	r3, [sp, #28]
 80062ac:	2301      	movs	r3, #1
 80062ae:	466a      	mov	r2, sp
 80062b0:	425b      	negs	r3, r3
 80062b2:	82d3      	strh	r3, [r2, #22]
 80062b4:	0028      	movs	r0, r5
 80062b6:	ab21      	add	r3, sp, #132	@ 0x84
 80062b8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80062ba:	a902      	add	r1, sp, #8
 80062bc:	9301      	str	r3, [sp, #4]
 80062be:	f000 fa0f 	bl	80066e0 <_svfiprintf_r>
 80062c2:	1c43      	adds	r3, r0, #1
 80062c4:	da01      	bge.n	80062ca <sniprintf+0x5a>
 80062c6:	238b      	movs	r3, #139	@ 0x8b
 80062c8:	602b      	str	r3, [r5, #0]
 80062ca:	2c00      	cmp	r4, #0
 80062cc:	d0dc      	beq.n	8006288 <sniprintf+0x18>
 80062ce:	2200      	movs	r2, #0
 80062d0:	9b02      	ldr	r3, [sp, #8]
 80062d2:	701a      	strb	r2, [r3, #0]
 80062d4:	e7d8      	b.n	8006288 <sniprintf+0x18>
 80062d6:	46c0      	nop			@ (mov r8, r8)
 80062d8:	2000000c 	.word	0x2000000c

080062dc <siprintf>:
 80062dc:	b40e      	push	{r1, r2, r3}
 80062de:	b510      	push	{r4, lr}
 80062e0:	2400      	movs	r4, #0
 80062e2:	490c      	ldr	r1, [pc, #48]	@ (8006314 <siprintf+0x38>)
 80062e4:	b09d      	sub	sp, #116	@ 0x74
 80062e6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80062e8:	9002      	str	r0, [sp, #8]
 80062ea:	9006      	str	r0, [sp, #24]
 80062ec:	9107      	str	r1, [sp, #28]
 80062ee:	9104      	str	r1, [sp, #16]
 80062f0:	4809      	ldr	r0, [pc, #36]	@ (8006318 <siprintf+0x3c>)
 80062f2:	490a      	ldr	r1, [pc, #40]	@ (800631c <siprintf+0x40>)
 80062f4:	cb04      	ldmia	r3!, {r2}
 80062f6:	9105      	str	r1, [sp, #20]
 80062f8:	6800      	ldr	r0, [r0, #0]
 80062fa:	a902      	add	r1, sp, #8
 80062fc:	9301      	str	r3, [sp, #4]
 80062fe:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006300:	f000 f9ee 	bl	80066e0 <_svfiprintf_r>
 8006304:	9b02      	ldr	r3, [sp, #8]
 8006306:	701c      	strb	r4, [r3, #0]
 8006308:	b01d      	add	sp, #116	@ 0x74
 800630a:	bc10      	pop	{r4}
 800630c:	bc08      	pop	{r3}
 800630e:	b003      	add	sp, #12
 8006310:	4718      	bx	r3
 8006312:	46c0      	nop			@ (mov r8, r8)
 8006314:	7fffffff 	.word	0x7fffffff
 8006318:	2000000c 	.word	0x2000000c
 800631c:	ffff0208 	.word	0xffff0208

08006320 <_vsniprintf_r>:
 8006320:	b530      	push	{r4, r5, lr}
 8006322:	0005      	movs	r5, r0
 8006324:	0014      	movs	r4, r2
 8006326:	0008      	movs	r0, r1
 8006328:	001a      	movs	r2, r3
 800632a:	b09b      	sub	sp, #108	@ 0x6c
 800632c:	2c00      	cmp	r4, #0
 800632e:	da05      	bge.n	800633c <_vsniprintf_r+0x1c>
 8006330:	238b      	movs	r3, #139	@ 0x8b
 8006332:	2001      	movs	r0, #1
 8006334:	602b      	str	r3, [r5, #0]
 8006336:	4240      	negs	r0, r0
 8006338:	b01b      	add	sp, #108	@ 0x6c
 800633a:	bd30      	pop	{r4, r5, pc}
 800633c:	2382      	movs	r3, #130	@ 0x82
 800633e:	4669      	mov	r1, sp
 8006340:	009b      	lsls	r3, r3, #2
 8006342:	818b      	strh	r3, [r1, #12]
 8006344:	2100      	movs	r1, #0
 8006346:	9000      	str	r0, [sp, #0]
 8006348:	9119      	str	r1, [sp, #100]	@ 0x64
 800634a:	9004      	str	r0, [sp, #16]
 800634c:	428c      	cmp	r4, r1
 800634e:	d000      	beq.n	8006352 <_vsniprintf_r+0x32>
 8006350:	1e61      	subs	r1, r4, #1
 8006352:	2301      	movs	r3, #1
 8006354:	9102      	str	r1, [sp, #8]
 8006356:	9105      	str	r1, [sp, #20]
 8006358:	4669      	mov	r1, sp
 800635a:	425b      	negs	r3, r3
 800635c:	81cb      	strh	r3, [r1, #14]
 800635e:	0028      	movs	r0, r5
 8006360:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8006362:	f000 f9bd 	bl	80066e0 <_svfiprintf_r>
 8006366:	1c43      	adds	r3, r0, #1
 8006368:	da01      	bge.n	800636e <_vsniprintf_r+0x4e>
 800636a:	238b      	movs	r3, #139	@ 0x8b
 800636c:	602b      	str	r3, [r5, #0]
 800636e:	2c00      	cmp	r4, #0
 8006370:	d0e2      	beq.n	8006338 <_vsniprintf_r+0x18>
 8006372:	2200      	movs	r2, #0
 8006374:	9b00      	ldr	r3, [sp, #0]
 8006376:	701a      	strb	r2, [r3, #0]
 8006378:	e7de      	b.n	8006338 <_vsniprintf_r+0x18>
	...

0800637c <vsniprintf>:
 800637c:	b513      	push	{r0, r1, r4, lr}
 800637e:	4c04      	ldr	r4, [pc, #16]	@ (8006390 <vsniprintf+0x14>)
 8006380:	9300      	str	r3, [sp, #0]
 8006382:	0013      	movs	r3, r2
 8006384:	000a      	movs	r2, r1
 8006386:	0001      	movs	r1, r0
 8006388:	6820      	ldr	r0, [r4, #0]
 800638a:	f7ff ffc9 	bl	8006320 <_vsniprintf_r>
 800638e:	bd16      	pop	{r1, r2, r4, pc}
 8006390:	2000000c 	.word	0x2000000c

08006394 <memset>:
 8006394:	0003      	movs	r3, r0
 8006396:	1882      	adds	r2, r0, r2
 8006398:	4293      	cmp	r3, r2
 800639a:	d100      	bne.n	800639e <memset+0xa>
 800639c:	4770      	bx	lr
 800639e:	7019      	strb	r1, [r3, #0]
 80063a0:	3301      	adds	r3, #1
 80063a2:	e7f9      	b.n	8006398 <memset+0x4>

080063a4 <strstr>:
 80063a4:	780a      	ldrb	r2, [r1, #0]
 80063a6:	b530      	push	{r4, r5, lr}
 80063a8:	2a00      	cmp	r2, #0
 80063aa:	d10c      	bne.n	80063c6 <strstr+0x22>
 80063ac:	bd30      	pop	{r4, r5, pc}
 80063ae:	429a      	cmp	r2, r3
 80063b0:	d108      	bne.n	80063c4 <strstr+0x20>
 80063b2:	2301      	movs	r3, #1
 80063b4:	5ccc      	ldrb	r4, [r1, r3]
 80063b6:	2c00      	cmp	r4, #0
 80063b8:	d0f8      	beq.n	80063ac <strstr+0x8>
 80063ba:	5cc5      	ldrb	r5, [r0, r3]
 80063bc:	42a5      	cmp	r5, r4
 80063be:	d101      	bne.n	80063c4 <strstr+0x20>
 80063c0:	3301      	adds	r3, #1
 80063c2:	e7f7      	b.n	80063b4 <strstr+0x10>
 80063c4:	3001      	adds	r0, #1
 80063c6:	7803      	ldrb	r3, [r0, #0]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d1f0      	bne.n	80063ae <strstr+0xa>
 80063cc:	0018      	movs	r0, r3
 80063ce:	e7ed      	b.n	80063ac <strstr+0x8>

080063d0 <__errno>:
 80063d0:	4b01      	ldr	r3, [pc, #4]	@ (80063d8 <__errno+0x8>)
 80063d2:	6818      	ldr	r0, [r3, #0]
 80063d4:	4770      	bx	lr
 80063d6:	46c0      	nop			@ (mov r8, r8)
 80063d8:	2000000c 	.word	0x2000000c

080063dc <__libc_init_array>:
 80063dc:	b570      	push	{r4, r5, r6, lr}
 80063de:	2600      	movs	r6, #0
 80063e0:	4c0c      	ldr	r4, [pc, #48]	@ (8006414 <__libc_init_array+0x38>)
 80063e2:	4d0d      	ldr	r5, [pc, #52]	@ (8006418 <__libc_init_array+0x3c>)
 80063e4:	1b64      	subs	r4, r4, r5
 80063e6:	10a4      	asrs	r4, r4, #2
 80063e8:	42a6      	cmp	r6, r4
 80063ea:	d109      	bne.n	8006400 <__libc_init_array+0x24>
 80063ec:	2600      	movs	r6, #0
 80063ee:	f000 fc61 	bl	8006cb4 <_init>
 80063f2:	4c0a      	ldr	r4, [pc, #40]	@ (800641c <__libc_init_array+0x40>)
 80063f4:	4d0a      	ldr	r5, [pc, #40]	@ (8006420 <__libc_init_array+0x44>)
 80063f6:	1b64      	subs	r4, r4, r5
 80063f8:	10a4      	asrs	r4, r4, #2
 80063fa:	42a6      	cmp	r6, r4
 80063fc:	d105      	bne.n	800640a <__libc_init_array+0x2e>
 80063fe:	bd70      	pop	{r4, r5, r6, pc}
 8006400:	00b3      	lsls	r3, r6, #2
 8006402:	58eb      	ldr	r3, [r5, r3]
 8006404:	4798      	blx	r3
 8006406:	3601      	adds	r6, #1
 8006408:	e7ee      	b.n	80063e8 <__libc_init_array+0xc>
 800640a:	00b3      	lsls	r3, r6, #2
 800640c:	58eb      	ldr	r3, [r5, r3]
 800640e:	4798      	blx	r3
 8006410:	3601      	adds	r6, #1
 8006412:	e7f2      	b.n	80063fa <__libc_init_array+0x1e>
 8006414:	08007050 	.word	0x08007050
 8006418:	08007050 	.word	0x08007050
 800641c:	08007054 	.word	0x08007054
 8006420:	08007050 	.word	0x08007050

08006424 <__retarget_lock_acquire_recursive>:
 8006424:	4770      	bx	lr

08006426 <__retarget_lock_release_recursive>:
 8006426:	4770      	bx	lr

08006428 <_free_r>:
 8006428:	b570      	push	{r4, r5, r6, lr}
 800642a:	0005      	movs	r5, r0
 800642c:	1e0c      	subs	r4, r1, #0
 800642e:	d010      	beq.n	8006452 <_free_r+0x2a>
 8006430:	3c04      	subs	r4, #4
 8006432:	6823      	ldr	r3, [r4, #0]
 8006434:	2b00      	cmp	r3, #0
 8006436:	da00      	bge.n	800643a <_free_r+0x12>
 8006438:	18e4      	adds	r4, r4, r3
 800643a:	0028      	movs	r0, r5
 800643c:	f000 f8e0 	bl	8006600 <__malloc_lock>
 8006440:	4a1d      	ldr	r2, [pc, #116]	@ (80064b8 <_free_r+0x90>)
 8006442:	6813      	ldr	r3, [r2, #0]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d105      	bne.n	8006454 <_free_r+0x2c>
 8006448:	6063      	str	r3, [r4, #4]
 800644a:	6014      	str	r4, [r2, #0]
 800644c:	0028      	movs	r0, r5
 800644e:	f000 f8df 	bl	8006610 <__malloc_unlock>
 8006452:	bd70      	pop	{r4, r5, r6, pc}
 8006454:	42a3      	cmp	r3, r4
 8006456:	d908      	bls.n	800646a <_free_r+0x42>
 8006458:	6820      	ldr	r0, [r4, #0]
 800645a:	1821      	adds	r1, r4, r0
 800645c:	428b      	cmp	r3, r1
 800645e:	d1f3      	bne.n	8006448 <_free_r+0x20>
 8006460:	6819      	ldr	r1, [r3, #0]
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	1809      	adds	r1, r1, r0
 8006466:	6021      	str	r1, [r4, #0]
 8006468:	e7ee      	b.n	8006448 <_free_r+0x20>
 800646a:	001a      	movs	r2, r3
 800646c:	685b      	ldr	r3, [r3, #4]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d001      	beq.n	8006476 <_free_r+0x4e>
 8006472:	42a3      	cmp	r3, r4
 8006474:	d9f9      	bls.n	800646a <_free_r+0x42>
 8006476:	6811      	ldr	r1, [r2, #0]
 8006478:	1850      	adds	r0, r2, r1
 800647a:	42a0      	cmp	r0, r4
 800647c:	d10b      	bne.n	8006496 <_free_r+0x6e>
 800647e:	6820      	ldr	r0, [r4, #0]
 8006480:	1809      	adds	r1, r1, r0
 8006482:	1850      	adds	r0, r2, r1
 8006484:	6011      	str	r1, [r2, #0]
 8006486:	4283      	cmp	r3, r0
 8006488:	d1e0      	bne.n	800644c <_free_r+0x24>
 800648a:	6818      	ldr	r0, [r3, #0]
 800648c:	685b      	ldr	r3, [r3, #4]
 800648e:	1841      	adds	r1, r0, r1
 8006490:	6011      	str	r1, [r2, #0]
 8006492:	6053      	str	r3, [r2, #4]
 8006494:	e7da      	b.n	800644c <_free_r+0x24>
 8006496:	42a0      	cmp	r0, r4
 8006498:	d902      	bls.n	80064a0 <_free_r+0x78>
 800649a:	230c      	movs	r3, #12
 800649c:	602b      	str	r3, [r5, #0]
 800649e:	e7d5      	b.n	800644c <_free_r+0x24>
 80064a0:	6820      	ldr	r0, [r4, #0]
 80064a2:	1821      	adds	r1, r4, r0
 80064a4:	428b      	cmp	r3, r1
 80064a6:	d103      	bne.n	80064b0 <_free_r+0x88>
 80064a8:	6819      	ldr	r1, [r3, #0]
 80064aa:	685b      	ldr	r3, [r3, #4]
 80064ac:	1809      	adds	r1, r1, r0
 80064ae:	6021      	str	r1, [r4, #0]
 80064b0:	6063      	str	r3, [r4, #4]
 80064b2:	6054      	str	r4, [r2, #4]
 80064b4:	e7ca      	b.n	800644c <_free_r+0x24>
 80064b6:	46c0      	nop			@ (mov r8, r8)
 80064b8:	200003c4 	.word	0x200003c4

080064bc <sbrk_aligned>:
 80064bc:	b570      	push	{r4, r5, r6, lr}
 80064be:	4e0f      	ldr	r6, [pc, #60]	@ (80064fc <sbrk_aligned+0x40>)
 80064c0:	000d      	movs	r5, r1
 80064c2:	6831      	ldr	r1, [r6, #0]
 80064c4:	0004      	movs	r4, r0
 80064c6:	2900      	cmp	r1, #0
 80064c8:	d102      	bne.n	80064d0 <sbrk_aligned+0x14>
 80064ca:	f000 fb95 	bl	8006bf8 <_sbrk_r>
 80064ce:	6030      	str	r0, [r6, #0]
 80064d0:	0029      	movs	r1, r5
 80064d2:	0020      	movs	r0, r4
 80064d4:	f000 fb90 	bl	8006bf8 <_sbrk_r>
 80064d8:	1c43      	adds	r3, r0, #1
 80064da:	d103      	bne.n	80064e4 <sbrk_aligned+0x28>
 80064dc:	2501      	movs	r5, #1
 80064de:	426d      	negs	r5, r5
 80064e0:	0028      	movs	r0, r5
 80064e2:	bd70      	pop	{r4, r5, r6, pc}
 80064e4:	2303      	movs	r3, #3
 80064e6:	1cc5      	adds	r5, r0, #3
 80064e8:	439d      	bics	r5, r3
 80064ea:	42a8      	cmp	r0, r5
 80064ec:	d0f8      	beq.n	80064e0 <sbrk_aligned+0x24>
 80064ee:	1a29      	subs	r1, r5, r0
 80064f0:	0020      	movs	r0, r4
 80064f2:	f000 fb81 	bl	8006bf8 <_sbrk_r>
 80064f6:	3001      	adds	r0, #1
 80064f8:	d1f2      	bne.n	80064e0 <sbrk_aligned+0x24>
 80064fa:	e7ef      	b.n	80064dc <sbrk_aligned+0x20>
 80064fc:	200003c0 	.word	0x200003c0

08006500 <_malloc_r>:
 8006500:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006502:	2203      	movs	r2, #3
 8006504:	1ccb      	adds	r3, r1, #3
 8006506:	4393      	bics	r3, r2
 8006508:	3308      	adds	r3, #8
 800650a:	0005      	movs	r5, r0
 800650c:	001f      	movs	r7, r3
 800650e:	2b0c      	cmp	r3, #12
 8006510:	d234      	bcs.n	800657c <_malloc_r+0x7c>
 8006512:	270c      	movs	r7, #12
 8006514:	42b9      	cmp	r1, r7
 8006516:	d833      	bhi.n	8006580 <_malloc_r+0x80>
 8006518:	0028      	movs	r0, r5
 800651a:	f000 f871 	bl	8006600 <__malloc_lock>
 800651e:	4e37      	ldr	r6, [pc, #220]	@ (80065fc <_malloc_r+0xfc>)
 8006520:	6833      	ldr	r3, [r6, #0]
 8006522:	001c      	movs	r4, r3
 8006524:	2c00      	cmp	r4, #0
 8006526:	d12f      	bne.n	8006588 <_malloc_r+0x88>
 8006528:	0039      	movs	r1, r7
 800652a:	0028      	movs	r0, r5
 800652c:	f7ff ffc6 	bl	80064bc <sbrk_aligned>
 8006530:	0004      	movs	r4, r0
 8006532:	1c43      	adds	r3, r0, #1
 8006534:	d15f      	bne.n	80065f6 <_malloc_r+0xf6>
 8006536:	6834      	ldr	r4, [r6, #0]
 8006538:	9400      	str	r4, [sp, #0]
 800653a:	9b00      	ldr	r3, [sp, #0]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d14a      	bne.n	80065d6 <_malloc_r+0xd6>
 8006540:	2c00      	cmp	r4, #0
 8006542:	d052      	beq.n	80065ea <_malloc_r+0xea>
 8006544:	6823      	ldr	r3, [r4, #0]
 8006546:	0028      	movs	r0, r5
 8006548:	18e3      	adds	r3, r4, r3
 800654a:	9900      	ldr	r1, [sp, #0]
 800654c:	9301      	str	r3, [sp, #4]
 800654e:	f000 fb53 	bl	8006bf8 <_sbrk_r>
 8006552:	9b01      	ldr	r3, [sp, #4]
 8006554:	4283      	cmp	r3, r0
 8006556:	d148      	bne.n	80065ea <_malloc_r+0xea>
 8006558:	6823      	ldr	r3, [r4, #0]
 800655a:	0028      	movs	r0, r5
 800655c:	1aff      	subs	r7, r7, r3
 800655e:	0039      	movs	r1, r7
 8006560:	f7ff ffac 	bl	80064bc <sbrk_aligned>
 8006564:	3001      	adds	r0, #1
 8006566:	d040      	beq.n	80065ea <_malloc_r+0xea>
 8006568:	6823      	ldr	r3, [r4, #0]
 800656a:	19db      	adds	r3, r3, r7
 800656c:	6023      	str	r3, [r4, #0]
 800656e:	6833      	ldr	r3, [r6, #0]
 8006570:	685a      	ldr	r2, [r3, #4]
 8006572:	2a00      	cmp	r2, #0
 8006574:	d133      	bne.n	80065de <_malloc_r+0xde>
 8006576:	9b00      	ldr	r3, [sp, #0]
 8006578:	6033      	str	r3, [r6, #0]
 800657a:	e019      	b.n	80065b0 <_malloc_r+0xb0>
 800657c:	2b00      	cmp	r3, #0
 800657e:	dac9      	bge.n	8006514 <_malloc_r+0x14>
 8006580:	230c      	movs	r3, #12
 8006582:	602b      	str	r3, [r5, #0]
 8006584:	2000      	movs	r0, #0
 8006586:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006588:	6821      	ldr	r1, [r4, #0]
 800658a:	1bc9      	subs	r1, r1, r7
 800658c:	d420      	bmi.n	80065d0 <_malloc_r+0xd0>
 800658e:	290b      	cmp	r1, #11
 8006590:	d90a      	bls.n	80065a8 <_malloc_r+0xa8>
 8006592:	19e2      	adds	r2, r4, r7
 8006594:	6027      	str	r7, [r4, #0]
 8006596:	42a3      	cmp	r3, r4
 8006598:	d104      	bne.n	80065a4 <_malloc_r+0xa4>
 800659a:	6032      	str	r2, [r6, #0]
 800659c:	6863      	ldr	r3, [r4, #4]
 800659e:	6011      	str	r1, [r2, #0]
 80065a0:	6053      	str	r3, [r2, #4]
 80065a2:	e005      	b.n	80065b0 <_malloc_r+0xb0>
 80065a4:	605a      	str	r2, [r3, #4]
 80065a6:	e7f9      	b.n	800659c <_malloc_r+0x9c>
 80065a8:	6862      	ldr	r2, [r4, #4]
 80065aa:	42a3      	cmp	r3, r4
 80065ac:	d10e      	bne.n	80065cc <_malloc_r+0xcc>
 80065ae:	6032      	str	r2, [r6, #0]
 80065b0:	0028      	movs	r0, r5
 80065b2:	f000 f82d 	bl	8006610 <__malloc_unlock>
 80065b6:	0020      	movs	r0, r4
 80065b8:	2207      	movs	r2, #7
 80065ba:	300b      	adds	r0, #11
 80065bc:	1d23      	adds	r3, r4, #4
 80065be:	4390      	bics	r0, r2
 80065c0:	1ac2      	subs	r2, r0, r3
 80065c2:	4298      	cmp	r0, r3
 80065c4:	d0df      	beq.n	8006586 <_malloc_r+0x86>
 80065c6:	1a1b      	subs	r3, r3, r0
 80065c8:	50a3      	str	r3, [r4, r2]
 80065ca:	e7dc      	b.n	8006586 <_malloc_r+0x86>
 80065cc:	605a      	str	r2, [r3, #4]
 80065ce:	e7ef      	b.n	80065b0 <_malloc_r+0xb0>
 80065d0:	0023      	movs	r3, r4
 80065d2:	6864      	ldr	r4, [r4, #4]
 80065d4:	e7a6      	b.n	8006524 <_malloc_r+0x24>
 80065d6:	9c00      	ldr	r4, [sp, #0]
 80065d8:	6863      	ldr	r3, [r4, #4]
 80065da:	9300      	str	r3, [sp, #0]
 80065dc:	e7ad      	b.n	800653a <_malloc_r+0x3a>
 80065de:	001a      	movs	r2, r3
 80065e0:	685b      	ldr	r3, [r3, #4]
 80065e2:	42a3      	cmp	r3, r4
 80065e4:	d1fb      	bne.n	80065de <_malloc_r+0xde>
 80065e6:	2300      	movs	r3, #0
 80065e8:	e7da      	b.n	80065a0 <_malloc_r+0xa0>
 80065ea:	230c      	movs	r3, #12
 80065ec:	0028      	movs	r0, r5
 80065ee:	602b      	str	r3, [r5, #0]
 80065f0:	f000 f80e 	bl	8006610 <__malloc_unlock>
 80065f4:	e7c6      	b.n	8006584 <_malloc_r+0x84>
 80065f6:	6007      	str	r7, [r0, #0]
 80065f8:	e7da      	b.n	80065b0 <_malloc_r+0xb0>
 80065fa:	46c0      	nop			@ (mov r8, r8)
 80065fc:	200003c4 	.word	0x200003c4

08006600 <__malloc_lock>:
 8006600:	b510      	push	{r4, lr}
 8006602:	4802      	ldr	r0, [pc, #8]	@ (800660c <__malloc_lock+0xc>)
 8006604:	f7ff ff0e 	bl	8006424 <__retarget_lock_acquire_recursive>
 8006608:	bd10      	pop	{r4, pc}
 800660a:	46c0      	nop			@ (mov r8, r8)
 800660c:	200003bc 	.word	0x200003bc

08006610 <__malloc_unlock>:
 8006610:	b510      	push	{r4, lr}
 8006612:	4802      	ldr	r0, [pc, #8]	@ (800661c <__malloc_unlock+0xc>)
 8006614:	f7ff ff07 	bl	8006426 <__retarget_lock_release_recursive>
 8006618:	bd10      	pop	{r4, pc}
 800661a:	46c0      	nop			@ (mov r8, r8)
 800661c:	200003bc 	.word	0x200003bc

08006620 <__ssputs_r>:
 8006620:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006622:	688e      	ldr	r6, [r1, #8]
 8006624:	b085      	sub	sp, #20
 8006626:	001f      	movs	r7, r3
 8006628:	000c      	movs	r4, r1
 800662a:	680b      	ldr	r3, [r1, #0]
 800662c:	9002      	str	r0, [sp, #8]
 800662e:	9203      	str	r2, [sp, #12]
 8006630:	42be      	cmp	r6, r7
 8006632:	d830      	bhi.n	8006696 <__ssputs_r+0x76>
 8006634:	210c      	movs	r1, #12
 8006636:	5e62      	ldrsh	r2, [r4, r1]
 8006638:	2190      	movs	r1, #144	@ 0x90
 800663a:	00c9      	lsls	r1, r1, #3
 800663c:	420a      	tst	r2, r1
 800663e:	d028      	beq.n	8006692 <__ssputs_r+0x72>
 8006640:	2003      	movs	r0, #3
 8006642:	6921      	ldr	r1, [r4, #16]
 8006644:	1a5b      	subs	r3, r3, r1
 8006646:	9301      	str	r3, [sp, #4]
 8006648:	6963      	ldr	r3, [r4, #20]
 800664a:	4343      	muls	r3, r0
 800664c:	9801      	ldr	r0, [sp, #4]
 800664e:	0fdd      	lsrs	r5, r3, #31
 8006650:	18ed      	adds	r5, r5, r3
 8006652:	1c7b      	adds	r3, r7, #1
 8006654:	181b      	adds	r3, r3, r0
 8006656:	106d      	asrs	r5, r5, #1
 8006658:	42ab      	cmp	r3, r5
 800665a:	d900      	bls.n	800665e <__ssputs_r+0x3e>
 800665c:	001d      	movs	r5, r3
 800665e:	0552      	lsls	r2, r2, #21
 8006660:	d528      	bpl.n	80066b4 <__ssputs_r+0x94>
 8006662:	0029      	movs	r1, r5
 8006664:	9802      	ldr	r0, [sp, #8]
 8006666:	f7ff ff4b 	bl	8006500 <_malloc_r>
 800666a:	1e06      	subs	r6, r0, #0
 800666c:	d02c      	beq.n	80066c8 <__ssputs_r+0xa8>
 800666e:	9a01      	ldr	r2, [sp, #4]
 8006670:	6921      	ldr	r1, [r4, #16]
 8006672:	f000 fade 	bl	8006c32 <memcpy>
 8006676:	89a2      	ldrh	r2, [r4, #12]
 8006678:	4b18      	ldr	r3, [pc, #96]	@ (80066dc <__ssputs_r+0xbc>)
 800667a:	401a      	ands	r2, r3
 800667c:	2380      	movs	r3, #128	@ 0x80
 800667e:	4313      	orrs	r3, r2
 8006680:	81a3      	strh	r3, [r4, #12]
 8006682:	9b01      	ldr	r3, [sp, #4]
 8006684:	6126      	str	r6, [r4, #16]
 8006686:	18f6      	adds	r6, r6, r3
 8006688:	6026      	str	r6, [r4, #0]
 800668a:	003e      	movs	r6, r7
 800668c:	6165      	str	r5, [r4, #20]
 800668e:	1aed      	subs	r5, r5, r3
 8006690:	60a5      	str	r5, [r4, #8]
 8006692:	42be      	cmp	r6, r7
 8006694:	d900      	bls.n	8006698 <__ssputs_r+0x78>
 8006696:	003e      	movs	r6, r7
 8006698:	0032      	movs	r2, r6
 800669a:	9903      	ldr	r1, [sp, #12]
 800669c:	6820      	ldr	r0, [r4, #0]
 800669e:	f000 fa99 	bl	8006bd4 <memmove>
 80066a2:	2000      	movs	r0, #0
 80066a4:	68a3      	ldr	r3, [r4, #8]
 80066a6:	1b9b      	subs	r3, r3, r6
 80066a8:	60a3      	str	r3, [r4, #8]
 80066aa:	6823      	ldr	r3, [r4, #0]
 80066ac:	199b      	adds	r3, r3, r6
 80066ae:	6023      	str	r3, [r4, #0]
 80066b0:	b005      	add	sp, #20
 80066b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066b4:	002a      	movs	r2, r5
 80066b6:	9802      	ldr	r0, [sp, #8]
 80066b8:	f000 fac4 	bl	8006c44 <_realloc_r>
 80066bc:	1e06      	subs	r6, r0, #0
 80066be:	d1e0      	bne.n	8006682 <__ssputs_r+0x62>
 80066c0:	6921      	ldr	r1, [r4, #16]
 80066c2:	9802      	ldr	r0, [sp, #8]
 80066c4:	f7ff feb0 	bl	8006428 <_free_r>
 80066c8:	230c      	movs	r3, #12
 80066ca:	2001      	movs	r0, #1
 80066cc:	9a02      	ldr	r2, [sp, #8]
 80066ce:	4240      	negs	r0, r0
 80066d0:	6013      	str	r3, [r2, #0]
 80066d2:	89a2      	ldrh	r2, [r4, #12]
 80066d4:	3334      	adds	r3, #52	@ 0x34
 80066d6:	4313      	orrs	r3, r2
 80066d8:	81a3      	strh	r3, [r4, #12]
 80066da:	e7e9      	b.n	80066b0 <__ssputs_r+0x90>
 80066dc:	fffffb7f 	.word	0xfffffb7f

080066e0 <_svfiprintf_r>:
 80066e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80066e2:	b0a1      	sub	sp, #132	@ 0x84
 80066e4:	9003      	str	r0, [sp, #12]
 80066e6:	001d      	movs	r5, r3
 80066e8:	898b      	ldrh	r3, [r1, #12]
 80066ea:	000f      	movs	r7, r1
 80066ec:	0016      	movs	r6, r2
 80066ee:	061b      	lsls	r3, r3, #24
 80066f0:	d511      	bpl.n	8006716 <_svfiprintf_r+0x36>
 80066f2:	690b      	ldr	r3, [r1, #16]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d10e      	bne.n	8006716 <_svfiprintf_r+0x36>
 80066f8:	2140      	movs	r1, #64	@ 0x40
 80066fa:	f7ff ff01 	bl	8006500 <_malloc_r>
 80066fe:	6038      	str	r0, [r7, #0]
 8006700:	6138      	str	r0, [r7, #16]
 8006702:	2800      	cmp	r0, #0
 8006704:	d105      	bne.n	8006712 <_svfiprintf_r+0x32>
 8006706:	230c      	movs	r3, #12
 8006708:	9a03      	ldr	r2, [sp, #12]
 800670a:	6013      	str	r3, [r2, #0]
 800670c:	2001      	movs	r0, #1
 800670e:	4240      	negs	r0, r0
 8006710:	e0cf      	b.n	80068b2 <_svfiprintf_r+0x1d2>
 8006712:	2340      	movs	r3, #64	@ 0x40
 8006714:	617b      	str	r3, [r7, #20]
 8006716:	2300      	movs	r3, #0
 8006718:	ac08      	add	r4, sp, #32
 800671a:	6163      	str	r3, [r4, #20]
 800671c:	3320      	adds	r3, #32
 800671e:	7663      	strb	r3, [r4, #25]
 8006720:	3310      	adds	r3, #16
 8006722:	76a3      	strb	r3, [r4, #26]
 8006724:	9507      	str	r5, [sp, #28]
 8006726:	0035      	movs	r5, r6
 8006728:	782b      	ldrb	r3, [r5, #0]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d001      	beq.n	8006732 <_svfiprintf_r+0x52>
 800672e:	2b25      	cmp	r3, #37	@ 0x25
 8006730:	d148      	bne.n	80067c4 <_svfiprintf_r+0xe4>
 8006732:	1bab      	subs	r3, r5, r6
 8006734:	9305      	str	r3, [sp, #20]
 8006736:	42b5      	cmp	r5, r6
 8006738:	d00b      	beq.n	8006752 <_svfiprintf_r+0x72>
 800673a:	0032      	movs	r2, r6
 800673c:	0039      	movs	r1, r7
 800673e:	9803      	ldr	r0, [sp, #12]
 8006740:	f7ff ff6e 	bl	8006620 <__ssputs_r>
 8006744:	3001      	adds	r0, #1
 8006746:	d100      	bne.n	800674a <_svfiprintf_r+0x6a>
 8006748:	e0ae      	b.n	80068a8 <_svfiprintf_r+0x1c8>
 800674a:	6963      	ldr	r3, [r4, #20]
 800674c:	9a05      	ldr	r2, [sp, #20]
 800674e:	189b      	adds	r3, r3, r2
 8006750:	6163      	str	r3, [r4, #20]
 8006752:	782b      	ldrb	r3, [r5, #0]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d100      	bne.n	800675a <_svfiprintf_r+0x7a>
 8006758:	e0a6      	b.n	80068a8 <_svfiprintf_r+0x1c8>
 800675a:	2201      	movs	r2, #1
 800675c:	2300      	movs	r3, #0
 800675e:	4252      	negs	r2, r2
 8006760:	6062      	str	r2, [r4, #4]
 8006762:	a904      	add	r1, sp, #16
 8006764:	3254      	adds	r2, #84	@ 0x54
 8006766:	1852      	adds	r2, r2, r1
 8006768:	1c6e      	adds	r6, r5, #1
 800676a:	6023      	str	r3, [r4, #0]
 800676c:	60e3      	str	r3, [r4, #12]
 800676e:	60a3      	str	r3, [r4, #8]
 8006770:	7013      	strb	r3, [r2, #0]
 8006772:	65a3      	str	r3, [r4, #88]	@ 0x58
 8006774:	4b54      	ldr	r3, [pc, #336]	@ (80068c8 <_svfiprintf_r+0x1e8>)
 8006776:	2205      	movs	r2, #5
 8006778:	0018      	movs	r0, r3
 800677a:	7831      	ldrb	r1, [r6, #0]
 800677c:	9305      	str	r3, [sp, #20]
 800677e:	f000 fa4d 	bl	8006c1c <memchr>
 8006782:	1c75      	adds	r5, r6, #1
 8006784:	2800      	cmp	r0, #0
 8006786:	d11f      	bne.n	80067c8 <_svfiprintf_r+0xe8>
 8006788:	6822      	ldr	r2, [r4, #0]
 800678a:	06d3      	lsls	r3, r2, #27
 800678c:	d504      	bpl.n	8006798 <_svfiprintf_r+0xb8>
 800678e:	2353      	movs	r3, #83	@ 0x53
 8006790:	a904      	add	r1, sp, #16
 8006792:	185b      	adds	r3, r3, r1
 8006794:	2120      	movs	r1, #32
 8006796:	7019      	strb	r1, [r3, #0]
 8006798:	0713      	lsls	r3, r2, #28
 800679a:	d504      	bpl.n	80067a6 <_svfiprintf_r+0xc6>
 800679c:	2353      	movs	r3, #83	@ 0x53
 800679e:	a904      	add	r1, sp, #16
 80067a0:	185b      	adds	r3, r3, r1
 80067a2:	212b      	movs	r1, #43	@ 0x2b
 80067a4:	7019      	strb	r1, [r3, #0]
 80067a6:	7833      	ldrb	r3, [r6, #0]
 80067a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80067aa:	d016      	beq.n	80067da <_svfiprintf_r+0xfa>
 80067ac:	0035      	movs	r5, r6
 80067ae:	2100      	movs	r1, #0
 80067b0:	200a      	movs	r0, #10
 80067b2:	68e3      	ldr	r3, [r4, #12]
 80067b4:	782a      	ldrb	r2, [r5, #0]
 80067b6:	1c6e      	adds	r6, r5, #1
 80067b8:	3a30      	subs	r2, #48	@ 0x30
 80067ba:	2a09      	cmp	r2, #9
 80067bc:	d950      	bls.n	8006860 <_svfiprintf_r+0x180>
 80067be:	2900      	cmp	r1, #0
 80067c0:	d111      	bne.n	80067e6 <_svfiprintf_r+0x106>
 80067c2:	e017      	b.n	80067f4 <_svfiprintf_r+0x114>
 80067c4:	3501      	adds	r5, #1
 80067c6:	e7af      	b.n	8006728 <_svfiprintf_r+0x48>
 80067c8:	9b05      	ldr	r3, [sp, #20]
 80067ca:	6822      	ldr	r2, [r4, #0]
 80067cc:	1ac0      	subs	r0, r0, r3
 80067ce:	2301      	movs	r3, #1
 80067d0:	4083      	lsls	r3, r0
 80067d2:	4313      	orrs	r3, r2
 80067d4:	002e      	movs	r6, r5
 80067d6:	6023      	str	r3, [r4, #0]
 80067d8:	e7cc      	b.n	8006774 <_svfiprintf_r+0x94>
 80067da:	9b07      	ldr	r3, [sp, #28]
 80067dc:	1d19      	adds	r1, r3, #4
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	9107      	str	r1, [sp, #28]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	db01      	blt.n	80067ea <_svfiprintf_r+0x10a>
 80067e6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80067e8:	e004      	b.n	80067f4 <_svfiprintf_r+0x114>
 80067ea:	425b      	negs	r3, r3
 80067ec:	60e3      	str	r3, [r4, #12]
 80067ee:	2302      	movs	r3, #2
 80067f0:	4313      	orrs	r3, r2
 80067f2:	6023      	str	r3, [r4, #0]
 80067f4:	782b      	ldrb	r3, [r5, #0]
 80067f6:	2b2e      	cmp	r3, #46	@ 0x2e
 80067f8:	d10c      	bne.n	8006814 <_svfiprintf_r+0x134>
 80067fa:	786b      	ldrb	r3, [r5, #1]
 80067fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80067fe:	d134      	bne.n	800686a <_svfiprintf_r+0x18a>
 8006800:	9b07      	ldr	r3, [sp, #28]
 8006802:	3502      	adds	r5, #2
 8006804:	1d1a      	adds	r2, r3, #4
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	9207      	str	r2, [sp, #28]
 800680a:	2b00      	cmp	r3, #0
 800680c:	da01      	bge.n	8006812 <_svfiprintf_r+0x132>
 800680e:	2301      	movs	r3, #1
 8006810:	425b      	negs	r3, r3
 8006812:	9309      	str	r3, [sp, #36]	@ 0x24
 8006814:	4e2d      	ldr	r6, [pc, #180]	@ (80068cc <_svfiprintf_r+0x1ec>)
 8006816:	2203      	movs	r2, #3
 8006818:	0030      	movs	r0, r6
 800681a:	7829      	ldrb	r1, [r5, #0]
 800681c:	f000 f9fe 	bl	8006c1c <memchr>
 8006820:	2800      	cmp	r0, #0
 8006822:	d006      	beq.n	8006832 <_svfiprintf_r+0x152>
 8006824:	2340      	movs	r3, #64	@ 0x40
 8006826:	1b80      	subs	r0, r0, r6
 8006828:	4083      	lsls	r3, r0
 800682a:	6822      	ldr	r2, [r4, #0]
 800682c:	3501      	adds	r5, #1
 800682e:	4313      	orrs	r3, r2
 8006830:	6023      	str	r3, [r4, #0]
 8006832:	7829      	ldrb	r1, [r5, #0]
 8006834:	2206      	movs	r2, #6
 8006836:	4826      	ldr	r0, [pc, #152]	@ (80068d0 <_svfiprintf_r+0x1f0>)
 8006838:	1c6e      	adds	r6, r5, #1
 800683a:	7621      	strb	r1, [r4, #24]
 800683c:	f000 f9ee 	bl	8006c1c <memchr>
 8006840:	2800      	cmp	r0, #0
 8006842:	d038      	beq.n	80068b6 <_svfiprintf_r+0x1d6>
 8006844:	4b23      	ldr	r3, [pc, #140]	@ (80068d4 <_svfiprintf_r+0x1f4>)
 8006846:	2b00      	cmp	r3, #0
 8006848:	d122      	bne.n	8006890 <_svfiprintf_r+0x1b0>
 800684a:	2207      	movs	r2, #7
 800684c:	9b07      	ldr	r3, [sp, #28]
 800684e:	3307      	adds	r3, #7
 8006850:	4393      	bics	r3, r2
 8006852:	3308      	adds	r3, #8
 8006854:	9307      	str	r3, [sp, #28]
 8006856:	6963      	ldr	r3, [r4, #20]
 8006858:	9a04      	ldr	r2, [sp, #16]
 800685a:	189b      	adds	r3, r3, r2
 800685c:	6163      	str	r3, [r4, #20]
 800685e:	e762      	b.n	8006726 <_svfiprintf_r+0x46>
 8006860:	4343      	muls	r3, r0
 8006862:	0035      	movs	r5, r6
 8006864:	2101      	movs	r1, #1
 8006866:	189b      	adds	r3, r3, r2
 8006868:	e7a4      	b.n	80067b4 <_svfiprintf_r+0xd4>
 800686a:	2300      	movs	r3, #0
 800686c:	200a      	movs	r0, #10
 800686e:	0019      	movs	r1, r3
 8006870:	3501      	adds	r5, #1
 8006872:	6063      	str	r3, [r4, #4]
 8006874:	782a      	ldrb	r2, [r5, #0]
 8006876:	1c6e      	adds	r6, r5, #1
 8006878:	3a30      	subs	r2, #48	@ 0x30
 800687a:	2a09      	cmp	r2, #9
 800687c:	d903      	bls.n	8006886 <_svfiprintf_r+0x1a6>
 800687e:	2b00      	cmp	r3, #0
 8006880:	d0c8      	beq.n	8006814 <_svfiprintf_r+0x134>
 8006882:	9109      	str	r1, [sp, #36]	@ 0x24
 8006884:	e7c6      	b.n	8006814 <_svfiprintf_r+0x134>
 8006886:	4341      	muls	r1, r0
 8006888:	0035      	movs	r5, r6
 800688a:	2301      	movs	r3, #1
 800688c:	1889      	adds	r1, r1, r2
 800688e:	e7f1      	b.n	8006874 <_svfiprintf_r+0x194>
 8006890:	aa07      	add	r2, sp, #28
 8006892:	9200      	str	r2, [sp, #0]
 8006894:	0021      	movs	r1, r4
 8006896:	003a      	movs	r2, r7
 8006898:	4b0f      	ldr	r3, [pc, #60]	@ (80068d8 <_svfiprintf_r+0x1f8>)
 800689a:	9803      	ldr	r0, [sp, #12]
 800689c:	e000      	b.n	80068a0 <_svfiprintf_r+0x1c0>
 800689e:	bf00      	nop
 80068a0:	9004      	str	r0, [sp, #16]
 80068a2:	9b04      	ldr	r3, [sp, #16]
 80068a4:	3301      	adds	r3, #1
 80068a6:	d1d6      	bne.n	8006856 <_svfiprintf_r+0x176>
 80068a8:	89bb      	ldrh	r3, [r7, #12]
 80068aa:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80068ac:	065b      	lsls	r3, r3, #25
 80068ae:	d500      	bpl.n	80068b2 <_svfiprintf_r+0x1d2>
 80068b0:	e72c      	b.n	800670c <_svfiprintf_r+0x2c>
 80068b2:	b021      	add	sp, #132	@ 0x84
 80068b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80068b6:	aa07      	add	r2, sp, #28
 80068b8:	9200      	str	r2, [sp, #0]
 80068ba:	0021      	movs	r1, r4
 80068bc:	003a      	movs	r2, r7
 80068be:	4b06      	ldr	r3, [pc, #24]	@ (80068d8 <_svfiprintf_r+0x1f8>)
 80068c0:	9803      	ldr	r0, [sp, #12]
 80068c2:	f000 f87b 	bl	80069bc <_printf_i>
 80068c6:	e7eb      	b.n	80068a0 <_svfiprintf_r+0x1c0>
 80068c8:	08007014 	.word	0x08007014
 80068cc:	0800701a 	.word	0x0800701a
 80068d0:	0800701e 	.word	0x0800701e
 80068d4:	00000000 	.word	0x00000000
 80068d8:	08006621 	.word	0x08006621

080068dc <_printf_common>:
 80068dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80068de:	0016      	movs	r6, r2
 80068e0:	9301      	str	r3, [sp, #4]
 80068e2:	688a      	ldr	r2, [r1, #8]
 80068e4:	690b      	ldr	r3, [r1, #16]
 80068e6:	000c      	movs	r4, r1
 80068e8:	9000      	str	r0, [sp, #0]
 80068ea:	4293      	cmp	r3, r2
 80068ec:	da00      	bge.n	80068f0 <_printf_common+0x14>
 80068ee:	0013      	movs	r3, r2
 80068f0:	0022      	movs	r2, r4
 80068f2:	6033      	str	r3, [r6, #0]
 80068f4:	3243      	adds	r2, #67	@ 0x43
 80068f6:	7812      	ldrb	r2, [r2, #0]
 80068f8:	2a00      	cmp	r2, #0
 80068fa:	d001      	beq.n	8006900 <_printf_common+0x24>
 80068fc:	3301      	adds	r3, #1
 80068fe:	6033      	str	r3, [r6, #0]
 8006900:	6823      	ldr	r3, [r4, #0]
 8006902:	069b      	lsls	r3, r3, #26
 8006904:	d502      	bpl.n	800690c <_printf_common+0x30>
 8006906:	6833      	ldr	r3, [r6, #0]
 8006908:	3302      	adds	r3, #2
 800690a:	6033      	str	r3, [r6, #0]
 800690c:	6822      	ldr	r2, [r4, #0]
 800690e:	2306      	movs	r3, #6
 8006910:	0015      	movs	r5, r2
 8006912:	401d      	ands	r5, r3
 8006914:	421a      	tst	r2, r3
 8006916:	d027      	beq.n	8006968 <_printf_common+0x8c>
 8006918:	0023      	movs	r3, r4
 800691a:	3343      	adds	r3, #67	@ 0x43
 800691c:	781b      	ldrb	r3, [r3, #0]
 800691e:	1e5a      	subs	r2, r3, #1
 8006920:	4193      	sbcs	r3, r2
 8006922:	6822      	ldr	r2, [r4, #0]
 8006924:	0692      	lsls	r2, r2, #26
 8006926:	d430      	bmi.n	800698a <_printf_common+0xae>
 8006928:	0022      	movs	r2, r4
 800692a:	9901      	ldr	r1, [sp, #4]
 800692c:	9800      	ldr	r0, [sp, #0]
 800692e:	9d08      	ldr	r5, [sp, #32]
 8006930:	3243      	adds	r2, #67	@ 0x43
 8006932:	47a8      	blx	r5
 8006934:	3001      	adds	r0, #1
 8006936:	d025      	beq.n	8006984 <_printf_common+0xa8>
 8006938:	2206      	movs	r2, #6
 800693a:	6823      	ldr	r3, [r4, #0]
 800693c:	2500      	movs	r5, #0
 800693e:	4013      	ands	r3, r2
 8006940:	2b04      	cmp	r3, #4
 8006942:	d105      	bne.n	8006950 <_printf_common+0x74>
 8006944:	6833      	ldr	r3, [r6, #0]
 8006946:	68e5      	ldr	r5, [r4, #12]
 8006948:	1aed      	subs	r5, r5, r3
 800694a:	43eb      	mvns	r3, r5
 800694c:	17db      	asrs	r3, r3, #31
 800694e:	401d      	ands	r5, r3
 8006950:	68a3      	ldr	r3, [r4, #8]
 8006952:	6922      	ldr	r2, [r4, #16]
 8006954:	4293      	cmp	r3, r2
 8006956:	dd01      	ble.n	800695c <_printf_common+0x80>
 8006958:	1a9b      	subs	r3, r3, r2
 800695a:	18ed      	adds	r5, r5, r3
 800695c:	2600      	movs	r6, #0
 800695e:	42b5      	cmp	r5, r6
 8006960:	d120      	bne.n	80069a4 <_printf_common+0xc8>
 8006962:	2000      	movs	r0, #0
 8006964:	e010      	b.n	8006988 <_printf_common+0xac>
 8006966:	3501      	adds	r5, #1
 8006968:	68e3      	ldr	r3, [r4, #12]
 800696a:	6832      	ldr	r2, [r6, #0]
 800696c:	1a9b      	subs	r3, r3, r2
 800696e:	42ab      	cmp	r3, r5
 8006970:	ddd2      	ble.n	8006918 <_printf_common+0x3c>
 8006972:	0022      	movs	r2, r4
 8006974:	2301      	movs	r3, #1
 8006976:	9901      	ldr	r1, [sp, #4]
 8006978:	9800      	ldr	r0, [sp, #0]
 800697a:	9f08      	ldr	r7, [sp, #32]
 800697c:	3219      	adds	r2, #25
 800697e:	47b8      	blx	r7
 8006980:	3001      	adds	r0, #1
 8006982:	d1f0      	bne.n	8006966 <_printf_common+0x8a>
 8006984:	2001      	movs	r0, #1
 8006986:	4240      	negs	r0, r0
 8006988:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800698a:	2030      	movs	r0, #48	@ 0x30
 800698c:	18e1      	adds	r1, r4, r3
 800698e:	3143      	adds	r1, #67	@ 0x43
 8006990:	7008      	strb	r0, [r1, #0]
 8006992:	0021      	movs	r1, r4
 8006994:	1c5a      	adds	r2, r3, #1
 8006996:	3145      	adds	r1, #69	@ 0x45
 8006998:	7809      	ldrb	r1, [r1, #0]
 800699a:	18a2      	adds	r2, r4, r2
 800699c:	3243      	adds	r2, #67	@ 0x43
 800699e:	3302      	adds	r3, #2
 80069a0:	7011      	strb	r1, [r2, #0]
 80069a2:	e7c1      	b.n	8006928 <_printf_common+0x4c>
 80069a4:	0022      	movs	r2, r4
 80069a6:	2301      	movs	r3, #1
 80069a8:	9901      	ldr	r1, [sp, #4]
 80069aa:	9800      	ldr	r0, [sp, #0]
 80069ac:	9f08      	ldr	r7, [sp, #32]
 80069ae:	321a      	adds	r2, #26
 80069b0:	47b8      	blx	r7
 80069b2:	3001      	adds	r0, #1
 80069b4:	d0e6      	beq.n	8006984 <_printf_common+0xa8>
 80069b6:	3601      	adds	r6, #1
 80069b8:	e7d1      	b.n	800695e <_printf_common+0x82>
	...

080069bc <_printf_i>:
 80069bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80069be:	b08b      	sub	sp, #44	@ 0x2c
 80069c0:	9206      	str	r2, [sp, #24]
 80069c2:	000a      	movs	r2, r1
 80069c4:	3243      	adds	r2, #67	@ 0x43
 80069c6:	9307      	str	r3, [sp, #28]
 80069c8:	9005      	str	r0, [sp, #20]
 80069ca:	9203      	str	r2, [sp, #12]
 80069cc:	7e0a      	ldrb	r2, [r1, #24]
 80069ce:	000c      	movs	r4, r1
 80069d0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80069d2:	2a78      	cmp	r2, #120	@ 0x78
 80069d4:	d809      	bhi.n	80069ea <_printf_i+0x2e>
 80069d6:	2a62      	cmp	r2, #98	@ 0x62
 80069d8:	d80b      	bhi.n	80069f2 <_printf_i+0x36>
 80069da:	2a00      	cmp	r2, #0
 80069dc:	d100      	bne.n	80069e0 <_printf_i+0x24>
 80069de:	e0ba      	b.n	8006b56 <_printf_i+0x19a>
 80069e0:	497a      	ldr	r1, [pc, #488]	@ (8006bcc <_printf_i+0x210>)
 80069e2:	9104      	str	r1, [sp, #16]
 80069e4:	2a58      	cmp	r2, #88	@ 0x58
 80069e6:	d100      	bne.n	80069ea <_printf_i+0x2e>
 80069e8:	e08e      	b.n	8006b08 <_printf_i+0x14c>
 80069ea:	0025      	movs	r5, r4
 80069ec:	3542      	adds	r5, #66	@ 0x42
 80069ee:	702a      	strb	r2, [r5, #0]
 80069f0:	e022      	b.n	8006a38 <_printf_i+0x7c>
 80069f2:	0010      	movs	r0, r2
 80069f4:	3863      	subs	r0, #99	@ 0x63
 80069f6:	2815      	cmp	r0, #21
 80069f8:	d8f7      	bhi.n	80069ea <_printf_i+0x2e>
 80069fa:	f7f9 fb8d 	bl	8000118 <__gnu_thumb1_case_shi>
 80069fe:	0016      	.short	0x0016
 8006a00:	fff6001f 	.word	0xfff6001f
 8006a04:	fff6fff6 	.word	0xfff6fff6
 8006a08:	001ffff6 	.word	0x001ffff6
 8006a0c:	fff6fff6 	.word	0xfff6fff6
 8006a10:	fff6fff6 	.word	0xfff6fff6
 8006a14:	0036009f 	.word	0x0036009f
 8006a18:	fff6007e 	.word	0xfff6007e
 8006a1c:	00b0fff6 	.word	0x00b0fff6
 8006a20:	0036fff6 	.word	0x0036fff6
 8006a24:	fff6fff6 	.word	0xfff6fff6
 8006a28:	0082      	.short	0x0082
 8006a2a:	0025      	movs	r5, r4
 8006a2c:	681a      	ldr	r2, [r3, #0]
 8006a2e:	3542      	adds	r5, #66	@ 0x42
 8006a30:	1d11      	adds	r1, r2, #4
 8006a32:	6019      	str	r1, [r3, #0]
 8006a34:	6813      	ldr	r3, [r2, #0]
 8006a36:	702b      	strb	r3, [r5, #0]
 8006a38:	2301      	movs	r3, #1
 8006a3a:	e09e      	b.n	8006b7a <_printf_i+0x1be>
 8006a3c:	6818      	ldr	r0, [r3, #0]
 8006a3e:	6809      	ldr	r1, [r1, #0]
 8006a40:	1d02      	adds	r2, r0, #4
 8006a42:	060d      	lsls	r5, r1, #24
 8006a44:	d50b      	bpl.n	8006a5e <_printf_i+0xa2>
 8006a46:	6806      	ldr	r6, [r0, #0]
 8006a48:	601a      	str	r2, [r3, #0]
 8006a4a:	2e00      	cmp	r6, #0
 8006a4c:	da03      	bge.n	8006a56 <_printf_i+0x9a>
 8006a4e:	232d      	movs	r3, #45	@ 0x2d
 8006a50:	9a03      	ldr	r2, [sp, #12]
 8006a52:	4276      	negs	r6, r6
 8006a54:	7013      	strb	r3, [r2, #0]
 8006a56:	4b5d      	ldr	r3, [pc, #372]	@ (8006bcc <_printf_i+0x210>)
 8006a58:	270a      	movs	r7, #10
 8006a5a:	9304      	str	r3, [sp, #16]
 8006a5c:	e018      	b.n	8006a90 <_printf_i+0xd4>
 8006a5e:	6806      	ldr	r6, [r0, #0]
 8006a60:	601a      	str	r2, [r3, #0]
 8006a62:	0649      	lsls	r1, r1, #25
 8006a64:	d5f1      	bpl.n	8006a4a <_printf_i+0x8e>
 8006a66:	b236      	sxth	r6, r6
 8006a68:	e7ef      	b.n	8006a4a <_printf_i+0x8e>
 8006a6a:	6808      	ldr	r0, [r1, #0]
 8006a6c:	6819      	ldr	r1, [r3, #0]
 8006a6e:	c940      	ldmia	r1!, {r6}
 8006a70:	0605      	lsls	r5, r0, #24
 8006a72:	d402      	bmi.n	8006a7a <_printf_i+0xbe>
 8006a74:	0640      	lsls	r0, r0, #25
 8006a76:	d500      	bpl.n	8006a7a <_printf_i+0xbe>
 8006a78:	b2b6      	uxth	r6, r6
 8006a7a:	6019      	str	r1, [r3, #0]
 8006a7c:	4b53      	ldr	r3, [pc, #332]	@ (8006bcc <_printf_i+0x210>)
 8006a7e:	270a      	movs	r7, #10
 8006a80:	9304      	str	r3, [sp, #16]
 8006a82:	2a6f      	cmp	r2, #111	@ 0x6f
 8006a84:	d100      	bne.n	8006a88 <_printf_i+0xcc>
 8006a86:	3f02      	subs	r7, #2
 8006a88:	0023      	movs	r3, r4
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	3343      	adds	r3, #67	@ 0x43
 8006a8e:	701a      	strb	r2, [r3, #0]
 8006a90:	6863      	ldr	r3, [r4, #4]
 8006a92:	60a3      	str	r3, [r4, #8]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	db06      	blt.n	8006aa6 <_printf_i+0xea>
 8006a98:	2104      	movs	r1, #4
 8006a9a:	6822      	ldr	r2, [r4, #0]
 8006a9c:	9d03      	ldr	r5, [sp, #12]
 8006a9e:	438a      	bics	r2, r1
 8006aa0:	6022      	str	r2, [r4, #0]
 8006aa2:	4333      	orrs	r3, r6
 8006aa4:	d00c      	beq.n	8006ac0 <_printf_i+0x104>
 8006aa6:	9d03      	ldr	r5, [sp, #12]
 8006aa8:	0030      	movs	r0, r6
 8006aaa:	0039      	movs	r1, r7
 8006aac:	f7f9 fbc4 	bl	8000238 <__aeabi_uidivmod>
 8006ab0:	9b04      	ldr	r3, [sp, #16]
 8006ab2:	3d01      	subs	r5, #1
 8006ab4:	5c5b      	ldrb	r3, [r3, r1]
 8006ab6:	702b      	strb	r3, [r5, #0]
 8006ab8:	0033      	movs	r3, r6
 8006aba:	0006      	movs	r6, r0
 8006abc:	429f      	cmp	r7, r3
 8006abe:	d9f3      	bls.n	8006aa8 <_printf_i+0xec>
 8006ac0:	2f08      	cmp	r7, #8
 8006ac2:	d109      	bne.n	8006ad8 <_printf_i+0x11c>
 8006ac4:	6823      	ldr	r3, [r4, #0]
 8006ac6:	07db      	lsls	r3, r3, #31
 8006ac8:	d506      	bpl.n	8006ad8 <_printf_i+0x11c>
 8006aca:	6862      	ldr	r2, [r4, #4]
 8006acc:	6923      	ldr	r3, [r4, #16]
 8006ace:	429a      	cmp	r2, r3
 8006ad0:	dc02      	bgt.n	8006ad8 <_printf_i+0x11c>
 8006ad2:	2330      	movs	r3, #48	@ 0x30
 8006ad4:	3d01      	subs	r5, #1
 8006ad6:	702b      	strb	r3, [r5, #0]
 8006ad8:	9b03      	ldr	r3, [sp, #12]
 8006ada:	1b5b      	subs	r3, r3, r5
 8006adc:	6123      	str	r3, [r4, #16]
 8006ade:	9b07      	ldr	r3, [sp, #28]
 8006ae0:	0021      	movs	r1, r4
 8006ae2:	9300      	str	r3, [sp, #0]
 8006ae4:	9805      	ldr	r0, [sp, #20]
 8006ae6:	9b06      	ldr	r3, [sp, #24]
 8006ae8:	aa09      	add	r2, sp, #36	@ 0x24
 8006aea:	f7ff fef7 	bl	80068dc <_printf_common>
 8006aee:	3001      	adds	r0, #1
 8006af0:	d148      	bne.n	8006b84 <_printf_i+0x1c8>
 8006af2:	2001      	movs	r0, #1
 8006af4:	4240      	negs	r0, r0
 8006af6:	b00b      	add	sp, #44	@ 0x2c
 8006af8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006afa:	2220      	movs	r2, #32
 8006afc:	6809      	ldr	r1, [r1, #0]
 8006afe:	430a      	orrs	r2, r1
 8006b00:	6022      	str	r2, [r4, #0]
 8006b02:	2278      	movs	r2, #120	@ 0x78
 8006b04:	4932      	ldr	r1, [pc, #200]	@ (8006bd0 <_printf_i+0x214>)
 8006b06:	9104      	str	r1, [sp, #16]
 8006b08:	0021      	movs	r1, r4
 8006b0a:	3145      	adds	r1, #69	@ 0x45
 8006b0c:	700a      	strb	r2, [r1, #0]
 8006b0e:	6819      	ldr	r1, [r3, #0]
 8006b10:	6822      	ldr	r2, [r4, #0]
 8006b12:	c940      	ldmia	r1!, {r6}
 8006b14:	0610      	lsls	r0, r2, #24
 8006b16:	d402      	bmi.n	8006b1e <_printf_i+0x162>
 8006b18:	0650      	lsls	r0, r2, #25
 8006b1a:	d500      	bpl.n	8006b1e <_printf_i+0x162>
 8006b1c:	b2b6      	uxth	r6, r6
 8006b1e:	6019      	str	r1, [r3, #0]
 8006b20:	07d3      	lsls	r3, r2, #31
 8006b22:	d502      	bpl.n	8006b2a <_printf_i+0x16e>
 8006b24:	2320      	movs	r3, #32
 8006b26:	4313      	orrs	r3, r2
 8006b28:	6023      	str	r3, [r4, #0]
 8006b2a:	2e00      	cmp	r6, #0
 8006b2c:	d001      	beq.n	8006b32 <_printf_i+0x176>
 8006b2e:	2710      	movs	r7, #16
 8006b30:	e7aa      	b.n	8006a88 <_printf_i+0xcc>
 8006b32:	2220      	movs	r2, #32
 8006b34:	6823      	ldr	r3, [r4, #0]
 8006b36:	4393      	bics	r3, r2
 8006b38:	6023      	str	r3, [r4, #0]
 8006b3a:	e7f8      	b.n	8006b2e <_printf_i+0x172>
 8006b3c:	681a      	ldr	r2, [r3, #0]
 8006b3e:	680d      	ldr	r5, [r1, #0]
 8006b40:	1d10      	adds	r0, r2, #4
 8006b42:	6949      	ldr	r1, [r1, #20]
 8006b44:	6018      	str	r0, [r3, #0]
 8006b46:	6813      	ldr	r3, [r2, #0]
 8006b48:	062e      	lsls	r6, r5, #24
 8006b4a:	d501      	bpl.n	8006b50 <_printf_i+0x194>
 8006b4c:	6019      	str	r1, [r3, #0]
 8006b4e:	e002      	b.n	8006b56 <_printf_i+0x19a>
 8006b50:	066d      	lsls	r5, r5, #25
 8006b52:	d5fb      	bpl.n	8006b4c <_printf_i+0x190>
 8006b54:	8019      	strh	r1, [r3, #0]
 8006b56:	2300      	movs	r3, #0
 8006b58:	9d03      	ldr	r5, [sp, #12]
 8006b5a:	6123      	str	r3, [r4, #16]
 8006b5c:	e7bf      	b.n	8006ade <_printf_i+0x122>
 8006b5e:	681a      	ldr	r2, [r3, #0]
 8006b60:	1d11      	adds	r1, r2, #4
 8006b62:	6019      	str	r1, [r3, #0]
 8006b64:	6815      	ldr	r5, [r2, #0]
 8006b66:	2100      	movs	r1, #0
 8006b68:	0028      	movs	r0, r5
 8006b6a:	6862      	ldr	r2, [r4, #4]
 8006b6c:	f000 f856 	bl	8006c1c <memchr>
 8006b70:	2800      	cmp	r0, #0
 8006b72:	d001      	beq.n	8006b78 <_printf_i+0x1bc>
 8006b74:	1b40      	subs	r0, r0, r5
 8006b76:	6060      	str	r0, [r4, #4]
 8006b78:	6863      	ldr	r3, [r4, #4]
 8006b7a:	6123      	str	r3, [r4, #16]
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	9a03      	ldr	r2, [sp, #12]
 8006b80:	7013      	strb	r3, [r2, #0]
 8006b82:	e7ac      	b.n	8006ade <_printf_i+0x122>
 8006b84:	002a      	movs	r2, r5
 8006b86:	6923      	ldr	r3, [r4, #16]
 8006b88:	9906      	ldr	r1, [sp, #24]
 8006b8a:	9805      	ldr	r0, [sp, #20]
 8006b8c:	9d07      	ldr	r5, [sp, #28]
 8006b8e:	47a8      	blx	r5
 8006b90:	3001      	adds	r0, #1
 8006b92:	d0ae      	beq.n	8006af2 <_printf_i+0x136>
 8006b94:	6823      	ldr	r3, [r4, #0]
 8006b96:	079b      	lsls	r3, r3, #30
 8006b98:	d415      	bmi.n	8006bc6 <_printf_i+0x20a>
 8006b9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b9c:	68e0      	ldr	r0, [r4, #12]
 8006b9e:	4298      	cmp	r0, r3
 8006ba0:	daa9      	bge.n	8006af6 <_printf_i+0x13a>
 8006ba2:	0018      	movs	r0, r3
 8006ba4:	e7a7      	b.n	8006af6 <_printf_i+0x13a>
 8006ba6:	0022      	movs	r2, r4
 8006ba8:	2301      	movs	r3, #1
 8006baa:	9906      	ldr	r1, [sp, #24]
 8006bac:	9805      	ldr	r0, [sp, #20]
 8006bae:	9e07      	ldr	r6, [sp, #28]
 8006bb0:	3219      	adds	r2, #25
 8006bb2:	47b0      	blx	r6
 8006bb4:	3001      	adds	r0, #1
 8006bb6:	d09c      	beq.n	8006af2 <_printf_i+0x136>
 8006bb8:	3501      	adds	r5, #1
 8006bba:	68e3      	ldr	r3, [r4, #12]
 8006bbc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006bbe:	1a9b      	subs	r3, r3, r2
 8006bc0:	42ab      	cmp	r3, r5
 8006bc2:	dcf0      	bgt.n	8006ba6 <_printf_i+0x1ea>
 8006bc4:	e7e9      	b.n	8006b9a <_printf_i+0x1de>
 8006bc6:	2500      	movs	r5, #0
 8006bc8:	e7f7      	b.n	8006bba <_printf_i+0x1fe>
 8006bca:	46c0      	nop			@ (mov r8, r8)
 8006bcc:	08007025 	.word	0x08007025
 8006bd0:	08007036 	.word	0x08007036

08006bd4 <memmove>:
 8006bd4:	b510      	push	{r4, lr}
 8006bd6:	4288      	cmp	r0, r1
 8006bd8:	d902      	bls.n	8006be0 <memmove+0xc>
 8006bda:	188b      	adds	r3, r1, r2
 8006bdc:	4298      	cmp	r0, r3
 8006bde:	d308      	bcc.n	8006bf2 <memmove+0x1e>
 8006be0:	2300      	movs	r3, #0
 8006be2:	429a      	cmp	r2, r3
 8006be4:	d007      	beq.n	8006bf6 <memmove+0x22>
 8006be6:	5ccc      	ldrb	r4, [r1, r3]
 8006be8:	54c4      	strb	r4, [r0, r3]
 8006bea:	3301      	adds	r3, #1
 8006bec:	e7f9      	b.n	8006be2 <memmove+0xe>
 8006bee:	5c8b      	ldrb	r3, [r1, r2]
 8006bf0:	5483      	strb	r3, [r0, r2]
 8006bf2:	3a01      	subs	r2, #1
 8006bf4:	d2fb      	bcs.n	8006bee <memmove+0x1a>
 8006bf6:	bd10      	pop	{r4, pc}

08006bf8 <_sbrk_r>:
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	b570      	push	{r4, r5, r6, lr}
 8006bfc:	4d06      	ldr	r5, [pc, #24]	@ (8006c18 <_sbrk_r+0x20>)
 8006bfe:	0004      	movs	r4, r0
 8006c00:	0008      	movs	r0, r1
 8006c02:	602b      	str	r3, [r5, #0]
 8006c04:	f7fa fc78 	bl	80014f8 <_sbrk>
 8006c08:	1c43      	adds	r3, r0, #1
 8006c0a:	d103      	bne.n	8006c14 <_sbrk_r+0x1c>
 8006c0c:	682b      	ldr	r3, [r5, #0]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d000      	beq.n	8006c14 <_sbrk_r+0x1c>
 8006c12:	6023      	str	r3, [r4, #0]
 8006c14:	bd70      	pop	{r4, r5, r6, pc}
 8006c16:	46c0      	nop			@ (mov r8, r8)
 8006c18:	200003b8 	.word	0x200003b8

08006c1c <memchr>:
 8006c1c:	b2c9      	uxtb	r1, r1
 8006c1e:	1882      	adds	r2, r0, r2
 8006c20:	4290      	cmp	r0, r2
 8006c22:	d101      	bne.n	8006c28 <memchr+0xc>
 8006c24:	2000      	movs	r0, #0
 8006c26:	4770      	bx	lr
 8006c28:	7803      	ldrb	r3, [r0, #0]
 8006c2a:	428b      	cmp	r3, r1
 8006c2c:	d0fb      	beq.n	8006c26 <memchr+0xa>
 8006c2e:	3001      	adds	r0, #1
 8006c30:	e7f6      	b.n	8006c20 <memchr+0x4>

08006c32 <memcpy>:
 8006c32:	2300      	movs	r3, #0
 8006c34:	b510      	push	{r4, lr}
 8006c36:	429a      	cmp	r2, r3
 8006c38:	d100      	bne.n	8006c3c <memcpy+0xa>
 8006c3a:	bd10      	pop	{r4, pc}
 8006c3c:	5ccc      	ldrb	r4, [r1, r3]
 8006c3e:	54c4      	strb	r4, [r0, r3]
 8006c40:	3301      	adds	r3, #1
 8006c42:	e7f8      	b.n	8006c36 <memcpy+0x4>

08006c44 <_realloc_r>:
 8006c44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c46:	0006      	movs	r6, r0
 8006c48:	000c      	movs	r4, r1
 8006c4a:	0015      	movs	r5, r2
 8006c4c:	2900      	cmp	r1, #0
 8006c4e:	d105      	bne.n	8006c5c <_realloc_r+0x18>
 8006c50:	0011      	movs	r1, r2
 8006c52:	f7ff fc55 	bl	8006500 <_malloc_r>
 8006c56:	0004      	movs	r4, r0
 8006c58:	0020      	movs	r0, r4
 8006c5a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006c5c:	2a00      	cmp	r2, #0
 8006c5e:	d103      	bne.n	8006c68 <_realloc_r+0x24>
 8006c60:	f7ff fbe2 	bl	8006428 <_free_r>
 8006c64:	002c      	movs	r4, r5
 8006c66:	e7f7      	b.n	8006c58 <_realloc_r+0x14>
 8006c68:	f000 f81c 	bl	8006ca4 <_malloc_usable_size_r>
 8006c6c:	0007      	movs	r7, r0
 8006c6e:	4285      	cmp	r5, r0
 8006c70:	d802      	bhi.n	8006c78 <_realloc_r+0x34>
 8006c72:	0843      	lsrs	r3, r0, #1
 8006c74:	42ab      	cmp	r3, r5
 8006c76:	d3ef      	bcc.n	8006c58 <_realloc_r+0x14>
 8006c78:	0029      	movs	r1, r5
 8006c7a:	0030      	movs	r0, r6
 8006c7c:	f7ff fc40 	bl	8006500 <_malloc_r>
 8006c80:	9001      	str	r0, [sp, #4]
 8006c82:	2800      	cmp	r0, #0
 8006c84:	d101      	bne.n	8006c8a <_realloc_r+0x46>
 8006c86:	9c01      	ldr	r4, [sp, #4]
 8006c88:	e7e6      	b.n	8006c58 <_realloc_r+0x14>
 8006c8a:	002a      	movs	r2, r5
 8006c8c:	42bd      	cmp	r5, r7
 8006c8e:	d900      	bls.n	8006c92 <_realloc_r+0x4e>
 8006c90:	003a      	movs	r2, r7
 8006c92:	0021      	movs	r1, r4
 8006c94:	9801      	ldr	r0, [sp, #4]
 8006c96:	f7ff ffcc 	bl	8006c32 <memcpy>
 8006c9a:	0021      	movs	r1, r4
 8006c9c:	0030      	movs	r0, r6
 8006c9e:	f7ff fbc3 	bl	8006428 <_free_r>
 8006ca2:	e7f0      	b.n	8006c86 <_realloc_r+0x42>

08006ca4 <_malloc_usable_size_r>:
 8006ca4:	1f0b      	subs	r3, r1, #4
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	1f18      	subs	r0, r3, #4
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	da01      	bge.n	8006cb2 <_malloc_usable_size_r+0xe>
 8006cae:	580b      	ldr	r3, [r1, r0]
 8006cb0:	18c0      	adds	r0, r0, r3
 8006cb2:	4770      	bx	lr

08006cb4 <_init>:
 8006cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cb6:	46c0      	nop			@ (mov r8, r8)
 8006cb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006cba:	bc08      	pop	{r3}
 8006cbc:	469e      	mov	lr, r3
 8006cbe:	4770      	bx	lr

08006cc0 <_fini>:
 8006cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cc2:	46c0      	nop			@ (mov r8, r8)
 8006cc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006cc6:	bc08      	pop	{r3}
 8006cc8:	469e      	mov	lr, r3
 8006cca:	4770      	bx	lr
