$comment
	File created using the following command:
		vcd file MI-CircuitosDigitais-Problema-2.msim.vcd -direction
$end
$date
	Mon Oct 02 05:42:08 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module pbl_vlg_vec_tst $end
$var reg 1 ! button_confirmation $end
$var reg 1 " button_count $end
$var reg 1 # clk $end
$var reg 2 $ hh1 [1:0] $end
$var reg 2 % hh2 [1:0] $end
$var wire 1 & m_col [4] $end
$var wire 1 ' m_col [3] $end
$var wire 1 ( m_col [2] $end
$var wire 1 ) m_col [1] $end
$var wire 1 * m_col [0] $end
$var wire 1 + m_line [6] $end
$var wire 1 , m_line [5] $end
$var wire 1 - m_line [4] $end
$var wire 1 . m_line [3] $end
$var wire 1 / m_line [2] $end
$var wire 1 0 m_line [1] $end
$var wire 1 1 m_line [0] $end
$var wire 1 2 out_7seg [7] $end
$var wire 1 3 out_7seg [6] $end
$var wire 1 4 out_7seg [5] $end
$var wire 1 5 out_7seg [4] $end
$var wire 1 6 out_7seg [3] $end
$var wire 1 7 out_7seg [2] $end
$var wire 1 8 out_7seg [1] $end
$var wire 1 9 out_7seg [0] $end
$var wire 1 : out_7seg_ac [3] $end
$var wire 1 ; out_7seg_ac [2] $end
$var wire 1 < out_7seg_ac [1] $end
$var wire 1 = out_7seg_ac [0] $end
$var wire 1 > rgb_output [1] $end
$var wire 1 ? rgb_output [0] $end

$scope module i1 $end
$var wire 1 @ gnd $end
$var wire 1 A vcc $end
$var wire 1 B unknown $end
$var tri1 1 C devclrn $end
$var tri1 1 D devpor $end
$var tri1 1 E devoe $end
$var wire 1 F clk~combout $end
$var wire 1 G div_1|ff_1|q~regout $end
$var wire 1 H count_2_bits_1|ff_2|q~regout $end
$var wire 1 I count_2_bits_1|ff_1|q~regout $end
$var wire 1 J button_count~combout $end
$var wire 1 K button_confirmation~combout $end
$var wire 1 L count_2_bits_1|ff_2|q~0_combout $end
$var wire 1 M count_6_bits_1|ff_6|q~0_combout $end
$var wire 1 N count_6_bits_1|ff_5|q~regout $end
$var wire 1 O count_6_bits_1|ff_6|q~regout $end
$var wire 1 P count_6_bits_1|ff_1|q~regout $end
$var wire 1 Q count_6_bits_1|ff_2|q~regout $end
$var wire 1 R count_6_bits_1|ff_3|q~regout $end
$var wire 1 S mux_1|gate_5|WideOr0~1_combout $end
$var wire 1 T count_6_bits_1|ff_4|q~regout $end
$var wire 1 U mux_1|gate_5|WideOr0~0_combout $end
$var wire 1 V mux_1|gate_5|WideOr0~2_combout $end
$var wire 1 W mux_2|gate_5|WideOr0~1_combout $end
$var wire 1 X mux_3|gate_5|WideOr0~0_combout $end
$var wire 1 Y mux_3|gate_5|WideOr0~1_combout $end
$var wire 1 Z mux_3|gate_5|WideOr0~2_combout $end
$var wire 1 [ mux_2|gate_5|WideOr0~0_combout $end
$var wire 1 \ mux_2|gate_5|WideOr0~2_combout $end
$var wire 1 ] mux_4|gate_5|WideOr0~0_combout $end
$var wire 1 ^ mux_4|gate_5|WideOr0~2_combout $end
$var wire 1 _ mux_4|gate_5|WideOr0~1_combout $end
$var wire 1 ` mux_4|gate_5|WideOr0~3_combout $end
$var wire 1 a decodificador_bcd_ex_1|gate_34|WideOr0~0_combout $end
$var wire 1 b decodificador_bcd_ex_1|gate_29|WideOr0~0_combout $end
$var wire 1 c decodificador_bcd_ex_1|gate_24|WideOr0~0_combout $end
$var wire 1 d decodificador_bcd_ex_1|gate_24|WideOr0~1_combout $end
$var wire 1 e decodificador_bcd_ex_1|gate_19|WideOr0~0_combout $end
$var wire 1 f decodificador_bcd_ex_1|gate_13|WideOr0~0_combout $end
$var wire 1 g decodificador_bcd_ex_1|gate_8|WideOr0~0_combout $end
$var wire 1 h decodificador_bcd_ex_1|gate_4|WideOr0~0_combout $end
$var wire 1 i count_3_bits_1|ff_3|q~regout $end
$var wire 1 j count_3_bits_1|ff_1|q~regout $end
$var wire 1 k count_3_bits_1|ff_2|q~regout $end
$var wire 1 l mux_18|gate_1|WideAnd0~0_combout $end
$var wire 1 m mux_18|gate_1|WideAnd0~1_combout $end
$var wire 1 n mux_18|gate_1|WideAnd0~2_combout $end
$var wire 1 o mux_18|gate_1|WideAnd0~3_combout $end
$var wire 1 p mux_18|gate_1|WideAnd0~4_combout $end
$var wire 1 q demux_button_confirmation|gate_2|WideAnd0~combout $end
$var wire 1 r reg_matriz_po_1|ff_11|q~0_combout $end
$var wire 1 s reg_matriz_po_1|ff_10|q~regout $end
$var wire 1 t demux_button_confirmation|gate_4|WideAnd0~combout $end
$var wire 1 u reg_matriz_po_1|ff_33|q~regout $end
$var wire 1 v mux_35|gate_5|WideOr0~2_combout $end
$var wire 1 w mux_35|gate_5|WideOr0~1_combout $end
$var wire 1 x reg_matriz_po_1|ff_31|q~regout $end
$var wire 1 y mux_35|gate_5|WideOr0~3_combout $end
$var wire 1 z mux_33|gate_5|WideOr0~0_combout $end
$var wire 1 { mux_35|gate_5|WideOr0~0_combout $end
$var wire 1 | mux_35|gate_5|WideOr0~4_combout $end
$var wire 1 } mux_35|gate_5|WideOr0~5_combout $end
$var wire 1 ~ reg_matriz_po_1|ff_30|q~regout $end
$var wire 1 !! reg_matriz_po_1|ff_1|q~0_combout $end
$var wire 1 "! reg_matriz_po_1|ff_15|q~regout $end
$var wire 1 #! reg_matriz_po_1|ff_26|q~regout $end
$var wire 1 $! mux_34|gate_5|WideOr0~0_combout $end
$var wire 1 %! mux_34|gate_5|WideOr0~1_combout $end
$var wire 1 &! mux_34|gate_5|WideOr0~2_combout $end
$var wire 1 '! mux_33|gate_5|WideOr0~1 $end
$var wire 1 (! reg_matriz_po_1|ff_1|q~regout $end
$var wire 1 )! mux_33|gate_5|WideOr0~2_combout $end
$var wire 1 *! reg_matriz_po_1|ff_19|q~regout $end
$var wire 1 +! mux_33|gate_5|WideOr0~3_combout $end
$var wire 1 ,! mux_33|gate_5|WideOr0~4_combout $end
$var wire 1 -! mux_33|gate_5|WideOr0~5_combout $end
$var wire 1 .! mux_32|gate_5|WideOr0~0 $end
$var wire 1 /! mux_32|gate_5|WideOr0~1_combout $end
$var wire 1 0! mux_32|gate_5|WideOr0~2_combout $end
$var wire 1 1! reg_matriz_po_1|ff_14|q~regout $end
$var wire 1 2! mux_31|gate_5|WideOr0~0_combout $end
$var wire 1 3! reg_matriz_po_1|ff_11|q~regout $end
$var wire 1 4! mux_31|gate_5|WideOr0~1_combout $end
$var wire 1 5! mux_31|gate_5|WideOr0~2_combout $end
$var wire 1 6! mux_31|gate_5|WideOr0~3_combout $end
$var wire 1 7! mux_30|gate_5|WideOr0~0_combout $end
$var wire 1 8! mux_30|gate_5|WideOr0~1_combout $end
$var wire 1 9! mux_30|gate_5|WideOr0~2_combout $end
$var wire 1 :! mux_29|gate_5|WideOr0~0_combout $end
$var wire 1 ;! mux_29|gate_5|WideOr0~1_combout $end
$var wire 1 <! mux_29|gate_5|WideOr0~2_combout $end
$var wire 1 =! hh1~combout [1] $end
$var wire 1 >! hh1~combout [0] $end
$var wire 1 ?! hh2~combout [1] $end
$var wire 1 @! hh2~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
b10 $
b0 %
0*
0)
0(
0'
1&
11
10
1/
1.
1-
1,
1+
19
08
07
06
15
04
03
02
1=
0<
0;
0:
0?
0>
0@
1A
xB
1C
1D
1E
0F
0G
0H
0I
0J
1K
1L
1M
0N
0O
0P
0Q
0R
0S
0T
0U
1V
1W
1X
0Y
1Z
0[
0\
0]
1^
0_
0`
0a
0b
0c
0d
1e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
1p
0q
0r
0s
0t
0u
1v
0w
0x
0y
1z
1{
0|
1}
0~
1!!
0"!
0#!
1$!
1%!
1&!
1'!
0(!
0)!
0*!
1+!
1,!
1-!
1.!
1/!
10!
01!
12!
03!
14!
05!
16!
17!
18!
19!
1:!
0;!
1<!
0>!
1=!
0@!
0?!
$end
#10000
0!
1#
0K
1F
#20000
0#
0F
1G
#30000
1!
1#
1K
1F
#40000
0#
0F
0G
1j
1I
0z
0p
1o
0X
0V
0'!
0Z
1f
0e
1b
0&
1'
0f
0b
1a
14
05
17
04
07
18
#50000
1#
1F
#60000
0#
0F
1G
#70000
1#
1F
#80000
0#
0F
0G
1k
0j
0I
1H
0o
1n
0^
1Y
0'
1(
#90000
1#
1F
#100000
0#
0F
1G
#110000
1#
1F
#120000
0#
0F
0G
1j
0H
0+!
1)!
0n
1m
1^
0Y
1X
1V
1Z
0a
0(
1)
1e
08
15
#130000
1#
1F
#140000
0#
0F
1G
#150000
1#
1F
#160000
0#
0F
0G
0k
0j
1i
1I
1+!
0)!
1z
0m
1l
08!
0/!
0,!
0%!
0{
0X
0V
18!
1/!
1'!
1%!
1{
09!
00!
0-!
0&!
0<!
06!
0}
0Z
1f
0e
1b
0)
1*
19!
10!
1-!
1&!
1<!
16!
1}
0f
0b
1a
0,
0.
0/
00
0+
0-
01
14
05
17
1,
1.
1/
10
1+
1-
11
04
07
18
#170000
1#
1F
#180000
0#
0F
1G
#190000
1#
1F
#200000
0#
0F
0G
0i
0I
1H
1,!
1p
0l
0^
1Y
1&
0*
#210000
1#
1F
#220000
0#
0F
1G
#230000
1#
1F
#240000
0#
0F
0G
1j
0H
0z
0p
1o
1^
0Y
1X
1V
0'!
1Z
0a
0&
1'
1e
08
15
#250000
1#
1F
#260000
0#
0F
1G
#270000
1#
1F
#280000
0#
0F
0G
1k
0j
1I
0o
1n
0X
0V
0Z
1f
0e
1b
0'
1(
0f
0b
1a
14
05
17
04
07
18
#290000
1#
1F
#300000
0#
0F
1G
#310000
1#
1F
#320000
b0 $
0#
0=!
0F
0W
0L
1;
1<
0G
1j
0I
0+!
1)!
0n
1m
1\
1V
1h
1b
0a
0(
1)
12
17
08
#330000
1#
1F
#340000
0#
0F
1G
#350000
1#
1F
#360000
0#
0F
0G
0k
0j
1i
1+!
0)!
1z
0m
1l
08!
0/!
0,!
0%!
18!
1/!
1'!
1%!
0)
1*
#370000
1#
1F
#380000
0#
0F
1G
#390000
1#
1F
#400000
0#
0F
0G
0i
1,!
1p
0l
1&
0*
#410000
1#
1F
#420000
0#
0F
1G
#430000
1#
1F
#440000
0#
0F
0G
1j
0z
0p
1o
0'!
0&
1'
#450000
1#
1F
#460000
0#
0F
1G
#470000
1#
1F
#480000
0#
0F
0G
1k
0j
0o
1n
0'
1(
#490000
1#
1F
#500000
0#
0F
1G
#510000
1#
1F
#520000
0#
0F
0G
1j
0+!
1)!
0n
1m
0(
1)
#530000
1#
1F
#540000
0#
0F
1G
#550000
1#
1F
#560000
0#
0F
0G
0k
0j
1i
1+!
0)!
1z
0m
1l
08!
0/!
0,!
0%!
18!
1/!
1'!
1%!
0)
1*
#570000
1#
1F
#580000
0#
0F
1G
#590000
1#
1F
#600000
0#
0F
0G
0i
1,!
1p
0l
1&
0*
#610000
1#
1F
#620000
0#
0F
1G
#630000
1#
1F
#640000
0#
0F
0G
1j
0z
0p
1o
0'!
0&
1'
#650000
1#
1F
#660000
0#
0F
1G
#670000
1#
1F
#680000
0#
0F
0G
1k
0j
0o
1n
0'
1(
#690000
1#
1F
#700000
0#
0F
1G
#710000
1#
1F
#720000
0#
0F
0G
1j
0+!
1)!
0n
1m
0(
1)
#730000
1#
1F
#740000
0#
0F
1G
#750000
1#
1F
#760000
0#
0F
0G
0k
0j
1i
1+!
0)!
1z
0m
1l
08!
0/!
0,!
0%!
18!
1/!
1'!
1%!
0)
1*
#770000
1#
1F
#780000
0#
0F
1G
#790000
1#
1F
#800000
0#
0F
0G
0i
1,!
1p
0l
1&
0*
#810000
1#
1F
#820000
0#
0F
1G
#830000
1#
1F
#840000
0#
0F
0G
1j
0z
0p
1o
0'!
0&
1'
#850000
1#
1F
#860000
0#
0F
1G
#870000
1#
1F
#880000
0#
0F
0G
1k
0j
0o
1n
0'
1(
#890000
1#
1F
#900000
0#
0F
1G
#910000
1#
1F
#920000
0#
0F
0G
1j
0+!
1)!
0n
1m
0(
1)
#930000
1#
1F
#940000
0#
0F
1G
#950000
1#
1F
#960000
0#
0F
0G
0k
0j
1i
1+!
0)!
1z
0m
1l
08!
0/!
0,!
0%!
18!
1/!
1'!
1%!
0)
1*
#970000
1#
1F
#980000
0#
0F
1G
#990000
1#
1F
#1000000
