

================================================================
== Vitis HLS Report for 'sparse_compute'
================================================================
* Date:           Thu Jan 30 18:47:16 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        model_test_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.975 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.30>
ST_1 : Operation 9 [1/1] (1.42ns)   --->   "%p_read_1 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read29" [firmware/model_test.cpp:105]   --->   Operation 9 'read' 'p_read_1' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (1.42ns)   --->   "%p_read_2 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read28" [firmware/model_test.cpp:105]   --->   Operation 10 'read' 'p_read_2' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (1.42ns)   --->   "%p_read_3 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read27" [firmware/model_test.cpp:105]   --->   Operation 11 'read' 'p_read_3' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (1.42ns)   --->   "%p_read_4 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read26" [firmware/model_test.cpp:105]   --->   Operation 12 'read' 'p_read_4' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (1.42ns)   --->   "%p_read_5 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read25" [firmware/model_test.cpp:105]   --->   Operation 13 'read' 'p_read_5' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (1.42ns)   --->   "%p_read_6 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read24" [firmware/model_test.cpp:105]   --->   Operation 14 'read' 'p_read_6' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (1.42ns)   --->   "%p_read_7 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read23" [firmware/model_test.cpp:105]   --->   Operation 15 'read' 'p_read_7' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (1.42ns)   --->   "%p_read_8 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read22" [firmware/model_test.cpp:105]   --->   Operation 16 'read' 'p_read_8' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 17 [1/1] (1.42ns)   --->   "%p_read_9 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read21" [firmware/model_test.cpp:105]   --->   Operation 17 'read' 'p_read_9' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (1.42ns)   --->   "%p_read_10 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read20" [firmware/model_test.cpp:105]   --->   Operation 18 'read' 'p_read_10' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (1.42ns)   --->   "%p_read_11 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read19" [firmware/model_test.cpp:105]   --->   Operation 19 'read' 'p_read_11' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (1.42ns)   --->   "%p_read_12 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read18" [firmware/model_test.cpp:105]   --->   Operation 20 'read' 'p_read_12' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 21 [1/1] (1.42ns)   --->   "%p_read_13 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read17" [firmware/model_test.cpp:105]   --->   Operation 21 'read' 'p_read_13' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 22 [1/1] (1.42ns)   --->   "%p_read_14 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read16" [firmware/model_test.cpp:105]   --->   Operation 22 'read' 'p_read_14' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 23 [1/1] (1.42ns)   --->   "%p_read_15 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read15" [firmware/model_test.cpp:105]   --->   Operation 23 'read' 'p_read_15' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 24 [1/1] (1.42ns)   --->   "%p_read_16 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read14" [firmware/model_test.cpp:105]   --->   Operation 24 'read' 'p_read_16' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 25 [1/1] (1.42ns)   --->   "%p_read_17 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read13" [firmware/model_test.cpp:105]   --->   Operation 25 'read' 'p_read_17' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 26 [1/1] (1.42ns)   --->   "%p_read_18 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read12" [firmware/model_test.cpp:105]   --->   Operation 26 'read' 'p_read_18' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 27 [1/1] (1.42ns)   --->   "%p_read_19 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read11" [firmware/model_test.cpp:105]   --->   Operation 27 'read' 'p_read_19' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 28 [1/1] (1.42ns)   --->   "%p_read_20 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read10" [firmware/model_test.cpp:105]   --->   Operation 28 'read' 'p_read_20' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 29 [1/1] (1.42ns)   --->   "%p_read_21 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read9" [firmware/model_test.cpp:105]   --->   Operation 29 'read' 'p_read_21' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 30 [1/1] (1.42ns)   --->   "%p_read_22 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read8" [firmware/model_test.cpp:105]   --->   Operation 30 'read' 'p_read_22' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 31 [1/1] (1.42ns)   --->   "%p_read_23 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read7" [firmware/model_test.cpp:105]   --->   Operation 31 'read' 'p_read_23' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 32 [1/1] (1.42ns)   --->   "%p_read_24 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read6" [firmware/model_test.cpp:105]   --->   Operation 32 'read' 'p_read_24' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 33 [1/1] (1.42ns)   --->   "%p_read_25 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read5" [firmware/model_test.cpp:105]   --->   Operation 33 'read' 'p_read_25' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 34 [1/1] (1.42ns)   --->   "%p_read_26 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read4" [firmware/model_test.cpp:105]   --->   Operation 34 'read' 'p_read_26' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 35 [1/1] (1.42ns)   --->   "%p_read_27 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read3" [firmware/model_test.cpp:105]   --->   Operation 35 'read' 'p_read_27' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 36 [1/1] (1.42ns)   --->   "%p_read_28 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read2" [firmware/model_test.cpp:105]   --->   Operation 36 'read' 'p_read_28' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 37 [1/1] (1.42ns)   --->   "%p_read_29 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read1" [firmware/model_test.cpp:105]   --->   Operation 37 'read' 'p_read_29' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 38 [1/1] (1.42ns)   --->   "%p_read_30 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read" [firmware/model_test.cpp:105]   --->   Operation 38 'read' 'p_read_30' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 39 [1/1] (0.74ns)   --->   "%icmp_ln105 = icmp_ne  i12 %p_read_10, i12 0" [firmware/model_test.cpp:105]   --->   Operation 39 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %for.inc.93233, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit978" [firmware/model_test.cpp:105]   --->   Operation 40 'br' 'br_ln105' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln106 = sext i12 %p_read_10" [firmware/model_test.cpp:106]   --->   Operation 41 'sext' 'sext_ln106' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.87ns)   --->   "%mul_ln106 = mul i19 %sext_ln106, i19 90" [firmware/model_test.cpp:106]   --->   Operation 42 'mul' 'mul_ln106' <Predicate = (icmp_ln105)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = partselect i18 @_ssdm_op_PartSelect.i18.i19.i32.i32, i19 %mul_ln106, i32 1, i32 18" [firmware/model_test.cpp:106]   --->   Operation 43 'partselect' 'tmp' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %tmp, i1 0" [firmware/model_test.cpp:106]   --->   Operation 44 'bitconcatenate' 'add_ln' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%br_ln113 = br void %for.inc.93233" [firmware/model_test.cpp:113]   --->   Operation 45 'br' 'br_ln113' <Predicate = (icmp_ln105)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.53>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%feat_out_0_loc_78 = phi i19 0, void %entry, i19 %add_ln, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit978" [firmware/model_test.cpp:106]   --->   Operation 46 'phi' 'feat_out_0_loc_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%feat_out_0_flag_88 = phi i1 0, void %entry, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit978"   --->   Operation 47 'phi' 'feat_out_0_flag_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln113 = sext i19 %feat_out_0_loc_78" [firmware/model_test.cpp:113]   --->   Operation 48 'sext' 'sext_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.74ns)   --->   "%icmp_ln113 = icmp_eq  i12 %p_read_9, i12 0" [firmware/model_test.cpp:113]   --->   Operation 49 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.12ns)   --->   "%xor_ln113 = xor i1 %icmp_ln105, i1 1" [firmware/model_test.cpp:113]   --->   Operation 50 'xor' 'xor_ln113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.12ns)   --->   "%or_ln113 = or i1 %icmp_ln113, i1 %xor_ln113" [firmware/model_test.cpp:113]   --->   Operation 51 'or' 'or_ln113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.61ns)   --->   "%br_ln113 = br i1 %or_ln113, void %if.then17.1, void %for.inc.1" [firmware/model_test.cpp:113]   --->   Operation 52 'br' 'br_ln113' <Predicate = true> <Delay = 0.61>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i4 %p_read_30" [firmware/model_test.cpp:114]   --->   Operation 53 'zext' 'zext_ln114' <Predicate = (!or_ln113)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i4 %p_read_28" [firmware/model_test.cpp:114]   --->   Operation 54 'zext' 'zext_ln114_1' <Predicate = (!or_ln113)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.70ns)   --->   "%sub_ln114 = sub i5 %zext_ln114, i5 %zext_ln114_1" [firmware/model_test.cpp:114]   --->   Operation 55 'sub' 'sub_ln114' <Predicate = (!or_ln113)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i4 %p_read_29" [firmware/model_test.cpp:115]   --->   Operation 56 'zext' 'zext_ln115' <Predicate = (!or_ln113)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i4 %p_read_27" [firmware/model_test.cpp:115]   --->   Operation 57 'zext' 'zext_ln115_1' <Predicate = (!or_ln113)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.70ns)   --->   "%sub_ln115 = sub i5 %zext_ln115, i5 %zext_ln115_1" [firmware/model_test.cpp:115]   --->   Operation 58 'sub' 'sub_ln115' <Predicate = (!or_ln113)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.70ns)   --->   "%icmp_ln117 = icmp_eq  i4 %p_read_30, i4 %p_read_28" [firmware/model_test.cpp:117]   --->   Operation 59 'icmp' 'icmp_ln117' <Predicate = (!or_ln113)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.70ns)   --->   "%icmp_ln117_1 = icmp_eq  i5 %sub_ln115, i5 1" [firmware/model_test.cpp:117]   --->   Operation 60 'icmp' 'icmp_ln117_1' <Predicate = (!or_ln113)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.12ns)   --->   "%and_ln117 = and i1 %icmp_ln117, i1 %icmp_ln117_1" [firmware/model_test.cpp:117]   --->   Operation 61 'and' 'and_ln117' <Predicate = (!or_ln113)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %and_ln117, void %if.else.1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit784.1" [firmware/model_test.cpp:117]   --->   Operation 62 'br' 'br_ln117' <Predicate = (!or_ln113)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.70ns)   --->   "%icmp_ln120 = icmp_eq  i5 %sub_ln115, i5 31" [firmware/model_test.cpp:120]   --->   Operation 63 'icmp' 'icmp_ln120' <Predicate = (!or_ln113 & !and_ln117)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.12ns)   --->   "%and_ln120 = and i1 %icmp_ln117, i1 %icmp_ln120" [firmware/model_test.cpp:120]   --->   Operation 64 'and' 'and_ln120' <Predicate = (!or_ln113 & !and_ln117)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %and_ln120, void %if.else56.1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit675.1" [firmware/model_test.cpp:120]   --->   Operation 65 'br' 'br_ln120' <Predicate = (!or_ln113 & !and_ln117)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.70ns)   --->   "%icmp_ln123 = icmp_eq  i5 %sub_ln114, i5 1" [firmware/model_test.cpp:123]   --->   Operation 66 'icmp' 'icmp_ln123' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.70ns)   --->   "%icmp_ln123_1 = icmp_eq  i4 %p_read_29, i4 %p_read_27" [firmware/model_test.cpp:123]   --->   Operation 67 'icmp' 'icmp_ln123_1' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.12ns)   --->   "%and_ln123 = and i1 %icmp_ln123, i1 %icmp_ln123_1" [firmware/model_test.cpp:123]   --->   Operation 68 'and' 'and_ln123' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %and_ln123, void %if.else68.1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit566.1" [firmware/model_test.cpp:123]   --->   Operation 69 'br' 'br_ln123' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.12ns)   --->   "%and_ln126 = and i1 %icmp_ln123, i1 %icmp_ln117_1" [firmware/model_test.cpp:126]   --->   Operation 70 'and' 'and_ln126' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %and_ln126, void %if.else80.1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit457.1" [firmware/model_test.cpp:126]   --->   Operation 71 'br' 'br_ln126' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.12ns)   --->   "%and_ln129 = and i1 %icmp_ln123, i1 %icmp_ln120" [firmware/model_test.cpp:129]   --->   Operation 72 'and' 'and_ln129' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %and_ln129, void %if.else92.1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit348.1" [firmware/model_test.cpp:129]   --->   Operation 73 'br' 'br_ln129' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.70ns)   --->   "%icmp_ln132 = icmp_eq  i5 %sub_ln114, i5 31" [firmware/model_test.cpp:132]   --->   Operation 74 'icmp' 'icmp_ln132' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.12ns)   --->   "%and_ln132 = and i1 %icmp_ln132, i1 %icmp_ln123_1" [firmware/model_test.cpp:132]   --->   Operation 75 'and' 'and_ln132' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %and_ln132, void %if.else104.1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.1" [firmware/model_test.cpp:132]   --->   Operation 76 'br' 'br_ln132' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.12ns)   --->   "%and_ln135 = and i1 %icmp_ln132, i1 %icmp_ln117_1" [firmware/model_test.cpp:135]   --->   Operation 77 'and' 'and_ln135' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %and_ln135, void %if.else116.1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit130.1" [firmware/model_test.cpp:135]   --->   Operation 78 'br' 'br_ln135' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln138)   --->   "%and_ln138 = and i5 %sub_ln115, i5 %sub_ln114" [firmware/model_test.cpp:138]   --->   Operation 79 'and' 'and_ln138' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.10> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.70ns) (out node of the LUT)   --->   "%icmp_ln138 = icmp_eq  i5 %and_ln138, i5 31" [firmware/model_test.cpp:138]   --->   Operation 80 'icmp' 'icmp_ln138' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.61ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %for.inc.1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1" [firmware/model_test.cpp:138]   --->   Operation 81 'br' 'br_ln138' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135)> <Delay = 0.61>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %p_read_9, i1 0" [firmware/model_test.cpp:139]   --->   Operation 82 'bitconcatenate' 'shl_ln4' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln139 = sext i13 %shl_ln4" [firmware/model_test.cpp:139]   --->   Operation 83 'sext' 'sext_ln139' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.75ns)   --->   "%sub_ln139 = sub i14 0, i14 %sext_ln139" [firmware/model_test.cpp:139]   --->   Operation 84 'sub' 'sub_ln139' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & icmp_ln138)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln139_1 = sext i14 %sub_ln139" [firmware/model_test.cpp:139]   --->   Operation 85 'sext' 'sext_ln139_1' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.80ns)   --->   "%add_ln139 = add i19 %feat_out_0_loc_78, i19 %sext_ln139_1" [firmware/model_test.cpp:139]   --->   Operation 86 'add' 'add_ln139' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & icmp_ln138)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i19 %add_ln139" [firmware/model_test.cpp:140]   --->   Operation 87 'sext' 'sext_ln140' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.61ns)   --->   "%br_ln140 = br void %for.inc.1" [firmware/model_test.cpp:140]   --->   Operation 88 'br' 'br_ln140' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & icmp_ln138)> <Delay = 0.61>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln136 = sext i12 %p_read_9" [firmware/model_test.cpp:136]   --->   Operation 89 'sext' 'sext_ln136' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & and_ln135)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.49ns) (grouped into DSP with root node add_ln136)   --->   "%mul_ln136 = mul i17 %sext_ln136, i17 131061" [firmware/model_test.cpp:136]   --->   Operation 90 'mul' 'mul_ln136' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & and_ln135)> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into DSP with root node add_ln136)   --->   "%sext_ln136_1 = sext i17 %mul_ln136" [firmware/model_test.cpp:136]   --->   Operation 91 'sext' 'sext_ln136_1' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & and_ln135)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln136 = add i19 %feat_out_0_loc_78, i19 %sext_ln136_1" [firmware/model_test.cpp:136]   --->   Operation 92 'add' 'add_ln136' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & and_ln135)> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln137 = sext i19 %add_ln136" [firmware/model_test.cpp:137]   --->   Operation 93 'sext' 'sext_ln137' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & and_ln135)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.61ns)   --->   "%br_ln137 = br void %for.inc.1" [firmware/model_test.cpp:137]   --->   Operation 94 'br' 'br_ln137' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & and_ln135)> <Delay = 0.61>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln133 = sext i12 %p_read_9" [firmware/model_test.cpp:133]   --->   Operation 95 'sext' 'sext_ln133' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & and_ln132)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %p_read_9, i4 0" [firmware/model_test.cpp:133]   --->   Operation 96 'bitconcatenate' 'shl_ln3' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & and_ln132)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln133_1 = sext i16 %shl_ln3" [firmware/model_test.cpp:133]   --->   Operation 97 'sext' 'sext_ln133_1' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & and_ln132)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.78ns)   --->   "%sub_ln133 = sub i17 %sext_ln133_1, i17 %sext_ln133" [firmware/model_test.cpp:133]   --->   Operation 98 'sub' 'sub_ln133' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & and_ln132)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln133_2 = sext i17 %sub_ln133" [firmware/model_test.cpp:133]   --->   Operation 99 'sext' 'sext_ln133_2' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & and_ln132)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.80ns)   --->   "%add_ln133 = add i19 %feat_out_0_loc_78, i19 %sext_ln133_2" [firmware/model_test.cpp:133]   --->   Operation 100 'add' 'add_ln133' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & and_ln132)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln134 = sext i19 %add_ln133" [firmware/model_test.cpp:134]   --->   Operation 101 'sext' 'sext_ln134' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & and_ln132)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.61ns)   --->   "%br_ln134 = br void %for.inc.1" [firmware/model_test.cpp:134]   --->   Operation 102 'br' 'br_ln134' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & and_ln132)> <Delay = 0.61>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln130 = sext i12 %p_read_9" [firmware/model_test.cpp:130]   --->   Operation 103 'sext' 'sext_ln130' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & and_ln129)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %p_read_9, i2 0" [firmware/model_test.cpp:130]   --->   Operation 104 'bitconcatenate' 'shl_ln2' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & and_ln129)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln130_1 = sext i14 %shl_ln2" [firmware/model_test.cpp:130]   --->   Operation 105 'sext' 'sext_ln130_1' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & and_ln129)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.76ns)   --->   "%sub_ln130 = sub i15 %sext_ln130_1, i15 %sext_ln130" [firmware/model_test.cpp:130]   --->   Operation 106 'sub' 'sub_ln130' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & and_ln129)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln130_2 = sext i15 %sub_ln130" [firmware/model_test.cpp:130]   --->   Operation 107 'sext' 'sext_ln130_2' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & and_ln129)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.80ns)   --->   "%add_ln130 = add i19 %feat_out_0_loc_78, i19 %sext_ln130_2" [firmware/model_test.cpp:130]   --->   Operation 108 'add' 'add_ln130' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & and_ln129)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln131 = sext i19 %add_ln130" [firmware/model_test.cpp:131]   --->   Operation 109 'sext' 'sext_ln131' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & and_ln129)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.61ns)   --->   "%br_ln131 = br void %for.inc.1" [firmware/model_test.cpp:131]   --->   Operation 110 'br' 'br_ln131' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & and_ln129)> <Delay = 0.61>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln127 = sext i12 %p_read_9" [firmware/model_test.cpp:127]   --->   Operation 111 'sext' 'sext_ln127' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & and_ln126)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %p_read_9, i5 0" [firmware/model_test.cpp:127]   --->   Operation 112 'bitconcatenate' 'shl_ln1' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & and_ln126)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln127_1 = sext i17 %shl_ln1" [firmware/model_test.cpp:127]   --->   Operation 113 'sext' 'sext_ln127_1' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & and_ln126)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.79ns)   --->   "%sub_ln127 = sub i18 %sext_ln127, i18 %sext_ln127_1" [firmware/model_test.cpp:127]   --->   Operation 114 'sub' 'sub_ln127' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & and_ln126)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln127_2 = sext i18 %sub_ln127" [firmware/model_test.cpp:127]   --->   Operation 115 'sext' 'sext_ln127_2' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & and_ln126)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.80ns)   --->   "%add_ln127 = add i19 %feat_out_0_loc_78, i19 %sext_ln127_2" [firmware/model_test.cpp:127]   --->   Operation 116 'add' 'add_ln127' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & and_ln126)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln128 = sext i19 %add_ln127" [firmware/model_test.cpp:128]   --->   Operation 117 'sext' 'sext_ln128' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & and_ln126)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.61ns)   --->   "%br_ln128 = br void %for.inc.1" [firmware/model_test.cpp:128]   --->   Operation 118 'br' 'br_ln128' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & !and_ln123 & and_ln126)> <Delay = 0.61>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln124 = sext i12 %p_read_9" [firmware/model_test.cpp:124]   --->   Operation 119 'sext' 'sext_ln124' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & and_ln123)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.49ns) (grouped into DSP with root node add_ln124)   --->   "%mul_ln124 = mul i18 %sext_ln124, i18 23" [firmware/model_test.cpp:124]   --->   Operation 120 'mul' 'mul_ln124' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & and_ln123)> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into DSP with root node add_ln124)   --->   "%sext_ln124_1 = sext i18 %mul_ln124" [firmware/model_test.cpp:124]   --->   Operation 121 'sext' 'sext_ln124_1' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & and_ln123)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln124 = add i19 %feat_out_0_loc_78, i19 %sext_ln124_1" [firmware/model_test.cpp:124]   --->   Operation 122 'add' 'add_ln124' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & and_ln123)> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln125 = sext i19 %add_ln124" [firmware/model_test.cpp:125]   --->   Operation 123 'sext' 'sext_ln125' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & and_ln123)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.61ns)   --->   "%br_ln125 = br void %for.inc.1" [firmware/model_test.cpp:125]   --->   Operation 124 'br' 'br_ln125' <Predicate = (!or_ln113 & !and_ln117 & !and_ln120 & and_ln123)> <Delay = 0.61>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln121 = sext i12 %p_read_9" [firmware/model_test.cpp:121]   --->   Operation 125 'sext' 'sext_ln121' <Predicate = (!or_ln113 & !and_ln117 & and_ln120)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %p_read_9, i2 0" [firmware/model_test.cpp:121]   --->   Operation 126 'bitconcatenate' 'shl_ln' <Predicate = (!or_ln113 & !and_ln117 & and_ln120)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln121_1 = sext i14 %shl_ln" [firmware/model_test.cpp:121]   --->   Operation 127 'sext' 'sext_ln121_1' <Predicate = (!or_ln113 & !and_ln117 & and_ln120)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.76ns)   --->   "%sub_ln121 = sub i15 %sext_ln121_1, i15 %sext_ln121" [firmware/model_test.cpp:121]   --->   Operation 128 'sub' 'sub_ln121' <Predicate = (!or_ln113 & !and_ln117 & and_ln120)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln121_2 = sext i15 %sub_ln121" [firmware/model_test.cpp:121]   --->   Operation 129 'sext' 'sext_ln121_2' <Predicate = (!or_ln113 & !and_ln117 & and_ln120)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.80ns)   --->   "%add_ln121 = add i19 %feat_out_0_loc_78, i19 %sext_ln121_2" [firmware/model_test.cpp:121]   --->   Operation 130 'add' 'add_ln121' <Predicate = (!or_ln113 & !and_ln117 & and_ln120)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i19 %add_ln121" [firmware/model_test.cpp:122]   --->   Operation 131 'sext' 'sext_ln122' <Predicate = (!or_ln113 & !and_ln117 & and_ln120)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.61ns)   --->   "%br_ln122 = br void %for.inc.1" [firmware/model_test.cpp:122]   --->   Operation 132 'br' 'br_ln122' <Predicate = (!or_ln113 & !and_ln117 & and_ln120)> <Delay = 0.61>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln118 = sext i12 %p_read_9" [firmware/model_test.cpp:118]   --->   Operation 133 'sext' 'sext_ln118' <Predicate = (!or_ln113 & and_ln117)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.49ns) (grouped into DSP with root node add_ln118)   --->   "%mul_ln118 = mul i19 %sext_ln118, i19 39" [firmware/model_test.cpp:118]   --->   Operation 134 'mul' 'mul_ln118' <Predicate = (!or_ln113 & and_ln117)> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into DSP with root node add_ln118)   --->   "%sext_ln118_1 = sext i19 %mul_ln118" [firmware/model_test.cpp:118]   --->   Operation 135 'sext' 'sext_ln118_1' <Predicate = (!or_ln113 & and_ln117)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln118 = add i20 %sext_ln113, i20 %sext_ln118_1" [firmware/model_test.cpp:118]   --->   Operation 136 'add' 'add_ln118' <Predicate = (!or_ln113 & and_ln117)> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 137 [1/1] (0.61ns)   --->   "%br_ln119 = br void %for.inc.1" [firmware/model_test.cpp:119]   --->   Operation 137 'br' 'br_ln119' <Predicate = (!or_ln113 & and_ln117)> <Delay = 0.61>

State 3 <SV = 2> <Delay = 2.53>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%feat_out_0_loc_8 = phi i20 %sext_ln113, void %for.inc.93233, i20 %add_ln118, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit784.1, i20 %sext_ln122, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit675.1, i20 %sext_ln125, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit566.1, i20 %sext_ln128, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit457.1, i20 %sext_ln131, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit348.1, i20 %sext_ln134, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.1, i20 %sext_ln137, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit130.1, i20 %sext_ln140, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1, i20 %sext_ln113, void %if.else116.1" [firmware/model_test.cpp:113]   --->   Operation 138 'phi' 'feat_out_0_loc_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%feat_out_0_flag_8 = phi i1 %feat_out_0_flag_88, void %for.inc.93233, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit784.1, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit675.1, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit566.1, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit457.1, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit348.1, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.1, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit130.1, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1, i1 %feat_out_0_flag_88, void %if.else116.1"   --->   Operation 139 'phi' 'feat_out_0_flag_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.74ns)   --->   "%icmp_ln113_1 = icmp_eq  i12 %p_read_8, i12 0" [firmware/model_test.cpp:113]   --->   Operation 140 'icmp' 'icmp_ln113_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.12ns)   --->   "%or_ln113_1 = or i1 %icmp_ln113_1, i1 %xor_ln113" [firmware/model_test.cpp:113]   --->   Operation 141 'or' 'or_ln113_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.61ns)   --->   "%br_ln113 = br i1 %or_ln113_1, void %if.then17.2, void %for.inc.2" [firmware/model_test.cpp:113]   --->   Operation 142 'br' 'br_ln113' <Predicate = true> <Delay = 0.61>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i4 %p_read_30" [firmware/model_test.cpp:114]   --->   Operation 143 'zext' 'zext_ln114_2' <Predicate = (!or_ln113_1)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln114_3 = zext i4 %p_read_26" [firmware/model_test.cpp:114]   --->   Operation 144 'zext' 'zext_ln114_3' <Predicate = (!or_ln113_1)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.70ns)   --->   "%sub_ln114_1 = sub i5 %zext_ln114_2, i5 %zext_ln114_3" [firmware/model_test.cpp:114]   --->   Operation 145 'sub' 'sub_ln114_1' <Predicate = (!or_ln113_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i4 %p_read_29" [firmware/model_test.cpp:115]   --->   Operation 146 'zext' 'zext_ln115_2' <Predicate = (!or_ln113_1)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln115_3 = zext i4 %p_read_25" [firmware/model_test.cpp:115]   --->   Operation 147 'zext' 'zext_ln115_3' <Predicate = (!or_ln113_1)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.70ns)   --->   "%sub_ln115_1 = sub i5 %zext_ln115_2, i5 %zext_ln115_3" [firmware/model_test.cpp:115]   --->   Operation 148 'sub' 'sub_ln115_1' <Predicate = (!or_ln113_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.70ns)   --->   "%icmp_ln117_2 = icmp_eq  i4 %p_read_30, i4 %p_read_26" [firmware/model_test.cpp:117]   --->   Operation 149 'icmp' 'icmp_ln117_2' <Predicate = (!or_ln113_1)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.70ns)   --->   "%icmp_ln117_3 = icmp_eq  i5 %sub_ln115_1, i5 1" [firmware/model_test.cpp:117]   --->   Operation 150 'icmp' 'icmp_ln117_3' <Predicate = (!or_ln113_1)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.12ns)   --->   "%and_ln117_1 = and i1 %icmp_ln117_2, i1 %icmp_ln117_3" [firmware/model_test.cpp:117]   --->   Operation 151 'and' 'and_ln117_1' <Predicate = (!or_ln113_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %and_ln117_1, void %if.else.2, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit784.2" [firmware/model_test.cpp:117]   --->   Operation 152 'br' 'br_ln117' <Predicate = (!or_ln113_1)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.70ns)   --->   "%icmp_ln120_1 = icmp_eq  i5 %sub_ln115_1, i5 31" [firmware/model_test.cpp:120]   --->   Operation 153 'icmp' 'icmp_ln120_1' <Predicate = (!or_ln113_1 & !and_ln117_1)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.12ns)   --->   "%and_ln120_1 = and i1 %icmp_ln117_2, i1 %icmp_ln120_1" [firmware/model_test.cpp:120]   --->   Operation 154 'and' 'and_ln120_1' <Predicate = (!or_ln113_1 & !and_ln117_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %and_ln120_1, void %if.else56.2, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit675.2" [firmware/model_test.cpp:120]   --->   Operation 155 'br' 'br_ln120' <Predicate = (!or_ln113_1 & !and_ln117_1)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.70ns)   --->   "%icmp_ln123_2 = icmp_eq  i5 %sub_ln114_1, i5 1" [firmware/model_test.cpp:123]   --->   Operation 156 'icmp' 'icmp_ln123_2' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.70ns)   --->   "%icmp_ln123_3 = icmp_eq  i4 %p_read_29, i4 %p_read_25" [firmware/model_test.cpp:123]   --->   Operation 157 'icmp' 'icmp_ln123_3' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.12ns)   --->   "%and_ln123_1 = and i1 %icmp_ln123_2, i1 %icmp_ln123_3" [firmware/model_test.cpp:123]   --->   Operation 158 'and' 'and_ln123_1' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %and_ln123_1, void %if.else68.2, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit566.2" [firmware/model_test.cpp:123]   --->   Operation 159 'br' 'br_ln123' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.12ns)   --->   "%and_ln126_1 = and i1 %icmp_ln123_2, i1 %icmp_ln117_3" [firmware/model_test.cpp:126]   --->   Operation 160 'and' 'and_ln126_1' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %and_ln126_1, void %if.else80.2, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit457.2" [firmware/model_test.cpp:126]   --->   Operation 161 'br' 'br_ln126' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.12ns)   --->   "%and_ln129_1 = and i1 %icmp_ln123_2, i1 %icmp_ln120_1" [firmware/model_test.cpp:129]   --->   Operation 162 'and' 'and_ln129_1' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %and_ln129_1, void %if.else92.2, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit348.2" [firmware/model_test.cpp:129]   --->   Operation 163 'br' 'br_ln129' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.70ns)   --->   "%icmp_ln132_1 = icmp_eq  i5 %sub_ln114_1, i5 31" [firmware/model_test.cpp:132]   --->   Operation 164 'icmp' 'icmp_ln132_1' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1 & !and_ln129_1)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.12ns)   --->   "%and_ln132_1 = and i1 %icmp_ln132_1, i1 %icmp_ln123_3" [firmware/model_test.cpp:132]   --->   Operation 165 'and' 'and_ln132_1' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1 & !and_ln129_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %and_ln132_1, void %if.else104.2, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.2" [firmware/model_test.cpp:132]   --->   Operation 166 'br' 'br_ln132' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1 & !and_ln129_1)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.12ns)   --->   "%and_ln135_1 = and i1 %icmp_ln132_1, i1 %icmp_ln117_3" [firmware/model_test.cpp:135]   --->   Operation 167 'and' 'and_ln135_1' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1 & !and_ln129_1 & !and_ln132_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %and_ln135_1, void %if.else116.2, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit130.2" [firmware/model_test.cpp:135]   --->   Operation 168 'br' 'br_ln135' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1 & !and_ln129_1 & !and_ln132_1)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln138_1)   --->   "%and_ln138_1 = and i5 %sub_ln115_1, i5 %sub_ln114_1" [firmware/model_test.cpp:138]   --->   Operation 169 'and' 'and_ln138_1' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1 & !and_ln129_1 & !and_ln132_1 & !and_ln135_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.10> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.70ns) (out node of the LUT)   --->   "%icmp_ln138_1 = icmp_eq  i5 %and_ln138_1, i5 31" [firmware/model_test.cpp:138]   --->   Operation 170 'icmp' 'icmp_ln138_1' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1 & !and_ln129_1 & !and_ln132_1 & !and_ln135_1)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.61ns)   --->   "%br_ln138 = br i1 %icmp_ln138_1, void %for.inc.2, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2" [firmware/model_test.cpp:138]   --->   Operation 171 'br' 'br_ln138' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1 & !and_ln129_1 & !and_ln132_1 & !and_ln135_1)> <Delay = 0.61>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%shl_ln139_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %p_read_8, i1 0" [firmware/model_test.cpp:139]   --->   Operation 172 'bitconcatenate' 'shl_ln139_1' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1 & !and_ln129_1 & !and_ln132_1 & !and_ln135_1 & icmp_ln138_1)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln139_2 = sext i13 %shl_ln139_1" [firmware/model_test.cpp:139]   --->   Operation 173 'sext' 'sext_ln139_2' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1 & !and_ln129_1 & !and_ln132_1 & !and_ln135_1 & icmp_ln138_1)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.75ns)   --->   "%sub_ln139_1 = sub i14 0, i14 %sext_ln139_2" [firmware/model_test.cpp:139]   --->   Operation 174 'sub' 'sub_ln139_1' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1 & !and_ln129_1 & !and_ln132_1 & !and_ln135_1 & icmp_ln138_1)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln139_3 = sext i14 %sub_ln139_1" [firmware/model_test.cpp:139]   --->   Operation 175 'sext' 'sext_ln139_3' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1 & !and_ln129_1 & !and_ln132_1 & !and_ln135_1 & icmp_ln138_1)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.80ns)   --->   "%add_ln139_1 = add i20 %feat_out_0_loc_8, i20 %sext_ln139_3" [firmware/model_test.cpp:139]   --->   Operation 176 'add' 'add_ln139_1' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1 & !and_ln129_1 & !and_ln132_1 & !and_ln135_1 & icmp_ln138_1)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.61ns)   --->   "%br_ln140 = br void %for.inc.2" [firmware/model_test.cpp:140]   --->   Operation 177 'br' 'br_ln140' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1 & !and_ln129_1 & !and_ln132_1 & !and_ln135_1 & icmp_ln138_1)> <Delay = 0.61>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln136_2 = sext i12 %p_read_8" [firmware/model_test.cpp:136]   --->   Operation 178 'sext' 'sext_ln136_2' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1 & !and_ln129_1 & !and_ln132_1 & and_ln135_1)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.49ns) (grouped into DSP with root node add_ln136_1)   --->   "%mul_ln136_1 = mul i17 %sext_ln136_2, i17 131061" [firmware/model_test.cpp:136]   --->   Operation 179 'mul' 'mul_ln136_1' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1 & !and_ln129_1 & !and_ln132_1 & and_ln135_1)> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 180 [1/1] (0.00ns) (grouped into DSP with root node add_ln136_1)   --->   "%sext_ln136_3 = sext i17 %mul_ln136_1" [firmware/model_test.cpp:136]   --->   Operation 180 'sext' 'sext_ln136_3' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1 & !and_ln129_1 & !and_ln132_1 & and_ln135_1)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln136_1 = add i20 %feat_out_0_loc_8, i20 %sext_ln136_3" [firmware/model_test.cpp:136]   --->   Operation 181 'add' 'add_ln136_1' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1 & !and_ln129_1 & !and_ln132_1 & and_ln135_1)> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 182 [1/1] (0.61ns)   --->   "%br_ln137 = br void %for.inc.2" [firmware/model_test.cpp:137]   --->   Operation 182 'br' 'br_ln137' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1 & !and_ln129_1 & !and_ln132_1 & and_ln135_1)> <Delay = 0.61>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln133_3 = sext i12 %p_read_8" [firmware/model_test.cpp:133]   --->   Operation 183 'sext' 'sext_ln133_3' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1 & !and_ln129_1 & and_ln132_1)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%shl_ln133_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %p_read_8, i4 0" [firmware/model_test.cpp:133]   --->   Operation 184 'bitconcatenate' 'shl_ln133_1' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1 & !and_ln129_1 & and_ln132_1)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln133_4 = sext i16 %shl_ln133_1" [firmware/model_test.cpp:133]   --->   Operation 185 'sext' 'sext_ln133_4' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1 & !and_ln129_1 & and_ln132_1)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.78ns)   --->   "%sub_ln133_1 = sub i17 %sext_ln133_4, i17 %sext_ln133_3" [firmware/model_test.cpp:133]   --->   Operation 186 'sub' 'sub_ln133_1' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1 & !and_ln129_1 & and_ln132_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln133_5 = sext i17 %sub_ln133_1" [firmware/model_test.cpp:133]   --->   Operation 187 'sext' 'sext_ln133_5' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1 & !and_ln129_1 & and_ln132_1)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.80ns)   --->   "%add_ln133_1 = add i20 %feat_out_0_loc_8, i20 %sext_ln133_5" [firmware/model_test.cpp:133]   --->   Operation 188 'add' 'add_ln133_1' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1 & !and_ln129_1 & and_ln132_1)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.61ns)   --->   "%br_ln134 = br void %for.inc.2" [firmware/model_test.cpp:134]   --->   Operation 189 'br' 'br_ln134' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1 & !and_ln129_1 & and_ln132_1)> <Delay = 0.61>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln130_3 = sext i12 %p_read_8" [firmware/model_test.cpp:130]   --->   Operation 190 'sext' 'sext_ln130_3' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1 & and_ln129_1)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln130_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %p_read_8, i2 0" [firmware/model_test.cpp:130]   --->   Operation 191 'bitconcatenate' 'shl_ln130_1' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1 & and_ln129_1)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln130_4 = sext i14 %shl_ln130_1" [firmware/model_test.cpp:130]   --->   Operation 192 'sext' 'sext_ln130_4' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1 & and_ln129_1)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.76ns)   --->   "%sub_ln130_1 = sub i15 %sext_ln130_4, i15 %sext_ln130_3" [firmware/model_test.cpp:130]   --->   Operation 193 'sub' 'sub_ln130_1' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1 & and_ln129_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln130_5 = sext i15 %sub_ln130_1" [firmware/model_test.cpp:130]   --->   Operation 194 'sext' 'sext_ln130_5' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1 & and_ln129_1)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.80ns)   --->   "%add_ln130_1 = add i20 %feat_out_0_loc_8, i20 %sext_ln130_5" [firmware/model_test.cpp:130]   --->   Operation 195 'add' 'add_ln130_1' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1 & and_ln129_1)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.61ns)   --->   "%br_ln131 = br void %for.inc.2" [firmware/model_test.cpp:131]   --->   Operation 196 'br' 'br_ln131' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & !and_ln126_1 & and_ln129_1)> <Delay = 0.61>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln127_3 = sext i12 %p_read_8" [firmware/model_test.cpp:127]   --->   Operation 197 'sext' 'sext_ln127_3' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & and_ln126_1)> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%shl_ln127_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %p_read_8, i5 0" [firmware/model_test.cpp:127]   --->   Operation 198 'bitconcatenate' 'shl_ln127_1' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & and_ln126_1)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln127_4 = sext i17 %shl_ln127_1" [firmware/model_test.cpp:127]   --->   Operation 199 'sext' 'sext_ln127_4' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & and_ln126_1)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.79ns)   --->   "%sub_ln127_1 = sub i18 %sext_ln127_3, i18 %sext_ln127_4" [firmware/model_test.cpp:127]   --->   Operation 200 'sub' 'sub_ln127_1' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & and_ln126_1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln127_5 = sext i18 %sub_ln127_1" [firmware/model_test.cpp:127]   --->   Operation 201 'sext' 'sext_ln127_5' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & and_ln126_1)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.80ns)   --->   "%add_ln127_1 = add i20 %feat_out_0_loc_8, i20 %sext_ln127_5" [firmware/model_test.cpp:127]   --->   Operation 202 'add' 'add_ln127_1' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & and_ln126_1)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.61ns)   --->   "%br_ln128 = br void %for.inc.2" [firmware/model_test.cpp:128]   --->   Operation 203 'br' 'br_ln128' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & !and_ln123_1 & and_ln126_1)> <Delay = 0.61>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln124_2 = sext i12 %p_read_8" [firmware/model_test.cpp:124]   --->   Operation 204 'sext' 'sext_ln124_2' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & and_ln123_1)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.49ns) (grouped into DSP with root node add_ln124_1)   --->   "%mul_ln124_1 = mul i18 %sext_ln124_2, i18 23" [firmware/model_test.cpp:124]   --->   Operation 205 'mul' 'mul_ln124_1' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & and_ln123_1)> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 206 [1/1] (0.00ns) (grouped into DSP with root node add_ln124_1)   --->   "%sext_ln124_3 = sext i18 %mul_ln124_1" [firmware/model_test.cpp:124]   --->   Operation 206 'sext' 'sext_ln124_3' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & and_ln123_1)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln124_1 = add i20 %feat_out_0_loc_8, i20 %sext_ln124_3" [firmware/model_test.cpp:124]   --->   Operation 207 'add' 'add_ln124_1' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & and_ln123_1)> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 208 [1/1] (0.61ns)   --->   "%br_ln125 = br void %for.inc.2" [firmware/model_test.cpp:125]   --->   Operation 208 'br' 'br_ln125' <Predicate = (!or_ln113_1 & !and_ln117_1 & !and_ln120_1 & and_ln123_1)> <Delay = 0.61>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln121_3 = sext i12 %p_read_8" [firmware/model_test.cpp:121]   --->   Operation 209 'sext' 'sext_ln121_3' <Predicate = (!or_ln113_1 & !and_ln117_1 & and_ln120_1)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%shl_ln121_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %p_read_8, i2 0" [firmware/model_test.cpp:121]   --->   Operation 210 'bitconcatenate' 'shl_ln121_1' <Predicate = (!or_ln113_1 & !and_ln117_1 & and_ln120_1)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln121_4 = sext i14 %shl_ln121_1" [firmware/model_test.cpp:121]   --->   Operation 211 'sext' 'sext_ln121_4' <Predicate = (!or_ln113_1 & !and_ln117_1 & and_ln120_1)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.76ns)   --->   "%sub_ln121_1 = sub i15 %sext_ln121_4, i15 %sext_ln121_3" [firmware/model_test.cpp:121]   --->   Operation 212 'sub' 'sub_ln121_1' <Predicate = (!or_ln113_1 & !and_ln117_1 & and_ln120_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln121_5 = sext i15 %sub_ln121_1" [firmware/model_test.cpp:121]   --->   Operation 213 'sext' 'sext_ln121_5' <Predicate = (!or_ln113_1 & !and_ln117_1 & and_ln120_1)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.80ns)   --->   "%add_ln121_1 = add i20 %feat_out_0_loc_8, i20 %sext_ln121_5" [firmware/model_test.cpp:121]   --->   Operation 214 'add' 'add_ln121_1' <Predicate = (!or_ln113_1 & !and_ln117_1 & and_ln120_1)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (0.61ns)   --->   "%br_ln122 = br void %for.inc.2" [firmware/model_test.cpp:122]   --->   Operation 215 'br' 'br_ln122' <Predicate = (!or_ln113_1 & !and_ln117_1 & and_ln120_1)> <Delay = 0.61>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln118_2 = sext i12 %p_read_8" [firmware/model_test.cpp:118]   --->   Operation 216 'sext' 'sext_ln118_2' <Predicate = (!or_ln113_1 & and_ln117_1)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.49ns) (grouped into DSP with root node add_ln118_1)   --->   "%mul_ln118_1 = mul i19 %sext_ln118_2, i19 39" [firmware/model_test.cpp:118]   --->   Operation 217 'mul' 'mul_ln118_1' <Predicate = (!or_ln113_1 & and_ln117_1)> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 218 [1/1] (0.00ns) (grouped into DSP with root node add_ln118_1)   --->   "%sext_ln118_3 = sext i19 %mul_ln118_1" [firmware/model_test.cpp:118]   --->   Operation 218 'sext' 'sext_ln118_3' <Predicate = (!or_ln113_1 & and_ln117_1)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln118_1 = add i20 %feat_out_0_loc_8, i20 %sext_ln118_3" [firmware/model_test.cpp:118]   --->   Operation 219 'add' 'add_ln118_1' <Predicate = (!or_ln113_1 & and_ln117_1)> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 220 [1/1] (0.61ns)   --->   "%br_ln119 = br void %for.inc.2" [firmware/model_test.cpp:119]   --->   Operation 220 'br' 'br_ln119' <Predicate = (!or_ln113_1 & and_ln117_1)> <Delay = 0.61>

State 4 <SV = 3> <Delay = 2.53>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%feat_out_0_loc_17 = phi i20 %feat_out_0_loc_8, void %for.inc.1, i20 %add_ln118_1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit784.2, i20 %add_ln121_1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit675.2, i20 %add_ln124_1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit566.2, i20 %add_ln127_1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit457.2, i20 %add_ln130_1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit348.2, i20 %add_ln133_1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.2, i20 %add_ln136_1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit130.2, i20 %add_ln139_1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2, i20 %feat_out_0_loc_8, void %if.else116.2" [firmware/model_test.cpp:113]   --->   Operation 221 'phi' 'feat_out_0_loc_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%feat_out_0_flag_17 = phi i1 %feat_out_0_flag_8, void %for.inc.1, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit784.2, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit675.2, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit566.2, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit457.2, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit348.2, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.2, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit130.2, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2, i1 %feat_out_0_flag_8, void %if.else116.2"   --->   Operation 222 'phi' 'feat_out_0_flag_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.74ns)   --->   "%icmp_ln113_2 = icmp_eq  i12 %p_read_7, i12 0" [firmware/model_test.cpp:113]   --->   Operation 223 'icmp' 'icmp_ln113_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 224 [1/1] (0.61ns)   --->   "%br_ln105 = br i1 %icmp_ln113_2, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit978.3, void %for.inc.3.1" [firmware/model_test.cpp:105]   --->   Operation 224 'br' 'br_ln105' <Predicate = true> <Delay = 0.61>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln106_1 = sext i12 %p_read_7" [firmware/model_test.cpp:106]   --->   Operation 225 'sext' 'sext_ln106_1' <Predicate = (!icmp_ln113_2)> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln106_2 = sext i12 %p_read_7" [firmware/model_test.cpp:106]   --->   Operation 226 'sext' 'sext_ln106_2' <Predicate = (!icmp_ln113_2)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln106_3 = sext i12 %p_read_7" [firmware/model_test.cpp:106]   --->   Operation 227 'sext' 'sext_ln106_3' <Predicate = (!icmp_ln113_2)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln106_4 = sext i12 %p_read_7" [firmware/model_test.cpp:106]   --->   Operation 228 'sext' 'sext_ln106_4' <Predicate = (!icmp_ln113_2)> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.74ns)   --->   "%icmp_ln113_3 = icmp_eq  i12 %p_read_10, i12 0" [firmware/model_test.cpp:113]   --->   Operation 229 'icmp' 'icmp_ln113_3' <Predicate = (!icmp_ln113_2)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.61ns)   --->   "%br_ln113 = br i1 %icmp_ln113_3, void %if.then17.3, void %for.inc.3.1" [firmware/model_test.cpp:113]   --->   Operation 230 'br' 'br_ln113' <Predicate = (!icmp_ln113_2)> <Delay = 0.61>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln114_4 = zext i4 %p_read_30" [firmware/model_test.cpp:114]   --->   Operation 231 'zext' 'zext_ln114_4' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3)> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln114_5 = zext i4 %p_read_24" [firmware/model_test.cpp:114]   --->   Operation 232 'zext' 'zext_ln114_5' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3)> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.70ns)   --->   "%sub_ln114_2 = sub i5 %zext_ln114_4, i5 %zext_ln114_5" [firmware/model_test.cpp:114]   --->   Operation 233 'sub' 'sub_ln114_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln115_4 = zext i4 %p_read_29" [firmware/model_test.cpp:115]   --->   Operation 234 'zext' 'zext_ln115_4' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3)> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln115_5 = zext i4 %p_read_23" [firmware/model_test.cpp:115]   --->   Operation 235 'zext' 'zext_ln115_5' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3)> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.70ns)   --->   "%sub_ln115_2 = sub i5 %zext_ln115_4, i5 %zext_ln115_5" [firmware/model_test.cpp:115]   --->   Operation 236 'sub' 'sub_ln115_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 237 [1/1] (0.70ns)   --->   "%icmp_ln117_4 = icmp_eq  i4 %p_read_30, i4 %p_read_24" [firmware/model_test.cpp:117]   --->   Operation 237 'icmp' 'icmp_ln117_4' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 238 [1/1] (0.70ns)   --->   "%icmp_ln117_5 = icmp_eq  i5 %sub_ln115_2, i5 1" [firmware/model_test.cpp:117]   --->   Operation 238 'icmp' 'icmp_ln117_5' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [1/1] (0.12ns)   --->   "%and_ln117_2 = and i1 %icmp_ln117_4, i1 %icmp_ln117_5" [firmware/model_test.cpp:117]   --->   Operation 239 'and' 'and_ln117_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %and_ln117_2, void %if.else.3, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit784.3" [firmware/model_test.cpp:117]   --->   Operation 240 'br' 'br_ln117' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3)> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.70ns)   --->   "%icmp_ln120_2 = icmp_eq  i5 %sub_ln115_2, i5 31" [firmware/model_test.cpp:120]   --->   Operation 241 'icmp' 'icmp_ln120_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 242 [1/1] (0.12ns)   --->   "%and_ln120_2 = and i1 %icmp_ln117_4, i1 %icmp_ln120_2" [firmware/model_test.cpp:120]   --->   Operation 242 'and' 'and_ln120_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %and_ln120_2, void %if.else56.3, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit675.3" [firmware/model_test.cpp:120]   --->   Operation 243 'br' 'br_ln120' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2)> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.70ns)   --->   "%icmp_ln123_4 = icmp_eq  i5 %sub_ln114_2, i5 1" [firmware/model_test.cpp:123]   --->   Operation 244 'icmp' 'icmp_ln123_4' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 245 [1/1] (0.70ns)   --->   "%icmp_ln123_5 = icmp_eq  i4 %p_read_29, i4 %p_read_23" [firmware/model_test.cpp:123]   --->   Operation 245 'icmp' 'icmp_ln123_5' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 246 [1/1] (0.12ns)   --->   "%and_ln123_2 = and i1 %icmp_ln123_4, i1 %icmp_ln123_5" [firmware/model_test.cpp:123]   --->   Operation 246 'and' 'and_ln123_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %and_ln123_2, void %if.else68.3, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit566.3" [firmware/model_test.cpp:123]   --->   Operation 247 'br' 'br_ln123' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2)> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.12ns)   --->   "%and_ln126_2 = and i1 %icmp_ln123_4, i1 %icmp_ln117_5" [firmware/model_test.cpp:126]   --->   Operation 248 'and' 'and_ln126_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %and_ln126_2, void %if.else80.3, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit457.3" [firmware/model_test.cpp:126]   --->   Operation 249 'br' 'br_ln126' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2)> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.12ns)   --->   "%and_ln129_2 = and i1 %icmp_ln123_4, i1 %icmp_ln120_2" [firmware/model_test.cpp:129]   --->   Operation 250 'and' 'and_ln129_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & !and_ln126_2)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %and_ln129_2, void %if.else92.3, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit348.3" [firmware/model_test.cpp:129]   --->   Operation 251 'br' 'br_ln129' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & !and_ln126_2)> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.70ns)   --->   "%icmp_ln132_2 = icmp_eq  i5 %sub_ln114_2, i5 31" [firmware/model_test.cpp:132]   --->   Operation 252 'icmp' 'icmp_ln132_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & !and_ln126_2 & !and_ln129_2)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 253 [1/1] (0.12ns)   --->   "%and_ln132_2 = and i1 %icmp_ln132_2, i1 %icmp_ln123_5" [firmware/model_test.cpp:132]   --->   Operation 253 'and' 'and_ln132_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & !and_ln126_2 & !and_ln129_2)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %and_ln132_2, void %if.else104.3, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.3" [firmware/model_test.cpp:132]   --->   Operation 254 'br' 'br_ln132' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & !and_ln126_2 & !and_ln129_2)> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.12ns)   --->   "%and_ln135_2 = and i1 %icmp_ln132_2, i1 %icmp_ln117_5" [firmware/model_test.cpp:135]   --->   Operation 255 'and' 'and_ln135_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & !and_ln126_2 & !and_ln129_2 & !and_ln132_2)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %and_ln135_2, void %if.else116.3, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit130.3" [firmware/model_test.cpp:135]   --->   Operation 256 'br' 'br_ln135' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & !and_ln126_2 & !and_ln129_2 & !and_ln132_2)> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln138_2)   --->   "%and_ln138_2 = and i5 %sub_ln115_2, i5 %sub_ln114_2" [firmware/model_test.cpp:138]   --->   Operation 257 'and' 'and_ln138_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & !and_ln126_2 & !and_ln129_2 & !and_ln132_2 & !and_ln135_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.10> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 258 [1/1] (0.70ns) (out node of the LUT)   --->   "%icmp_ln138_2 = icmp_eq  i5 %and_ln138_2, i5 31" [firmware/model_test.cpp:138]   --->   Operation 258 'icmp' 'icmp_ln138_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & !and_ln126_2 & !and_ln129_2 & !and_ln132_2 & !and_ln135_2)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 259 [1/1] (0.61ns)   --->   "%br_ln138 = br i1 %icmp_ln138_2, void %for.inc.3.1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3" [firmware/model_test.cpp:138]   --->   Operation 259 'br' 'br_ln138' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & !and_ln126_2 & !and_ln129_2 & !and_ln132_2 & !and_ln135_2)> <Delay = 0.61>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%shl_ln139_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %p_read_7, i1 0" [firmware/model_test.cpp:139]   --->   Operation 260 'bitconcatenate' 'shl_ln139_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & !and_ln126_2 & !and_ln129_2 & !and_ln132_2 & !and_ln135_2 & icmp_ln138_2)> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln139_4 = sext i13 %shl_ln139_2" [firmware/model_test.cpp:139]   --->   Operation 261 'sext' 'sext_ln139_4' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & !and_ln126_2 & !and_ln129_2 & !and_ln132_2 & !and_ln135_2 & icmp_ln138_2)> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.75ns)   --->   "%sub_ln139_2 = sub i14 0, i14 %sext_ln139_4" [firmware/model_test.cpp:139]   --->   Operation 262 'sub' 'sub_ln139_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & !and_ln126_2 & !and_ln129_2 & !and_ln132_2 & !and_ln135_2 & icmp_ln138_2)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln139_5 = sext i14 %sub_ln139_2" [firmware/model_test.cpp:139]   --->   Operation 263 'sext' 'sext_ln139_5' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & !and_ln126_2 & !and_ln129_2 & !and_ln132_2 & !and_ln135_2 & icmp_ln138_2)> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.80ns)   --->   "%add_ln139_2 = add i20 %feat_out_0_loc_17, i20 %sext_ln139_5" [firmware/model_test.cpp:139]   --->   Operation 264 'add' 'add_ln139_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & !and_ln126_2 & !and_ln129_2 & !and_ln132_2 & !and_ln135_2 & icmp_ln138_2)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 265 [1/1] (0.61ns)   --->   "%br_ln140 = br void %for.inc.3.1" [firmware/model_test.cpp:140]   --->   Operation 265 'br' 'br_ln140' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & !and_ln126_2 & !and_ln129_2 & !and_ln132_2 & !and_ln135_2 & icmp_ln138_2)> <Delay = 0.61>
ST_4 : Operation 266 [1/1] (0.49ns) (grouped into DSP with root node add_ln136_2)   --->   "%mul_ln136_2 = mul i17 %sext_ln106_1, i17 131061" [firmware/model_test.cpp:136]   --->   Operation 266 'mul' 'mul_ln136_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & !and_ln126_2 & !and_ln129_2 & !and_ln132_2 & and_ln135_2)> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 267 [1/1] (0.00ns) (grouped into DSP with root node add_ln136_2)   --->   "%sext_ln136_4 = sext i17 %mul_ln136_2" [firmware/model_test.cpp:136]   --->   Operation 267 'sext' 'sext_ln136_4' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & !and_ln126_2 & !and_ln129_2 & !and_ln132_2 & and_ln135_2)> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln136_2 = add i20 %feat_out_0_loc_17, i20 %sext_ln136_4" [firmware/model_test.cpp:136]   --->   Operation 268 'add' 'add_ln136_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & !and_ln126_2 & !and_ln129_2 & !and_ln132_2 & and_ln135_2)> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 269 [1/1] (0.61ns)   --->   "%br_ln137 = br void %for.inc.3.1" [firmware/model_test.cpp:137]   --->   Operation 269 'br' 'br_ln137' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & !and_ln126_2 & !and_ln129_2 & !and_ln132_2 & and_ln135_2)> <Delay = 0.61>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%shl_ln133_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %p_read_7, i4 0" [firmware/model_test.cpp:133]   --->   Operation 270 'bitconcatenate' 'shl_ln133_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & !and_ln126_2 & !and_ln129_2 & and_ln132_2)> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln133_6 = sext i16 %shl_ln133_2" [firmware/model_test.cpp:133]   --->   Operation 271 'sext' 'sext_ln133_6' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & !and_ln126_2 & !and_ln129_2 & and_ln132_2)> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.78ns)   --->   "%sub_ln133_2 = sub i17 %sext_ln133_6, i17 %sext_ln106_1" [firmware/model_test.cpp:133]   --->   Operation 272 'sub' 'sub_ln133_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & !and_ln126_2 & !and_ln129_2 & and_ln132_2)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln133_7 = sext i17 %sub_ln133_2" [firmware/model_test.cpp:133]   --->   Operation 273 'sext' 'sext_ln133_7' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & !and_ln126_2 & !and_ln129_2 & and_ln132_2)> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.80ns)   --->   "%add_ln133_2 = add i20 %feat_out_0_loc_17, i20 %sext_ln133_7" [firmware/model_test.cpp:133]   --->   Operation 274 'add' 'add_ln133_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & !and_ln126_2 & !and_ln129_2 & and_ln132_2)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 275 [1/1] (0.61ns)   --->   "%br_ln134 = br void %for.inc.3.1" [firmware/model_test.cpp:134]   --->   Operation 275 'br' 'br_ln134' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & !and_ln126_2 & !and_ln129_2 & and_ln132_2)> <Delay = 0.61>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%shl_ln130_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %p_read_7, i2 0" [firmware/model_test.cpp:130]   --->   Operation 276 'bitconcatenate' 'shl_ln130_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & !and_ln126_2 & and_ln129_2)> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln130_6 = sext i14 %shl_ln130_2" [firmware/model_test.cpp:130]   --->   Operation 277 'sext' 'sext_ln130_6' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & !and_ln126_2 & and_ln129_2)> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.76ns)   --->   "%sub_ln130_2 = sub i15 %sext_ln130_6, i15 %sext_ln106_3" [firmware/model_test.cpp:130]   --->   Operation 278 'sub' 'sub_ln130_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & !and_ln126_2 & and_ln129_2)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln130_7 = sext i15 %sub_ln130_2" [firmware/model_test.cpp:130]   --->   Operation 279 'sext' 'sext_ln130_7' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & !and_ln126_2 & and_ln129_2)> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.80ns)   --->   "%add_ln130_2 = add i20 %feat_out_0_loc_17, i20 %sext_ln130_7" [firmware/model_test.cpp:130]   --->   Operation 280 'add' 'add_ln130_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & !and_ln126_2 & and_ln129_2)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 281 [1/1] (0.61ns)   --->   "%br_ln131 = br void %for.inc.3.1" [firmware/model_test.cpp:131]   --->   Operation 281 'br' 'br_ln131' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & !and_ln126_2 & and_ln129_2)> <Delay = 0.61>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%shl_ln127_2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %p_read_7, i5 0" [firmware/model_test.cpp:127]   --->   Operation 282 'bitconcatenate' 'shl_ln127_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & and_ln126_2)> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln127_6 = sext i17 %shl_ln127_2" [firmware/model_test.cpp:127]   --->   Operation 283 'sext' 'sext_ln127_6' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & and_ln126_2)> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.79ns)   --->   "%sub_ln127_2 = sub i18 %sext_ln106_2, i18 %sext_ln127_6" [firmware/model_test.cpp:127]   --->   Operation 284 'sub' 'sub_ln127_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & and_ln126_2)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln127_7 = sext i18 %sub_ln127_2" [firmware/model_test.cpp:127]   --->   Operation 285 'sext' 'sext_ln127_7' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & and_ln126_2)> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (0.80ns)   --->   "%add_ln127_2 = add i20 %feat_out_0_loc_17, i20 %sext_ln127_7" [firmware/model_test.cpp:127]   --->   Operation 286 'add' 'add_ln127_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & and_ln126_2)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 287 [1/1] (0.61ns)   --->   "%br_ln128 = br void %for.inc.3.1" [firmware/model_test.cpp:128]   --->   Operation 287 'br' 'br_ln128' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & !and_ln123_2 & and_ln126_2)> <Delay = 0.61>
ST_4 : Operation 288 [1/1] (0.49ns) (grouped into DSP with root node add_ln124_2)   --->   "%mul_ln124_2 = mul i18 %sext_ln106_2, i18 23" [firmware/model_test.cpp:124]   --->   Operation 288 'mul' 'mul_ln124_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & and_ln123_2)> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 289 [1/1] (0.00ns) (grouped into DSP with root node add_ln124_2)   --->   "%sext_ln124_4 = sext i18 %mul_ln124_2" [firmware/model_test.cpp:124]   --->   Operation 289 'sext' 'sext_ln124_4' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & and_ln123_2)> <Delay = 0.00>
ST_4 : Operation 290 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln124_2 = add i20 %feat_out_0_loc_17, i20 %sext_ln124_4" [firmware/model_test.cpp:124]   --->   Operation 290 'add' 'add_ln124_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & and_ln123_2)> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 291 [1/1] (0.61ns)   --->   "%br_ln125 = br void %for.inc.3.1" [firmware/model_test.cpp:125]   --->   Operation 291 'br' 'br_ln125' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & !and_ln120_2 & and_ln123_2)> <Delay = 0.61>
ST_4 : Operation 292 [1/1] (0.00ns)   --->   "%shl_ln121_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %p_read_7, i2 0" [firmware/model_test.cpp:121]   --->   Operation 292 'bitconcatenate' 'shl_ln121_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & and_ln120_2)> <Delay = 0.00>
ST_4 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln121_6 = sext i14 %shl_ln121_2" [firmware/model_test.cpp:121]   --->   Operation 293 'sext' 'sext_ln121_6' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & and_ln120_2)> <Delay = 0.00>
ST_4 : Operation 294 [1/1] (0.76ns)   --->   "%sub_ln121_2 = sub i15 %sext_ln121_6, i15 %sext_ln106_3" [firmware/model_test.cpp:121]   --->   Operation 294 'sub' 'sub_ln121_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & and_ln120_2)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln121_7 = sext i15 %sub_ln121_2" [firmware/model_test.cpp:121]   --->   Operation 295 'sext' 'sext_ln121_7' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & and_ln120_2)> <Delay = 0.00>
ST_4 : Operation 296 [1/1] (0.80ns)   --->   "%add_ln121_2 = add i20 %feat_out_0_loc_17, i20 %sext_ln121_7" [firmware/model_test.cpp:121]   --->   Operation 296 'add' 'add_ln121_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & and_ln120_2)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 297 [1/1] (0.61ns)   --->   "%br_ln122 = br void %for.inc.3.1" [firmware/model_test.cpp:122]   --->   Operation 297 'br' 'br_ln122' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !and_ln117_2 & and_ln120_2)> <Delay = 0.61>
ST_4 : Operation 298 [1/1] (0.49ns) (grouped into DSP with root node add_ln118_2)   --->   "%mul_ln118_2 = mul i19 %sext_ln106_4, i19 39" [firmware/model_test.cpp:118]   --->   Operation 298 'mul' 'mul_ln118_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & and_ln117_2)> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 299 [1/1] (0.00ns) (grouped into DSP with root node add_ln118_2)   --->   "%sext_ln118_4 = sext i19 %mul_ln118_2" [firmware/model_test.cpp:118]   --->   Operation 299 'sext' 'sext_ln118_4' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & and_ln117_2)> <Delay = 0.00>
ST_4 : Operation 300 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln118_2 = add i20 %feat_out_0_loc_17, i20 %sext_ln118_4" [firmware/model_test.cpp:118]   --->   Operation 300 'add' 'add_ln118_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & and_ln117_2)> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 301 [1/1] (0.61ns)   --->   "%br_ln119 = br void %for.inc.3.1" [firmware/model_test.cpp:119]   --->   Operation 301 'br' 'br_ln119' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & and_ln117_2)> <Delay = 0.61>

State 5 <SV = 4> <Delay = 2.53>
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%feat_out_0_loc_77 = phi i20 %feat_out_0_loc_17, void %for.inc.2, i20 %feat_out_0_loc_17, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit978.3, i20 %add_ln118_2, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit784.3, i20 %add_ln121_2, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit675.3, i20 %add_ln124_2, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit566.3, i20 %add_ln127_2, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit457.3, i20 %add_ln130_2, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit348.3, i20 %add_ln133_2, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.3, i20 %add_ln136_2, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit130.3, i20 %add_ln139_2, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3, i20 %feat_out_0_loc_17, void %if.else116.3" [firmware/model_test.cpp:113]   --->   Operation 302 'phi' 'feat_out_0_loc_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "%feat_out_0_flag_87 = phi i1 %feat_out_0_flag_17, void %for.inc.2, i1 %feat_out_0_flag_17, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit978.3, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit784.3, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit675.3, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit566.3, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit457.3, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit348.3, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.3, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit130.3, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3, i1 %feat_out_0_flag_17, void %if.else116.3"   --->   Operation 303 'phi' 'feat_out_0_flag_87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 304 [1/1] (0.74ns)   --->   "%icmp_ln113_4 = icmp_eq  i12 %p_read_6, i12 0" [firmware/model_test.cpp:113]   --->   Operation 304 'icmp' 'icmp_ln113_4' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 305 [1/1] (0.61ns)   --->   "%br_ln105 = br i1 %icmp_ln113_4, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit978.4, void %for.inc.4.1" [firmware/model_test.cpp:105]   --->   Operation 305 'br' 'br_ln105' <Predicate = true> <Delay = 0.61>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln106_5 = sext i12 %p_read_6" [firmware/model_test.cpp:106]   --->   Operation 306 'sext' 'sext_ln106_5' <Predicate = (!icmp_ln113_4)> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln106_6 = sext i12 %p_read_6" [firmware/model_test.cpp:106]   --->   Operation 307 'sext' 'sext_ln106_6' <Predicate = (!icmp_ln113_4)> <Delay = 0.00>
ST_5 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln106_7 = sext i12 %p_read_6" [firmware/model_test.cpp:106]   --->   Operation 308 'sext' 'sext_ln106_7' <Predicate = (!icmp_ln113_4)> <Delay = 0.00>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln106_8 = sext i12 %p_read_6" [firmware/model_test.cpp:106]   --->   Operation 309 'sext' 'sext_ln106_8' <Predicate = (!icmp_ln113_4)> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (0.74ns)   --->   "%icmp_ln113_5 = icmp_eq  i12 %p_read_10, i12 0" [firmware/model_test.cpp:113]   --->   Operation 310 'icmp' 'icmp_ln113_5' <Predicate = (!icmp_ln113_4)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 311 [1/1] (0.61ns)   --->   "%br_ln113 = br i1 %icmp_ln113_5, void %if.then17.4, void %for.inc.4.1" [firmware/model_test.cpp:113]   --->   Operation 311 'br' 'br_ln113' <Predicate = (!icmp_ln113_4)> <Delay = 0.61>
ST_5 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln114_6 = zext i4 %p_read_30" [firmware/model_test.cpp:114]   --->   Operation 312 'zext' 'zext_ln114_6' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5)> <Delay = 0.00>
ST_5 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln114_7 = zext i4 %p_read_22" [firmware/model_test.cpp:114]   --->   Operation 313 'zext' 'zext_ln114_7' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5)> <Delay = 0.00>
ST_5 : Operation 314 [1/1] (0.70ns)   --->   "%sub_ln114_3 = sub i5 %zext_ln114_6, i5 %zext_ln114_7" [firmware/model_test.cpp:114]   --->   Operation 314 'sub' 'sub_ln114_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln115_6 = zext i4 %p_read_29" [firmware/model_test.cpp:115]   --->   Operation 315 'zext' 'zext_ln115_6' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5)> <Delay = 0.00>
ST_5 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln115_7 = zext i4 %p_read_21" [firmware/model_test.cpp:115]   --->   Operation 316 'zext' 'zext_ln115_7' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5)> <Delay = 0.00>
ST_5 : Operation 317 [1/1] (0.70ns)   --->   "%sub_ln115_3 = sub i5 %zext_ln115_6, i5 %zext_ln115_7" [firmware/model_test.cpp:115]   --->   Operation 317 'sub' 'sub_ln115_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 318 [1/1] (0.70ns)   --->   "%icmp_ln117_6 = icmp_eq  i4 %p_read_30, i4 %p_read_22" [firmware/model_test.cpp:117]   --->   Operation 318 'icmp' 'icmp_ln117_6' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 319 [1/1] (0.70ns)   --->   "%icmp_ln117_7 = icmp_eq  i5 %sub_ln115_3, i5 1" [firmware/model_test.cpp:117]   --->   Operation 319 'icmp' 'icmp_ln117_7' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 320 [1/1] (0.12ns)   --->   "%and_ln117_3 = and i1 %icmp_ln117_6, i1 %icmp_ln117_7" [firmware/model_test.cpp:117]   --->   Operation 320 'and' 'and_ln117_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %and_ln117_3, void %if.else.4, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit784.4" [firmware/model_test.cpp:117]   --->   Operation 321 'br' 'br_ln117' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5)> <Delay = 0.00>
ST_5 : Operation 322 [1/1] (0.70ns)   --->   "%icmp_ln120_3 = icmp_eq  i5 %sub_ln115_3, i5 31" [firmware/model_test.cpp:120]   --->   Operation 322 'icmp' 'icmp_ln120_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 323 [1/1] (0.12ns)   --->   "%and_ln120_3 = and i1 %icmp_ln117_6, i1 %icmp_ln120_3" [firmware/model_test.cpp:120]   --->   Operation 323 'and' 'and_ln120_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %and_ln120_3, void %if.else56.4, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit675.4" [firmware/model_test.cpp:120]   --->   Operation 324 'br' 'br_ln120' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3)> <Delay = 0.00>
ST_5 : Operation 325 [1/1] (0.70ns)   --->   "%icmp_ln123_6 = icmp_eq  i5 %sub_ln114_3, i5 1" [firmware/model_test.cpp:123]   --->   Operation 325 'icmp' 'icmp_ln123_6' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 326 [1/1] (0.70ns)   --->   "%icmp_ln123_7 = icmp_eq  i4 %p_read_29, i4 %p_read_21" [firmware/model_test.cpp:123]   --->   Operation 326 'icmp' 'icmp_ln123_7' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 327 [1/1] (0.12ns)   --->   "%and_ln123_3 = and i1 %icmp_ln123_6, i1 %icmp_ln123_7" [firmware/model_test.cpp:123]   --->   Operation 327 'and' 'and_ln123_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %and_ln123_3, void %if.else68.4, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit566.4" [firmware/model_test.cpp:123]   --->   Operation 328 'br' 'br_ln123' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3)> <Delay = 0.00>
ST_5 : Operation 329 [1/1] (0.12ns)   --->   "%and_ln126_3 = and i1 %icmp_ln123_6, i1 %icmp_ln117_7" [firmware/model_test.cpp:126]   --->   Operation 329 'and' 'and_ln126_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %and_ln126_3, void %if.else80.4, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit457.4" [firmware/model_test.cpp:126]   --->   Operation 330 'br' 'br_ln126' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3)> <Delay = 0.00>
ST_5 : Operation 331 [1/1] (0.12ns)   --->   "%and_ln129_3 = and i1 %icmp_ln123_6, i1 %icmp_ln120_3" [firmware/model_test.cpp:129]   --->   Operation 331 'and' 'and_ln129_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & !and_ln126_3)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %and_ln129_3, void %if.else92.4, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit348.4" [firmware/model_test.cpp:129]   --->   Operation 332 'br' 'br_ln129' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & !and_ln126_3)> <Delay = 0.00>
ST_5 : Operation 333 [1/1] (0.70ns)   --->   "%icmp_ln132_3 = icmp_eq  i5 %sub_ln114_3, i5 31" [firmware/model_test.cpp:132]   --->   Operation 333 'icmp' 'icmp_ln132_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & !and_ln126_3 & !and_ln129_3)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 334 [1/1] (0.12ns)   --->   "%and_ln132_3 = and i1 %icmp_ln132_3, i1 %icmp_ln123_7" [firmware/model_test.cpp:132]   --->   Operation 334 'and' 'and_ln132_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & !and_ln126_3 & !and_ln129_3)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %and_ln132_3, void %if.else104.4, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.4" [firmware/model_test.cpp:132]   --->   Operation 335 'br' 'br_ln132' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & !and_ln126_3 & !and_ln129_3)> <Delay = 0.00>
ST_5 : Operation 336 [1/1] (0.12ns)   --->   "%and_ln135_3 = and i1 %icmp_ln132_3, i1 %icmp_ln117_7" [firmware/model_test.cpp:135]   --->   Operation 336 'and' 'and_ln135_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & !and_ln126_3 & !and_ln129_3 & !and_ln132_3)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %and_ln135_3, void %if.else116.4, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit130.4" [firmware/model_test.cpp:135]   --->   Operation 337 'br' 'br_ln135' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & !and_ln126_3 & !and_ln129_3 & !and_ln132_3)> <Delay = 0.00>
ST_5 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln138_3)   --->   "%and_ln138_3 = and i5 %sub_ln115_3, i5 %sub_ln114_3" [firmware/model_test.cpp:138]   --->   Operation 338 'and' 'and_ln138_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & !and_ln126_3 & !and_ln129_3 & !and_ln132_3 & !and_ln135_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.10> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 339 [1/1] (0.70ns) (out node of the LUT)   --->   "%icmp_ln138_3 = icmp_eq  i5 %and_ln138_3, i5 31" [firmware/model_test.cpp:138]   --->   Operation 339 'icmp' 'icmp_ln138_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & !and_ln126_3 & !and_ln129_3 & !and_ln132_3 & !and_ln135_3)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 340 [1/1] (0.61ns)   --->   "%br_ln138 = br i1 %icmp_ln138_3, void %for.inc.4.1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4" [firmware/model_test.cpp:138]   --->   Operation 340 'br' 'br_ln138' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & !and_ln126_3 & !and_ln129_3 & !and_ln132_3 & !and_ln135_3)> <Delay = 0.61>
ST_5 : Operation 341 [1/1] (0.00ns)   --->   "%shl_ln139_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %p_read_6, i1 0" [firmware/model_test.cpp:139]   --->   Operation 341 'bitconcatenate' 'shl_ln139_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & !and_ln126_3 & !and_ln129_3 & !and_ln132_3 & !and_ln135_3 & icmp_ln138_3)> <Delay = 0.00>
ST_5 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln139_6 = sext i13 %shl_ln139_3" [firmware/model_test.cpp:139]   --->   Operation 342 'sext' 'sext_ln139_6' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & !and_ln126_3 & !and_ln129_3 & !and_ln132_3 & !and_ln135_3 & icmp_ln138_3)> <Delay = 0.00>
ST_5 : Operation 343 [1/1] (0.75ns)   --->   "%sub_ln139_3 = sub i14 0, i14 %sext_ln139_6" [firmware/model_test.cpp:139]   --->   Operation 343 'sub' 'sub_ln139_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & !and_ln126_3 & !and_ln129_3 & !and_ln132_3 & !and_ln135_3 & icmp_ln138_3)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln139_7 = sext i14 %sub_ln139_3" [firmware/model_test.cpp:139]   --->   Operation 344 'sext' 'sext_ln139_7' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & !and_ln126_3 & !and_ln129_3 & !and_ln132_3 & !and_ln135_3 & icmp_ln138_3)> <Delay = 0.00>
ST_5 : Operation 345 [1/1] (0.80ns)   --->   "%add_ln139_3 = add i20 %feat_out_0_loc_77, i20 %sext_ln139_7" [firmware/model_test.cpp:139]   --->   Operation 345 'add' 'add_ln139_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & !and_ln126_3 & !and_ln129_3 & !and_ln132_3 & !and_ln135_3 & icmp_ln138_3)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 346 [1/1] (0.61ns)   --->   "%br_ln140 = br void %for.inc.4.1" [firmware/model_test.cpp:140]   --->   Operation 346 'br' 'br_ln140' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & !and_ln126_3 & !and_ln129_3 & !and_ln132_3 & !and_ln135_3 & icmp_ln138_3)> <Delay = 0.61>
ST_5 : Operation 347 [1/1] (0.49ns) (grouped into DSP with root node add_ln136_3)   --->   "%mul_ln136_3 = mul i17 %sext_ln106_5, i17 131061" [firmware/model_test.cpp:136]   --->   Operation 347 'mul' 'mul_ln136_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & !and_ln126_3 & !and_ln129_3 & !and_ln132_3 & and_ln135_3)> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 348 [1/1] (0.00ns) (grouped into DSP with root node add_ln136_3)   --->   "%sext_ln136_5 = sext i17 %mul_ln136_3" [firmware/model_test.cpp:136]   --->   Operation 348 'sext' 'sext_ln136_5' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & !and_ln126_3 & !and_ln129_3 & !and_ln132_3 & and_ln135_3)> <Delay = 0.00>
ST_5 : Operation 349 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln136_3 = add i20 %feat_out_0_loc_77, i20 %sext_ln136_5" [firmware/model_test.cpp:136]   --->   Operation 349 'add' 'add_ln136_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & !and_ln126_3 & !and_ln129_3 & !and_ln132_3 & and_ln135_3)> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 350 [1/1] (0.61ns)   --->   "%br_ln137 = br void %for.inc.4.1" [firmware/model_test.cpp:137]   --->   Operation 350 'br' 'br_ln137' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & !and_ln126_3 & !and_ln129_3 & !and_ln132_3 & and_ln135_3)> <Delay = 0.61>
ST_5 : Operation 351 [1/1] (0.00ns)   --->   "%shl_ln133_3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %p_read_6, i4 0" [firmware/model_test.cpp:133]   --->   Operation 351 'bitconcatenate' 'shl_ln133_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & !and_ln126_3 & !and_ln129_3 & and_ln132_3)> <Delay = 0.00>
ST_5 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln133_8 = sext i16 %shl_ln133_3" [firmware/model_test.cpp:133]   --->   Operation 352 'sext' 'sext_ln133_8' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & !and_ln126_3 & !and_ln129_3 & and_ln132_3)> <Delay = 0.00>
ST_5 : Operation 353 [1/1] (0.78ns)   --->   "%sub_ln133_3 = sub i17 %sext_ln133_8, i17 %sext_ln106_5" [firmware/model_test.cpp:133]   --->   Operation 353 'sub' 'sub_ln133_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & !and_ln126_3 & !and_ln129_3 & and_ln132_3)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln133_9 = sext i17 %sub_ln133_3" [firmware/model_test.cpp:133]   --->   Operation 354 'sext' 'sext_ln133_9' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & !and_ln126_3 & !and_ln129_3 & and_ln132_3)> <Delay = 0.00>
ST_5 : Operation 355 [1/1] (0.80ns)   --->   "%add_ln133_3 = add i20 %feat_out_0_loc_77, i20 %sext_ln133_9" [firmware/model_test.cpp:133]   --->   Operation 355 'add' 'add_ln133_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & !and_ln126_3 & !and_ln129_3 & and_ln132_3)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 356 [1/1] (0.61ns)   --->   "%br_ln134 = br void %for.inc.4.1" [firmware/model_test.cpp:134]   --->   Operation 356 'br' 'br_ln134' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & !and_ln126_3 & !and_ln129_3 & and_ln132_3)> <Delay = 0.61>
ST_5 : Operation 357 [1/1] (0.00ns)   --->   "%shl_ln130_3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %p_read_6, i2 0" [firmware/model_test.cpp:130]   --->   Operation 357 'bitconcatenate' 'shl_ln130_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & !and_ln126_3 & and_ln129_3)> <Delay = 0.00>
ST_5 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln130_8 = sext i14 %shl_ln130_3" [firmware/model_test.cpp:130]   --->   Operation 358 'sext' 'sext_ln130_8' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & !and_ln126_3 & and_ln129_3)> <Delay = 0.00>
ST_5 : Operation 359 [1/1] (0.76ns)   --->   "%sub_ln130_3 = sub i15 %sext_ln130_8, i15 %sext_ln106_7" [firmware/model_test.cpp:130]   --->   Operation 359 'sub' 'sub_ln130_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & !and_ln126_3 & and_ln129_3)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln130_9 = sext i15 %sub_ln130_3" [firmware/model_test.cpp:130]   --->   Operation 360 'sext' 'sext_ln130_9' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & !and_ln126_3 & and_ln129_3)> <Delay = 0.00>
ST_5 : Operation 361 [1/1] (0.80ns)   --->   "%add_ln130_3 = add i20 %feat_out_0_loc_77, i20 %sext_ln130_9" [firmware/model_test.cpp:130]   --->   Operation 361 'add' 'add_ln130_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & !and_ln126_3 & and_ln129_3)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 362 [1/1] (0.61ns)   --->   "%br_ln131 = br void %for.inc.4.1" [firmware/model_test.cpp:131]   --->   Operation 362 'br' 'br_ln131' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & !and_ln126_3 & and_ln129_3)> <Delay = 0.61>
ST_5 : Operation 363 [1/1] (0.00ns)   --->   "%shl_ln127_3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %p_read_6, i5 0" [firmware/model_test.cpp:127]   --->   Operation 363 'bitconcatenate' 'shl_ln127_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & and_ln126_3)> <Delay = 0.00>
ST_5 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln127_8 = sext i17 %shl_ln127_3" [firmware/model_test.cpp:127]   --->   Operation 364 'sext' 'sext_ln127_8' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & and_ln126_3)> <Delay = 0.00>
ST_5 : Operation 365 [1/1] (0.79ns)   --->   "%sub_ln127_3 = sub i18 %sext_ln106_6, i18 %sext_ln127_8" [firmware/model_test.cpp:127]   --->   Operation 365 'sub' 'sub_ln127_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & and_ln126_3)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln127_9 = sext i18 %sub_ln127_3" [firmware/model_test.cpp:127]   --->   Operation 366 'sext' 'sext_ln127_9' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & and_ln126_3)> <Delay = 0.00>
ST_5 : Operation 367 [1/1] (0.80ns)   --->   "%add_ln127_3 = add i20 %feat_out_0_loc_77, i20 %sext_ln127_9" [firmware/model_test.cpp:127]   --->   Operation 367 'add' 'add_ln127_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & and_ln126_3)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 368 [1/1] (0.61ns)   --->   "%br_ln128 = br void %for.inc.4.1" [firmware/model_test.cpp:128]   --->   Operation 368 'br' 'br_ln128' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & !and_ln123_3 & and_ln126_3)> <Delay = 0.61>
ST_5 : Operation 369 [1/1] (0.49ns) (grouped into DSP with root node add_ln124_3)   --->   "%mul_ln124_3 = mul i18 %sext_ln106_6, i18 23" [firmware/model_test.cpp:124]   --->   Operation 369 'mul' 'mul_ln124_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & and_ln123_3)> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 370 [1/1] (0.00ns) (grouped into DSP with root node add_ln124_3)   --->   "%sext_ln124_5 = sext i18 %mul_ln124_3" [firmware/model_test.cpp:124]   --->   Operation 370 'sext' 'sext_ln124_5' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & and_ln123_3)> <Delay = 0.00>
ST_5 : Operation 371 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln124_3 = add i20 %feat_out_0_loc_77, i20 %sext_ln124_5" [firmware/model_test.cpp:124]   --->   Operation 371 'add' 'add_ln124_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & and_ln123_3)> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 372 [1/1] (0.61ns)   --->   "%br_ln125 = br void %for.inc.4.1" [firmware/model_test.cpp:125]   --->   Operation 372 'br' 'br_ln125' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & !and_ln120_3 & and_ln123_3)> <Delay = 0.61>
ST_5 : Operation 373 [1/1] (0.00ns)   --->   "%shl_ln121_3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %p_read_6, i2 0" [firmware/model_test.cpp:121]   --->   Operation 373 'bitconcatenate' 'shl_ln121_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & and_ln120_3)> <Delay = 0.00>
ST_5 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln121_8 = sext i14 %shl_ln121_3" [firmware/model_test.cpp:121]   --->   Operation 374 'sext' 'sext_ln121_8' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & and_ln120_3)> <Delay = 0.00>
ST_5 : Operation 375 [1/1] (0.76ns)   --->   "%sub_ln121_3 = sub i15 %sext_ln121_8, i15 %sext_ln106_7" [firmware/model_test.cpp:121]   --->   Operation 375 'sub' 'sub_ln121_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & and_ln120_3)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln121_9 = sext i15 %sub_ln121_3" [firmware/model_test.cpp:121]   --->   Operation 376 'sext' 'sext_ln121_9' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & and_ln120_3)> <Delay = 0.00>
ST_5 : Operation 377 [1/1] (0.80ns)   --->   "%add_ln121_3 = add i20 %feat_out_0_loc_77, i20 %sext_ln121_9" [firmware/model_test.cpp:121]   --->   Operation 377 'add' 'add_ln121_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & and_ln120_3)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 378 [1/1] (0.61ns)   --->   "%br_ln122 = br void %for.inc.4.1" [firmware/model_test.cpp:122]   --->   Operation 378 'br' 'br_ln122' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !and_ln117_3 & and_ln120_3)> <Delay = 0.61>
ST_5 : Operation 379 [1/1] (0.49ns) (grouped into DSP with root node add_ln118_3)   --->   "%mul_ln118_3 = mul i19 %sext_ln106_8, i19 39" [firmware/model_test.cpp:118]   --->   Operation 379 'mul' 'mul_ln118_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & and_ln117_3)> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 380 [1/1] (0.00ns) (grouped into DSP with root node add_ln118_3)   --->   "%sext_ln118_5 = sext i19 %mul_ln118_3" [firmware/model_test.cpp:118]   --->   Operation 380 'sext' 'sext_ln118_5' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & and_ln117_3)> <Delay = 0.00>
ST_5 : Operation 381 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln118_3 = add i20 %feat_out_0_loc_77, i20 %sext_ln118_5" [firmware/model_test.cpp:118]   --->   Operation 381 'add' 'add_ln118_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & and_ln117_3)> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 382 [1/1] (0.61ns)   --->   "%br_ln119 = br void %for.inc.4.1" [firmware/model_test.cpp:119]   --->   Operation 382 'br' 'br_ln119' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & and_ln117_3)> <Delay = 0.61>
ST_5 : Operation 383 [1/1] (0.00ns)   --->   "%feat_out_0_flag_86 = phi i1 %feat_out_0_flag_87, void %for.inc.3.1, i1 %feat_out_0_flag_87, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit978.4, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit784.4, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit675.4, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit566.4, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit457.4, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit348.4, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.4, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit130.4, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4, i1 %feat_out_0_flag_87, void %if.else116.4"   --->   Operation 383 'phi' 'feat_out_0_flag_86' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 384 [1/1] (0.74ns)   --->   "%icmp_ln105_1 = icmp_ne  i12 %p_read_5, i12 0" [firmware/model_test.cpp:105]   --->   Operation 384 'icmp' 'icmp_ln105_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 385 [1/1] (0.74ns)   --->   "%icmp_ln113_6 = icmp_eq  i12 %p_read_10, i12 0" [firmware/model_test.cpp:113]   --->   Operation 385 'icmp' 'icmp_ln113_6' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln114_8 = zext i4 %p_read_30" [firmware/model_test.cpp:114]   --->   Operation 386 'zext' 'zext_ln114_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln114_9 = zext i4 %p_read_20" [firmware/model_test.cpp:114]   --->   Operation 387 'zext' 'zext_ln114_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 388 [1/1] (0.70ns)   --->   "%sub_ln114_4 = sub i5 %zext_ln114_8, i5 %zext_ln114_9" [firmware/model_test.cpp:114]   --->   Operation 388 'sub' 'sub_ln114_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln115_8 = zext i4 %p_read_29" [firmware/model_test.cpp:115]   --->   Operation 389 'zext' 'zext_ln115_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln115_9 = zext i4 %p_read_19" [firmware/model_test.cpp:115]   --->   Operation 390 'zext' 'zext_ln115_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 391 [1/1] (0.70ns)   --->   "%sub_ln115_4 = sub i5 %zext_ln115_8, i5 %zext_ln115_9" [firmware/model_test.cpp:115]   --->   Operation 391 'sub' 'sub_ln115_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 392 [1/1] (0.70ns)   --->   "%icmp_ln117_8 = icmp_eq  i4 %p_read_30, i4 %p_read_20" [firmware/model_test.cpp:117]   --->   Operation 392 'icmp' 'icmp_ln117_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 393 [1/1] (0.70ns)   --->   "%icmp_ln117_9 = icmp_eq  i5 %sub_ln115_4, i5 1" [firmware/model_test.cpp:117]   --->   Operation 393 'icmp' 'icmp_ln117_9' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 394 [1/1] (0.12ns)   --->   "%and_ln117_4 = and i1 %icmp_ln117_8, i1 %icmp_ln117_9" [firmware/model_test.cpp:117]   --->   Operation 394 'and' 'and_ln117_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 395 [1/1] (0.70ns)   --->   "%icmp_ln120_4 = icmp_eq  i5 %sub_ln115_4, i5 31" [firmware/model_test.cpp:120]   --->   Operation 395 'icmp' 'icmp_ln120_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 396 [1/1] (0.12ns)   --->   "%and_ln120_4 = and i1 %icmp_ln117_8, i1 %icmp_ln120_4" [firmware/model_test.cpp:120]   --->   Operation 396 'and' 'and_ln120_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 397 [1/1] (0.70ns)   --->   "%icmp_ln123_8 = icmp_eq  i5 %sub_ln114_4, i5 1" [firmware/model_test.cpp:123]   --->   Operation 397 'icmp' 'icmp_ln123_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 398 [1/1] (0.70ns)   --->   "%icmp_ln123_9 = icmp_eq  i4 %p_read_29, i4 %p_read_19" [firmware/model_test.cpp:123]   --->   Operation 398 'icmp' 'icmp_ln123_9' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 399 [1/1] (0.12ns)   --->   "%and_ln123_4 = and i1 %icmp_ln123_8, i1 %icmp_ln123_9" [firmware/model_test.cpp:123]   --->   Operation 399 'and' 'and_ln123_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 400 [1/1] (0.12ns)   --->   "%and_ln126_4 = and i1 %icmp_ln123_8, i1 %icmp_ln117_9" [firmware/model_test.cpp:126]   --->   Operation 400 'and' 'and_ln126_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 401 [1/1] (0.12ns)   --->   "%and_ln129_4 = and i1 %icmp_ln123_8, i1 %icmp_ln120_4" [firmware/model_test.cpp:129]   --->   Operation 401 'and' 'and_ln129_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 402 [1/1] (0.70ns)   --->   "%icmp_ln132_4 = icmp_eq  i5 %sub_ln114_4, i5 31" [firmware/model_test.cpp:132]   --->   Operation 402 'icmp' 'icmp_ln132_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 403 [1/1] (0.12ns)   --->   "%and_ln132_4 = and i1 %icmp_ln132_4, i1 %icmp_ln123_9" [firmware/model_test.cpp:132]   --->   Operation 403 'and' 'and_ln132_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 404 [1/1] (0.12ns)   --->   "%and_ln135_4 = and i1 %icmp_ln132_4, i1 %icmp_ln117_9" [firmware/model_test.cpp:135]   --->   Operation 404 'and' 'and_ln135_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln138_4)   --->   "%and_ln138_4 = and i5 %sub_ln115_4, i5 %sub_ln114_4" [firmware/model_test.cpp:138]   --->   Operation 405 'and' 'and_ln138_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.10> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 406 [1/1] (0.70ns) (out node of the LUT)   --->   "%icmp_ln138_4 = icmp_eq  i5 %and_ln138_4, i5 31" [firmware/model_test.cpp:138]   --->   Operation 406 'icmp' 'icmp_ln138_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 407 [1/1] (0.12ns)   --->   "%xor_ln113_1 = xor i1 %icmp_ln113_6, i1 1" [firmware/model_test.cpp:113]   --->   Operation 407 'xor' 'xor_ln113_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 408 [1/1] (0.12ns)   --->   "%or_ln117 = or i1 %icmp_ln113_6, i1 %and_ln117_4" [firmware/model_test.cpp:117]   --->   Operation 408 'or' 'or_ln117' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_2)   --->   "%xor_ln117 = xor i1 %or_ln117, i1 1" [firmware/model_test.cpp:117]   --->   Operation 409 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_2)   --->   "%and_ln120_5 = and i1 %and_ln120_4, i1 %xor_ln117" [firmware/model_test.cpp:120]   --->   Operation 410 'and' 'and_ln120_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 411 [1/1] (0.12ns)   --->   "%or_ln120 = or i1 %or_ln117, i1 %and_ln120_4" [firmware/model_test.cpp:120]   --->   Operation 411 'or' 'or_ln120' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node and_ln123_5)   --->   "%xor_ln120 = xor i1 %or_ln120, i1 1" [firmware/model_test.cpp:120]   --->   Operation 412 'xor' 'xor_ln120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 413 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln123_5 = and i1 %and_ln123_4, i1 %xor_ln120" [firmware/model_test.cpp:123]   --->   Operation 413 'and' 'and_ln123_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 414 [1/1] (0.12ns)   --->   "%or_ln123 = or i1 %or_ln120, i1 %and_ln123_4" [firmware/model_test.cpp:123]   --->   Operation 414 'or' 'or_ln123' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_3)   --->   "%xor_ln123 = xor i1 %or_ln123, i1 1" [firmware/model_test.cpp:123]   --->   Operation 415 'xor' 'xor_ln123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_3)   --->   "%and_ln126_5 = and i1 %and_ln126_4, i1 %xor_ln123" [firmware/model_test.cpp:126]   --->   Operation 416 'and' 'and_ln126_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 417 [1/1] (0.12ns)   --->   "%or_ln126 = or i1 %or_ln123, i1 %and_ln126_4" [firmware/model_test.cpp:126]   --->   Operation 417 'or' 'or_ln126' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node and_ln129_5)   --->   "%xor_ln126 = xor i1 %or_ln126, i1 1" [firmware/model_test.cpp:126]   --->   Operation 418 'xor' 'xor_ln126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 419 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln129_5 = and i1 %and_ln129_4, i1 %xor_ln126" [firmware/model_test.cpp:129]   --->   Operation 419 'and' 'and_ln129_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 420 [1/1] (0.12ns)   --->   "%or_ln129 = or i1 %or_ln126, i1 %and_ln129_4" [firmware/model_test.cpp:129]   --->   Operation 420 'or' 'or_ln129' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node or_ln135)   --->   "%xor_ln129 = xor i1 %or_ln129, i1 1" [firmware/model_test.cpp:129]   --->   Operation 421 'xor' 'xor_ln129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node or_ln135)   --->   "%and_ln132_5 = and i1 %and_ln132_4, i1 %xor_ln129" [firmware/model_test.cpp:132]   --->   Operation 422 'and' 'and_ln132_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node and_ln135_5)   --->   "%or_ln132 = or i1 %or_ln129, i1 %and_ln132_4" [firmware/model_test.cpp:132]   --->   Operation 423 'or' 'or_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node and_ln135_5)   --->   "%xor_ln132 = xor i1 %or_ln132, i1 1" [firmware/model_test.cpp:132]   --->   Operation 424 'xor' 'xor_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 425 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln135_5 = and i1 %and_ln135_4, i1 %xor_ln132" [firmware/model_test.cpp:135]   --->   Operation 425 'and' 'and_ln135_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 426 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln135 = or i1 %and_ln135_5, i1 %and_ln132_5" [firmware/model_test.cpp:135]   --->   Operation 426 'or' 'or_ln135' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_3)   --->   "%or_ln135_1 = or i1 %and_ln129_5, i1 %and_ln126_5" [firmware/model_test.cpp:135]   --->   Operation 427 'or' 'or_ln135_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 428 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln135_2 = or i1 %and_ln123_5, i1 %and_ln120_5" [firmware/model_test.cpp:135]   --->   Operation 428 'or' 'or_ln135_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 429 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln135_3 = or i1 %or_ln135, i1 %or_ln135_1" [firmware/model_test.cpp:135]   --->   Operation 429 'or' 'or_ln135_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node or_ln138_2)   --->   "%or_ln138 = or i1 %and_ln132_4, i1 %and_ln135_4" [firmware/model_test.cpp:138]   --->   Operation 430 'or' 'or_ln138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node or_ln138_2)   --->   "%or_ln138_1 = or i1 %and_ln129_4, i1 %and_ln126_4" [firmware/model_test.cpp:138]   --->   Operation 431 'or' 'or_ln138_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 432 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln138_2 = or i1 %or_ln138_1, i1 %or_ln138" [firmware/model_test.cpp:138]   --->   Operation 432 'or' 'or_ln138_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node or_ln138_6)   --->   "%or_ln138_3 = or i1 %and_ln117_4, i1 %and_ln123_4" [firmware/model_test.cpp:138]   --->   Operation 433 'or' 'or_ln138_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node or_ln138_6)   --->   "%or_ln138_4 = or i1 %and_ln120_4, i1 %icmp_ln138_4" [firmware/model_test.cpp:138]   --->   Operation 434 'or' 'or_ln138_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node or_ln138_6)   --->   "%or_ln138_5 = or i1 %or_ln138_4, i1 %or_ln138_3" [firmware/model_test.cpp:138]   --->   Operation 435 'or' 'or_ln138_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 436 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln138_6 = or i1 %or_ln138_5, i1 %or_ln138_2" [firmware/model_test.cpp:138]   --->   Operation 436 'or' 'or_ln138_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node or_ln105)   --->   "%and_ln105 = and i1 %icmp_ln105_1, i1 %xor_ln113_1" [firmware/model_test.cpp:105]   --->   Operation 437 'and' 'and_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node or_ln105)   --->   "%and_ln105_1 = and i1 %and_ln105, i1 %or_ln138_6" [firmware/model_test.cpp:105]   --->   Operation 438 'and' 'and_ln105_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 439 [1/1] (0.74ns)   --->   "%icmp_ln105_2 = icmp_eq  i12 %p_read_4, i12 0" [firmware/model_test.cpp:105]   --->   Operation 439 'icmp' 'icmp_ln105_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 440 [1/1] (0.74ns)   --->   "%icmp_ln105_3 = icmp_ne  i12 %p_read_3, i12 0" [firmware/model_test.cpp:105]   --->   Operation 440 'icmp' 'icmp_ln105_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln114_10 = zext i4 %p_read_18" [firmware/model_test.cpp:114]   --->   Operation 441 'zext' 'zext_ln114_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 442 [1/1] (0.70ns)   --->   "%sub_ln114_5 = sub i5 %zext_ln114_8, i5 %zext_ln114_10" [firmware/model_test.cpp:114]   --->   Operation 442 'sub' 'sub_ln114_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln115_10 = zext i4 %p_read_17" [firmware/model_test.cpp:115]   --->   Operation 443 'zext' 'zext_ln115_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 444 [1/1] (0.70ns)   --->   "%sub_ln115_5 = sub i5 %zext_ln115_8, i5 %zext_ln115_10" [firmware/model_test.cpp:115]   --->   Operation 444 'sub' 'sub_ln115_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 445 [1/1] (0.70ns)   --->   "%icmp_ln117_10 = icmp_eq  i4 %p_read_30, i4 %p_read_18" [firmware/model_test.cpp:117]   --->   Operation 445 'icmp' 'icmp_ln117_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 446 [1/1] (0.70ns)   --->   "%icmp_ln117_11 = icmp_eq  i5 %sub_ln115_5, i5 1" [firmware/model_test.cpp:117]   --->   Operation 446 'icmp' 'icmp_ln117_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 447 [1/1] (0.12ns)   --->   "%and_ln117_6 = and i1 %icmp_ln117_10, i1 %icmp_ln117_11" [firmware/model_test.cpp:117]   --->   Operation 447 'and' 'and_ln117_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 448 [1/1] (0.70ns)   --->   "%icmp_ln120_5 = icmp_eq  i5 %sub_ln115_5, i5 31" [firmware/model_test.cpp:120]   --->   Operation 448 'icmp' 'icmp_ln120_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 449 [1/1] (0.12ns)   --->   "%and_ln120_6 = and i1 %icmp_ln117_10, i1 %icmp_ln120_5" [firmware/model_test.cpp:120]   --->   Operation 449 'and' 'and_ln120_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 450 [1/1] (0.70ns)   --->   "%icmp_ln123_10 = icmp_eq  i5 %sub_ln114_5, i5 1" [firmware/model_test.cpp:123]   --->   Operation 450 'icmp' 'icmp_ln123_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 451 [1/1] (0.70ns)   --->   "%icmp_ln123_11 = icmp_eq  i4 %p_read_29, i4 %p_read_17" [firmware/model_test.cpp:123]   --->   Operation 451 'icmp' 'icmp_ln123_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 452 [1/1] (0.12ns)   --->   "%and_ln123_6 = and i1 %icmp_ln123_10, i1 %icmp_ln123_11" [firmware/model_test.cpp:123]   --->   Operation 452 'and' 'and_ln123_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 453 [1/1] (0.12ns)   --->   "%and_ln126_6 = and i1 %icmp_ln123_10, i1 %icmp_ln117_11" [firmware/model_test.cpp:126]   --->   Operation 453 'and' 'and_ln126_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 454 [1/1] (0.12ns)   --->   "%and_ln129_6 = and i1 %icmp_ln123_10, i1 %icmp_ln120_5" [firmware/model_test.cpp:129]   --->   Operation 454 'and' 'and_ln129_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 455 [1/1] (0.70ns)   --->   "%icmp_ln132_5 = icmp_eq  i5 %sub_ln114_5, i5 31" [firmware/model_test.cpp:132]   --->   Operation 455 'icmp' 'icmp_ln132_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 456 [1/1] (0.12ns)   --->   "%and_ln132_6 = and i1 %icmp_ln132_5, i1 %icmp_ln123_11" [firmware/model_test.cpp:132]   --->   Operation 456 'and' 'and_ln132_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 457 [1/1] (0.12ns)   --->   "%and_ln135_6 = and i1 %icmp_ln132_5, i1 %icmp_ln117_11" [firmware/model_test.cpp:135]   --->   Operation 457 'and' 'and_ln135_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln138_5)   --->   "%and_ln138_5 = and i5 %sub_ln115_5, i5 %sub_ln114_5" [firmware/model_test.cpp:138]   --->   Operation 458 'and' 'and_ln138_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.10> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 459 [1/1] (0.70ns) (out node of the LUT)   --->   "%icmp_ln138_5 = icmp_eq  i5 %and_ln138_5, i5 31" [firmware/model_test.cpp:138]   --->   Operation 459 'icmp' 'icmp_ln138_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 460 [1/1] (0.12ns)   --->   "%or_ln117_1 = or i1 %icmp_ln113_6, i1 %and_ln117_6" [firmware/model_test.cpp:117]   --->   Operation 460 'or' 'or_ln117_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_6)   --->   "%xor_ln117_1 = xor i1 %or_ln117_1, i1 1" [firmware/model_test.cpp:117]   --->   Operation 461 'xor' 'xor_ln117_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_6)   --->   "%and_ln120_7 = and i1 %and_ln120_6, i1 %xor_ln117_1" [firmware/model_test.cpp:120]   --->   Operation 462 'and' 'and_ln120_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 463 [1/1] (0.12ns)   --->   "%or_ln120_1 = or i1 %or_ln117_1, i1 %and_ln120_6" [firmware/model_test.cpp:120]   --->   Operation 463 'or' 'or_ln120_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node and_ln123_7)   --->   "%xor_ln120_1 = xor i1 %or_ln120_1, i1 1" [firmware/model_test.cpp:120]   --->   Operation 464 'xor' 'xor_ln120_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 465 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln123_7 = and i1 %and_ln123_6, i1 %xor_ln120_1" [firmware/model_test.cpp:123]   --->   Operation 465 'and' 'and_ln123_7' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 466 [1/1] (0.12ns)   --->   "%or_ln123_1 = or i1 %or_ln120_1, i1 %and_ln123_6" [firmware/model_test.cpp:123]   --->   Operation 466 'or' 'or_ln123_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_7)   --->   "%xor_ln123_1 = xor i1 %or_ln123_1, i1 1" [firmware/model_test.cpp:123]   --->   Operation 467 'xor' 'xor_ln123_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_7)   --->   "%and_ln126_7 = and i1 %and_ln126_6, i1 %xor_ln123_1" [firmware/model_test.cpp:126]   --->   Operation 468 'and' 'and_ln126_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 469 [1/1] (0.12ns)   --->   "%or_ln126_1 = or i1 %or_ln123_1, i1 %and_ln126_6" [firmware/model_test.cpp:126]   --->   Operation 469 'or' 'or_ln126_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node and_ln129_7)   --->   "%xor_ln126_1 = xor i1 %or_ln126_1, i1 1" [firmware/model_test.cpp:126]   --->   Operation 470 'xor' 'xor_ln126_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 471 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln129_7 = and i1 %and_ln129_6, i1 %xor_ln126_1" [firmware/model_test.cpp:129]   --->   Operation 471 'and' 'and_ln129_7' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 472 [1/1] (0.12ns)   --->   "%or_ln129_1 = or i1 %or_ln126_1, i1 %and_ln129_6" [firmware/model_test.cpp:129]   --->   Operation 472 'or' 'or_ln129_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_4)   --->   "%xor_ln129_1 = xor i1 %or_ln129_1, i1 1" [firmware/model_test.cpp:129]   --->   Operation 473 'xor' 'xor_ln129_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_4)   --->   "%and_ln132_7 = and i1 %and_ln132_6, i1 %xor_ln129_1" [firmware/model_test.cpp:132]   --->   Operation 474 'and' 'and_ln132_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node and_ln135_7)   --->   "%or_ln132_1 = or i1 %or_ln129_1, i1 %and_ln132_6" [firmware/model_test.cpp:132]   --->   Operation 475 'or' 'or_ln132_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node and_ln135_7)   --->   "%xor_ln132_1 = xor i1 %or_ln132_1, i1 1" [firmware/model_test.cpp:132]   --->   Operation 476 'xor' 'xor_ln132_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 477 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln135_7 = and i1 %and_ln135_6, i1 %xor_ln132_1" [firmware/model_test.cpp:135]   --->   Operation 477 'and' 'and_ln135_7' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 478 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln135_4 = or i1 %and_ln135_7, i1 %and_ln132_7" [firmware/model_test.cpp:135]   --->   Operation 478 'or' 'or_ln135_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_7)   --->   "%or_ln135_5 = or i1 %and_ln129_7, i1 %and_ln126_7" [firmware/model_test.cpp:135]   --->   Operation 479 'or' 'or_ln135_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 480 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln135_6 = or i1 %and_ln123_7, i1 %and_ln120_7" [firmware/model_test.cpp:135]   --->   Operation 480 'or' 'or_ln135_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 481 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln135_7 = or i1 %or_ln135_4, i1 %or_ln135_5" [firmware/model_test.cpp:135]   --->   Operation 481 'or' 'or_ln135_7' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node or_ln138_10)   --->   "%or_ln138_8 = or i1 %and_ln132_6, i1 %and_ln135_6" [firmware/model_test.cpp:138]   --->   Operation 482 'or' 'or_ln138_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node or_ln138_10)   --->   "%or_ln138_9 = or i1 %and_ln129_6, i1 %and_ln126_6" [firmware/model_test.cpp:138]   --->   Operation 483 'or' 'or_ln138_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 484 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln138_10 = or i1 %or_ln138_9, i1 %or_ln138_8" [firmware/model_test.cpp:138]   --->   Operation 484 'or' 'or_ln138_10' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node or_ln138_14)   --->   "%or_ln138_11 = or i1 %and_ln117_6, i1 %and_ln123_6" [firmware/model_test.cpp:138]   --->   Operation 485 'or' 'or_ln138_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node or_ln138_14)   --->   "%or_ln138_12 = or i1 %and_ln120_6, i1 %icmp_ln138_5" [firmware/model_test.cpp:138]   --->   Operation 486 'or' 'or_ln138_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node or_ln138_14)   --->   "%or_ln138_13 = or i1 %or_ln138_12, i1 %or_ln138_11" [firmware/model_test.cpp:138]   --->   Operation 487 'or' 'or_ln138_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 488 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln138_14 = or i1 %or_ln138_13, i1 %or_ln138_10" [firmware/model_test.cpp:138]   --->   Operation 488 'or' 'or_ln138_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node or_ln105)   --->   "%xor_ln105 = xor i1 %icmp_ln105_2, i1 1" [firmware/model_test.cpp:105]   --->   Operation 489 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node or_ln105)   --->   "%and_ln105_2 = and i1 %xor_ln113_1, i1 %xor_ln105" [firmware/model_test.cpp:105]   --->   Operation 490 'and' 'and_ln105_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node or_ln105)   --->   "%and_ln105_3 = and i1 %and_ln105_2, i1 %or_ln138_14" [firmware/model_test.cpp:105]   --->   Operation 491 'and' 'and_ln105_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln114_11 = zext i4 %p_read_16" [firmware/model_test.cpp:114]   --->   Operation 492 'zext' 'zext_ln114_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 493 [1/1] (0.70ns)   --->   "%sub_ln114_6 = sub i5 %zext_ln114_8, i5 %zext_ln114_11" [firmware/model_test.cpp:114]   --->   Operation 493 'sub' 'sub_ln114_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln115_11 = zext i4 %p_read_15" [firmware/model_test.cpp:115]   --->   Operation 494 'zext' 'zext_ln115_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 495 [1/1] (0.70ns)   --->   "%sub_ln115_6 = sub i5 %zext_ln115_8, i5 %zext_ln115_11" [firmware/model_test.cpp:115]   --->   Operation 495 'sub' 'sub_ln115_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 496 [1/1] (0.70ns)   --->   "%icmp_ln117_12 = icmp_eq  i4 %p_read_30, i4 %p_read_16" [firmware/model_test.cpp:117]   --->   Operation 496 'icmp' 'icmp_ln117_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 497 [1/1] (0.70ns)   --->   "%icmp_ln117_13 = icmp_eq  i5 %sub_ln115_6, i5 1" [firmware/model_test.cpp:117]   --->   Operation 497 'icmp' 'icmp_ln117_13' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 498 [1/1] (0.12ns)   --->   "%and_ln117_8 = and i1 %icmp_ln117_12, i1 %icmp_ln117_13" [firmware/model_test.cpp:117]   --->   Operation 498 'and' 'and_ln117_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 499 [1/1] (0.70ns)   --->   "%icmp_ln120_6 = icmp_eq  i5 %sub_ln115_6, i5 31" [firmware/model_test.cpp:120]   --->   Operation 499 'icmp' 'icmp_ln120_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 500 [1/1] (0.12ns)   --->   "%and_ln120_8 = and i1 %icmp_ln117_12, i1 %icmp_ln120_6" [firmware/model_test.cpp:120]   --->   Operation 500 'and' 'and_ln120_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 501 [1/1] (0.70ns)   --->   "%icmp_ln123_12 = icmp_eq  i5 %sub_ln114_6, i5 1" [firmware/model_test.cpp:123]   --->   Operation 501 'icmp' 'icmp_ln123_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 502 [1/1] (0.70ns)   --->   "%icmp_ln123_13 = icmp_eq  i4 %p_read_29, i4 %p_read_15" [firmware/model_test.cpp:123]   --->   Operation 502 'icmp' 'icmp_ln123_13' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 503 [1/1] (0.12ns)   --->   "%and_ln123_8 = and i1 %icmp_ln123_12, i1 %icmp_ln123_13" [firmware/model_test.cpp:123]   --->   Operation 503 'and' 'and_ln123_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 504 [1/1] (0.12ns)   --->   "%and_ln126_8 = and i1 %icmp_ln123_12, i1 %icmp_ln117_13" [firmware/model_test.cpp:126]   --->   Operation 504 'and' 'and_ln126_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 505 [1/1] (0.12ns)   --->   "%and_ln129_8 = and i1 %icmp_ln123_12, i1 %icmp_ln120_6" [firmware/model_test.cpp:129]   --->   Operation 505 'and' 'and_ln129_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 506 [1/1] (0.70ns)   --->   "%icmp_ln132_6 = icmp_eq  i5 %sub_ln114_6, i5 31" [firmware/model_test.cpp:132]   --->   Operation 506 'icmp' 'icmp_ln132_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 507 [1/1] (0.12ns)   --->   "%and_ln132_8 = and i1 %icmp_ln132_6, i1 %icmp_ln123_13" [firmware/model_test.cpp:132]   --->   Operation 507 'and' 'and_ln132_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 508 [1/1] (0.12ns)   --->   "%and_ln135_8 = and i1 %icmp_ln132_6, i1 %icmp_ln117_13" [firmware/model_test.cpp:135]   --->   Operation 508 'and' 'and_ln135_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln138_6)   --->   "%and_ln138_6 = and i5 %sub_ln115_6, i5 %sub_ln114_6" [firmware/model_test.cpp:138]   --->   Operation 509 'and' 'and_ln138_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.10> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 510 [1/1] (0.70ns) (out node of the LUT)   --->   "%icmp_ln138_6 = icmp_eq  i5 %and_ln138_6, i5 31" [firmware/model_test.cpp:138]   --->   Operation 510 'icmp' 'icmp_ln138_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 511 [1/1] (0.12ns)   --->   "%or_ln117_2 = or i1 %icmp_ln113_6, i1 %and_ln117_8" [firmware/model_test.cpp:117]   --->   Operation 511 'or' 'or_ln117_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_10)   --->   "%xor_ln117_2 = xor i1 %or_ln117_2, i1 1" [firmware/model_test.cpp:117]   --->   Operation 512 'xor' 'xor_ln117_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_10)   --->   "%and_ln120_9 = and i1 %and_ln120_8, i1 %xor_ln117_2" [firmware/model_test.cpp:120]   --->   Operation 513 'and' 'and_ln120_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 514 [1/1] (0.12ns)   --->   "%or_ln120_2 = or i1 %or_ln117_2, i1 %and_ln120_8" [firmware/model_test.cpp:120]   --->   Operation 514 'or' 'or_ln120_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node and_ln123_9)   --->   "%xor_ln120_2 = xor i1 %or_ln120_2, i1 1" [firmware/model_test.cpp:120]   --->   Operation 515 'xor' 'xor_ln120_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 516 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln123_9 = and i1 %and_ln123_8, i1 %xor_ln120_2" [firmware/model_test.cpp:123]   --->   Operation 516 'and' 'and_ln123_9' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 517 [1/1] (0.12ns)   --->   "%or_ln123_2 = or i1 %or_ln120_2, i1 %and_ln123_8" [firmware/model_test.cpp:123]   --->   Operation 517 'or' 'or_ln123_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_11)   --->   "%xor_ln123_2 = xor i1 %or_ln123_2, i1 1" [firmware/model_test.cpp:123]   --->   Operation 518 'xor' 'xor_ln123_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_11)   --->   "%and_ln126_9 = and i1 %and_ln126_8, i1 %xor_ln123_2" [firmware/model_test.cpp:126]   --->   Operation 519 'and' 'and_ln126_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 520 [1/1] (0.12ns)   --->   "%or_ln126_2 = or i1 %or_ln123_2, i1 %and_ln126_8" [firmware/model_test.cpp:126]   --->   Operation 520 'or' 'or_ln126_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node and_ln129_9)   --->   "%xor_ln126_2 = xor i1 %or_ln126_2, i1 1" [firmware/model_test.cpp:126]   --->   Operation 521 'xor' 'xor_ln126_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 522 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln129_9 = and i1 %and_ln129_8, i1 %xor_ln126_2" [firmware/model_test.cpp:129]   --->   Operation 522 'and' 'and_ln129_9' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 523 [1/1] (0.12ns)   --->   "%or_ln129_2 = or i1 %or_ln126_2, i1 %and_ln129_8" [firmware/model_test.cpp:129]   --->   Operation 523 'or' 'or_ln129_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_8)   --->   "%xor_ln129_2 = xor i1 %or_ln129_2, i1 1" [firmware/model_test.cpp:129]   --->   Operation 524 'xor' 'xor_ln129_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_8)   --->   "%and_ln132_9 = and i1 %and_ln132_8, i1 %xor_ln129_2" [firmware/model_test.cpp:132]   --->   Operation 525 'and' 'and_ln132_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node and_ln135_9)   --->   "%or_ln132_2 = or i1 %or_ln129_2, i1 %and_ln132_8" [firmware/model_test.cpp:132]   --->   Operation 526 'or' 'or_ln132_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node and_ln135_9)   --->   "%xor_ln132_2 = xor i1 %or_ln132_2, i1 1" [firmware/model_test.cpp:132]   --->   Operation 527 'xor' 'xor_ln132_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 528 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln135_9 = and i1 %and_ln135_8, i1 %xor_ln132_2" [firmware/model_test.cpp:135]   --->   Operation 528 'and' 'and_ln135_9' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 529 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln135_8 = or i1 %and_ln135_9, i1 %and_ln132_9" [firmware/model_test.cpp:135]   --->   Operation 529 'or' 'or_ln135_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_11)   --->   "%or_ln135_9 = or i1 %and_ln129_9, i1 %and_ln126_9" [firmware/model_test.cpp:135]   --->   Operation 530 'or' 'or_ln135_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 531 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln135_10 = or i1 %and_ln123_9, i1 %and_ln120_9" [firmware/model_test.cpp:135]   --->   Operation 531 'or' 'or_ln135_10' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 532 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln135_11 = or i1 %or_ln135_8, i1 %or_ln135_9" [firmware/model_test.cpp:135]   --->   Operation 532 'or' 'or_ln135_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node or_ln138_18)   --->   "%or_ln138_16 = or i1 %and_ln132_8, i1 %and_ln135_8" [firmware/model_test.cpp:138]   --->   Operation 533 'or' 'or_ln138_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node or_ln138_18)   --->   "%or_ln138_17 = or i1 %and_ln129_8, i1 %and_ln126_8" [firmware/model_test.cpp:138]   --->   Operation 534 'or' 'or_ln138_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 535 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln138_18 = or i1 %or_ln138_17, i1 %or_ln138_16" [firmware/model_test.cpp:138]   --->   Operation 535 'or' 'or_ln138_18' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node or_ln138_22)   --->   "%or_ln138_19 = or i1 %and_ln117_8, i1 %and_ln123_8" [firmware/model_test.cpp:138]   --->   Operation 536 'or' 'or_ln138_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node or_ln138_22)   --->   "%or_ln138_20 = or i1 %and_ln120_8, i1 %icmp_ln138_6" [firmware/model_test.cpp:138]   --->   Operation 537 'or' 'or_ln138_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node or_ln138_22)   --->   "%or_ln138_21 = or i1 %or_ln138_20, i1 %or_ln138_19" [firmware/model_test.cpp:138]   --->   Operation 538 'or' 'or_ln138_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 539 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln138_22 = or i1 %or_ln138_21, i1 %or_ln138_18" [firmware/model_test.cpp:138]   --->   Operation 539 'or' 'or_ln138_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node or_ln105_4)   --->   "%and_ln105_4 = and i1 %icmp_ln105_3, i1 %xor_ln113_1" [firmware/model_test.cpp:105]   --->   Operation 540 'and' 'and_ln105_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node or_ln105_4)   --->   "%and_ln105_5 = and i1 %and_ln105_4, i1 %or_ln138_22" [firmware/model_test.cpp:105]   --->   Operation 541 'and' 'and_ln105_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 542 [1/1] (0.74ns)   --->   "%icmp_ln105_4 = icmp_ne  i12 %p_read_2, i12 0" [firmware/model_test.cpp:105]   --->   Operation 542 'icmp' 'icmp_ln105_4' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln114_12 = zext i4 %p_read_14" [firmware/model_test.cpp:114]   --->   Operation 543 'zext' 'zext_ln114_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 544 [1/1] (0.70ns)   --->   "%sub_ln114_7 = sub i5 %zext_ln114_8, i5 %zext_ln114_12" [firmware/model_test.cpp:114]   --->   Operation 544 'sub' 'sub_ln114_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln115_12 = zext i4 %p_read_13" [firmware/model_test.cpp:115]   --->   Operation 545 'zext' 'zext_ln115_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 546 [1/1] (0.70ns)   --->   "%sub_ln115_7 = sub i5 %zext_ln115_8, i5 %zext_ln115_12" [firmware/model_test.cpp:115]   --->   Operation 546 'sub' 'sub_ln115_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 547 [1/1] (0.70ns)   --->   "%icmp_ln117_14 = icmp_eq  i4 %p_read_30, i4 %p_read_14" [firmware/model_test.cpp:117]   --->   Operation 547 'icmp' 'icmp_ln117_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 548 [1/1] (0.70ns)   --->   "%icmp_ln117_15 = icmp_eq  i5 %sub_ln115_7, i5 1" [firmware/model_test.cpp:117]   --->   Operation 548 'icmp' 'icmp_ln117_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 549 [1/1] (0.12ns)   --->   "%and_ln117_10 = and i1 %icmp_ln117_14, i1 %icmp_ln117_15" [firmware/model_test.cpp:117]   --->   Operation 549 'and' 'and_ln117_10' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 550 [1/1] (0.70ns)   --->   "%icmp_ln120_7 = icmp_eq  i5 %sub_ln115_7, i5 31" [firmware/model_test.cpp:120]   --->   Operation 550 'icmp' 'icmp_ln120_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 551 [1/1] (0.12ns)   --->   "%and_ln120_10 = and i1 %icmp_ln117_14, i1 %icmp_ln120_7" [firmware/model_test.cpp:120]   --->   Operation 551 'and' 'and_ln120_10' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 552 [1/1] (0.70ns)   --->   "%icmp_ln123_14 = icmp_eq  i5 %sub_ln114_7, i5 1" [firmware/model_test.cpp:123]   --->   Operation 552 'icmp' 'icmp_ln123_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 553 [1/1] (0.70ns)   --->   "%icmp_ln123_15 = icmp_eq  i4 %p_read_29, i4 %p_read_13" [firmware/model_test.cpp:123]   --->   Operation 553 'icmp' 'icmp_ln123_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 554 [1/1] (0.12ns)   --->   "%and_ln123_10 = and i1 %icmp_ln123_14, i1 %icmp_ln123_15" [firmware/model_test.cpp:123]   --->   Operation 554 'and' 'and_ln123_10' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 555 [1/1] (0.12ns)   --->   "%and_ln126_10 = and i1 %icmp_ln123_14, i1 %icmp_ln117_15" [firmware/model_test.cpp:126]   --->   Operation 555 'and' 'and_ln126_10' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 556 [1/1] (0.12ns)   --->   "%and_ln129_10 = and i1 %icmp_ln123_14, i1 %icmp_ln120_7" [firmware/model_test.cpp:129]   --->   Operation 556 'and' 'and_ln129_10' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 557 [1/1] (0.70ns)   --->   "%icmp_ln132_7 = icmp_eq  i5 %sub_ln114_7, i5 31" [firmware/model_test.cpp:132]   --->   Operation 557 'icmp' 'icmp_ln132_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 558 [1/1] (0.12ns)   --->   "%and_ln132_10 = and i1 %icmp_ln132_7, i1 %icmp_ln123_15" [firmware/model_test.cpp:132]   --->   Operation 558 'and' 'and_ln132_10' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 559 [1/1] (0.12ns)   --->   "%and_ln135_10 = and i1 %icmp_ln132_7, i1 %icmp_ln117_15" [firmware/model_test.cpp:135]   --->   Operation 559 'and' 'and_ln135_10' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln138_7)   --->   "%and_ln138_7 = and i5 %sub_ln115_7, i5 %sub_ln114_7" [firmware/model_test.cpp:138]   --->   Operation 560 'and' 'and_ln138_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.10> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 561 [1/1] (0.70ns) (out node of the LUT)   --->   "%icmp_ln138_7 = icmp_eq  i5 %and_ln138_7, i5 31" [firmware/model_test.cpp:138]   --->   Operation 561 'icmp' 'icmp_ln138_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node or_ln138_26)   --->   "%or_ln138_24 = or i1 %and_ln132_10, i1 %and_ln135_10" [firmware/model_test.cpp:138]   --->   Operation 562 'or' 'or_ln138_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node or_ln138_26)   --->   "%or_ln138_25 = or i1 %and_ln129_10, i1 %and_ln126_10" [firmware/model_test.cpp:138]   --->   Operation 563 'or' 'or_ln138_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 564 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln138_26 = or i1 %or_ln138_25, i1 %or_ln138_24" [firmware/model_test.cpp:138]   --->   Operation 564 'or' 'or_ln138_26' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node or_ln138_30)   --->   "%or_ln138_27 = or i1 %and_ln117_10, i1 %and_ln123_10" [firmware/model_test.cpp:138]   --->   Operation 565 'or' 'or_ln138_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node or_ln138_30)   --->   "%or_ln138_28 = or i1 %and_ln120_10, i1 %icmp_ln138_7" [firmware/model_test.cpp:138]   --->   Operation 566 'or' 'or_ln138_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node or_ln138_30)   --->   "%or_ln138_29 = or i1 %or_ln138_28, i1 %or_ln138_27" [firmware/model_test.cpp:138]   --->   Operation 567 'or' 'or_ln138_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 568 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln138_30 = or i1 %or_ln138_29, i1 %or_ln138_26" [firmware/model_test.cpp:138]   --->   Operation 568 'or' 'or_ln138_30' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node or_ln105_2)   --->   "%and_ln105_6 = and i1 %icmp_ln105_4, i1 %xor_ln113_1" [firmware/model_test.cpp:105]   --->   Operation 569 'and' 'and_ln105_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node or_ln105_2)   --->   "%and_ln105_7 = and i1 %and_ln105_6, i1 %or_ln138_30" [firmware/model_test.cpp:105]   --->   Operation 570 'and' 'and_ln105_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 571 [1/1] (0.74ns)   --->   "%icmp_ln105_5 = icmp_ne  i12 %p_read_1, i12 0" [firmware/model_test.cpp:105]   --->   Operation 571 'icmp' 'icmp_ln105_5' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln114_13 = zext i4 %p_read_12" [firmware/model_test.cpp:114]   --->   Operation 572 'zext' 'zext_ln114_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 573 [1/1] (0.70ns)   --->   "%sub_ln114_8 = sub i5 %zext_ln114_8, i5 %zext_ln114_13" [firmware/model_test.cpp:114]   --->   Operation 573 'sub' 'sub_ln114_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln115_13 = zext i4 %p_read_11" [firmware/model_test.cpp:115]   --->   Operation 574 'zext' 'zext_ln115_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 575 [1/1] (0.70ns)   --->   "%sub_ln115_8 = sub i5 %zext_ln115_8, i5 %zext_ln115_13" [firmware/model_test.cpp:115]   --->   Operation 575 'sub' 'sub_ln115_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 576 [1/1] (0.70ns)   --->   "%icmp_ln117_16 = icmp_eq  i4 %p_read_30, i4 %p_read_12" [firmware/model_test.cpp:117]   --->   Operation 576 'icmp' 'icmp_ln117_16' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 577 [1/1] (0.70ns)   --->   "%icmp_ln117_17 = icmp_eq  i5 %sub_ln115_8, i5 1" [firmware/model_test.cpp:117]   --->   Operation 577 'icmp' 'icmp_ln117_17' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 578 [1/1] (0.12ns)   --->   "%and_ln117_12 = and i1 %icmp_ln117_16, i1 %icmp_ln117_17" [firmware/model_test.cpp:117]   --->   Operation 578 'and' 'and_ln117_12' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 579 [1/1] (0.70ns)   --->   "%icmp_ln120_8 = icmp_eq  i5 %sub_ln115_8, i5 31" [firmware/model_test.cpp:120]   --->   Operation 579 'icmp' 'icmp_ln120_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 580 [1/1] (0.12ns)   --->   "%and_ln120_12 = and i1 %icmp_ln117_16, i1 %icmp_ln120_8" [firmware/model_test.cpp:120]   --->   Operation 580 'and' 'and_ln120_12' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 581 [1/1] (0.70ns)   --->   "%icmp_ln123_16 = icmp_eq  i5 %sub_ln114_8, i5 1" [firmware/model_test.cpp:123]   --->   Operation 581 'icmp' 'icmp_ln123_16' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 582 [1/1] (0.70ns)   --->   "%icmp_ln123_17 = icmp_eq  i4 %p_read_29, i4 %p_read_11" [firmware/model_test.cpp:123]   --->   Operation 582 'icmp' 'icmp_ln123_17' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 583 [1/1] (0.12ns)   --->   "%and_ln123_12 = and i1 %icmp_ln123_16, i1 %icmp_ln123_17" [firmware/model_test.cpp:123]   --->   Operation 583 'and' 'and_ln123_12' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 584 [1/1] (0.12ns)   --->   "%and_ln126_12 = and i1 %icmp_ln123_16, i1 %icmp_ln117_17" [firmware/model_test.cpp:126]   --->   Operation 584 'and' 'and_ln126_12' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 585 [1/1] (0.12ns)   --->   "%and_ln129_12 = and i1 %icmp_ln123_16, i1 %icmp_ln120_8" [firmware/model_test.cpp:129]   --->   Operation 585 'and' 'and_ln129_12' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 586 [1/1] (0.70ns)   --->   "%icmp_ln132_8 = icmp_eq  i5 %sub_ln114_8, i5 31" [firmware/model_test.cpp:132]   --->   Operation 586 'icmp' 'icmp_ln132_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 587 [1/1] (0.12ns)   --->   "%and_ln132_12 = and i1 %icmp_ln132_8, i1 %icmp_ln123_17" [firmware/model_test.cpp:132]   --->   Operation 587 'and' 'and_ln132_12' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 588 [1/1] (0.12ns)   --->   "%and_ln135_12 = and i1 %icmp_ln132_8, i1 %icmp_ln117_17" [firmware/model_test.cpp:135]   --->   Operation 588 'and' 'and_ln135_12' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln138_8)   --->   "%and_ln138_8 = and i5 %sub_ln115_8, i5 %sub_ln114_8" [firmware/model_test.cpp:138]   --->   Operation 589 'and' 'and_ln138_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.10> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 590 [1/1] (0.70ns) (out node of the LUT)   --->   "%icmp_ln138_8 = icmp_eq  i5 %and_ln138_8, i5 31" [firmware/model_test.cpp:138]   --->   Operation 590 'icmp' 'icmp_ln138_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 591 [1/1] (0.12ns)   --->   "%or_ln117_4 = or i1 %icmp_ln113_6, i1 %and_ln117_12" [firmware/model_test.cpp:117]   --->   Operation 591 'or' 'or_ln117_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_18)   --->   "%xor_ln117_4 = xor i1 %or_ln117_4, i1 1" [firmware/model_test.cpp:117]   --->   Operation 592 'xor' 'xor_ln117_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_18)   --->   "%and_ln120_13 = and i1 %and_ln120_12, i1 %xor_ln117_4" [firmware/model_test.cpp:120]   --->   Operation 593 'and' 'and_ln120_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 594 [1/1] (0.12ns)   --->   "%or_ln120_4 = or i1 %or_ln117_4, i1 %and_ln120_12" [firmware/model_test.cpp:120]   --->   Operation 594 'or' 'or_ln120_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node and_ln123_13)   --->   "%xor_ln120_4 = xor i1 %or_ln120_4, i1 1" [firmware/model_test.cpp:120]   --->   Operation 595 'xor' 'xor_ln120_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 596 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln123_13 = and i1 %and_ln123_12, i1 %xor_ln120_4" [firmware/model_test.cpp:123]   --->   Operation 596 'and' 'and_ln123_13' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 597 [1/1] (0.12ns)   --->   "%or_ln123_4 = or i1 %or_ln120_4, i1 %and_ln123_12" [firmware/model_test.cpp:123]   --->   Operation 597 'or' 'or_ln123_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_19)   --->   "%xor_ln123_4 = xor i1 %or_ln123_4, i1 1" [firmware/model_test.cpp:123]   --->   Operation 598 'xor' 'xor_ln123_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_19)   --->   "%and_ln126_13 = and i1 %and_ln126_12, i1 %xor_ln123_4" [firmware/model_test.cpp:126]   --->   Operation 599 'and' 'and_ln126_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 600 [1/1] (0.12ns)   --->   "%or_ln126_4 = or i1 %or_ln123_4, i1 %and_ln126_12" [firmware/model_test.cpp:126]   --->   Operation 600 'or' 'or_ln126_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node and_ln129_13)   --->   "%xor_ln126_4 = xor i1 %or_ln126_4, i1 1" [firmware/model_test.cpp:126]   --->   Operation 601 'xor' 'xor_ln126_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 602 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln129_13 = and i1 %and_ln129_12, i1 %xor_ln126_4" [firmware/model_test.cpp:129]   --->   Operation 602 'and' 'and_ln129_13' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 603 [1/1] (0.12ns)   --->   "%or_ln129_4 = or i1 %or_ln126_4, i1 %and_ln129_12" [firmware/model_test.cpp:129]   --->   Operation 603 'or' 'or_ln129_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_16)   --->   "%xor_ln129_4 = xor i1 %or_ln129_4, i1 1" [firmware/model_test.cpp:129]   --->   Operation 604 'xor' 'xor_ln129_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_16)   --->   "%and_ln132_13 = and i1 %and_ln132_12, i1 %xor_ln129_4" [firmware/model_test.cpp:132]   --->   Operation 605 'and' 'and_ln132_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node and_ln135_13)   --->   "%or_ln132_4 = or i1 %or_ln129_4, i1 %and_ln132_12" [firmware/model_test.cpp:132]   --->   Operation 606 'or' 'or_ln132_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node and_ln135_13)   --->   "%xor_ln132_4 = xor i1 %or_ln132_4, i1 1" [firmware/model_test.cpp:132]   --->   Operation 607 'xor' 'xor_ln132_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 608 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln135_13 = and i1 %and_ln135_12, i1 %xor_ln132_4" [firmware/model_test.cpp:135]   --->   Operation 608 'and' 'and_ln135_13' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 609 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln135_16 = or i1 %and_ln135_13, i1 %and_ln132_13" [firmware/model_test.cpp:135]   --->   Operation 609 'or' 'or_ln135_16' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_19)   --->   "%or_ln135_17 = or i1 %and_ln129_13, i1 %and_ln126_13" [firmware/model_test.cpp:135]   --->   Operation 610 'or' 'or_ln135_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 611 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln135_18 = or i1 %and_ln123_13, i1 %and_ln120_13" [firmware/model_test.cpp:135]   --->   Operation 611 'or' 'or_ln135_18' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 612 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln135_19 = or i1 %or_ln135_16, i1 %or_ln135_17" [firmware/model_test.cpp:135]   --->   Operation 612 'or' 'or_ln135_19' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node or_ln138_34)   --->   "%or_ln138_32 = or i1 %and_ln132_12, i1 %and_ln135_12" [firmware/model_test.cpp:138]   --->   Operation 613 'or' 'or_ln138_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node or_ln138_34)   --->   "%or_ln138_33 = or i1 %and_ln129_12, i1 %and_ln126_12" [firmware/model_test.cpp:138]   --->   Operation 614 'or' 'or_ln138_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 615 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln138_34 = or i1 %or_ln138_33, i1 %or_ln138_32" [firmware/model_test.cpp:138]   --->   Operation 615 'or' 'or_ln138_34' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node or_ln138_38)   --->   "%or_ln138_35 = or i1 %and_ln117_12, i1 %and_ln123_12" [firmware/model_test.cpp:138]   --->   Operation 616 'or' 'or_ln138_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node or_ln138_38)   --->   "%or_ln138_36 = or i1 %and_ln120_12, i1 %icmp_ln138_8" [firmware/model_test.cpp:138]   --->   Operation 617 'or' 'or_ln138_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node or_ln138_38)   --->   "%or_ln138_37 = or i1 %or_ln138_36, i1 %or_ln138_35" [firmware/model_test.cpp:138]   --->   Operation 618 'or' 'or_ln138_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 619 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln138_38 = or i1 %or_ln138_37, i1 %or_ln138_34" [firmware/model_test.cpp:138]   --->   Operation 619 'or' 'or_ln138_38' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node or_ln105_2)   --->   "%and_ln105_8 = and i1 %icmp_ln105_5, i1 %xor_ln113_1" [firmware/model_test.cpp:105]   --->   Operation 620 'and' 'and_ln105_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node or_ln105_2)   --->   "%and_ln105_9 = and i1 %and_ln105_8, i1 %or_ln138_38" [firmware/model_test.cpp:105]   --->   Operation 621 'and' 'and_ln105_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 622 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln105 = or i1 %and_ln105_1, i1 %and_ln105_3" [firmware/model_test.cpp:105]   --->   Operation 622 'or' 'or_ln105' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node or_ln105_4)   --->   "%or_ln105_1 = or i1 %or_ln105, i1 %feat_out_0_flag_86" [firmware/model_test.cpp:105]   --->   Operation 623 'or' 'or_ln105_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 624 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln105_2 = or i1 %and_ln105_7, i1 %and_ln105_9" [firmware/model_test.cpp:105]   --->   Operation 624 'or' 'or_ln105_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node or_ln105_4)   --->   "%or_ln105_3 = or i1 %or_ln105_2, i1 %and_ln105_5" [firmware/model_test.cpp:105]   --->   Operation 625 'or' 'or_ln105_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 626 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln105_4 = or i1 %or_ln105_3, i1 %or_ln105_1" [firmware/model_test.cpp:105]   --->   Operation 626 'or' 'or_ln105_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.62>
ST_6 : Operation 627 [1/1] (0.00ns)   --->   "%feat_out_0_loc_76 = phi i20 %feat_out_0_loc_77, void %for.inc.3.1, i20 %feat_out_0_loc_77, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit978.4, i20 %add_ln118_3, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit784.4, i20 %add_ln121_3, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit675.4, i20 %add_ln124_3, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit566.4, i20 %add_ln127_3, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit457.4, i20 %add_ln130_3, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit348.4, i20 %add_ln133_3, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.4, i20 %add_ln136_3, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit130.4, i20 %add_ln139_3, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4, i20 %feat_out_0_loc_77, void %if.else116.4" [firmware/model_test.cpp:113]   --->   Operation 627 'phi' 'feat_out_0_loc_76' <Predicate = (or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln105 = sext i20 %feat_out_0_loc_76" [firmware/model_test.cpp:105]   --->   Operation 628 'sext' 'sext_ln105' <Predicate = (or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 629 [1/1] (0.00ns)   --->   "%sext_ln106_9 = sext i12 %p_read_5" [firmware/model_test.cpp:106]   --->   Operation 629 'sext' 'sext_ln106_9' <Predicate = (icmp_ln105_1 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln106_10 = sext i12 %p_read_5" [firmware/model_test.cpp:106]   --->   Operation 630 'sext' 'sext_ln106_10' <Predicate = (icmp_ln105_1 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 631 [1/1] (0.00ns)   --->   "%sext_ln106_11 = sext i12 %p_read_5" [firmware/model_test.cpp:106]   --->   Operation 631 'sext' 'sext_ln106_11' <Predicate = (icmp_ln105_1 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 632 [1/1] (1.87ns)   --->   "%mul_ln120 = mul i18 %sext_ln106_10, i18 39" [firmware/model_test.cpp:120]   --->   Operation 632 'mul' 'mul_ln120' <Predicate = (!or_ln135_2 & !or_ln135_3 & icmp_ln105_1 & or_ln105_4)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 633 [1/1] (0.00ns)   --->   "%shl_ln121_4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %p_read_5, i2 0" [firmware/model_test.cpp:121]   --->   Operation 633 'bitconcatenate' 'shl_ln121_4' <Predicate = (icmp_ln105_1 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 634 [1/1] (0.00ns)   --->   "%sext_ln121_10 = sext i14 %shl_ln121_4" [firmware/model_test.cpp:121]   --->   Operation 634 'sext' 'sext_ln121_10' <Predicate = (icmp_ln105_1 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 635 [1/1] (0.76ns)   --->   "%sub_ln121_4 = sub i15 %sext_ln121_10, i15 %sext_ln106_11" [firmware/model_test.cpp:121]   --->   Operation 635 'sub' 'sub_ln121_4' <Predicate = (icmp_ln105_1 & or_ln105_4)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_5)   --->   "%sext_ln123 = sext i15 %sub_ln121_4" [firmware/model_test.cpp:123]   --->   Operation 636 'sext' 'sext_ln123' <Predicate = (!and_ln123_5 & or_ln135_2 & !or_ln135_3 & icmp_ln105_1 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_1)   --->   "%sext_ln123_1 = sext i15 %sub_ln121_4" [firmware/model_test.cpp:123]   --->   Operation 637 'sext' 'sext_ln123_1' <Predicate = (and_ln129_5 & !or_ln135 & or_ln135_3 & icmp_ln105_1 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 638 [1/1] (1.87ns)   --->   "%mul_ln126 = mul i17 %sext_ln106_9, i17 23" [firmware/model_test.cpp:126]   --->   Operation 638 'mul' 'mul_ln126' <Predicate = (and_ln123_5 & or_ln135_2 & !or_ln135_3 & icmp_ln105_1 & or_ln105_4)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 639 [1/1] (0.00ns)   --->   "%shl_ln127_4 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %p_read_5, i5 0" [firmware/model_test.cpp:127]   --->   Operation 639 'bitconcatenate' 'shl_ln127_4' <Predicate = (!and_ln129_5 & !or_ln135 & or_ln135_3 & icmp_ln105_1 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln127_10 = sext i17 %shl_ln127_4" [firmware/model_test.cpp:127]   --->   Operation 640 'sext' 'sext_ln127_10' <Predicate = (!and_ln129_5 & !or_ln135 & or_ln135_3 & icmp_ln105_1 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 641 [1/1] (0.79ns)   --->   "%sub_ln127_4 = sub i18 %sext_ln106_10, i18 %sext_ln127_10" [firmware/model_test.cpp:127]   --->   Operation 641 'sub' 'sub_ln127_4' <Predicate = (!and_ln129_5 & !or_ln135 & or_ln135_3 & icmp_ln105_1 & or_ln105_4)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 642 [1/1] (0.00ns)   --->   "%shl_ln133_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %p_read_5, i4 0" [firmware/model_test.cpp:133]   --->   Operation 642 'bitconcatenate' 'shl_ln133_4' <Predicate = (!and_ln135_5 & or_ln135 & or_ln135_3 & icmp_ln105_1 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln133_10 = sext i16 %shl_ln133_4" [firmware/model_test.cpp:133]   --->   Operation 643 'sext' 'sext_ln133_10' <Predicate = (!and_ln135_5 & or_ln135 & or_ln135_3 & icmp_ln105_1 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 644 [1/1] (0.78ns)   --->   "%sub_ln133_4 = sub i17 %sext_ln133_10, i17 %sext_ln106_9" [firmware/model_test.cpp:133]   --->   Operation 644 'sub' 'sub_ln133_4' <Predicate = (!and_ln135_5 & or_ln135 & or_ln135_3 & icmp_ln105_1 & or_ln105_4)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 645 [1/1] (1.87ns)   --->   "%mul_ln136_4 = mul i17 %sext_ln106_9, i17 131061" [firmware/model_test.cpp:136]   --->   Operation 645 'mul' 'mul_ln136_4' <Predicate = (and_ln135_5 & or_ln135 & or_ln135_3 & icmp_ln105_1 & or_ln105_4)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 646 [1/1] (0.00ns)   --->   "%shl_ln139_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %p_read_5, i1 0" [firmware/model_test.cpp:139]   --->   Operation 646 'bitconcatenate' 'shl_ln139_4' <Predicate = (!or_ln135_2 & !or_ln135_3 & icmp_ln105_1 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln139_8 = sext i13 %shl_ln139_4" [firmware/model_test.cpp:139]   --->   Operation 647 'sext' 'sext_ln139_8' <Predicate = (!or_ln135_2 & !or_ln135_3 & icmp_ln105_1 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 648 [1/1] (0.75ns)   --->   "%sub_ln139_4 = sub i14 0, i14 %sext_ln139_8" [firmware/model_test.cpp:139]   --->   Operation 648 'sub' 'sub_ln139_4' <Predicate = (!or_ln135_2 & !or_ln135_3 & icmp_ln105_1 & or_ln105_4)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_3)   --->   "%sext_ln113_1 = sext i14 %sub_ln139_4" [firmware/model_test.cpp:113]   --->   Operation 649 'sext' 'sext_ln113_1' <Predicate = (!or_ln135_2 & !or_ln135_3 & icmp_ln105_1 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_3)   --->   "%and_ln117_5 = and i1 %and_ln117_4, i1 %xor_ln113_1" [firmware/model_test.cpp:117]   --->   Operation 650 'and' 'and_ln117_5' <Predicate = (!or_ln135_2 & !or_ln135_3 & icmp_ln105_1 & or_ln105_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_4)   --->   "%select_ln135 = select i1 %and_ln135_5, i17 %mul_ln136_4, i17 %sub_ln133_4" [firmware/model_test.cpp:135]   --->   Operation 651 'select' 'select_ln135' <Predicate = (or_ln135 & or_ln135_3 & icmp_ln105_1 & or_ln105_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_4)   --->   "%sext_ln135 = sext i17 %select_ln135" [firmware/model_test.cpp:135]   --->   Operation 652 'sext' 'sext_ln135' <Predicate = (or_ln135 & or_ln135_3 & icmp_ln105_1 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 653 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln135_1 = select i1 %and_ln129_5, i18 %sext_ln123_1, i18 %sub_ln127_4" [firmware/model_test.cpp:135]   --->   Operation 653 'select' 'select_ln135_1' <Predicate = (!or_ln135 & or_ln135_3 & icmp_ln105_1 & or_ln105_4)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_5)   --->   "%select_ln135_2 = select i1 %and_ln123_5, i17 %mul_ln126, i17 %sext_ln123" [firmware/model_test.cpp:135]   --->   Operation 654 'select' 'select_ln135_2' <Predicate = (or_ln135_2 & !or_ln135_3 & icmp_ln105_1 & or_ln105_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_5)   --->   "%sext_ln135_1 = sext i17 %select_ln135_2" [firmware/model_test.cpp:135]   --->   Operation 655 'sext' 'sext_ln135_1' <Predicate = (or_ln135_2 & !or_ln135_3 & icmp_ln105_1 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 656 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln135_3 = select i1 %and_ln117_5, i18 %mul_ln120, i18 %sext_ln113_1" [firmware/model_test.cpp:135]   --->   Operation 656 'select' 'select_ln135_3' <Predicate = (!or_ln135_2 & !or_ln135_3 & icmp_ln105_1 & or_ln105_4)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 657 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln135_4 = select i1 %or_ln135, i18 %sext_ln135, i18 %select_ln135_1" [firmware/model_test.cpp:135]   --->   Operation 657 'select' 'select_ln135_4' <Predicate = (or_ln135_3 & icmp_ln105_1 & or_ln105_4)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 658 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln135_5 = select i1 %or_ln135_2, i18 %sext_ln135_1, i18 %select_ln135_3" [firmware/model_test.cpp:135]   --->   Operation 658 'select' 'select_ln135_5' <Predicate = (!or_ln135_3 & icmp_ln105_1 & or_ln105_4)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node add_ln135)   --->   "%select_ln135_6 = select i1 %or_ln135_3, i18 %select_ln135_4, i18 %select_ln135_5" [firmware/model_test.cpp:135]   --->   Operation 659 'select' 'select_ln135_6' <Predicate = (icmp_ln105_1 & or_ln105_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node add_ln135)   --->   "%sext_ln135_2 = sext i18 %select_ln135_6" [firmware/model_test.cpp:135]   --->   Operation 660 'sext' 'sext_ln135_2' <Predicate = (icmp_ln105_1 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 661 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln135 = add i21 %sext_ln105, i21 %sext_ln135_2" [firmware/model_test.cpp:135]   --->   Operation 661 'add' 'add_ln135' <Predicate = (icmp_ln105_1 & or_ln105_4)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node select_ln105)   --->   "%xor_ln138 = xor i1 %or_ln138_6, i1 1" [firmware/model_test.cpp:138]   --->   Operation 662 'xor' 'xor_ln138' <Predicate = (icmp_ln105_1 & or_ln105_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node select_ln105)   --->   "%or_ln138_7 = or i1 %icmp_ln113_6, i1 %xor_ln138" [firmware/model_test.cpp:138]   --->   Operation 663 'or' 'or_ln138_7' <Predicate = (icmp_ln105_1 & or_ln105_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node select_ln105)   --->   "%select_ln138 = select i1 %or_ln138_7, i21 %sext_ln105, i21 %add_ln135" [firmware/model_test.cpp:138]   --->   Operation 664 'select' 'select_ln138' <Predicate = (icmp_ln105_1 & or_ln105_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 665 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln105 = select i1 %icmp_ln105_1, i21 %select_ln138, i21 %sext_ln105" [firmware/model_test.cpp:105]   --->   Operation 665 'select' 'select_ln105' <Predicate = (or_ln105_4)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 666 [1/1] (0.00ns)   --->   "%sext_ln106_12 = sext i12 %p_read_4" [firmware/model_test.cpp:106]   --->   Operation 666 'sext' 'sext_ln106_12' <Predicate = (!icmp_ln105_2 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 667 [1/1] (0.00ns)   --->   "%sext_ln106_13 = sext i12 %p_read_4" [firmware/model_test.cpp:106]   --->   Operation 667 'sext' 'sext_ln106_13' <Predicate = (!icmp_ln105_2 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln106_14 = sext i12 %p_read_4" [firmware/model_test.cpp:106]   --->   Operation 668 'sext' 'sext_ln106_14' <Predicate = (!icmp_ln105_2 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 669 [1/1] (1.87ns)   --->   "%mul_ln120_1 = mul i18 %sext_ln106_13, i18 39" [firmware/model_test.cpp:120]   --->   Operation 669 'mul' 'mul_ln120_1' <Predicate = (!or_ln135_6 & !or_ln135_7 & !icmp_ln105_2 & or_ln105_4)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 670 [1/1] (0.00ns)   --->   "%shl_ln121_5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %p_read_4, i2 0" [firmware/model_test.cpp:121]   --->   Operation 670 'bitconcatenate' 'shl_ln121_5' <Predicate = (!icmp_ln105_2 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 671 [1/1] (0.00ns)   --->   "%sext_ln121_11 = sext i14 %shl_ln121_5" [firmware/model_test.cpp:121]   --->   Operation 671 'sext' 'sext_ln121_11' <Predicate = (!icmp_ln105_2 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 672 [1/1] (0.76ns)   --->   "%sub_ln121_5 = sub i15 %sext_ln121_11, i15 %sext_ln106_14" [firmware/model_test.cpp:121]   --->   Operation 672 'sub' 'sub_ln121_5' <Predicate = (!icmp_ln105_2 & or_ln105_4)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_12)   --->   "%sext_ln123_2 = sext i15 %sub_ln121_5" [firmware/model_test.cpp:123]   --->   Operation 673 'sext' 'sext_ln123_2' <Predicate = (!and_ln123_7 & or_ln135_6 & !or_ln135_7 & !icmp_ln105_2 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_8)   --->   "%sext_ln123_3 = sext i15 %sub_ln121_5" [firmware/model_test.cpp:123]   --->   Operation 674 'sext' 'sext_ln123_3' <Predicate = (and_ln129_7 & !or_ln135_4 & or_ln135_7 & !icmp_ln105_2 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 675 [1/1] (1.87ns)   --->   "%mul_ln126_1 = mul i17 %sext_ln106_12, i17 23" [firmware/model_test.cpp:126]   --->   Operation 675 'mul' 'mul_ln126_1' <Predicate = (and_ln123_7 & or_ln135_6 & !or_ln135_7 & !icmp_ln105_2 & or_ln105_4)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 676 [1/1] (0.00ns)   --->   "%shl_ln127_5 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %p_read_4, i5 0" [firmware/model_test.cpp:127]   --->   Operation 676 'bitconcatenate' 'shl_ln127_5' <Predicate = (!and_ln129_7 & !or_ln135_4 & or_ln135_7 & !icmp_ln105_2 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln127_11 = sext i17 %shl_ln127_5" [firmware/model_test.cpp:127]   --->   Operation 677 'sext' 'sext_ln127_11' <Predicate = (!and_ln129_7 & !or_ln135_4 & or_ln135_7 & !icmp_ln105_2 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 678 [1/1] (0.79ns)   --->   "%sub_ln127_5 = sub i18 %sext_ln106_13, i18 %sext_ln127_11" [firmware/model_test.cpp:127]   --->   Operation 678 'sub' 'sub_ln127_5' <Predicate = (!and_ln129_7 & !or_ln135_4 & or_ln135_7 & !icmp_ln105_2 & or_ln105_4)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 679 [1/1] (0.00ns)   --->   "%shl_ln133_5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %p_read_4, i4 0" [firmware/model_test.cpp:133]   --->   Operation 679 'bitconcatenate' 'shl_ln133_5' <Predicate = (!and_ln135_7 & or_ln135_4 & or_ln135_7 & !icmp_ln105_2 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 680 [1/1] (0.00ns)   --->   "%sext_ln133_11 = sext i16 %shl_ln133_5" [firmware/model_test.cpp:133]   --->   Operation 680 'sext' 'sext_ln133_11' <Predicate = (!and_ln135_7 & or_ln135_4 & or_ln135_7 & !icmp_ln105_2 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 681 [1/1] (0.78ns)   --->   "%sub_ln133_5 = sub i17 %sext_ln133_11, i17 %sext_ln106_12" [firmware/model_test.cpp:133]   --->   Operation 681 'sub' 'sub_ln133_5' <Predicate = (!and_ln135_7 & or_ln135_4 & or_ln135_7 & !icmp_ln105_2 & or_ln105_4)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 682 [1/1] (1.87ns)   --->   "%mul_ln136_5 = mul i17 %sext_ln106_12, i17 131061" [firmware/model_test.cpp:136]   --->   Operation 682 'mul' 'mul_ln136_5' <Predicate = (and_ln135_7 & or_ln135_4 & or_ln135_7 & !icmp_ln105_2 & or_ln105_4)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 683 [1/1] (0.00ns)   --->   "%shl_ln139_5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %p_read_4, i1 0" [firmware/model_test.cpp:139]   --->   Operation 683 'bitconcatenate' 'shl_ln139_5' <Predicate = (!or_ln135_6 & !or_ln135_7 & !icmp_ln105_2 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln139_9 = sext i13 %shl_ln139_5" [firmware/model_test.cpp:139]   --->   Operation 684 'sext' 'sext_ln139_9' <Predicate = (!or_ln135_6 & !or_ln135_7 & !icmp_ln105_2 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 685 [1/1] (0.75ns)   --->   "%sub_ln139_5 = sub i14 0, i14 %sext_ln139_9" [firmware/model_test.cpp:139]   --->   Operation 685 'sub' 'sub_ln139_5' <Predicate = (!or_ln135_6 & !or_ln135_7 & !icmp_ln105_2 & or_ln105_4)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_10)   --->   "%sext_ln117 = sext i14 %sub_ln139_5" [firmware/model_test.cpp:117]   --->   Operation 686 'sext' 'sext_ln117' <Predicate = (!or_ln135_6 & !or_ln135_7 & !icmp_ln105_2 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_10)   --->   "%and_ln117_7 = and i1 %and_ln117_6, i1 %xor_ln113_1" [firmware/model_test.cpp:117]   --->   Operation 687 'and' 'and_ln117_7' <Predicate = (!or_ln135_6 & !or_ln135_7 & !icmp_ln105_2 & or_ln105_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_11)   --->   "%select_ln135_7 = select i1 %and_ln135_7, i17 %mul_ln136_5, i17 %sub_ln133_5" [firmware/model_test.cpp:135]   --->   Operation 688 'select' 'select_ln135_7' <Predicate = (or_ln135_4 & or_ln135_7 & !icmp_ln105_2 & or_ln105_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_11)   --->   "%sext_ln135_3 = sext i17 %select_ln135_7" [firmware/model_test.cpp:135]   --->   Operation 689 'sext' 'sext_ln135_3' <Predicate = (or_ln135_4 & or_ln135_7 & !icmp_ln105_2 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 690 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln135_8 = select i1 %and_ln129_7, i18 %sext_ln123_3, i18 %sub_ln127_5" [firmware/model_test.cpp:135]   --->   Operation 690 'select' 'select_ln135_8' <Predicate = (!or_ln135_4 & or_ln135_7 & !icmp_ln105_2 & or_ln105_4)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_12)   --->   "%select_ln135_9 = select i1 %and_ln123_7, i17 %mul_ln126_1, i17 %sext_ln123_2" [firmware/model_test.cpp:135]   --->   Operation 691 'select' 'select_ln135_9' <Predicate = (or_ln135_6 & !or_ln135_7 & !icmp_ln105_2 & or_ln105_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_12)   --->   "%sext_ln135_4 = sext i17 %select_ln135_9" [firmware/model_test.cpp:135]   --->   Operation 692 'sext' 'sext_ln135_4' <Predicate = (or_ln135_6 & !or_ln135_7 & !icmp_ln105_2 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 693 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln135_10 = select i1 %and_ln117_7, i18 %mul_ln120_1, i18 %sext_ln117" [firmware/model_test.cpp:135]   --->   Operation 693 'select' 'select_ln135_10' <Predicate = (!or_ln135_6 & !or_ln135_7 & !icmp_ln105_2 & or_ln105_4)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 694 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln135_11 = select i1 %or_ln135_4, i18 %sext_ln135_3, i18 %select_ln135_8" [firmware/model_test.cpp:135]   --->   Operation 694 'select' 'select_ln135_11' <Predicate = (or_ln135_7 & !icmp_ln105_2 & or_ln105_4)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 695 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln135_12 = select i1 %or_ln135_6, i18 %sext_ln135_4, i18 %select_ln135_10" [firmware/model_test.cpp:135]   --->   Operation 695 'select' 'select_ln135_12' <Predicate = (!or_ln135_7 & !icmp_ln105_2 & or_ln105_4)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 696 [1/1] (0.00ns)   --->   "%sext_ln106_15 = sext i12 %p_read_3" [firmware/model_test.cpp:106]   --->   Operation 696 'sext' 'sext_ln106_15' <Predicate = (icmp_ln105_3 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 697 [1/1] (0.00ns)   --->   "%sext_ln106_16 = sext i12 %p_read_3" [firmware/model_test.cpp:106]   --->   Operation 697 'sext' 'sext_ln106_16' <Predicate = (icmp_ln105_3 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln106_17 = sext i12 %p_read_3" [firmware/model_test.cpp:106]   --->   Operation 698 'sext' 'sext_ln106_17' <Predicate = (icmp_ln105_3 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 699 [1/1] (1.87ns)   --->   "%mul_ln120_2 = mul i18 %sext_ln106_16, i18 39" [firmware/model_test.cpp:120]   --->   Operation 699 'mul' 'mul_ln120_2' <Predicate = (!or_ln135_10 & !or_ln135_11 & icmp_ln105_3 & or_ln105_4)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 700 [1/1] (0.00ns)   --->   "%shl_ln121_6 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %p_read_3, i2 0" [firmware/model_test.cpp:121]   --->   Operation 700 'bitconcatenate' 'shl_ln121_6' <Predicate = (icmp_ln105_3 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln121_12 = sext i14 %shl_ln121_6" [firmware/model_test.cpp:121]   --->   Operation 701 'sext' 'sext_ln121_12' <Predicate = (icmp_ln105_3 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 702 [1/1] (0.76ns)   --->   "%sub_ln121_6 = sub i15 %sext_ln121_12, i15 %sext_ln106_17" [firmware/model_test.cpp:121]   --->   Operation 702 'sub' 'sub_ln121_6' <Predicate = (icmp_ln105_3 & or_ln105_4)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_19)   --->   "%sext_ln123_4 = sext i15 %sub_ln121_6" [firmware/model_test.cpp:123]   --->   Operation 703 'sext' 'sext_ln123_4' <Predicate = (!and_ln123_9 & or_ln135_10 & !or_ln135_11 & icmp_ln105_3 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_15)   --->   "%sext_ln123_5 = sext i15 %sub_ln121_6" [firmware/model_test.cpp:123]   --->   Operation 704 'sext' 'sext_ln123_5' <Predicate = (and_ln129_9 & !or_ln135_8 & or_ln135_11 & icmp_ln105_3 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 705 [1/1] (1.87ns)   --->   "%mul_ln126_2 = mul i17 %sext_ln106_15, i17 23" [firmware/model_test.cpp:126]   --->   Operation 705 'mul' 'mul_ln126_2' <Predicate = (and_ln123_9 & or_ln135_10 & !or_ln135_11 & icmp_ln105_3 & or_ln105_4)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 706 [1/1] (0.00ns)   --->   "%shl_ln127_6 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %p_read_3, i5 0" [firmware/model_test.cpp:127]   --->   Operation 706 'bitconcatenate' 'shl_ln127_6' <Predicate = (!and_ln129_9 & !or_ln135_8 & or_ln135_11 & icmp_ln105_3 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 707 [1/1] (0.00ns)   --->   "%sext_ln127_12 = sext i17 %shl_ln127_6" [firmware/model_test.cpp:127]   --->   Operation 707 'sext' 'sext_ln127_12' <Predicate = (!and_ln129_9 & !or_ln135_8 & or_ln135_11 & icmp_ln105_3 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 708 [1/1] (0.79ns)   --->   "%sub_ln127_6 = sub i18 %sext_ln106_16, i18 %sext_ln127_12" [firmware/model_test.cpp:127]   --->   Operation 708 'sub' 'sub_ln127_6' <Predicate = (!and_ln129_9 & !or_ln135_8 & or_ln135_11 & icmp_ln105_3 & or_ln105_4)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 709 [1/1] (0.00ns)   --->   "%shl_ln133_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %p_read_3, i4 0" [firmware/model_test.cpp:133]   --->   Operation 709 'bitconcatenate' 'shl_ln133_6' <Predicate = (!and_ln135_9 & or_ln135_8 & or_ln135_11 & icmp_ln105_3 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln133_12 = sext i16 %shl_ln133_6" [firmware/model_test.cpp:133]   --->   Operation 710 'sext' 'sext_ln133_12' <Predicate = (!and_ln135_9 & or_ln135_8 & or_ln135_11 & icmp_ln105_3 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 711 [1/1] (0.78ns)   --->   "%sub_ln133_6 = sub i17 %sext_ln133_12, i17 %sext_ln106_15" [firmware/model_test.cpp:133]   --->   Operation 711 'sub' 'sub_ln133_6' <Predicate = (!and_ln135_9 & or_ln135_8 & or_ln135_11 & icmp_ln105_3 & or_ln105_4)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 712 [1/1] (1.87ns)   --->   "%mul_ln136_6 = mul i17 %sext_ln106_15, i17 131061" [firmware/model_test.cpp:136]   --->   Operation 712 'mul' 'mul_ln136_6' <Predicate = (and_ln135_9 & or_ln135_8 & or_ln135_11 & icmp_ln105_3 & or_ln105_4)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 713 [1/1] (0.00ns)   --->   "%shl_ln139_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %p_read_3, i1 0" [firmware/model_test.cpp:139]   --->   Operation 713 'bitconcatenate' 'shl_ln139_6' <Predicate = (!or_ln135_10 & !or_ln135_11 & icmp_ln105_3 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln139_10 = sext i13 %shl_ln139_6" [firmware/model_test.cpp:139]   --->   Operation 714 'sext' 'sext_ln139_10' <Predicate = (!or_ln135_10 & !or_ln135_11 & icmp_ln105_3 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 715 [1/1] (0.75ns)   --->   "%sub_ln139_6 = sub i14 0, i14 %sext_ln139_10" [firmware/model_test.cpp:139]   --->   Operation 715 'sub' 'sub_ln139_6' <Predicate = (!or_ln135_10 & !or_ln135_11 & icmp_ln105_3 & or_ln105_4)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_17)   --->   "%sext_ln117_1 = sext i14 %sub_ln139_6" [firmware/model_test.cpp:117]   --->   Operation 716 'sext' 'sext_ln117_1' <Predicate = (!or_ln135_10 & !or_ln135_11 & icmp_ln105_3 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_17)   --->   "%and_ln117_9 = and i1 %and_ln117_8, i1 %xor_ln113_1" [firmware/model_test.cpp:117]   --->   Operation 717 'and' 'and_ln117_9' <Predicate = (!or_ln135_10 & !or_ln135_11 & icmp_ln105_3 & or_ln105_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_18)   --->   "%select_ln135_14 = select i1 %and_ln135_9, i17 %mul_ln136_6, i17 %sub_ln133_6" [firmware/model_test.cpp:135]   --->   Operation 718 'select' 'select_ln135_14' <Predicate = (or_ln135_8 & or_ln135_11 & icmp_ln105_3 & or_ln105_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_18)   --->   "%sext_ln135_6 = sext i17 %select_ln135_14" [firmware/model_test.cpp:135]   --->   Operation 719 'sext' 'sext_ln135_6' <Predicate = (or_ln135_8 & or_ln135_11 & icmp_ln105_3 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 720 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln135_15 = select i1 %and_ln129_9, i18 %sext_ln123_5, i18 %sub_ln127_6" [firmware/model_test.cpp:135]   --->   Operation 720 'select' 'select_ln135_15' <Predicate = (!or_ln135_8 & or_ln135_11 & icmp_ln105_3 & or_ln105_4)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_19)   --->   "%select_ln135_16 = select i1 %and_ln123_9, i17 %mul_ln126_2, i17 %sext_ln123_4" [firmware/model_test.cpp:135]   --->   Operation 721 'select' 'select_ln135_16' <Predicate = (or_ln135_10 & !or_ln135_11 & icmp_ln105_3 & or_ln105_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_19)   --->   "%sext_ln135_7 = sext i17 %select_ln135_16" [firmware/model_test.cpp:135]   --->   Operation 722 'sext' 'sext_ln135_7' <Predicate = (or_ln135_10 & !or_ln135_11 & icmp_ln105_3 & or_ln105_4)> <Delay = 0.00>
ST_6 : Operation 723 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln135_17 = select i1 %and_ln117_9, i18 %mul_ln120_2, i18 %sext_ln117_1" [firmware/model_test.cpp:135]   --->   Operation 723 'select' 'select_ln135_17' <Predicate = (!or_ln135_10 & !or_ln135_11 & icmp_ln105_3 & or_ln105_4)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 724 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln135_18 = select i1 %or_ln135_8, i18 %sext_ln135_6, i18 %select_ln135_15" [firmware/model_test.cpp:135]   --->   Operation 724 'select' 'select_ln135_18' <Predicate = (or_ln135_11 & icmp_ln105_3 & or_ln105_4)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 725 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln135_19 = select i1 %or_ln135_10, i18 %sext_ln135_7, i18 %select_ln135_17" [firmware/model_test.cpp:135]   --->   Operation 725 'select' 'select_ln135_19' <Predicate = (!or_ln135_11 & icmp_ln105_3 & or_ln105_4)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 726 [1/1] (0.12ns)   --->   "%or_ln117_3 = or i1 %icmp_ln113_6, i1 %and_ln117_10" [firmware/model_test.cpp:117]   --->   Operation 726 'or' 'or_ln117_3' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_14)   --->   "%xor_ln117_3 = xor i1 %or_ln117_3, i1 1" [firmware/model_test.cpp:117]   --->   Operation 727 'xor' 'xor_ln117_3' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_14)   --->   "%and_ln120_11 = and i1 %and_ln120_10, i1 %xor_ln117_3" [firmware/model_test.cpp:120]   --->   Operation 728 'and' 'and_ln120_11' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 729 [1/1] (0.12ns)   --->   "%or_ln120_3 = or i1 %or_ln117_3, i1 %and_ln120_10" [firmware/model_test.cpp:120]   --->   Operation 729 'or' 'or_ln120_3' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node and_ln123_11)   --->   "%xor_ln120_3 = xor i1 %or_ln120_3, i1 1" [firmware/model_test.cpp:120]   --->   Operation 730 'xor' 'xor_ln120_3' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 731 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln123_11 = and i1 %and_ln123_10, i1 %xor_ln120_3" [firmware/model_test.cpp:123]   --->   Operation 731 'and' 'and_ln123_11' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 732 [1/1] (0.12ns)   --->   "%or_ln123_3 = or i1 %or_ln120_3, i1 %and_ln123_10" [firmware/model_test.cpp:123]   --->   Operation 732 'or' 'or_ln123_3' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_15)   --->   "%xor_ln123_3 = xor i1 %or_ln123_3, i1 1" [firmware/model_test.cpp:123]   --->   Operation 733 'xor' 'xor_ln123_3' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_15)   --->   "%and_ln126_11 = and i1 %and_ln126_10, i1 %xor_ln123_3" [firmware/model_test.cpp:126]   --->   Operation 734 'and' 'and_ln126_11' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 735 [1/1] (0.12ns)   --->   "%or_ln126_3 = or i1 %or_ln123_3, i1 %and_ln126_10" [firmware/model_test.cpp:126]   --->   Operation 735 'or' 'or_ln126_3' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node and_ln129_11)   --->   "%xor_ln126_3 = xor i1 %or_ln126_3, i1 1" [firmware/model_test.cpp:126]   --->   Operation 736 'xor' 'xor_ln126_3' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 737 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln129_11 = and i1 %and_ln129_10, i1 %xor_ln126_3" [firmware/model_test.cpp:129]   --->   Operation 737 'and' 'and_ln129_11' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 738 [1/1] (0.12ns)   --->   "%or_ln129_3 = or i1 %or_ln126_3, i1 %and_ln129_10" [firmware/model_test.cpp:129]   --->   Operation 738 'or' 'or_ln129_3' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_12)   --->   "%xor_ln129_3 = xor i1 %or_ln129_3, i1 1" [firmware/model_test.cpp:129]   --->   Operation 739 'xor' 'xor_ln129_3' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_12)   --->   "%and_ln132_11 = and i1 %and_ln132_10, i1 %xor_ln129_3" [firmware/model_test.cpp:132]   --->   Operation 740 'and' 'and_ln132_11' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node and_ln135_11)   --->   "%or_ln132_3 = or i1 %or_ln129_3, i1 %and_ln132_10" [firmware/model_test.cpp:132]   --->   Operation 741 'or' 'or_ln132_3' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node and_ln135_11)   --->   "%xor_ln132_3 = xor i1 %or_ln132_3, i1 1" [firmware/model_test.cpp:132]   --->   Operation 742 'xor' 'xor_ln132_3' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 743 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln135_11 = and i1 %and_ln135_10, i1 %xor_ln132_3" [firmware/model_test.cpp:135]   --->   Operation 743 'and' 'and_ln135_11' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 744 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln135_12 = or i1 %and_ln135_11, i1 %and_ln132_11" [firmware/model_test.cpp:135]   --->   Operation 744 'or' 'or_ln135_12' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_15)   --->   "%or_ln135_13 = or i1 %and_ln129_11, i1 %and_ln126_11" [firmware/model_test.cpp:135]   --->   Operation 745 'or' 'or_ln135_13' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 746 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln135_14 = or i1 %and_ln123_11, i1 %and_ln120_11" [firmware/model_test.cpp:135]   --->   Operation 746 'or' 'or_ln135_14' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 747 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln135_15 = or i1 %or_ln135_12, i1 %or_ln135_13" [firmware/model_test.cpp:135]   --->   Operation 747 'or' 'or_ln135_15' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.62>
ST_7 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node add_ln135_1)   --->   "%select_ln135_13 = select i1 %or_ln135_7, i18 %select_ln135_11, i18 %select_ln135_12" [firmware/model_test.cpp:135]   --->   Operation 748 'select' 'select_ln135_13' <Predicate = (!icmp_ln105_2 & or_ln105_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node add_ln135_1)   --->   "%sext_ln135_5 = sext i18 %select_ln135_13" [firmware/model_test.cpp:135]   --->   Operation 749 'sext' 'sext_ln135_5' <Predicate = (!icmp_ln105_2 & or_ln105_4)> <Delay = 0.00>
ST_7 : Operation 750 [1/1] (0.81ns) (out node of the LUT)   --->   "%add_ln135_1 = add i21 %select_ln105, i21 %sext_ln135_5" [firmware/model_test.cpp:135]   --->   Operation 750 'add' 'add_ln135_1' <Predicate = (!icmp_ln105_2 & or_ln105_4)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node select_ln105_1)   --->   "%xor_ln138_1 = xor i1 %or_ln138_14, i1 1" [firmware/model_test.cpp:138]   --->   Operation 751 'xor' 'xor_ln138_1' <Predicate = (!icmp_ln105_2 & or_ln105_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node select_ln105_1)   --->   "%or_ln138_15 = or i1 %icmp_ln113_6, i1 %xor_ln138_1" [firmware/model_test.cpp:138]   --->   Operation 752 'or' 'or_ln138_15' <Predicate = (!icmp_ln105_2 & or_ln105_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node select_ln105_1)   --->   "%select_ln138_1 = select i1 %or_ln138_15, i21 %select_ln105, i21 %add_ln135_1" [firmware/model_test.cpp:138]   --->   Operation 753 'select' 'select_ln138_1' <Predicate = (!icmp_ln105_2 & or_ln105_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 754 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln105_1 = select i1 %icmp_ln105_2, i21 %select_ln105, i21 %select_ln138_1" [firmware/model_test.cpp:105]   --->   Operation 754 'select' 'select_ln105_1' <Predicate = (or_ln105_4)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node add_ln135_2)   --->   "%select_ln135_20 = select i1 %or_ln135_11, i18 %select_ln135_18, i18 %select_ln135_19" [firmware/model_test.cpp:135]   --->   Operation 755 'select' 'select_ln135_20' <Predicate = (icmp_ln105_3 & or_ln105_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node add_ln135_2)   --->   "%sext_ln135_8 = sext i18 %select_ln135_20" [firmware/model_test.cpp:135]   --->   Operation 756 'sext' 'sext_ln135_8' <Predicate = (icmp_ln105_3 & or_ln105_4)> <Delay = 0.00>
ST_7 : Operation 757 [1/1] (0.81ns) (out node of the LUT)   --->   "%add_ln135_2 = add i21 %select_ln105_1, i21 %sext_ln135_8" [firmware/model_test.cpp:135]   --->   Operation 757 'add' 'add_ln135_2' <Predicate = (icmp_ln105_3 & or_ln105_4)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node select_ln105_2)   --->   "%xor_ln138_2 = xor i1 %or_ln138_22, i1 1" [firmware/model_test.cpp:138]   --->   Operation 758 'xor' 'xor_ln138_2' <Predicate = (icmp_ln105_3 & or_ln105_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node select_ln105_2)   --->   "%or_ln138_23 = or i1 %icmp_ln113_6, i1 %xor_ln138_2" [firmware/model_test.cpp:138]   --->   Operation 759 'or' 'or_ln138_23' <Predicate = (icmp_ln105_3 & or_ln105_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node select_ln105_2)   --->   "%select_ln138_2 = select i1 %or_ln138_23, i21 %select_ln105_1, i21 %add_ln135_2" [firmware/model_test.cpp:138]   --->   Operation 760 'select' 'select_ln138_2' <Predicate = (icmp_ln105_3 & or_ln105_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 761 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln105_2 = select i1 %icmp_ln105_3, i21 %select_ln138_2, i21 %select_ln105_1" [firmware/model_test.cpp:105]   --->   Operation 761 'select' 'select_ln105_2' <Predicate = (or_ln105_4)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln106_18 = sext i12 %p_read_2" [firmware/model_test.cpp:106]   --->   Operation 762 'sext' 'sext_ln106_18' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.00>
ST_7 : Operation 763 [1/1] (0.00ns)   --->   "%sext_ln106_19 = sext i12 %p_read_2" [firmware/model_test.cpp:106]   --->   Operation 763 'sext' 'sext_ln106_19' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.00>
ST_7 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln106_20 = sext i12 %p_read_2" [firmware/model_test.cpp:106]   --->   Operation 764 'sext' 'sext_ln106_20' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.00>
ST_7 : Operation 765 [1/1] (1.87ns)   --->   "%mul_ln120_3 = mul i18 %sext_ln106_19, i18 39" [firmware/model_test.cpp:120]   --->   Operation 765 'mul' 'mul_ln120_3' <Predicate = (!or_ln135_14 & !or_ln135_15 & icmp_ln105_4 & or_ln105_4)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 766 [1/1] (0.00ns)   --->   "%shl_ln121_7 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %p_read_2, i2 0" [firmware/model_test.cpp:121]   --->   Operation 766 'bitconcatenate' 'shl_ln121_7' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.00>
ST_7 : Operation 767 [1/1] (0.00ns)   --->   "%sext_ln121_13 = sext i14 %shl_ln121_7" [firmware/model_test.cpp:121]   --->   Operation 767 'sext' 'sext_ln121_13' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.00>
ST_7 : Operation 768 [1/1] (0.76ns)   --->   "%sub_ln121_7 = sub i15 %sext_ln121_13, i15 %sext_ln106_20" [firmware/model_test.cpp:121]   --->   Operation 768 'sub' 'sub_ln121_7' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_26)   --->   "%sext_ln123_6 = sext i15 %sub_ln121_7" [firmware/model_test.cpp:123]   --->   Operation 769 'sext' 'sext_ln123_6' <Predicate = (!and_ln123_11 & or_ln135_14 & !or_ln135_15 & icmp_ln105_4 & or_ln105_4)> <Delay = 0.00>
ST_7 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_22)   --->   "%sext_ln123_7 = sext i15 %sub_ln121_7" [firmware/model_test.cpp:123]   --->   Operation 770 'sext' 'sext_ln123_7' <Predicate = (and_ln129_11 & !or_ln135_12 & or_ln135_15 & icmp_ln105_4 & or_ln105_4)> <Delay = 0.00>
ST_7 : Operation 771 [1/1] (1.87ns)   --->   "%mul_ln126_3 = mul i17 %sext_ln106_18, i17 23" [firmware/model_test.cpp:126]   --->   Operation 771 'mul' 'mul_ln126_3' <Predicate = (and_ln123_11 & or_ln135_14 & !or_ln135_15 & icmp_ln105_4 & or_ln105_4)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 772 [1/1] (0.00ns)   --->   "%shl_ln127_7 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %p_read_2, i5 0" [firmware/model_test.cpp:127]   --->   Operation 772 'bitconcatenate' 'shl_ln127_7' <Predicate = (!and_ln129_11 & !or_ln135_12 & or_ln135_15 & icmp_ln105_4 & or_ln105_4)> <Delay = 0.00>
ST_7 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln127_13 = sext i17 %shl_ln127_7" [firmware/model_test.cpp:127]   --->   Operation 773 'sext' 'sext_ln127_13' <Predicate = (!and_ln129_11 & !or_ln135_12 & or_ln135_15 & icmp_ln105_4 & or_ln105_4)> <Delay = 0.00>
ST_7 : Operation 774 [1/1] (0.79ns)   --->   "%sub_ln127_7 = sub i18 %sext_ln106_19, i18 %sext_ln127_13" [firmware/model_test.cpp:127]   --->   Operation 774 'sub' 'sub_ln127_7' <Predicate = (!and_ln129_11 & !or_ln135_12 & or_ln135_15 & icmp_ln105_4 & or_ln105_4)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 775 [1/1] (0.00ns)   --->   "%shl_ln133_7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %p_read_2, i4 0" [firmware/model_test.cpp:133]   --->   Operation 775 'bitconcatenate' 'shl_ln133_7' <Predicate = (!and_ln135_11 & or_ln135_12 & or_ln135_15 & icmp_ln105_4 & or_ln105_4)> <Delay = 0.00>
ST_7 : Operation 776 [1/1] (0.00ns)   --->   "%sext_ln133_13 = sext i16 %shl_ln133_7" [firmware/model_test.cpp:133]   --->   Operation 776 'sext' 'sext_ln133_13' <Predicate = (!and_ln135_11 & or_ln135_12 & or_ln135_15 & icmp_ln105_4 & or_ln105_4)> <Delay = 0.00>
ST_7 : Operation 777 [1/1] (0.78ns)   --->   "%sub_ln133_7 = sub i17 %sext_ln133_13, i17 %sext_ln106_18" [firmware/model_test.cpp:133]   --->   Operation 777 'sub' 'sub_ln133_7' <Predicate = (!and_ln135_11 & or_ln135_12 & or_ln135_15 & icmp_ln105_4 & or_ln105_4)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 778 [1/1] (1.87ns)   --->   "%mul_ln136_7 = mul i17 %sext_ln106_18, i17 131061" [firmware/model_test.cpp:136]   --->   Operation 778 'mul' 'mul_ln136_7' <Predicate = (and_ln135_11 & or_ln135_12 & or_ln135_15 & icmp_ln105_4 & or_ln105_4)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 779 [1/1] (0.00ns)   --->   "%shl_ln139_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %p_read_2, i1 0" [firmware/model_test.cpp:139]   --->   Operation 779 'bitconcatenate' 'shl_ln139_7' <Predicate = (!or_ln135_14 & !or_ln135_15 & icmp_ln105_4 & or_ln105_4)> <Delay = 0.00>
ST_7 : Operation 780 [1/1] (0.00ns)   --->   "%sext_ln139_11 = sext i13 %shl_ln139_7" [firmware/model_test.cpp:139]   --->   Operation 780 'sext' 'sext_ln139_11' <Predicate = (!or_ln135_14 & !or_ln135_15 & icmp_ln105_4 & or_ln105_4)> <Delay = 0.00>
ST_7 : Operation 781 [1/1] (0.75ns)   --->   "%sub_ln139_7 = sub i14 0, i14 %sext_ln139_11" [firmware/model_test.cpp:139]   --->   Operation 781 'sub' 'sub_ln139_7' <Predicate = (!or_ln135_14 & !or_ln135_15 & icmp_ln105_4 & or_ln105_4)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_24)   --->   "%sext_ln117_2 = sext i14 %sub_ln139_7" [firmware/model_test.cpp:117]   --->   Operation 782 'sext' 'sext_ln117_2' <Predicate = (!or_ln135_14 & !or_ln135_15 & icmp_ln105_4 & or_ln105_4)> <Delay = 0.00>
ST_7 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_24)   --->   "%and_ln117_11 = and i1 %and_ln117_10, i1 %xor_ln113_1" [firmware/model_test.cpp:117]   --->   Operation 783 'and' 'and_ln117_11' <Predicate = (!or_ln135_14 & !or_ln135_15 & icmp_ln105_4 & or_ln105_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_25)   --->   "%select_ln135_21 = select i1 %and_ln135_11, i17 %mul_ln136_7, i17 %sub_ln133_7" [firmware/model_test.cpp:135]   --->   Operation 784 'select' 'select_ln135_21' <Predicate = (or_ln135_12 & or_ln135_15 & icmp_ln105_4 & or_ln105_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_25)   --->   "%sext_ln135_9 = sext i17 %select_ln135_21" [firmware/model_test.cpp:135]   --->   Operation 785 'sext' 'sext_ln135_9' <Predicate = (or_ln135_12 & or_ln135_15 & icmp_ln105_4 & or_ln105_4)> <Delay = 0.00>
ST_7 : Operation 786 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln135_22 = select i1 %and_ln129_11, i18 %sext_ln123_7, i18 %sub_ln127_7" [firmware/model_test.cpp:135]   --->   Operation 786 'select' 'select_ln135_22' <Predicate = (!or_ln135_12 & or_ln135_15 & icmp_ln105_4 & or_ln105_4)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_26)   --->   "%select_ln135_23 = select i1 %and_ln123_11, i17 %mul_ln126_3, i17 %sext_ln123_6" [firmware/model_test.cpp:135]   --->   Operation 787 'select' 'select_ln135_23' <Predicate = (or_ln135_14 & !or_ln135_15 & icmp_ln105_4 & or_ln105_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_26)   --->   "%sext_ln135_10 = sext i17 %select_ln135_23" [firmware/model_test.cpp:135]   --->   Operation 788 'sext' 'sext_ln135_10' <Predicate = (or_ln135_14 & !or_ln135_15 & icmp_ln105_4 & or_ln105_4)> <Delay = 0.00>
ST_7 : Operation 789 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln135_24 = select i1 %and_ln117_11, i18 %mul_ln120_3, i18 %sext_ln117_2" [firmware/model_test.cpp:135]   --->   Operation 789 'select' 'select_ln135_24' <Predicate = (!or_ln135_14 & !or_ln135_15 & icmp_ln105_4 & or_ln105_4)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 790 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln135_25 = select i1 %or_ln135_12, i18 %sext_ln135_9, i18 %select_ln135_22" [firmware/model_test.cpp:135]   --->   Operation 790 'select' 'select_ln135_25' <Predicate = (or_ln135_15 & icmp_ln105_4 & or_ln105_4)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 791 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln135_26 = select i1 %or_ln135_14, i18 %sext_ln135_10, i18 %select_ln135_24" [firmware/model_test.cpp:135]   --->   Operation 791 'select' 'select_ln135_26' <Predicate = (!or_ln135_15 & icmp_ln105_4 & or_ln105_4)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node add_ln135_3)   --->   "%select_ln135_27 = select i1 %or_ln135_15, i18 %select_ln135_25, i18 %select_ln135_26" [firmware/model_test.cpp:135]   --->   Operation 792 'select' 'select_ln135_27' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node add_ln135_3)   --->   "%sext_ln135_11 = sext i18 %select_ln135_27" [firmware/model_test.cpp:135]   --->   Operation 793 'sext' 'sext_ln135_11' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.00>
ST_7 : Operation 794 [1/1] (0.81ns) (out node of the LUT)   --->   "%add_ln135_3 = add i21 %select_ln105_2, i21 %sext_ln135_11" [firmware/model_test.cpp:135]   --->   Operation 794 'add' 'add_ln135_3' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node select_ln105_3)   --->   "%xor_ln138_3 = xor i1 %or_ln138_30, i1 1" [firmware/model_test.cpp:138]   --->   Operation 795 'xor' 'xor_ln138_3' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node select_ln105_3)   --->   "%or_ln138_31 = or i1 %icmp_ln113_6, i1 %xor_ln138_3" [firmware/model_test.cpp:138]   --->   Operation 796 'or' 'or_ln138_31' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node select_ln105_3)   --->   "%select_ln138_3 = select i1 %or_ln138_31, i21 %select_ln105_2, i21 %add_ln135_3" [firmware/model_test.cpp:138]   --->   Operation 797 'select' 'select_ln138_3' <Predicate = (icmp_ln105_4 & or_ln105_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 798 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln105_3 = select i1 %icmp_ln105_4, i21 %select_ln138_3, i21 %select_ln105_2" [firmware/model_test.cpp:105]   --->   Operation 798 'select' 'select_ln105_3' <Predicate = (or_ln105_4)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.97>
ST_8 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln106_21 = sext i12 %p_read_1" [firmware/model_test.cpp:106]   --->   Operation 799 'sext' 'sext_ln106_21' <Predicate = (icmp_ln105_5 & or_ln105_4)> <Delay = 0.00>
ST_8 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln106_22 = sext i12 %p_read_1" [firmware/model_test.cpp:106]   --->   Operation 800 'sext' 'sext_ln106_22' <Predicate = (icmp_ln105_5 & or_ln105_4)> <Delay = 0.00>
ST_8 : Operation 801 [1/1] (0.00ns)   --->   "%sext_ln106_23 = sext i12 %p_read_1" [firmware/model_test.cpp:106]   --->   Operation 801 'sext' 'sext_ln106_23' <Predicate = (icmp_ln105_5 & or_ln105_4)> <Delay = 0.00>
ST_8 : Operation 802 [1/1] (1.87ns)   --->   "%mul_ln120_4 = mul i18 %sext_ln106_22, i18 39" [firmware/model_test.cpp:120]   --->   Operation 802 'mul' 'mul_ln120_4' <Predicate = (!or_ln135_18 & !or_ln135_19 & icmp_ln105_5 & or_ln105_4)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 803 [1/1] (0.00ns)   --->   "%shl_ln121_8 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %p_read_1, i2 0" [firmware/model_test.cpp:121]   --->   Operation 803 'bitconcatenate' 'shl_ln121_8' <Predicate = (icmp_ln105_5 & or_ln105_4)> <Delay = 0.00>
ST_8 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln121_14 = sext i14 %shl_ln121_8" [firmware/model_test.cpp:121]   --->   Operation 804 'sext' 'sext_ln121_14' <Predicate = (icmp_ln105_5 & or_ln105_4)> <Delay = 0.00>
ST_8 : Operation 805 [1/1] (0.76ns)   --->   "%sub_ln121_8 = sub i15 %sext_ln121_14, i15 %sext_ln106_23" [firmware/model_test.cpp:121]   --->   Operation 805 'sub' 'sub_ln121_8' <Predicate = (icmp_ln105_5 & or_ln105_4)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_33)   --->   "%sext_ln123_8 = sext i15 %sub_ln121_8" [firmware/model_test.cpp:123]   --->   Operation 806 'sext' 'sext_ln123_8' <Predicate = (!and_ln123_13 & or_ln135_18 & !or_ln135_19 & icmp_ln105_5 & or_ln105_4)> <Delay = 0.00>
ST_8 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_29)   --->   "%sext_ln123_9 = sext i15 %sub_ln121_8" [firmware/model_test.cpp:123]   --->   Operation 807 'sext' 'sext_ln123_9' <Predicate = (and_ln129_13 & !or_ln135_16 & or_ln135_19 & icmp_ln105_5 & or_ln105_4)> <Delay = 0.00>
ST_8 : Operation 808 [1/1] (1.87ns)   --->   "%mul_ln126_4 = mul i17 %sext_ln106_21, i17 23" [firmware/model_test.cpp:126]   --->   Operation 808 'mul' 'mul_ln126_4' <Predicate = (and_ln123_13 & or_ln135_18 & !or_ln135_19 & icmp_ln105_5 & or_ln105_4)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 809 [1/1] (0.00ns)   --->   "%shl_ln127_8 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %p_read_1, i5 0" [firmware/model_test.cpp:127]   --->   Operation 809 'bitconcatenate' 'shl_ln127_8' <Predicate = (!and_ln129_13 & !or_ln135_16 & or_ln135_19 & icmp_ln105_5 & or_ln105_4)> <Delay = 0.00>
ST_8 : Operation 810 [1/1] (0.00ns)   --->   "%sext_ln127_14 = sext i17 %shl_ln127_8" [firmware/model_test.cpp:127]   --->   Operation 810 'sext' 'sext_ln127_14' <Predicate = (!and_ln129_13 & !or_ln135_16 & or_ln135_19 & icmp_ln105_5 & or_ln105_4)> <Delay = 0.00>
ST_8 : Operation 811 [1/1] (0.79ns)   --->   "%sub_ln127_8 = sub i18 %sext_ln106_22, i18 %sext_ln127_14" [firmware/model_test.cpp:127]   --->   Operation 811 'sub' 'sub_ln127_8' <Predicate = (!and_ln129_13 & !or_ln135_16 & or_ln135_19 & icmp_ln105_5 & or_ln105_4)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 812 [1/1] (0.00ns)   --->   "%shl_ln133_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %p_read_1, i4 0" [firmware/model_test.cpp:133]   --->   Operation 812 'bitconcatenate' 'shl_ln133_8' <Predicate = (!and_ln135_13 & or_ln135_16 & or_ln135_19 & icmp_ln105_5 & or_ln105_4)> <Delay = 0.00>
ST_8 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln133_14 = sext i16 %shl_ln133_8" [firmware/model_test.cpp:133]   --->   Operation 813 'sext' 'sext_ln133_14' <Predicate = (!and_ln135_13 & or_ln135_16 & or_ln135_19 & icmp_ln105_5 & or_ln105_4)> <Delay = 0.00>
ST_8 : Operation 814 [1/1] (0.78ns)   --->   "%sub_ln133_8 = sub i17 %sext_ln133_14, i17 %sext_ln106_21" [firmware/model_test.cpp:133]   --->   Operation 814 'sub' 'sub_ln133_8' <Predicate = (!and_ln135_13 & or_ln135_16 & or_ln135_19 & icmp_ln105_5 & or_ln105_4)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 815 [1/1] (1.87ns)   --->   "%mul_ln136_8 = mul i17 %sext_ln106_21, i17 131061" [firmware/model_test.cpp:136]   --->   Operation 815 'mul' 'mul_ln136_8' <Predicate = (and_ln135_13 & or_ln135_16 & or_ln135_19 & icmp_ln105_5 & or_ln105_4)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 816 [1/1] (0.00ns)   --->   "%shl_ln139_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %p_read_1, i1 0" [firmware/model_test.cpp:139]   --->   Operation 816 'bitconcatenate' 'shl_ln139_8' <Predicate = (!or_ln135_18 & !or_ln135_19 & icmp_ln105_5 & or_ln105_4)> <Delay = 0.00>
ST_8 : Operation 817 [1/1] (0.00ns)   --->   "%sext_ln139_12 = sext i13 %shl_ln139_8" [firmware/model_test.cpp:139]   --->   Operation 817 'sext' 'sext_ln139_12' <Predicate = (!or_ln135_18 & !or_ln135_19 & icmp_ln105_5 & or_ln105_4)> <Delay = 0.00>
ST_8 : Operation 818 [1/1] (0.75ns)   --->   "%sub_ln139_8 = sub i14 0, i14 %sext_ln139_12" [firmware/model_test.cpp:139]   --->   Operation 818 'sub' 'sub_ln139_8' <Predicate = (!or_ln135_18 & !or_ln135_19 & icmp_ln105_5 & or_ln105_4)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_31)   --->   "%sext_ln117_3 = sext i14 %sub_ln139_8" [firmware/model_test.cpp:117]   --->   Operation 819 'sext' 'sext_ln117_3' <Predicate = (!or_ln135_18 & !or_ln135_19 & icmp_ln105_5 & or_ln105_4)> <Delay = 0.00>
ST_8 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_31)   --->   "%and_ln117_13 = and i1 %and_ln117_12, i1 %xor_ln113_1" [firmware/model_test.cpp:117]   --->   Operation 820 'and' 'and_ln117_13' <Predicate = (!or_ln135_18 & !or_ln135_19 & icmp_ln105_5 & or_ln105_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_32)   --->   "%select_ln135_28 = select i1 %and_ln135_13, i17 %mul_ln136_8, i17 %sub_ln133_8" [firmware/model_test.cpp:135]   --->   Operation 821 'select' 'select_ln135_28' <Predicate = (or_ln135_16 & or_ln135_19 & icmp_ln105_5 & or_ln105_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_32)   --->   "%sext_ln135_12 = sext i17 %select_ln135_28" [firmware/model_test.cpp:135]   --->   Operation 822 'sext' 'sext_ln135_12' <Predicate = (or_ln135_16 & or_ln135_19 & icmp_ln105_5 & or_ln105_4)> <Delay = 0.00>
ST_8 : Operation 823 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln135_29 = select i1 %and_ln129_13, i18 %sext_ln123_9, i18 %sub_ln127_8" [firmware/model_test.cpp:135]   --->   Operation 823 'select' 'select_ln135_29' <Predicate = (!or_ln135_16 & or_ln135_19 & icmp_ln105_5 & or_ln105_4)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_33)   --->   "%select_ln135_30 = select i1 %and_ln123_13, i17 %mul_ln126_4, i17 %sext_ln123_8" [firmware/model_test.cpp:135]   --->   Operation 824 'select' 'select_ln135_30' <Predicate = (or_ln135_18 & !or_ln135_19 & icmp_ln105_5 & or_ln105_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_33)   --->   "%sext_ln135_13 = sext i17 %select_ln135_30" [firmware/model_test.cpp:135]   --->   Operation 825 'sext' 'sext_ln135_13' <Predicate = (or_ln135_18 & !or_ln135_19 & icmp_ln105_5 & or_ln105_4)> <Delay = 0.00>
ST_8 : Operation 826 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln135_31 = select i1 %and_ln117_13, i18 %mul_ln120_4, i18 %sext_ln117_3" [firmware/model_test.cpp:135]   --->   Operation 826 'select' 'select_ln135_31' <Predicate = (!or_ln135_18 & !or_ln135_19 & icmp_ln105_5 & or_ln105_4)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 827 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln135_32 = select i1 %or_ln135_16, i18 %sext_ln135_12, i18 %select_ln135_29" [firmware/model_test.cpp:135]   --->   Operation 827 'select' 'select_ln135_32' <Predicate = (or_ln135_19 & icmp_ln105_5 & or_ln105_4)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 828 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln135_33 = select i1 %or_ln135_18, i18 %sext_ln135_13, i18 %select_ln135_31" [firmware/model_test.cpp:135]   --->   Operation 828 'select' 'select_ln135_33' <Predicate = (!or_ln135_19 & icmp_ln105_5 & or_ln105_4)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node add_ln135_4)   --->   "%select_ln135_34 = select i1 %or_ln135_19, i18 %select_ln135_32, i18 %select_ln135_33" [firmware/model_test.cpp:135]   --->   Operation 829 'select' 'select_ln135_34' <Predicate = (icmp_ln105_5 & or_ln105_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node add_ln135_4)   --->   "%sext_ln135_14 = sext i18 %select_ln135_34" [firmware/model_test.cpp:135]   --->   Operation 830 'sext' 'sext_ln135_14' <Predicate = (icmp_ln105_5 & or_ln105_4)> <Delay = 0.00>
ST_8 : Operation 831 [1/1] (0.81ns) (out node of the LUT)   --->   "%add_ln135_4 = add i21 %select_ln105_3, i21 %sext_ln135_14" [firmware/model_test.cpp:135]   --->   Operation 831 'add' 'add_ln135_4' <Predicate = (icmp_ln105_5 & or_ln105_4)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node select_ln105_4)   --->   "%xor_ln138_4 = xor i1 %or_ln138_38, i1 1" [firmware/model_test.cpp:138]   --->   Operation 832 'xor' 'xor_ln138_4' <Predicate = (icmp_ln105_5 & or_ln105_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node select_ln105_4)   --->   "%or_ln138_39 = or i1 %icmp_ln113_6, i1 %xor_ln138_4" [firmware/model_test.cpp:138]   --->   Operation 833 'or' 'or_ln138_39' <Predicate = (icmp_ln105_5 & or_ln105_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node select_ln105_4)   --->   "%select_ln138_4 = select i1 %or_ln138_39, i21 %select_ln105_3, i21 %add_ln135_4" [firmware/model_test.cpp:138]   --->   Operation 834 'select' 'select_ln138_4' <Predicate = (icmp_ln105_5 & or_ln105_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 835 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln105_4 = select i1 %icmp_ln105_5, i21 %select_ln138_4, i21 %select_ln105_3" [firmware/model_test.cpp:105]   --->   Operation 835 'select' 'select_ln105_4' <Predicate = (or_ln105_4)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 836 [1/1] (0.34ns) (out node of the LUT)   --->   "%feat_out_0_out_0 = select i1 %or_ln105_4, i21 %select_ln105_4, i21 0" [firmware/model_test.cpp:105]   --->   Operation 836 'select' 'feat_out_0_out_0' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 837 [1/1] (0.00ns)   --->   "%ret_ln144 = ret i21 %feat_out_0_out_0" [firmware/model_test.cpp:144]   --->   Operation 837 'ret' 'ret_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 3.305ns
The critical path consists of the following:
	wire read operation ('p_read_10', firmware/model_test.cpp:105) on port 'p_read20' (firmware/model_test.cpp:105) [40]  (1.429 ns)
	'mul' operation ('mul_ln106', firmware/model_test.cpp:106) [65]  (1.876 ns)

 <State 2>: 2.533ns
The critical path consists of the following:
	'mul' operation of DSP[160] ('mul_ln124', firmware/model_test.cpp:124) [158]  (0.494 ns)
	'add' operation of DSP[160] ('add_ln124', firmware/model_test.cpp:124) [160]  (2.039 ns)

 <State 3>: 2.533ns
The critical path consists of the following:
	'mul' operation of DSP[232] ('mul_ln136_1', firmware/model_test.cpp:136) [230]  (0.494 ns)
	'add' operation of DSP[232] ('add_ln136_1', firmware/model_test.cpp:136) [232]  (2.039 ns)

 <State 4>: 2.533ns
The critical path consists of the following:
	'mul' operation of DSP[363] ('mul_ln124_2', firmware/model_test.cpp:124) [361]  (0.494 ns)
	'add' operation of DSP[363] ('add_ln124_2', firmware/model_test.cpp:124) [363]  (2.039 ns)

 <State 5>: 2.533ns
The critical path consists of the following:
	'mul' operation of DSP[462] ('mul_ln124_3', firmware/model_test.cpp:124) [460]  (0.494 ns)
	'add' operation of DSP[462] ('add_ln124_3', firmware/model_test.cpp:124) [462]  (2.039 ns)

 <State 6>: 3.620ns
The critical path consists of the following:
	'mul' operation ('mul_ln120', firmware/model_test.cpp:120) [494]  (1.876 ns)
	'select' operation ('select_ln135_3', firmware/model_test.cpp:135) [552]  (0.293 ns)
	'select' operation ('select_ln135_5', firmware/model_test.cpp:135) [555]  (0.293 ns)
	'select' operation ('select_ln135_6', firmware/model_test.cpp:135) [556]  (0.000 ns)
	'add' operation ('add_ln135', firmware/model_test.cpp:135) [558]  (0.809 ns)
	'select' operation ('select_ln138', firmware/model_test.cpp:138) [568]  (0.000 ns)
	'select' operation ('select_ln105', firmware/model_test.cpp:105) [569]  (0.348 ns)

 <State 7>: 3.626ns
The critical path consists of the following:
	'mul' operation ('mul_ln120_3', firmware/model_test.cpp:120) [760]  (1.876 ns)
	'select' operation ('select_ln135_24', firmware/model_test.cpp:135) [817]  (0.293 ns)
	'select' operation ('select_ln135_26', firmware/model_test.cpp:135) [820]  (0.293 ns)
	'select' operation ('select_ln135_27', firmware/model_test.cpp:135) [821]  (0.000 ns)
	'add' operation ('add_ln135_3', firmware/model_test.cpp:135) [823]  (0.815 ns)
	'select' operation ('select_ln138_3', firmware/model_test.cpp:138) [833]  (0.000 ns)
	'select' operation ('select_ln105_3', firmware/model_test.cpp:105) [834]  (0.348 ns)

 <State 8>: 3.975ns
The critical path consists of the following:
	'mul' operation ('mul_ln120_4', firmware/model_test.cpp:120) [848]  (1.876 ns)
	'select' operation ('select_ln135_31', firmware/model_test.cpp:135) [905]  (0.293 ns)
	'select' operation ('select_ln135_33', firmware/model_test.cpp:135) [908]  (0.293 ns)
	'select' operation ('select_ln135_34', firmware/model_test.cpp:135) [909]  (0.000 ns)
	'add' operation ('add_ln135_4', firmware/model_test.cpp:135) [911]  (0.815 ns)
	'select' operation ('select_ln138_4', firmware/model_test.cpp:138) [921]  (0.000 ns)
	'select' operation ('select_ln105_4', firmware/model_test.cpp:105) [922]  (0.348 ns)
	'select' operation ('feat_out_0_out_0', firmware/model_test.cpp:105) [930]  (0.348 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
