
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003914                       # Number of seconds simulated
sim_ticks                                  3914359500                       # Number of ticks simulated
final_tick                                 4009115000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  94620                       # Simulator instruction rate (inst/s)
host_op_rate                                   144768                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               67466468                       # Simulator tick rate (ticks/s)
host_mem_usage                                 798068                       # Number of bytes of host memory used
host_seconds                                    58.02                       # Real time elapsed on the host
sim_insts                                     5489786                       # Number of instructions simulated
sim_ops                                       8399365                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst         6336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data         1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               7872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst         6336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          6336                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::switch_cpus.inst           99                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data           24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 123                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst      1618656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data       392401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               2011057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      1618656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1618656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      1618656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data       392401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              2011057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         123                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       123                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                   7872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    7872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3914302500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   123                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           17                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    237.176471                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   157.437588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   247.627804                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            7     41.18%     41.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            3     17.65%     58.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            3     17.65%     76.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            2     11.76%     88.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            1      5.88%     94.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            1      5.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           17                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                       967000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                 3273250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                     615000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7861.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26611.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         2.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      2.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                       94                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   31823597.56                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                    75600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                    41250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                  210600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            255297120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             90576135                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           2265922500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             2612123205                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            668.240156                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   3769622000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     130520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       8830500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                     7560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                     4125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                    7800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            255297120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             85144320                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           2270686500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             2611147425                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            667.990743                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   3777699250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     130520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT        876250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                    5                       # Number of system calls
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           142.019269                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1946654                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               165                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          11797.903030                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data          141                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data     1.019269                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.275391                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.001991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.277381                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          165                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          142                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.322266                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3823392                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3823392                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1911376                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1911376                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data          261                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            261                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1911637                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1911637                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1911637                       # number of overall hits
system.cpu.dcache.overall_hits::total         1911637                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data           46                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            46                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data           47                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             47                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data           47                       # number of overall misses
system.cpu.dcache.overall_misses::total            47                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data      3445500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3445500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data        85500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total        85500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data      3531000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3531000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data      3531000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3531000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1911422                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1911422                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data          262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1911684                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1911684                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1911684                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1911684                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.000024                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000024                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.003817                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003817                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.000025                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000025                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.000025                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000025                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 74902.173913                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74902.173913                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data        85500                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        85500                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 75127.659574                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75127.659574                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 75127.659574                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75127.659574                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data           23                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data           23                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data           23                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           23                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data           24                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           24                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data           24                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           24                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data      1922500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1922500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data        84000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total        84000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data      2006500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2006500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data      2006500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2006500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.003817                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003817                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.000013                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.000013                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 83586.956522                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83586.956522                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data        84000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        84000                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 83604.166667                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83604.166667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 83604.166667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83604.166667                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                10                       # number of replacements
system.cpu.icache.tags.tagsinuse           176.075549                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              572775                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               275                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2082.818182                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   174.989978                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst     1.085571                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.341777                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.002120                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.343898                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          265                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          166                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.517578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            876236                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           876236                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       437944                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          437944                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       437944                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           437944                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       437944                       # number of overall hits
system.cpu.icache.overall_hits::total          437944                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          124                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           124                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          124                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            124                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          124                       # number of overall misses
system.cpu.icache.overall_misses::total           124                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      8928500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8928500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      8928500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8928500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      8928500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8928500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       438068                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       438068                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       438068                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       438068                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       438068                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       438068                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000283                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000283                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000283                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000283                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000283                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000283                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 72004.032258                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72004.032258                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 72004.032258                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72004.032258                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 72004.032258                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72004.032258                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           22                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           22                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          102                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          102                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          102                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          102                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          102                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          102                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      7534750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7534750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      7534750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7534750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      7534750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7534750                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000233                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000233                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000233                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000233                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 73870.098039                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73870.098039                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 73870.098039                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73870.098039                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 73870.098039                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73870.098039                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   256.101202                       # Cycle average of tags in use
system.l2.tags.total_refs                           2                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       375                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.005333                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst               185                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data                69                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     1.082868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data     1.018334                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.005646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.002106                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.007816                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           375                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.011444                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      1130                       # Number of tag accesses
system.l2.tags.data_accesses                     1130                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::total                       2                       # number of ReadReq hits
system.l2.demand_hits::switch_cpus.inst             2                       # number of demand (read+write) hits
system.l2.demand_hits::total                        2                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            2                       # number of overall hits
system.l2.overall_hits::total                       2                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          100                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data           23                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   123                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          100                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data           24                       # number of demand (read+write) misses
system.l2.demand_misses::total                    124                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          100                       # number of overall misses
system.l2.overall_misses::switch_cpus.data           24                       # number of overall misses
system.l2.overall_misses::total                   124                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      7412750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data      1898500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total         9311250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data        83000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         83000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      7412750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data      1981500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          9394250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      7412750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data      1981500                       # number of overall miss cycles
system.l2.overall_miss_latency::total         9394250                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          102                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 125                       # number of ReadReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          102                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data           24                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  126                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          102                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data           24                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 126                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.980392                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.984000                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.980392                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.984127                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.980392                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.984127                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 74127.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 82543.478261                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 75701.219512                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data        83000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        83000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 74127.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 82562.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75760.080645                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 74127.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 82562.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75760.080645                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::switch_cpus.inst          100                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data           23                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              123                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               124                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              124                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      6190250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data      1614000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total      7804250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data        70500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        70500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      6190250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data      1684500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      7874750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      6190250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data      1684500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      7874750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.980392                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.984000                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.980392                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.984127                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.980392                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.984127                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 61902.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 70173.913043                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 63449.186992                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data        70500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        70500                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 61902.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 70187.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63506.048387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 61902.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 70187.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63506.048387                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 122                       # Transaction distribution
system.membus.trans_dist::ReadResp                121                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 1                       # Transaction distribution
system.membus.trans_dist::ReadExResp                1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          245                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total          245                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    245                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port         7808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total         7808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    7808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples               123                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     123    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 123                       # Request fanout histogram
system.membus.reqLayer2.occupancy              151000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             645250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups           94685                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted        94685                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         5150                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups        94275                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           88610                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     93.990984                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS             101                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect           30                       # Number of incorrect RAS predictions.
system.switch_cpus.numCycles                  7828719                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       439787                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                5783620                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches               94685                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        88711                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               7374120                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           10349                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles           23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          407                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.CacheLines            438068                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          4994                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      7819520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.132361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.568986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          6378362     81.57%     81.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              129      0.00%     81.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           171972      2.20%     83.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            78684      1.01%     84.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           157249      2.01%     86.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            93405      1.19%     87.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           167118      2.14%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             5140      0.07%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           767461      9.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      7819520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.012095                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.738770                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           410107                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       6321993                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles             60450                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       1021793                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles           5174                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts        8636433                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles           5174                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           650940                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         2549728                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles           72                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            767723                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       3845880                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        8620749                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents             8                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        3777115                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents              7                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands     13657264                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      20516442                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     16843227                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups           96                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps      13053802                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           603462                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            7                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            7                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           6616221                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1971055                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          543                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads           40                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           24                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            8604964                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded           29                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           8312243                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued           12                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       360017                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       697005                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      7819520                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.063012                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.850133                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1968022     25.17%     25.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3850920     49.25%     74.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1660499     21.24%     95.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       245900      3.14%     98.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        83693      1.07%     99.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          244      0.00%     99.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         5120      0.07%     99.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         5063      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8           59      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      7819520                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            4943     99.46%     99.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     99.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     99.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     99.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     99.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     99.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     99.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     99.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             20      0.40%     99.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             7      0.14%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass         5023      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       6395221     76.94%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            1      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             8      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           18      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1911577     23.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          395      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        8312243                       # Type of FU issued
system.switch_cpus.iq.rate                   1.061763                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt                4970                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000598                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     24448931                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      8964911                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      8311665                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads           57                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes          104                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        8312161                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses              29                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads           80                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        84510                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores          281                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles           5174                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          432928                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles             3                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      8604993                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts           11                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1971055                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts          543                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            7                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents              2                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         4957                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect          258                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts         5215                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       8311857                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1911532                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          386                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              1911873                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches            89067                       # Number of branches executed
system.switch_cpus.iew.exec_stores                341                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.061714                       # Inst execution rate
system.switch_cpus.iew.wb_sent                8311784                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               8311681                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           7882339                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          14333436                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.061691                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.549927                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       360016                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            5                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts         5171                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7774283                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.060545                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.942122                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1697612     21.84%     21.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      4646693     59.77%     81.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1021748     13.14%     94.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       314522      4.05%     98.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4         9966      0.13%     98.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         5010      0.06%     98.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         4938      0.06%     99.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        73673      0.95%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          121      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7774283                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      5389785                       # Number of instructions committed
system.switch_cpus.commit.committedOps        8244976                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1886807                       # Number of memory references committed
system.switch_cpus.commit.loads               1886545                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches              88831                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  8                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           8240052                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls           43                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass         4919      0.06%      0.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      6353237     77.06%     77.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     77.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            7      0.00%     77.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            6      0.00%     77.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     77.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1886545     22.88%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          262      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      8244976                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events           121                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads             16379154                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            17255230                       # The number of ROB writes
system.switch_cpus.timesIdled                      68                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                    9199                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts             5389785                       # Number of Instructions Simulated
system.switch_cpus.committedOps               8244976                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.452510                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.452510                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.688463                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.688463                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         16216334                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8217309                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads                28                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               14                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads           1481169                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4933119                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads         2090234                       # number of misc regfile reads
system.tol2bus.trans_dist::ReadReq                125                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               123                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side           48                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                   250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         6400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side         1536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                   7936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples              126                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   3                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    126    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                126                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy              63000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            168750                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy             37500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
