
NorthSide_0.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001b814  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ee4  0801bab8  0801bab8  0001cab8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801c99c  0801c99c  0001d99c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   0000000c  0801c9a4  0801c9a4  0001d9a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000008  0801c9b0  0801c9b0  0001d9b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000208  24000000  0801c9b8  0001e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000f8a4  24000208  0801cbc0  0001e208  2**3
                  ALLOC
  8 ._user_heap_stack 00000604  2400faac  0801cbc0  0001eaac  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0001e208  2**0
                  CONTENTS, READONLY
 10 .RAM_D3       00000000  38000000  38000000  0001e236  2**0
                  CONTENTS
 11 .debug_info   000793b1  00000000  00000000  0001e236  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 0000bd0c  00000000  00000000  000975e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00003568  00000000  00000000  000a32f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 000029a2  00000000  00000000  000a6860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  000461ab  00000000  00000000  000a9202  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0004a1de  00000000  00000000  000ef3ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    001aff91  00000000  00000000  0013958b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  002e951c  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000fa48  00000000  00000000  002e9560  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 000000ab  00000000  00000000  002f8fa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000208 	.word	0x24000208
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0801ba9c 	.word	0x0801ba9c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400020c 	.word	0x2400020c
 80002dc:	0801ba9c 	.word	0x0801ba9c

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	@ 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <_ZL8CN_Delayv>:
	threadHalted,
};

// Delay loop
static void CN_Delay()
{
 8000708:	b480      	push	{r7}
 800070a:	b085      	sub	sp, #20
 800070c:	af00      	add	r7, sp, #0
	uint32_t cnt;
	for (uint32_t i = 0; i < 1000000; ++i)
 800070e:	2300      	movs	r3, #0
 8000710:	60bb      	str	r3, [r7, #8]
 8000712:	e00e      	b.n	8000732 <_ZL8CN_Delayv+0x2a>
	{
		for (uint32_t j = 0; j < 10; ++j)
 8000714:	2300      	movs	r3, #0
 8000716:	607b      	str	r3, [r7, #4]
 8000718:	e005      	b.n	8000726 <_ZL8CN_Delayv+0x1e>
		{
			++cnt;
 800071a:	68fb      	ldr	r3, [r7, #12]
 800071c:	3301      	adds	r3, #1
 800071e:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	3301      	adds	r3, #1
 8000724:	607b      	str	r3, [r7, #4]
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	2b09      	cmp	r3, #9
 800072a:	d9f6      	bls.n	800071a <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 800072c:	68bb      	ldr	r3, [r7, #8]
 800072e:	3301      	adds	r3, #1
 8000730:	60bb      	str	r3, [r7, #8]
 8000732:	68bb      	ldr	r3, [r7, #8]
 8000734:	4a04      	ldr	r2, [pc, #16]	@ (8000748 <_ZL8CN_Delayv+0x40>)
 8000736:	4293      	cmp	r3, r2
 8000738:	d9ec      	bls.n	8000714 <_ZL8CN_Delayv+0xc>
		}
	}
}
 800073a:	bf00      	nop
 800073c:	bf00      	nop
 800073e:	3714      	adds	r7, #20
 8000740:	46bd      	mov	sp, r7
 8000742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000746:	4770      	bx	lr
 8000748:	000f423f 	.word	0x000f423f

0800074c <_ZL14CN_ReportFault11eErrorCodes>:

#ifdef FELLHORN_NORTH_SIDE

__attribute__((unused))
static void CN_ReportFault(eErrorCodes faultCode)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b084      	sub	sp, #16
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 8000754:	f015 fa32 	bl	8015bbc <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	60fb      	str	r3, [r7, #12]
	for (;;)
	{
		if (code & 0x00000001)
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	f003 0301 	and.w	r3, r3, #1
 8000762:	2b00      	cmp	r3, #0
 8000764:	d005      	beq.n	8000772 <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 8000766:	2200      	movs	r2, #0
 8000768:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800076c:	4818      	ldr	r0, [pc, #96]	@ (80007d0 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 800076e:	f00c fd23 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 8000772:	68fb      	ldr	r3, [r7, #12]
 8000774:	f003 0302 	and.w	r3, r3, #2
 8000778:	2b00      	cmp	r3, #0
 800077a:	d004      	beq.n	8000786 <_ZL14CN_ReportFault11eErrorCodes+0x3a>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 800077c:	2200      	movs	r2, #0
 800077e:	2180      	movs	r1, #128	@ 0x80
 8000780:	4813      	ldr	r0, [pc, #76]	@ (80007d0 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8000782:	f00c fd19 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 8000786:	68fb      	ldr	r3, [r7, #12]
 8000788:	f003 0304 	and.w	r3, r3, #4
 800078c:	2b00      	cmp	r3, #0
 800078e:	d004      	beq.n	800079a <_ZL14CN_ReportFault11eErrorCodes+0x4e>
			HAL_GPIO_WritePin(GPIOG, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 8000790:	2200      	movs	r2, #0
 8000792:	2102      	movs	r1, #2
 8000794:	480f      	ldr	r0, [pc, #60]	@ (80007d4 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8000796:	f00c fd0f 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 800079a:	68fb      	ldr	r3, [r7, #12]
 800079c:	f003 0308 	and.w	r3, r3, #8
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d004      	beq.n	80007ae <_ZL14CN_ReportFault11eErrorCodes+0x62>
			HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 80007a4:	2200      	movs	r2, #0
 80007a6:	2101      	movs	r1, #1
 80007a8:	480a      	ldr	r0, [pc, #40]	@ (80007d4 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 80007aa:	f00c fd05 	bl	800d1b8 <HAL_GPIO_WritePin>
		CN_Delay();
 80007ae:	f7ff ffab 	bl	8000708 <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin|STATUS_LED_1_Pin, GPIO_PIN_SET);
 80007b2:	2201      	movs	r2, #1
 80007b4:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 80007b8:	4805      	ldr	r0, [pc, #20]	@ (80007d0 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 80007ba:	f00c fcfd 	bl	800d1b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin|STATUS_LED_3_Pin, GPIO_PIN_SET);
 80007be:	2201      	movs	r2, #1
 80007c0:	2103      	movs	r1, #3
 80007c2:	4804      	ldr	r0, [pc, #16]	@ (80007d4 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 80007c4:	f00c fcf8 	bl	800d1b8 <HAL_GPIO_WritePin>
		CN_Delay();
 80007c8:	f7ff ff9e 	bl	8000708 <_ZL8CN_Delayv>
		if (code & 0x00000001)
 80007cc:	e7c6      	b.n	800075c <_ZL14CN_ReportFault11eErrorCodes+0x10>
 80007ce:	bf00      	nop
 80007d0:	58021000 	.word	0x58021000
 80007d4:	58021800 	.word	0x58021800

080007d8 <_ZNK12CasualNoises11AudioBuffer13getNumSamplesEv>:
public:
	  AudioBuffer();
	  AudioBuffer(uint32_t numSamples, uint32_t numChannels);
	 ~AudioBuffer();

	  inline uint32_t		getNumSamples()		const noexcept  	{ return mNumSamples; }
 80007d8:	b480      	push	{r7}
 80007da:	b083      	sub	sp, #12
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	4618      	mov	r0, r3
 80007e6:	370c      	adds	r7, #12
 80007e8:	46bd      	mov	sp, r7
 80007ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ee:	4770      	bx	lr

080007f0 <_ZNK12CasualNoises11AudioBuffer14getNumChannelsEv>:
	  inline uint32_t		getNumChannels()	const noexcept		{ return mNumChannels; }
 80007f0:	b480      	push	{r7}
 80007f2:	b083      	sub	sp, #12
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	685b      	ldr	r3, [r3, #4]
 80007fc:	4618      	mov	r0, r3
 80007fe:	370c      	adds	r7, #12
 8000800:	46bd      	mov	sp, r7
 8000802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000806:	4770      	bx	lr

08000808 <_ZNK12CasualNoises11AudioBuffer14getReadPointerEi>:
	  void					importAudio(float* ptr) noexcept;
	  void					exportAudio(float* ptr) noexcept;

	  void					normalizeAudioBuffer() noexcept;

	  inline const float*	getReadPointer  (int channelNumber) const noexcept  { return mAudioBuffer[channelNumber]; }
 8000808:	b480      	push	{r7}
 800080a:	b083      	sub	sp, #12
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
 8000810:	6039      	str	r1, [r7, #0]
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	683a      	ldr	r2, [r7, #0]
 8000816:	3202      	adds	r2, #2
 8000818:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800081c:	4618      	mov	r0, r3
 800081e:	370c      	adds	r7, #12
 8000820:	46bd      	mov	sp, r7
 8000822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000826:	4770      	bx	lr

08000828 <_ZNK12CasualNoises11AudioBuffer15getWritePointerEi>:
	  inline float* 	    getWritePointer (int channelNumber) const noexcept  { return mAudioBuffer[channelNumber]; }
 8000828:	b480      	push	{r7}
 800082a:	b083      	sub	sp, #12
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
 8000830:	6039      	str	r1, [r7, #0]
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	683a      	ldr	r2, [r7, #0]
 8000836:	3202      	adds	r2, #2
 8000838:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800083c:	4618      	mov	r0, r3
 800083e:	370c      	adds	r7, #12
 8000840:	46bd      	mov	sp, r7
 8000842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000846:	4770      	bx	lr

08000848 <_ZN12CasualNoises11AudioBufferC1Ev>:
//			   so a bufferSize of 1024 will result in a 256 samples/channel float buffer for
//				processing by the AudioProcessor during AudioProcessor::processBlock
//
//  CasualNoises    26/07/2023  First implementation
//==============================================================================
AudioBuffer::AudioBuffer()
 8000848:	b590      	push	{r4, r7, lr}
 800084a:	b085      	sub	sp, #20
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
: mNumSamples ( NUM_SAMPLES ),
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000856:	601a      	str	r2, [r3, #0]
  mNumChannels ( NUM_CHANNELS )
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	2202      	movs	r2, #2
 800085c:	605a      	str	r2, [r3, #4]
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	3308      	adds	r3, #8
 8000862:	2200      	movs	r2, #0
 8000864:	601a      	str	r2, [r3, #0]
 8000866:	605a      	str	r2, [r3, #4]
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	60fb      	str	r3, [r7, #12]
	 for (uint8_t i = 0; i < mNumChannels; ++i)
 800086c:	2300      	movs	r3, #0
 800086e:	72fb      	strb	r3, [r7, #11]
 8000870:	e013      	b.n	800089a <_ZN12CasualNoises11AudioBufferC1Ev+0x52>
		 mAudioBuffer[i] = (float*)pvPortMalloc(mNumSamples * sizeof(float));
 8000872:	68fb      	ldr	r3, [r7, #12]
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	009b      	lsls	r3, r3, #2
 8000878:	7afc      	ldrb	r4, [r7, #11]
 800087a:	4618      	mov	r0, r3
 800087c:	f016 fd1e 	bl	80172bc <pvPortMalloc>
 8000880:	4603      	mov	r3, r0
 8000882:	68fa      	ldr	r2, [r7, #12]
 8000884:	1ca1      	adds	r1, r4, #2
 8000886:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		 if (mAudioBuffer[i] == nullptr) CN_ReportFault(eErrorCodes::audioBufferError);
 800088a:	2b00      	cmp	r3, #0
 800088c:	d102      	bne.n	8000894 <_ZN12CasualNoises11AudioBufferC1Ev+0x4c>
 800088e:	2005      	movs	r0, #5
 8000890:	f7ff ff5c 	bl	800074c <_ZL14CN_ReportFault11eErrorCodes>
	 for (uint8_t i = 0; i < mNumChannels; ++i)
 8000894:	7afb      	ldrb	r3, [r7, #11]
 8000896:	3301      	adds	r3, #1
 8000898:	72fb      	strb	r3, [r7, #11]
 800089a:	7afa      	ldrb	r2, [r7, #11]
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	685b      	ldr	r3, [r3, #4]
 80008a0:	429a      	cmp	r2, r3
 80008a2:	d3e6      	bcc.n	8000872 <_ZN12CasualNoises11AudioBufferC1Ev+0x2a>
	 clearAudioBuffer();
 80008a4:	68f8      	ldr	r0, [r7, #12]
 80008a6:	f000 f807 	bl	80008b8 <_ZN12CasualNoises11AudioBuffer16clearAudioBufferEv>
}
 80008aa:	bf00      	nop
{
	createBuffer();
}
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	4618      	mov	r0, r3
 80008b0:	3714      	adds	r7, #20
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd90      	pop	{r4, r7, pc}
 80008b6:	bf00      	nop

080008b8 <_ZN12CasualNoises11AudioBuffer16clearAudioBufferEv>:
// Clear the audio output buffer (does not clear the raw audio buffers)
//
//  CasualNoises    26/07/2023  First implementation
//==============================================================================
void AudioBuffer::clearAudioBuffer()
 {
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b086      	sub	sp, #24
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
	int32_t noOfSamples = getNumSamples();
 80008c0:	6878      	ldr	r0, [r7, #4]
 80008c2:	f7ff ff89 	bl	80007d8 <_ZNK12CasualNoises11AudioBuffer13getNumSamplesEv>
 80008c6:	4603      	mov	r3, r0
 80008c8:	60bb      	str	r3, [r7, #8]

	for (uint32_t i = 0; i < getNumChannels(); ++i)
 80008ca:	2300      	movs	r3, #0
 80008cc:	617b      	str	r3, [r7, #20]
 80008ce:	e018      	b.n	8000902 <_ZN12CasualNoises11AudioBuffer16clearAudioBufferEv+0x4a>
	{
		float* wptr = getWritePointer(i);
 80008d0:	697b      	ldr	r3, [r7, #20]
 80008d2:	4619      	mov	r1, r3
 80008d4:	6878      	ldr	r0, [r7, #4]
 80008d6:	f7ff ffa7 	bl	8000828 <_ZNK12CasualNoises11AudioBuffer15getWritePointerEi>
 80008da:	6138      	str	r0, [r7, #16]
		for (int32_t j = noOfSamples - 1; j >= 0; --j)
 80008dc:	68bb      	ldr	r3, [r7, #8]
 80008de:	3b01      	subs	r3, #1
 80008e0:	60fb      	str	r3, [r7, #12]
 80008e2:	e008      	b.n	80008f6 <_ZN12CasualNoises11AudioBuffer16clearAudioBufferEv+0x3e>
		{
			*wptr++ = 0.0f;
 80008e4:	693b      	ldr	r3, [r7, #16]
 80008e6:	1d1a      	adds	r2, r3, #4
 80008e8:	613a      	str	r2, [r7, #16]
 80008ea:	f04f 0200 	mov.w	r2, #0
 80008ee:	601a      	str	r2, [r3, #0]
		for (int32_t j = noOfSamples - 1; j >= 0; --j)
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	3b01      	subs	r3, #1
 80008f4:	60fb      	str	r3, [r7, #12]
 80008f6:	68fb      	ldr	r3, [r7, #12]
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	daf3      	bge.n	80008e4 <_ZN12CasualNoises11AudioBuffer16clearAudioBufferEv+0x2c>
	for (uint32_t i = 0; i < getNumChannels(); ++i)
 80008fc:	697b      	ldr	r3, [r7, #20]
 80008fe:	3301      	adds	r3, #1
 8000900:	617b      	str	r3, [r7, #20]
 8000902:	6878      	ldr	r0, [r7, #4]
 8000904:	f7ff ff74 	bl	80007f0 <_ZNK12CasualNoises11AudioBuffer14getNumChannelsEv>
 8000908:	4602      	mov	r2, r0
 800090a:	697b      	ldr	r3, [r7, #20]
 800090c:	4293      	cmp	r3, r2
 800090e:	bf34      	ite	cc
 8000910:	2301      	movcc	r3, #1
 8000912:	2300      	movcs	r3, #0
 8000914:	b2db      	uxtb	r3, r3
 8000916:	2b00      	cmp	r3, #0
 8000918:	d1da      	bne.n	80008d0 <_ZN12CasualNoises11AudioBuffer16clearAudioBufferEv+0x18>
		}
	}

 }
 800091a:	bf00      	nop
 800091c:	bf00      	nop
 800091e:	3718      	adds	r7, #24
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}

08000924 <_ZN12CasualNoises11AudioBuffer9copyAudioERS0_>:
// Copy audio from another buffer (does not affect the raw audio buffers)
//
//  CasualNoises    13/07/2025  First implementation
//==============================================================================
void AudioBuffer::copyAudio(AudioBuffer& inBuffer)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b088      	sub	sp, #32
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
 800092c:	6039      	str	r1, [r7, #0]
	assert(getNumChannels() == 2);
 800092e:	6878      	ldr	r0, [r7, #4]
 8000930:	f7ff ff5e 	bl	80007f0 <_ZNK12CasualNoises11AudioBuffer14getNumChannelsEv>
 8000934:	4603      	mov	r3, r0
 8000936:	2b02      	cmp	r3, #2
 8000938:	d005      	beq.n	8000946 <_ZN12CasualNoises11AudioBuffer9copyAudioERS0_+0x22>
 800093a:	4b1f      	ldr	r3, [pc, #124]	@ (80009b8 <_ZN12CasualNoises11AudioBuffer9copyAudioERS0_+0x94>)
 800093c:	4a1f      	ldr	r2, [pc, #124]	@ (80009bc <_ZN12CasualNoises11AudioBuffer9copyAudioERS0_+0x98>)
 800093e:	216e      	movs	r1, #110	@ 0x6e
 8000940:	481f      	ldr	r0, [pc, #124]	@ (80009c0 <_ZN12CasualNoises11AudioBuffer9copyAudioERS0_+0x9c>)
 8000942:	f018 fbe3 	bl	801910c <__assert_func>

	int32_t noOfSamples = getNumSamples();
 8000946:	6878      	ldr	r0, [r7, #4]
 8000948:	f7ff ff46 	bl	80007d8 <_ZNK12CasualNoises11AudioBuffer13getNumSamplesEv>
 800094c:	4603      	mov	r3, r0
 800094e:	60bb      	str	r3, [r7, #8]

	const float* rptr1 = inBuffer.getReadPointer(0);
 8000950:	2100      	movs	r1, #0
 8000952:	6838      	ldr	r0, [r7, #0]
 8000954:	f7ff ff58 	bl	8000808 <_ZNK12CasualNoises11AudioBuffer14getReadPointerEi>
 8000958:	61f8      	str	r0, [r7, #28]
	const float* rptr2 = inBuffer.getReadPointer(1);
 800095a:	2101      	movs	r1, #1
 800095c:	6838      	ldr	r0, [r7, #0]
 800095e:	f7ff ff53 	bl	8000808 <_ZNK12CasualNoises11AudioBuffer14getReadPointerEi>
 8000962:	61b8      	str	r0, [r7, #24]
	float* wptr1 = getWritePointer(0);
 8000964:	2100      	movs	r1, #0
 8000966:	6878      	ldr	r0, [r7, #4]
 8000968:	f7ff ff5e 	bl	8000828 <_ZNK12CasualNoises11AudioBuffer15getWritePointerEi>
 800096c:	6178      	str	r0, [r7, #20]
	float* wptr2 = getWritePointer(1);
 800096e:	2101      	movs	r1, #1
 8000970:	6878      	ldr	r0, [r7, #4]
 8000972:	f7ff ff59 	bl	8000828 <_ZNK12CasualNoises11AudioBuffer15getWritePointerEi>
 8000976:	6138      	str	r0, [r7, #16]

	for (int32_t j = noOfSamples - 1; j >= 0; --j)
 8000978:	68bb      	ldr	r3, [r7, #8]
 800097a:	3b01      	subs	r3, #1
 800097c:	60fb      	str	r3, [r7, #12]
 800097e:	e012      	b.n	80009a6 <_ZN12CasualNoises11AudioBuffer9copyAudioERS0_+0x82>
	{
		*wptr1++ = *rptr1++;
 8000980:	69fa      	ldr	r2, [r7, #28]
 8000982:	1d13      	adds	r3, r2, #4
 8000984:	61fb      	str	r3, [r7, #28]
 8000986:	697b      	ldr	r3, [r7, #20]
 8000988:	1d19      	adds	r1, r3, #4
 800098a:	6179      	str	r1, [r7, #20]
 800098c:	6812      	ldr	r2, [r2, #0]
 800098e:	601a      	str	r2, [r3, #0]
		*wptr2++ = *rptr2++;
 8000990:	69ba      	ldr	r2, [r7, #24]
 8000992:	1d13      	adds	r3, r2, #4
 8000994:	61bb      	str	r3, [r7, #24]
 8000996:	693b      	ldr	r3, [r7, #16]
 8000998:	1d19      	adds	r1, r3, #4
 800099a:	6139      	str	r1, [r7, #16]
 800099c:	6812      	ldr	r2, [r2, #0]
 800099e:	601a      	str	r2, [r3, #0]
	for (int32_t j = noOfSamples - 1; j >= 0; --j)
 80009a0:	68fb      	ldr	r3, [r7, #12]
 80009a2:	3b01      	subs	r3, #1
 80009a4:	60fb      	str	r3, [r7, #12]
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	dae9      	bge.n	8000980 <_ZN12CasualNoises11AudioBuffer9copyAudioERS0_+0x5c>
	}

}
 80009ac:	bf00      	nop
 80009ae:	bf00      	nop
 80009b0:	3720      	adds	r7, #32
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	0801bc88 	.word	0x0801bc88
 80009bc:	0801bca0 	.word	0x0801bca0
 80009c0:	0801bce8 	.word	0x0801bce8

080009c4 <_ZL8CN_Delayv>:
{
 80009c4:	b480      	push	{r7}
 80009c6:	b085      	sub	sp, #20
 80009c8:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 1000000; ++i)
 80009ca:	2300      	movs	r3, #0
 80009cc:	60bb      	str	r3, [r7, #8]
 80009ce:	e00e      	b.n	80009ee <_ZL8CN_Delayv+0x2a>
		for (uint32_t j = 0; j < 10; ++j)
 80009d0:	2300      	movs	r3, #0
 80009d2:	607b      	str	r3, [r7, #4]
 80009d4:	e005      	b.n	80009e2 <_ZL8CN_Delayv+0x1e>
			++cnt;
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	3301      	adds	r3, #1
 80009da:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	3301      	adds	r3, #1
 80009e0:	607b      	str	r3, [r7, #4]
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	2b09      	cmp	r3, #9
 80009e6:	d9f6      	bls.n	80009d6 <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 80009e8:	68bb      	ldr	r3, [r7, #8]
 80009ea:	3301      	adds	r3, #1
 80009ec:	60bb      	str	r3, [r7, #8]
 80009ee:	68bb      	ldr	r3, [r7, #8]
 80009f0:	4a04      	ldr	r2, [pc, #16]	@ (8000a04 <_ZL8CN_Delayv+0x40>)
 80009f2:	4293      	cmp	r3, r2
 80009f4:	d9ec      	bls.n	80009d0 <_ZL8CN_Delayv+0xc>
}
 80009f6:	bf00      	nop
 80009f8:	bf00      	nop
 80009fa:	3714      	adds	r7, #20
 80009fc:	46bd      	mov	sp, r7
 80009fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a02:	4770      	bx	lr
 8000a04:	000f423f 	.word	0x000f423f

08000a08 <_ZL14CN_ReportFault11eErrorCodes>:
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b084      	sub	sp, #16
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 8000a10:	f015 f8d4 	bl	8015bbc <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	60fb      	str	r3, [r7, #12]
		if (code & 0x00000001)
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	f003 0301 	and.w	r3, r3, #1
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d005      	beq.n	8000a2e <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 8000a22:	2200      	movs	r2, #0
 8000a24:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a28:	4818      	ldr	r0, [pc, #96]	@ (8000a8c <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8000a2a:	f00c fbc5 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 8000a2e:	68fb      	ldr	r3, [r7, #12]
 8000a30:	f003 0302 	and.w	r3, r3, #2
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d004      	beq.n	8000a42 <_ZL14CN_ReportFault11eErrorCodes+0x3a>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 8000a38:	2200      	movs	r2, #0
 8000a3a:	2180      	movs	r1, #128	@ 0x80
 8000a3c:	4813      	ldr	r0, [pc, #76]	@ (8000a8c <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8000a3e:	f00c fbbb 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	f003 0304 	and.w	r3, r3, #4
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d004      	beq.n	8000a56 <_ZL14CN_ReportFault11eErrorCodes+0x4e>
			HAL_GPIO_WritePin(GPIOG, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	2102      	movs	r1, #2
 8000a50:	480f      	ldr	r0, [pc, #60]	@ (8000a90 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8000a52:	f00c fbb1 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	f003 0308 	and.w	r3, r3, #8
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d004      	beq.n	8000a6a <_ZL14CN_ReportFault11eErrorCodes+0x62>
			HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 8000a60:	2200      	movs	r2, #0
 8000a62:	2101      	movs	r1, #1
 8000a64:	480a      	ldr	r0, [pc, #40]	@ (8000a90 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8000a66:	f00c fba7 	bl	800d1b8 <HAL_GPIO_WritePin>
		CN_Delay();
 8000a6a:	f7ff ffab 	bl	80009c4 <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin|STATUS_LED_1_Pin, GPIO_PIN_SET);
 8000a6e:	2201      	movs	r2, #1
 8000a70:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8000a74:	4805      	ldr	r0, [pc, #20]	@ (8000a8c <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8000a76:	f00c fb9f 	bl	800d1b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin|STATUS_LED_3_Pin, GPIO_PIN_SET);
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	2103      	movs	r1, #3
 8000a7e:	4804      	ldr	r0, [pc, #16]	@ (8000a90 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8000a80:	f00c fb9a 	bl	800d1b8 <HAL_GPIO_WritePin>
		CN_Delay();
 8000a84:	f7ff ff9e 	bl	80009c4 <_ZL8CN_Delayv>
		if (code & 0x00000001)
 8000a88:	e7c6      	b.n	8000a18 <_ZL14CN_ReportFault11eErrorCodes+0x10>
 8000a8a:	bf00      	nop
 8000a8c:	58021000 	.word	0x58021000
 8000a90:	58021800 	.word	0x58021800

08000a94 <_ZN12CasualNoises11AudioBuffer18getAudioBufferPtrsEPNS_16sAudioBufferPtrsE>:

	  inline void getAudioBufferPtrs(sAudioBufferPtrs* ptrs) noexcept
 8000a94:	b480      	push	{r7}
 8000a96:	b083      	sub	sp, #12
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
 8000a9c:	6039      	str	r1, [r7, #0]
	  {
		  ptrs->audioBuffer1 = mAudioBuffer[0];
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	689a      	ldr	r2, [r3, #8]
 8000aa2:	683b      	ldr	r3, [r7, #0]
 8000aa4:	601a      	str	r2, [r3, #0]
		  ptrs->audioBuffer2 = mAudioBuffer[1];
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	68da      	ldr	r2, [r3, #12]
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	605a      	str	r2, [r3, #4]
	  }
 8000aae:	bf00      	nop
 8000ab0:	370c      	adds	r7, #12
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab8:	4770      	bx	lr

08000aba <_ZN12CasualNoises20NerveNetMasterThread15isThreadRunningEv>:
	void mainNerveNetMasterThread(void* pvParameters);

	bool GPIO_EXTI_Callback ( uint16_t GPIO_Pin);
	bool SPI_TxRxCpltCallback ( SPI_HandleTypeDef *hspi );

	bool isThreadRunning ()		{ return mNerveNetMasterReady; };
 8000aba:	b480      	push	{r7}
 8000abc:	b083      	sub	sp, #12
 8000abe:	af00      	add	r7, sp, #0
 8000ac0:	6078      	str	r0, [r7, #4]
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 8000ac8:	4618      	mov	r0, r3
 8000aca:	370c      	adds	r7, #12
 8000acc:	46bd      	mov	sp, r7
 8000ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad2:	4770      	bx	lr

08000ad4 <HAL_I2SEx_TxRxHalfCpltCallback>:
// Count how many times audio is processed for info only...
static int64_t loopCounter = 0;

// Interrupt callback for buffer half transfer completed
void HAL_I2SEx_TxRxHalfCpltCallback (I2S_HandleTypeDef * hi2s)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b084      	sub	sp, #16
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
	if (doGenerateAudio && checkForOverRun)
 8000adc:	4b12      	ldr	r3, [pc, #72]	@ (8000b28 <HAL_I2SEx_TxRxHalfCpltCallback+0x54>)
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d006      	beq.n	8000af2 <HAL_I2SEx_TxRxHalfCpltCallback+0x1e>
 8000ae4:	4b11      	ldr	r3, [pc, #68]	@ (8000b2c <HAL_I2SEx_TxRxHalfCpltCallback+0x58>)
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d002      	beq.n	8000af2 <HAL_I2SEx_TxRxHalfCpltCallback+0x1e>
		CN_ReportFault(eErrorCodes::runtimeError);
 8000aec:	2003      	movs	r0, #3
 8000aee:	f7ff ff8b 	bl	8000a08 <_ZL14CN_ReportFault11eErrorCodes>
	doGenerateAudio = true;
 8000af2:	4b0d      	ldr	r3, [pc, #52]	@ (8000b28 <HAL_I2SEx_TxRxHalfCpltCallback+0x54>)
 8000af4:	2201      	movs	r2, #1
 8000af6:	701a      	strb	r2, [r3, #0]
	checkForOverRun = false;
 8000af8:	4b0c      	ldr	r3, [pc, #48]	@ (8000b2c <HAL_I2SEx_TxRxHalfCpltCallback+0x58>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	701a      	strb	r2, [r3, #0]
	tx_audioDataPtr = &tx_rawAudioBuffer[0];
 8000afe:	4b0c      	ldr	r3, [pc, #48]	@ (8000b30 <HAL_I2SEx_TxRxHalfCpltCallback+0x5c>)
 8000b00:	4a0c      	ldr	r2, [pc, #48]	@ (8000b34 <HAL_I2SEx_TxRxHalfCpltCallback+0x60>)
 8000b02:	601a      	str	r2, [r3, #0]
	rx_audioDataPtr = &rx_rawAudioBuffer[0];
 8000b04:	4b0c      	ldr	r3, [pc, #48]	@ (8000b38 <HAL_I2SEx_TxRxHalfCpltCallback+0x64>)
 8000b06:	4a0d      	ldr	r2, [pc, #52]	@ (8000b3c <HAL_I2SEx_TxRxHalfCpltCallback+0x68>)
 8000b08:	601a      	str	r2, [r3, #0]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	60fb      	str	r3, [r7, #12]
	xSemaphoreGiveFromISR( xAudioProcessorPlayerSemaphore, &xHigherPriorityTaskWoken );
 8000b0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000b40 <HAL_I2SEx_TxRxHalfCpltCallback+0x6c>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	f107 020c 	add.w	r2, r7, #12
 8000b16:	4611      	mov	r1, r2
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f014 f96d 	bl	8014df8 <xQueueGiveFromISR>
}
 8000b1e:	bf00      	nop
 8000b20:	3710      	adds	r7, #16
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	24002238 	.word	0x24002238
 8000b2c:	24002239 	.word	0x24002239
 8000b30:	24000004 	.word	0x24000004
 8000b34:	24001238 	.word	0x24001238
 8000b38:	24000000 	.word	0x24000000
 8000b3c:	24000238 	.word	0x24000238
 8000b40:	24000234 	.word	0x24000234

08000b44 <HAL_I2SEx_TxRxCpltCallback>:

// Interrupt callback for buffer full transfer completed
void HAL_I2SEx_TxRxCpltCallback (I2S_HandleTypeDef * hi2s)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b084      	sub	sp, #16
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
	if (doGenerateAudio && checkForOverRun)
 8000b4c:	4b12      	ldr	r3, [pc, #72]	@ (8000b98 <HAL_I2SEx_TxRxCpltCallback+0x54>)
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d006      	beq.n	8000b62 <HAL_I2SEx_TxRxCpltCallback+0x1e>
 8000b54:	4b11      	ldr	r3, [pc, #68]	@ (8000b9c <HAL_I2SEx_TxRxCpltCallback+0x58>)
 8000b56:	781b      	ldrb	r3, [r3, #0]
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d002      	beq.n	8000b62 <HAL_I2SEx_TxRxCpltCallback+0x1e>
		CN_ReportFault(eErrorCodes::runtimeError);
 8000b5c:	2003      	movs	r0, #3
 8000b5e:	f7ff ff53 	bl	8000a08 <_ZL14CN_ReportFault11eErrorCodes>
	doGenerateAudio = true;
 8000b62:	4b0d      	ldr	r3, [pc, #52]	@ (8000b98 <HAL_I2SEx_TxRxCpltCallback+0x54>)
 8000b64:	2201      	movs	r2, #1
 8000b66:	701a      	strb	r2, [r3, #0]
	checkForOverRun = false;
 8000b68:	4b0c      	ldr	r3, [pc, #48]	@ (8000b9c <HAL_I2SEx_TxRxCpltCallback+0x58>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	701a      	strb	r2, [r3, #0]
	tx_audioDataPtr = &tx_rawAudioBuffer[FULL_AUDIO_BUFFER_SIZE / 2];
 8000b6e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ba0 <HAL_I2SEx_TxRxCpltCallback+0x5c>)
 8000b70:	4a0c      	ldr	r2, [pc, #48]	@ (8000ba4 <HAL_I2SEx_TxRxCpltCallback+0x60>)
 8000b72:	601a      	str	r2, [r3, #0]
	rx_audioDataPtr = &rx_rawAudioBuffer[FULL_AUDIO_BUFFER_SIZE / 2];
 8000b74:	4b0c      	ldr	r3, [pc, #48]	@ (8000ba8 <HAL_I2SEx_TxRxCpltCallback+0x64>)
 8000b76:	4a0d      	ldr	r2, [pc, #52]	@ (8000bac <HAL_I2SEx_TxRxCpltCallback+0x68>)
 8000b78:	601a      	str	r2, [r3, #0]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	60fb      	str	r3, [r7, #12]
	xSemaphoreGiveFromISR( xAudioProcessorPlayerSemaphore, &xHigherPriorityTaskWoken );
 8000b7e:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb0 <HAL_I2SEx_TxRxCpltCallback+0x6c>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	f107 020c 	add.w	r2, r7, #12
 8000b86:	4611      	mov	r1, r2
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f014 f935 	bl	8014df8 <xQueueGiveFromISR>
}
 8000b8e:	bf00      	nop
 8000b90:	3710      	adds	r7, #16
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	24002238 	.word	0x24002238
 8000b9c:	24002239 	.word	0x24002239
 8000ba0:	24000004 	.word	0x24000004
 8000ba4:	24001a38 	.word	0x24001a38
 8000ba8:	24000000 	.word	0x24000000
 8000bac:	24000a38 	.word	0x24000a38
 8000bb0:	24000234 	.word	0x24000234

08000bb4 <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE>:
// 	CasualNoises    10/11/2024  resuscitated
//==============================================================================
void AudioProcessorPlayer::runAudioProcessor(
		AudioBuffer* audioBufferPtr,
		void (**nerveNetCallBackPtr)(CasualNoises::sNerveNetData*))
{
 8000bb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bb6:	b097      	sub	sp, #92	@ 0x5c
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	60f8      	str	r0, [r7, #12]
 8000bbc:	60b9      	str	r1, [r7, #8]
 8000bbe:	607a      	str	r2, [r7, #4]

	// Create a binary semaphore for task/interrupt synchronisation
	xAudioProcessorPlayerSemaphore = xSemaphoreCreateBinary();
 8000bc0:	2203      	movs	r2, #3
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	2001      	movs	r0, #1
 8000bc6:	f013 ff18 	bl	80149fa <xQueueGenericCreate>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	4a9b      	ldr	r2, [pc, #620]	@ (8000e3c <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x288>)
 8000bce:	6013      	str	r3, [r2, #0]
	if (xAudioProcessorPlayerSemaphore == nullptr)
 8000bd0:	4b9a      	ldr	r3, [pc, #616]	@ (8000e3c <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x288>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d102      	bne.n	8000bde <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x2a>
		CN_ReportFault(eErrorCodes::FreeRTOS_ErrorRes);
 8000bd8:	2002      	movs	r0, #2
 8000bda:	f7ff ff15 	bl	8000a08 <_ZL14CN_ReportFault11eErrorCodes>

	// Clear buffers
	for (uint32_t i = 0; i < FULL_AUDIO_BUFFER_SIZE; ++i)
 8000bde:	2300      	movs	r3, #0
 8000be0:	657b      	str	r3, [r7, #84]	@ 0x54
 8000be2:	e00c      	b.n	8000bfe <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x4a>
	{
		tx_rawAudioBuffer[i] = 0;
 8000be4:	4a96      	ldr	r2, [pc, #600]	@ (8000e40 <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x28c>)
 8000be6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000be8:	2100      	movs	r1, #0
 8000bea:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		rx_rawAudioBuffer[i] = 0;
 8000bee:	4a95      	ldr	r2, [pc, #596]	@ (8000e44 <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x290>)
 8000bf0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000bf2:	2100      	movs	r1, #0
 8000bf4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (uint32_t i = 0; i < FULL_AUDIO_BUFFER_SIZE; ++i)
 8000bf8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000bfa:	3301      	adds	r3, #1
 8000bfc:	657b      	str	r3, [r7, #84]	@ 0x54
 8000bfe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000c00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000c04:	d3ee      	bcc.n	8000be4 <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x30>
	}

	// Start DMA on I2Sx (note: size is the no of 16 bit words, so double the no of 32 bit words!!!)
	HAL_StatusTypeDef res =  HAL_I2SEx_TransmitReceive_DMA (m_hi2sHandlePtr,
 8000c06:	4b90      	ldr	r3, [pc, #576]	@ (8000e48 <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x294>)
 8000c08:	6818      	ldr	r0, [r3, #0]
 8000c0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c0e:	4a8d      	ldr	r2, [pc, #564]	@ (8000e44 <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x290>)
 8000c10:	498b      	ldr	r1, [pc, #556]	@ (8000e40 <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x28c>)
 8000c12:	f00d fa4b 	bl	800e0ac <HAL_I2SEx_TransmitReceive_DMA>
 8000c16:	4603      	mov	r3, r0
 8000c18:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
									(uint16_t *)tx_rawAudioBuffer,
									(uint16_t *)rx_rawAudioBuffer,
									FULL_AUDIO_BUFFER_SIZE * 1);
	if (res != HAL_OK )
 8000c1c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d002      	beq.n	8000c2a <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x76>
		CN_ReportFault(eErrorCodes::runtimeError);
 8000c24:	2003      	movs	r0, #3
 8000c26:	f7ff feef 	bl	8000a08 <_ZL14CN_ReportFault11eErrorCodes>

	// Info used to fill the AudioBuffer
	uint32_t 			numSamples 		= audioBufferPtr->getNumSamples();
 8000c2a:	68b8      	ldr	r0, [r7, #8]
 8000c2c:	f7ff fdd4 	bl	80007d8 <_ZNK12CasualNoises11AudioBuffer13getNumSamplesEv>
 8000c30:	63b8      	str	r0, [r7, #56]	@ 0x38
	sAudioBufferPtrs 	audioInPointers;
	audioBufferPtr->getAudioBufferPtrs(&audioInPointers);
 8000c32:	f107 031c 	add.w	r3, r7, #28
 8000c36:	4619      	mov	r1, r3
 8000c38:	68b8      	ldr	r0, [r7, #8]
 8000c3a:	f7ff ff2b 	bl	8000a94 <_ZN12CasualNoises11AudioBuffer18getAudioBufferPtrsEPNS_16sAudioBufferPtrsE>

	AudioBuffer* 		NN_audioBufferPtr  = nullptr;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	637b      	str	r3, [r7, #52]	@ 0x34
#ifdef CASUALNOISES_NERVENET_THREAD
	// Create an audio buffer to hold audio coming through NerveNet
	NN_audioBufferPtr = new AudioBuffer();
 8000c42:	2010      	movs	r0, #16
 8000c44:	f017 f98a 	bl	8017f5c <_Znwj>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	461e      	mov	r6, r3
 8000c4c:	4630      	mov	r0, r6
 8000c4e:	f7ff fdfb 	bl	8000848 <_ZN12CasualNoises11AudioBufferC1Ev>
 8000c52:	637e      	str	r6, [r7, #52]	@ 0x34
	NN_audioBufferPtr->clearAudioBuffer();
 8000c54:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000c56:	f7ff fe2f 	bl	80008b8 <_ZN12CasualNoises11AudioBuffer16clearAudioBufferEv>
	sAudioBufferPtrs 	NN_audioInPointers;
	NN_audioBufferPtr->getAudioBufferPtrs(&NN_audioInPointers);
 8000c5a:	f107 0314 	add.w	r3, r7, #20
 8000c5e:	4619      	mov	r1, r3
 8000c60:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000c62:	f7ff ff17 	bl	8000a94 <_ZN12CasualNoises11AudioBuffer18getAudioBufferPtrsEPNS_16sAudioBufferPtrsE>
#endif

	// Prepare the audio processor
	mAudioProcessorPtr->prepareToPlay(SAMPLE_FREQUENCY, numSamples, mSynthesiserParamsPtr);
 8000c66:	4b79      	ldr	r3, [pc, #484]	@ (8000e4c <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x298>)
 8000c68:	6818      	ldr	r0, [r3, #0]
 8000c6a:	4b78      	ldr	r3, [pc, #480]	@ (8000e4c <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x298>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	4a77      	ldr	r2, [pc, #476]	@ (8000e50 <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x29c>)
 8000c74:	6812      	ldr	r2, [r2, #0]
 8000c76:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8000c78:	ed9f 0a76 	vldr	s0, [pc, #472]	@ 8000e54 <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x2a0>
 8000c7c:	4798      	blx	r3

	while ( ( gNerveNetMasterThreadPtr [AUDIO_NERVENET_THREAD_NO] == nullptr ) ||
 8000c7e:	e002      	b.n	8000c86 <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0xd2>
			( ! gNerveNetMasterThreadPtr [AUDIO_NERVENET_THREAD_NO]->isThreadRunning() ) )
	{
		vTaskDelay ( pdMS_TO_TICKS ( 10 ) );
 8000c80:	200a      	movs	r0, #10
 8000c82:	f014 fe7f 	bl	8015984 <vTaskDelay>
	while ( ( gNerveNetMasterThreadPtr [AUDIO_NERVENET_THREAD_NO] == nullptr ) ||
 8000c86:	4b74      	ldr	r3, [pc, #464]	@ (8000e58 <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x2a4>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d00a      	beq.n	8000ca4 <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0xf0>
			( ! gNerveNetMasterThreadPtr [AUDIO_NERVENET_THREAD_NO]->isThreadRunning() ) )
 8000c8e:	4b72      	ldr	r3, [pc, #456]	@ (8000e58 <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x2a4>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	4618      	mov	r0, r3
 8000c94:	f7ff ff11 	bl	8000aba <_ZN12CasualNoises20NerveNetMasterThread15isThreadRunningEv>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	f083 0301 	eor.w	r3, r3, #1
 8000c9e:	b2db      	uxtb	r3, r3
	while ( ( gNerveNetMasterThreadPtr [AUDIO_NERVENET_THREAD_NO] == nullptr ) ||
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d001      	beq.n	8000ca8 <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0xf4>
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	e000      	b.n	8000caa <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0xf6>
 8000ca8:	2300      	movs	r3, #0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d1e8      	bne.n	8000c80 <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0xcc>
	}

	// Process incoming audio data block when a DMA interrupt is received
	float scale = static_cast<float>(0x7fffff00);
 8000cae:	4b6b      	ldr	r3, [pc, #428]	@ (8000e5c <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x2a8>)
 8000cb0:	633b      	str	r3, [r7, #48]	@ 0x30
	for (;;)
	{

		// Wait for next interrupt
		BaseType_t res = xSemaphoreTake( xAudioProcessorPlayerSemaphore, portMAX_DELAY );
 8000cb2:	4b62      	ldr	r3, [pc, #392]	@ (8000e3c <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x288>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f014 fa0e 	bl	80150dc <xQueueSemaphoreTake>
 8000cc0:	62f8      	str	r0, [r7, #44]	@ 0x2c
		if (res != pdPASS)
 8000cc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cc4:	2b01      	cmp	r3, #1
 8000cc6:	d002      	beq.n	8000cce <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x11a>
			CN_ReportFault(eErrorCodes::runtimeError);
 8000cc8:	2003      	movs	r0, #3
 8000cca:	f7ff fe9d 	bl	8000a08 <_ZL14CN_ReportFault11eErrorCodes>

		// Mark start of audio processing
		setTimeMarker_2();
 8000cce:	f005 f82d 	bl	8005d2c <setTimeMarker_2>

		// Counting is done for testing info only...
		++loopCounter;
 8000cd2:	4b63      	ldr	r3, [pc, #396]	@ (8000e60 <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x2ac>)
 8000cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cd8:	1c54      	adds	r4, r2, #1
 8000cda:	f143 0500 	adc.w	r5, r3, #0
 8000cde:	4b60      	ldr	r3, [pc, #384]	@ (8000e60 <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x2ac>)
 8000ce0:	e9c3 4500 	strd	r4, r5, [r3]

#ifdef CASUALNOISES_NERVENET_THREAD
		// Start a new NerveNet data exchange
		sNerveNetMessage* nerveNetMessagePtr = gNerveNetMasterThreadPtr[AUDIO_NERVENET_THREAD_NO]->startNewDataExchange ();
 8000ce4:	4b5c      	ldr	r3, [pc, #368]	@ (8000e58 <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x2a4>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4618      	mov	r0, r3
 8000cea:	f002 fbb9 	bl	8003460 <_ZN12CasualNoises20NerveNetMasterThread20startNewDataExchangeEv>
 8000cee:	62b8      	str	r0, [r7, #40]	@ 0x28

		// Handle NerveNet message
		if ( ( nerveNetMessagePtr != nullptr ) && ( nerveNetMessagePtr->header.messageNumber != 0 ) )
 8000cf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d00c      	beq.n	8000d10 <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x15c>
 8000cf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000cf8:	685b      	ldr	r3, [r3, #4]
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d008      	beq.n	8000d10 <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x15c>
		{

			// Do we have a call back pointer to handle the incoming NerveNet data?
			if (nerveNetCallBackPtr != nullptr)
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d005      	beq.n	8000d10 <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x15c>
			{
				(**nerveNetCallBackPtr)(&nerveNetMessagePtr->data);
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d0a:	3208      	adds	r2, #8
 8000d0c:	4610      	mov	r0, r2
 8000d0e:	4798      	blx	r3

		}
#endif

		// Convert incoming audio data to float format and fill the AudioBuffer
		for ( uint32_t i = 0, j = 0; i < (numSamples * 2); i += 2, ++j )
 8000d10:	2300      	movs	r3, #0
 8000d12:	653b      	str	r3, [r7, #80]	@ 0x50
 8000d14:	2300      	movs	r3, #0
 8000d16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000d18:	e042      	b.n	8000da0 <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x1ec>
		{
			float fsample = static_cast<float>(rx_audioDataPtr[i]);
 8000d1a:	4b52      	ldr	r3, [pc, #328]	@ (8000e64 <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x2b0>)
 8000d1c:	681a      	ldr	r2, [r3, #0]
 8000d1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000d20:	009b      	lsls	r3, r3, #2
 8000d22:	4413      	add	r3, r2
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	ee07 3a90 	vmov	s15, r3
 8000d2a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d2e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
			fsample /= scale;
 8000d32:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8000d36:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8000d3a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d3e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
			audioInPointers.audioBuffer1[j] = (float)rx_audioDataPtr[i] / scale;
 8000d42:	4b48      	ldr	r3, [pc, #288]	@ (8000e64 <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x2b0>)
 8000d44:	681a      	ldr	r2, [r3, #0]
 8000d46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000d48:	009b      	lsls	r3, r3, #2
 8000d4a:	4413      	add	r3, r2
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	ee07 3a90 	vmov	s15, r3
 8000d52:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000d56:	69fa      	ldr	r2, [r7, #28]
 8000d58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000d5a:	009b      	lsls	r3, r3, #2
 8000d5c:	4413      	add	r3, r2
 8000d5e:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8000d62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d66:	edc3 7a00 	vstr	s15, [r3]
			audioInPointers.audioBuffer2[j] = (float)rx_audioDataPtr[i + 1] / scale;
 8000d6a:	4b3e      	ldr	r3, [pc, #248]	@ (8000e64 <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x2b0>)
 8000d6c:	681a      	ldr	r2, [r3, #0]
 8000d6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000d70:	3301      	adds	r3, #1
 8000d72:	009b      	lsls	r3, r3, #2
 8000d74:	4413      	add	r3, r2
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	ee07 3a90 	vmov	s15, r3
 8000d7c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000d80:	6a3a      	ldr	r2, [r7, #32]
 8000d82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000d84:	009b      	lsls	r3, r3, #2
 8000d86:	4413      	add	r3, r2
 8000d88:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8000d8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d90:	edc3 7a00 	vstr	s15, [r3]
		for ( uint32_t i = 0, j = 0; i < (numSamples * 2); i += 2, ++j )
 8000d94:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000d96:	3302      	adds	r3, #2
 8000d98:	653b      	str	r3, [r7, #80]	@ 0x50
 8000d9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000d9c:	3301      	adds	r3, #1
 8000d9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000da0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000da2:	005b      	lsls	r3, r3, #1
 8000da4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000da6:	429a      	cmp	r2, r3
 8000da8:	d3b7      	bcc.n	8000d1a <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x166>
		}

		// Process the incoming audio data and generate new audio to send to the codec
		mAudioProcessorPtr->processBlock(*audioBufferPtr, *NN_audioBufferPtr);
 8000daa:	4b28      	ldr	r3, [pc, #160]	@ (8000e4c <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x298>)
 8000dac:	6818      	ldr	r0, [r3, #0]
 8000dae:	4b27      	ldr	r3, [pc, #156]	@ (8000e4c <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x298>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	330c      	adds	r3, #12
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000dba:	68b9      	ldr	r1, [r7, #8]
 8000dbc:	4798      	blx	r3

		// Convert generated audio data back to int32_t format
		float* lptr = audioInPointers.audioBuffer1;
 8000dbe:	69fb      	ldr	r3, [r7, #28]
 8000dc0:	64bb      	str	r3, [r7, #72]	@ 0x48
		float* rptr = audioInPointers.audioBuffer2;
 8000dc2:	6a3b      	ldr	r3, [r7, #32]
 8000dc4:	647b      	str	r3, [r7, #68]	@ 0x44
		for (uint32_t i = 0; i < (numSamples * 2); i += 2)
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	643b      	str	r3, [r7, #64]	@ 0x40
 8000dca:	e029      	b.n	8000e20 <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x26c>
		{
			tx_audioDataPtr[i]     = static_cast<int32_t>(*lptr++ * scale);
 8000dcc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000dce:	1d1a      	adds	r2, r3, #4
 8000dd0:	64ba      	str	r2, [r7, #72]	@ 0x48
 8000dd2:	ed93 7a00 	vldr	s14, [r3]
 8000dd6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000dda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000dde:	4b22      	ldr	r3, [pc, #136]	@ (8000e68 <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x2b4>)
 8000de0:	681a      	ldr	r2, [r3, #0]
 8000de2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000de4:	009b      	lsls	r3, r3, #2
 8000de6:	4413      	add	r3, r2
 8000de8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000dec:	ee17 2a90 	vmov	r2, s15
 8000df0:	601a      	str	r2, [r3, #0]
			tx_audioDataPtr[i + 1] = static_cast<int32_t>(*rptr++ * scale);
 8000df2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000df4:	1d1a      	adds	r2, r3, #4
 8000df6:	647a      	str	r2, [r7, #68]	@ 0x44
 8000df8:	ed93 7a00 	vldr	s14, [r3]
 8000dfc:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000e00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e04:	4b18      	ldr	r3, [pc, #96]	@ (8000e68 <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x2b4>)
 8000e06:	681a      	ldr	r2, [r3, #0]
 8000e08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000e0a:	3301      	adds	r3, #1
 8000e0c:	009b      	lsls	r3, r3, #2
 8000e0e:	4413      	add	r3, r2
 8000e10:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000e14:	ee17 2a90 	vmov	r2, s15
 8000e18:	601a      	str	r2, [r3, #0]
		for (uint32_t i = 0; i < (numSamples * 2); i += 2)
 8000e1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000e1c:	3302      	adds	r3, #2
 8000e1e:	643b      	str	r3, [r7, #64]	@ 0x40
 8000e20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000e22:	005b      	lsls	r3, r3, #1
 8000e24:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000e26:	429a      	cmp	r2, r3
 8000e28:	d3d0      	bcc.n	8000dcc <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x218>
		}

		// Processing is done, start checking for overruns
		doGenerateAudio = false;
 8000e2a:	4b10      	ldr	r3, [pc, #64]	@ (8000e6c <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x2b8>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	701a      	strb	r2, [r3, #0]
		checkForOverRun = true;
 8000e30:	4b0f      	ldr	r3, [pc, #60]	@ (8000e70 <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0x2bc>)
 8000e32:	2201      	movs	r2, #1
 8000e34:	701a      	strb	r2, [r3, #0]

		// Mark end of audio processing
		resetTimeMarker_2();
 8000e36:	f004 ff85 	bl	8005d44 <resetTimeMarker_2>

	}
 8000e3a:	e73a      	b.n	8000cb2 <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE+0xfe>
 8000e3c:	24000234 	.word	0x24000234
 8000e40:	24001238 	.word	0x24001238
 8000e44:	24000238 	.word	0x24000238
 8000e48:	2400022c 	.word	0x2400022c
 8000e4c:	24000228 	.word	0x24000228
 8000e50:	24000230 	.word	0x24000230
 8000e54:	4722c200 	.word	0x4722c200
 8000e58:	24003248 	.word	0x24003248
 8000e5c:	4efffffe 	.word	0x4efffffe
 8000e60:	24002240 	.word	0x24002240
 8000e64:	24000000 	.word	0x24000000
 8000e68:	24000004 	.word	0x24000004
 8000e6c:	24002238 	.word	0x24002238
 8000e70:	24002239 	.word	0x24002239

08000e74 <_ZSt3cosf>:
  using ::cos;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  cos(float __x)
  { return __builtin_cosf(__x); }
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	ed87 0a01 	vstr	s0, [r7, #4]
 8000e7e:	ed97 0a01 	vldr	s0, [r7, #4]
 8000e82:	f017 faf9 	bl	8018478 <cosf>
 8000e86:	eef0 7a40 	vmov.f32	s15, s0
 8000e8a:	eeb0 0a67 	vmov.f32	s0, s15
 8000e8e:	3708      	adds	r7, #8
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}

08000e94 <_ZSt3powff>:
  using ::pow;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  pow(float __x, float __y)
  { return __builtin_powf(__x, __y); }
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	ed87 0a01 	vstr	s0, [r7, #4]
 8000e9e:	edc7 0a00 	vstr	s1, [r7]
 8000ea2:	edd7 0a00 	vldr	s1, [r7]
 8000ea6:	ed97 0a01 	vldr	s0, [r7, #4]
 8000eaa:	f017 f895 	bl	8017fd8 <powf>
 8000eae:	eef0 7a40 	vmov.f32	s15, s0
 8000eb2:	eeb0 0a67 	vmov.f32	s0, s15
 8000eb6:	3708      	adds	r7, #8
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}

08000ebc <_ZSt3tanf>:
  using ::tan;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  tan(float __x)
  { return __builtin_tanf(__x); }
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	ed87 0a01 	vstr	s0, [r7, #4]
 8000ec6:	ed97 0a01 	vldr	s0, [r7, #4]
 8000eca:	f017 fbc3 	bl	8018654 <tanf>
 8000ece:	eef0 7a40 	vmov.f32	s15, s0
 8000ed2:	eeb0 0a67 	vmov.f32	s0, s15
 8000ed6:	3708      	adds	r7, #8
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}

08000edc <_ZN12CasualNoises6Filter17ButterworthFilter12calculateLPFEv>:

namespace CasualNoises {
namespace Filter {

void ButterworthFilter::calculateLPF()
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b086      	sub	sp, #24
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
	float c = 1.0f / std::tan(pi * cutoff / sampleRate);
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	edd3 7a01 	vldr	s15, [r3, #4]
 8000eea:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8000fc0 <_ZN12CasualNoises6Filter17ButterworthFilter12calculateLPFEv+0xe4>
 8000eee:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	edd3 7a03 	vldr	s15, [r3, #12]
 8000ef8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000efc:	eeb0 0a66 	vmov.f32	s0, s13
 8000f00:	f7ff ffdc 	bl	8000ebc <_ZSt3tanf>
 8000f04:	eeb0 7a40 	vmov.f32	s14, s0
 8000f08:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000f0c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f10:	edc7 7a05 	vstr	s15, [r7, #20]
	float cSquare = pow(c, 2.0f);
 8000f14:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 8000f18:	ed97 0a05 	vldr	s0, [r7, #20]
 8000f1c:	f7ff ffba 	bl	8000e94 <_ZSt3powff>
 8000f20:	ed87 0a04 	vstr	s0, [r7, #16]
	float sqrtOfTwo = std::sqrt(2.0f);
 8000f24:	4b27      	ldr	r3, [pc, #156]	@ (8000fc4 <_ZN12CasualNoises6Filter17ButterworthFilter12calculateLPFEv+0xe8>)
 8000f26:	60fb      	str	r3, [r7, #12]

	a0 = 1.0f / (1 + sqrtOfTwo * c + cSquare);
 8000f28:	ed97 7a03 	vldr	s14, [r7, #12]
 8000f2c:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f34:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000f38:	ee37 7a87 	vadd.f32	s14, s15, s14
 8000f3c:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f40:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000f44:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000f48:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	edc3 7a04 	vstr	s15, [r3, #16]
	a1 = 2.0f * a0;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	edd3 7a04 	vldr	s15, [r3, #16]
 8000f58:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	edc3 7a05 	vstr	s15, [r3, #20]
	a2 = a0;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	691a      	ldr	r2, [r3, #16]
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	619a      	str	r2, [r3, #24]
	b1 = 2.0f * a0 * (1 - cSquare);
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	edd3 7a04 	vldr	s15, [r3, #16]
 8000f70:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000f74:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000f78:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f7c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000f80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	edc3 7a07 	vstr	s15, [r3, #28]
	b2 = a0 * (1 - sqrtOfTwo * c + cSquare);
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	ed93 7a04 	vldr	s14, [r3, #16]
 8000f90:	edd7 6a03 	vldr	s13, [r7, #12]
 8000f94:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f98:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f9c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000fa0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8000fa4:	edd7 7a04 	vldr	s15, [r7, #16]
 8000fa8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8000fac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	edc3 7a08 	vstr	s15, [r3, #32]
}
 8000fb6:	bf00      	nop
 8000fb8:	3718      	adds	r7, #24
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	40490fdb 	.word	0x40490fdb
 8000fc4:	3fb504f3 	.word	0x3fb504f3

08000fc8 <_ZN12CasualNoises6Filter17ButterworthFilter12calculateHPFEv>:

void ButterworthFilter::calculateHPF()
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b086      	sub	sp, #24
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
	float c = std::tan(pi * cutoff / sampleRate);
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	edd3 7a01 	vldr	s15, [r3, #4]
 8000fd6:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 80010a4 <_ZN12CasualNoises6Filter17ButterworthFilter12calculateHPFEv+0xdc>
 8000fda:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	edd3 7a03 	vldr	s15, [r3, #12]
 8000fe4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000fe8:	eeb0 0a66 	vmov.f32	s0, s13
 8000fec:	f7ff ff66 	bl	8000ebc <_ZSt3tanf>
 8000ff0:	ed87 0a05 	vstr	s0, [r7, #20]
	float cSquare = pow(c, 2.0f);
 8000ff4:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 8000ff8:	ed97 0a05 	vldr	s0, [r7, #20]
 8000ffc:	f7ff ff4a 	bl	8000e94 <_ZSt3powff>
 8001000:	ed87 0a04 	vstr	s0, [r7, #16]
	float sqrtOfTwo = std::sqrt(2.0f);
 8001004:	4b28      	ldr	r3, [pc, #160]	@ (80010a8 <_ZN12CasualNoises6Filter17ButterworthFilter12calculateHPFEv+0xe0>)
 8001006:	60fb      	str	r3, [r7, #12]

	a0 = 1.0f / (1 + sqrtOfTwo * c + cSquare);
 8001008:	ed97 7a03 	vldr	s14, [r7, #12]
 800100c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001010:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001014:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001018:	ee37 7a87 	vadd.f32	s14, s15, s14
 800101c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001020:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001024:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001028:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	edc3 7a04 	vstr	s15, [r3, #16]
	a1 = -2.0f * a0;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	edd3 7a04 	vldr	s15, [r3, #16]
 8001038:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 800103c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	edc3 7a05 	vstr	s15, [r3, #20]
	a2 = a0;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	691a      	ldr	r2, [r3, #16]
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	619a      	str	r2, [r3, #24]
	b1 = 2.0f * a0 * (cSquare - 1);
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	edd3 7a04 	vldr	s15, [r3, #16]
 8001054:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001058:	edd7 7a04 	vldr	s15, [r7, #16]
 800105c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001060:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001064:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	edc3 7a07 	vstr	s15, [r3, #28]
	b2 = a0 * (1 - sqrtOfTwo * c + cSquare);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	ed93 7a04 	vldr	s14, [r3, #16]
 8001074:	edd7 6a03 	vldr	s13, [r7, #12]
 8001078:	edd7 7a05 	vldr	s15, [r7, #20]
 800107c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001080:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001084:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001088:	edd7 7a04 	vldr	s15, [r7, #16]
 800108c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001090:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	edc3 7a08 	vstr	s15, [r3, #32]
}
 800109a:	bf00      	nop
 800109c:	3718      	adds	r7, #24
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	40490fdb 	.word	0x40490fdb
 80010a8:	3fb504f3 	.word	0x3fb504f3

080010ac <_ZN12CasualNoises6Filter17ButterworthFilter12calculateBPFEv>:

void ButterworthFilter::calculateBPF()
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b086      	sub	sp, #24
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
	float bw = jmin(sampleRate * 0.95f / 2.0f, cutoff / 0.707f);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	edd3 7a03 	vldr	s15, [r3, #12]
 80010ba:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 80011b8 <_ZN12CasualNoises6Filter17ButterworthFilter12calculateBPFEv+0x10c>
 80010be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010c2:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80010c6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	edd3 7a01 	vldr	s15, [r3, #4]
 80010d0:	ed9f 6a3a 	vldr	s12, [pc, #232]	@ 80011bc <_ZN12CasualNoises6Filter17ButterworthFilter12calculateBPFEv+0x110>
 80010d4:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80010d8:	eef0 0a66 	vmov.f32	s1, s13
 80010dc:	eeb0 0a47 	vmov.f32	s0, s14
 80010e0:	f000 f8fa 	bl	80012d8 <_ZN12CasualNoises4jminIfEET_S1_S1_>
 80010e4:	ed87 0a05 	vstr	s0, [r7, #20]
	float c = 1.0f / std::tan(pi * bw / sampleRate);
 80010e8:	edd7 7a05 	vldr	s15, [r7, #20]
 80010ec:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80011c0 <_ZN12CasualNoises6Filter17ButterworthFilter12calculateBPFEv+0x114>
 80010f0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	edd3 7a03 	vldr	s15, [r3, #12]
 80010fa:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80010fe:	eeb0 0a66 	vmov.f32	s0, s13
 8001102:	f7ff fedb 	bl	8000ebc <_ZSt3tanf>
 8001106:	eeb0 7a40 	vmov.f32	s14, s0
 800110a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800110e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001112:	edc7 7a04 	vstr	s15, [r7, #16]
	float d = 2.0f * cos(2.0f * pi * cutoff / sampleRate);
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	edd3 7a01 	vldr	s15, [r3, #4]
 800111c:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 80011c4 <_ZN12CasualNoises6Filter17ButterworthFilter12calculateBPFEv+0x118>
 8001120:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	edd3 7a03 	vldr	s15, [r3, #12]
 800112a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800112e:	eeb0 0a66 	vmov.f32	s0, s13
 8001132:	f7ff fe9f 	bl	8000e74 <_ZSt3cosf>
 8001136:	eef0 7a40 	vmov.f32	s15, s0
 800113a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800113e:	edc7 7a03 	vstr	s15, [r7, #12]

	a0 = 1.0f / (1.0f + c);
 8001142:	edd7 7a04 	vldr	s15, [r7, #16]
 8001146:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800114a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800114e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001152:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	edc3 7a04 	vstr	s15, [r3, #16]
	a1 = 0.0f;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	f04f 0200 	mov.w	r2, #0
 8001162:	615a      	str	r2, [r3, #20]
	a2 = -a0;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	edd3 7a04 	vldr	s15, [r3, #16]
 800116a:	eef1 7a67 	vneg.f32	s15, s15
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	edc3 7a06 	vstr	s15, [r3, #24]
	b1 = -a0 * c * d;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	edd3 7a04 	vldr	s15, [r3, #16]
 800117a:	eeb1 7a67 	vneg.f32	s14, s15
 800117e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001182:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001186:	edd7 7a03 	vldr	s15, [r7, #12]
 800118a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	edc3 7a07 	vstr	s15, [r3, #28]
	b2 = a0 * (c - 1.0f);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	ed93 7a04 	vldr	s14, [r3, #16]
 800119a:	edd7 7a04 	vldr	s15, [r7, #16]
 800119e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80011a2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80011a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	edc3 7a08 	vstr	s15, [r3, #32]
}
 80011b0:	bf00      	nop
 80011b2:	3718      	adds	r7, #24
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	3f733333 	.word	0x3f733333
 80011bc:	3f34fdf4 	.word	0x3f34fdf4
 80011c0:	40490fdb 	.word	0x40490fdb
 80011c4:	40c90fdb 	.word	0x40c90fdb

080011c8 <_ZN12CasualNoises6Filter17ButterworthFilter12calculateBSFEv>:

void ButterworthFilter::calculateBSF()
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b086      	sub	sp, #24
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
	float bw = jmin(sampleRate * 0.95f / 2.0f, cutoff / 0.707f);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	edd3 7a03 	vldr	s15, [r3, #12]
 80011d6:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 80012c8 <_ZN12CasualNoises6Filter17ButterworthFilter12calculateBSFEv+0x100>
 80011da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011de:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80011e2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	edd3 7a01 	vldr	s15, [r3, #4]
 80011ec:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 80012cc <_ZN12CasualNoises6Filter17ButterworthFilter12calculateBSFEv+0x104>
 80011f0:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80011f4:	eef0 0a66 	vmov.f32	s1, s13
 80011f8:	eeb0 0a47 	vmov.f32	s0, s14
 80011fc:	f000 f86c 	bl	80012d8 <_ZN12CasualNoises4jminIfEET_S1_S1_>
 8001200:	ed87 0a05 	vstr	s0, [r7, #20]
	float c = std::tan(pi * bw / sampleRate);
 8001204:	edd7 7a05 	vldr	s15, [r7, #20]
 8001208:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80012d0 <_ZN12CasualNoises6Filter17ButterworthFilter12calculateBSFEv+0x108>
 800120c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	edd3 7a03 	vldr	s15, [r3, #12]
 8001216:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800121a:	eeb0 0a66 	vmov.f32	s0, s13
 800121e:	f7ff fe4d 	bl	8000ebc <_ZSt3tanf>
 8001222:	ed87 0a04 	vstr	s0, [r7, #16]
	float d = 2.0f * cos(2.0f * pi * cutoff / sampleRate);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	edd3 7a01 	vldr	s15, [r3, #4]
 800122c:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 80012d4 <_ZN12CasualNoises6Filter17ButterworthFilter12calculateBSFEv+0x10c>
 8001230:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	edd3 7a03 	vldr	s15, [r3, #12]
 800123a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800123e:	eeb0 0a66 	vmov.f32	s0, s13
 8001242:	f7ff fe17 	bl	8000e74 <_ZSt3cosf>
 8001246:	eef0 7a40 	vmov.f32	s15, s0
 800124a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800124e:	edc7 7a03 	vstr	s15, [r7, #12]

	a0 = 1.0f / (1.0f + c);
 8001252:	edd7 7a04 	vldr	s15, [r7, #16]
 8001256:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800125a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800125e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001262:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	edc3 7a04 	vstr	s15, [r3, #16]
	a1 = -a0 * d;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001272:	eeb1 7a67 	vneg.f32	s14, s15
 8001276:	edd7 7a03 	vldr	s15, [r7, #12]
 800127a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	edc3 7a05 	vstr	s15, [r3, #20]
	a2 = a0;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	691a      	ldr	r2, [r3, #16]
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	619a      	str	r2, [r3, #24]
	b1 = -a0 * d;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001292:	eeb1 7a67 	vneg.f32	s14, s15
 8001296:	edd7 7a03 	vldr	s15, [r7, #12]
 800129a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	edc3 7a07 	vstr	s15, [r3, #28]
	b2 = a0 * (1.0f - c);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	ed93 7a04 	vldr	s14, [r3, #16]
 80012aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80012ae:	edd7 7a04 	vldr	s15, [r7, #16]
 80012b2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80012b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	edc3 7a08 	vstr	s15, [r3, #32]
}
 80012c0:	bf00      	nop
 80012c2:	3718      	adds	r7, #24
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	3f733333 	.word	0x3f733333
 80012cc:	3f34fdf4 	.word	0x3f34fdf4
 80012d0:	40490fdb 	.word	0x40490fdb
 80012d4:	40c90fdb 	.word	0x40c90fdb

080012d8 <_ZN12CasualNoises4jminIfEET_S1_S1_>:
template <typename Type>
constexpr Type jmax (Type a, Type b, Type c, Type d)                   { return jmax (a, jmax (b, c, d)); }

/** Returns the smaller of two values. */
template <typename Type>
constexpr Type jmin (Type a, Type b)                                   { return b < a ? b : a; }
 80012d8:	b480      	push	{r7}
 80012da:	b083      	sub	sp, #12
 80012dc:	af00      	add	r7, sp, #0
 80012de:	ed87 0a01 	vstr	s0, [r7, #4]
 80012e2:	edc7 0a00 	vstr	s1, [r7]
 80012e6:	ed97 7a00 	vldr	s14, [r7]
 80012ea:	edd7 7a01 	vldr	s15, [r7, #4]
 80012ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012f6:	d501      	bpl.n	80012fc <_ZN12CasualNoises4jminIfEET_S1_S1_+0x24>
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	e000      	b.n	80012fe <_ZN12CasualNoises4jminIfEET_S1_S1_+0x26>
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	ee07 3a90 	vmov	s15, r3
 8001302:	eeb0 0a67 	vmov.f32	s0, s15
 8001306:	370c      	adds	r7, #12
 8001308:	46bd      	mov	sp, r7
 800130a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130e:	4770      	bx	lr

08001310 <_ZSt3sinf>:
  { return __builtin_sinf(__x); }
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
 8001316:	ed87 0a01 	vstr	s0, [r7, #4]
 800131a:	ed97 0a01 	vldr	s0, [r7, #4]
 800131e:	f016 ffe7 	bl	80182f0 <sinf>
 8001322:	eef0 7a40 	vmov.f32	s15, s0
 8001326:	eeb0 0a67 	vmov.f32	s0, s15
 800132a:	3708      	adds	r7, #8
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}

08001330 <_ZN12CasualNoises6Filter13GenericFilter12calculateLPFEv>:

namespace CasualNoises {
namespace Filter {

void GenericFilter::calculateLPF()
{
 8001330:	b580      	push	{r7, lr}
 8001332:	ed2d 8b02 	vpush	{d8}
 8001336:	b086      	sub	sp, #24
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
	float centerFrequency = 2.0f * pi * cutoff / sampleRate;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001342:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8001454 <_ZN12CasualNoises6Filter13GenericFilter12calculateLPFEv+0x124>
 8001346:	ee67 6a87 	vmul.f32	s13, s15, s14
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	ed93 7a03 	vldr	s14, [r3, #12]
 8001350:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001354:	edc7 7a05 	vstr	s15, [r7, #20]
	float d = 1.0f / q;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	ed93 7a02 	vldr	s14, [r3, #8]
 800135e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001362:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001366:	edc7 7a04 	vstr	s15, [r7, #16]
	float beta = 0.5f * ((1.0f - d * sin(centerFrequency)) / 2.0f) / ((1.0f + d * sin(centerFrequency)) / 2.0f);
 800136a:	ed97 0a05 	vldr	s0, [r7, #20]
 800136e:	f7ff ffcf 	bl	8001310 <_ZSt3sinf>
 8001372:	eeb0 7a40 	vmov.f32	s14, s0
 8001376:	edd7 7a04 	vldr	s15, [r7, #16]
 800137a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800137e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001382:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001386:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800138a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800138e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001392:	ee27 8a87 	vmul.f32	s16, s15, s14
 8001396:	ed97 0a05 	vldr	s0, [r7, #20]
 800139a:	f7ff ffb9 	bl	8001310 <_ZSt3sinf>
 800139e:	eeb0 7a40 	vmov.f32	s14, s0
 80013a2:	edd7 7a04 	vldr	s15, [r7, #16]
 80013a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013aa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80013ae:	ee77 7a87 	vadd.f32	s15, s15, s14
 80013b2:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80013b6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80013ba:	eec8 7a07 	vdiv.f32	s15, s16, s14
 80013be:	edc7 7a03 	vstr	s15, [r7, #12]
	float gamma = (0.5f + beta) * cos(centerFrequency);
 80013c2:	edd7 7a03 	vldr	s15, [r7, #12]
 80013c6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80013ca:	ee37 8a87 	vadd.f32	s16, s15, s14
 80013ce:	ed97 0a05 	vldr	s0, [r7, #20]
 80013d2:	f7ff fd4f 	bl	8000e74 <_ZSt3cosf>
 80013d6:	eef0 7a40 	vmov.f32	s15, s0
 80013da:	ee68 7a27 	vmul.f32	s15, s16, s15
 80013de:	edc7 7a02 	vstr	s15, [r7, #8]

	a0 = (0.5f + beta - gamma) / 2.0f;
 80013e2:	edd7 7a03 	vldr	s15, [r7, #12]
 80013e6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80013ea:	ee37 7a87 	vadd.f32	s14, s15, s14
 80013ee:	edd7 7a02 	vldr	s15, [r7, #8]
 80013f2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80013f6:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80013fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	edc3 7a04 	vstr	s15, [r3, #16]
	a1 = 0.5f + beta - gamma;
 8001404:	edd7 7a03 	vldr	s15, [r7, #12]
 8001408:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800140c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001410:	edd7 7a02 	vldr	s15, [r7, #8]
 8001414:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	edc3 7a05 	vstr	s15, [r3, #20]
	a2 = a0;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	691a      	ldr	r2, [r3, #16]
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	619a      	str	r2, [r3, #24]
	b1 = -2.0f * gamma;
 8001426:	edd7 7a02 	vldr	s15, [r7, #8]
 800142a:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 800142e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	edc3 7a07 	vstr	s15, [r3, #28]
	b2 = 2.0f * beta;
 8001438:	edd7 7a03 	vldr	s15, [r7, #12]
 800143c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	edc3 7a08 	vstr	s15, [r3, #32]
}
 8001446:	bf00      	nop
 8001448:	3718      	adds	r7, #24
 800144a:	46bd      	mov	sp, r7
 800144c:	ecbd 8b02 	vpop	{d8}
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	40c90fdb 	.word	0x40c90fdb

08001458 <_ZN12CasualNoises6Filter13GenericFilter12calculateHPFEv>:

void GenericFilter::calculateHPF()
{
 8001458:	b580      	push	{r7, lr}
 800145a:	ed2d 8b02 	vpush	{d8}
 800145e:	b086      	sub	sp, #24
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
	float centerFrequency = 2.0f * pi * cutoff / sampleRate;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	edd3 7a01 	vldr	s15, [r3, #4]
 800146a:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8001580 <_ZN12CasualNoises6Filter13GenericFilter12calculateHPFEv+0x128>
 800146e:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	ed93 7a03 	vldr	s14, [r3, #12]
 8001478:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800147c:	edc7 7a05 	vstr	s15, [r7, #20]
	float d = 1.0f / q;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	ed93 7a02 	vldr	s14, [r3, #8]
 8001486:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800148a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800148e:	edc7 7a04 	vstr	s15, [r7, #16]
	float beta = 0.5f * ((1.0f - d * sin(centerFrequency)) / 2.0f) / ((1.0f + d * sin(centerFrequency)) / 2.0f);
 8001492:	ed97 0a05 	vldr	s0, [r7, #20]
 8001496:	f7ff ff3b 	bl	8001310 <_ZSt3sinf>
 800149a:	eeb0 7a40 	vmov.f32	s14, s0
 800149e:	edd7 7a04 	vldr	s15, [r7, #16]
 80014a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80014aa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014ae:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80014b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014b6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80014ba:	ee27 8a87 	vmul.f32	s16, s15, s14
 80014be:	ed97 0a05 	vldr	s0, [r7, #20]
 80014c2:	f7ff ff25 	bl	8001310 <_ZSt3sinf>
 80014c6:	eeb0 7a40 	vmov.f32	s14, s0
 80014ca:	edd7 7a04 	vldr	s15, [r7, #16]
 80014ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80014d6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014da:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80014de:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80014e2:	eec8 7a07 	vdiv.f32	s15, s16, s14
 80014e6:	edc7 7a03 	vstr	s15, [r7, #12]
	float gamma = (0.5f + beta) * cos(centerFrequency);
 80014ea:	edd7 7a03 	vldr	s15, [r7, #12]
 80014ee:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80014f2:	ee37 8a87 	vadd.f32	s16, s15, s14
 80014f6:	ed97 0a05 	vldr	s0, [r7, #20]
 80014fa:	f7ff fcbb 	bl	8000e74 <_ZSt3cosf>
 80014fe:	eef0 7a40 	vmov.f32	s15, s0
 8001502:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001506:	edc7 7a02 	vstr	s15, [r7, #8]

	a0 = (0.5f + beta + gamma) / 2.0f;
 800150a:	edd7 7a03 	vldr	s15, [r7, #12]
 800150e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001512:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001516:	edd7 7a02 	vldr	s15, [r7, #8]
 800151a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800151e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001522:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	edc3 7a04 	vstr	s15, [r3, #16]
	a1 = -(0.5f + beta + gamma);
 800152c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001530:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001534:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001538:	edd7 7a02 	vldr	s15, [r7, #8]
 800153c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001540:	eef1 7a67 	vneg.f32	s15, s15
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	edc3 7a05 	vstr	s15, [r3, #20]
	a2 = a0;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	691a      	ldr	r2, [r3, #16]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	619a      	str	r2, [r3, #24]
	b1 = -2.0f * gamma;
 8001552:	edd7 7a02 	vldr	s15, [r7, #8]
 8001556:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 800155a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	edc3 7a07 	vstr	s15, [r3, #28]
	b2 = 2.0f * beta;
 8001564:	edd7 7a03 	vldr	s15, [r7, #12]
 8001568:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	edc3 7a08 	vstr	s15, [r3, #32]
}
 8001572:	bf00      	nop
 8001574:	3718      	adds	r7, #24
 8001576:	46bd      	mov	sp, r7
 8001578:	ecbd 8b02 	vpop	{d8}
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	40c90fdb 	.word	0x40c90fdb

08001584 <_ZN12CasualNoises6Filter13GenericFilter12calculateBPFEv>:

void GenericFilter::calculateBPF()
{
 8001584:	b580      	push	{r7, lr}
 8001586:	ed2d 8b02 	vpush	{d8}
 800158a:	b086      	sub	sp, #24
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
	float centerFrequency = 2.0f * pi * cutoff / sampleRate;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	edd3 7a01 	vldr	s15, [r3, #4]
 8001596:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8001684 <_ZN12CasualNoises6Filter13GenericFilter12calculateBPFEv+0x100>
 800159a:	ee67 6a87 	vmul.f32	s13, s15, s14
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	ed93 7a03 	vldr	s14, [r3, #12]
 80015a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015a8:	edc7 7a05 	vstr	s15, [r7, #20]
//	float d = 1.0f / q;
	float beta = 0.5f * (1.0f - tan(centerFrequency / (2.0f * q))) / (1.0f + tan(centerFrequency / (2.0f * q)));
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	edd3 7a02 	vldr	s15, [r3, #8]
 80015b2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80015b6:	ed97 7a05 	vldr	s14, [r7, #20]
 80015ba:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80015be:	eeb0 0a66 	vmov.f32	s0, s13
 80015c2:	f7ff fc7b 	bl	8000ebc <_ZSt3tanf>
 80015c6:	eef0 7a40 	vmov.f32	s15, s0
 80015ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80015ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015d2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80015d6:	ee27 8a87 	vmul.f32	s16, s15, s14
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	edd3 7a02 	vldr	s15, [r3, #8]
 80015e0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80015e4:	ed97 7a05 	vldr	s14, [r7, #20]
 80015e8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80015ec:	eeb0 0a66 	vmov.f32	s0, s13
 80015f0:	f7ff fc64 	bl	8000ebc <_ZSt3tanf>
 80015f4:	eef0 7a40 	vmov.f32	s15, s0
 80015f8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80015fc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001600:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8001604:	edc7 7a04 	vstr	s15, [r7, #16]
	float gamma = (0.5f + beta) * cos(centerFrequency);
 8001608:	edd7 7a04 	vldr	s15, [r7, #16]
 800160c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001610:	ee37 8a87 	vadd.f32	s16, s15, s14
 8001614:	ed97 0a05 	vldr	s0, [r7, #20]
 8001618:	f7ff fc2c 	bl	8000e74 <_ZSt3cosf>
 800161c:	eef0 7a40 	vmov.f32	s15, s0
 8001620:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001624:	edc7 7a03 	vstr	s15, [r7, #12]

	a0 = 0.5f - beta;
 8001628:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800162c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001630:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	edc3 7a04 	vstr	s15, [r3, #16]
	a1 = 0.0;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	f04f 0200 	mov.w	r2, #0
 8001640:	615a      	str	r2, [r3, #20]
	a2 = -(0.5f - beta);
 8001642:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001646:	edd7 7a04 	vldr	s15, [r7, #16]
 800164a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800164e:	eef1 7a67 	vneg.f32	s15, s15
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	edc3 7a06 	vstr	s15, [r3, #24]
	b1 = -2.0f * gamma;
 8001658:	edd7 7a03 	vldr	s15, [r7, #12]
 800165c:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8001660:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	edc3 7a07 	vstr	s15, [r3, #28]
	b2 = 2.0f * beta;
 800166a:	edd7 7a04 	vldr	s15, [r7, #16]
 800166e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	edc3 7a08 	vstr	s15, [r3, #32]
}
 8001678:	bf00      	nop
 800167a:	3718      	adds	r7, #24
 800167c:	46bd      	mov	sp, r7
 800167e:	ecbd 8b02 	vpop	{d8}
 8001682:	bd80      	pop	{r7, pc}
 8001684:	40c90fdb 	.word	0x40c90fdb

08001688 <_ZN12CasualNoises6Filter13GenericFilter12calculateBSFEv>:

void GenericFilter::calculateBSF()
{
 8001688:	b580      	push	{r7, lr}
 800168a:	ed2d 8b02 	vpush	{d8}
 800168e:	b086      	sub	sp, #24
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
	float centerFrequency = 2.0f * pi * cutoff / sampleRate;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	edd3 7a01 	vldr	s15, [r3, #4]
 800169a:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8001790 <_ZN12CasualNoises6Filter13GenericFilter12calculateBSFEv+0x108>
 800169e:	ee67 6a87 	vmul.f32	s13, s15, s14
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	ed93 7a03 	vldr	s14, [r3, #12]
 80016a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016ac:	edc7 7a05 	vstr	s15, [r7, #20]
//	float d = 1.0f / q;
	float beta = 0.5f * (1.0f - tan(centerFrequency / (2.0f * q))) / (1.0f + tan(centerFrequency / (2.0f * q)));
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	edd3 7a02 	vldr	s15, [r3, #8]
 80016b6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80016ba:	ed97 7a05 	vldr	s14, [r7, #20]
 80016be:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80016c2:	eeb0 0a66 	vmov.f32	s0, s13
 80016c6:	f7ff fbf9 	bl	8000ebc <_ZSt3tanf>
 80016ca:	eef0 7a40 	vmov.f32	s15, s0
 80016ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80016d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016d6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80016da:	ee27 8a87 	vmul.f32	s16, s15, s14
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	edd3 7a02 	vldr	s15, [r3, #8]
 80016e4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80016e8:	ed97 7a05 	vldr	s14, [r7, #20]
 80016ec:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80016f0:	eeb0 0a66 	vmov.f32	s0, s13
 80016f4:	f7ff fbe2 	bl	8000ebc <_ZSt3tanf>
 80016f8:	eef0 7a40 	vmov.f32	s15, s0
 80016fc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001700:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001704:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8001708:	edc7 7a04 	vstr	s15, [r7, #16]
	float gamma = (0.5f + beta) * cos(centerFrequency);
 800170c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001710:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001714:	ee37 8a87 	vadd.f32	s16, s15, s14
 8001718:	ed97 0a05 	vldr	s0, [r7, #20]
 800171c:	f7ff fbaa 	bl	8000e74 <_ZSt3cosf>
 8001720:	eef0 7a40 	vmov.f32	s15, s0
 8001724:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001728:	edc7 7a03 	vstr	s15, [r7, #12]

	a0 = 0.5f + beta;
 800172c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001730:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001734:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	edc3 7a04 	vstr	s15, [r3, #16]
	a1 = -2.0f * gamma;
 800173e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001742:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8001746:	ee67 7a87 	vmul.f32	s15, s15, s14
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	edc3 7a05 	vstr	s15, [r3, #20]
	a2 = 0.5f + beta;
 8001750:	edd7 7a04 	vldr	s15, [r7, #16]
 8001754:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001758:	ee77 7a87 	vadd.f32	s15, s15, s14
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	edc3 7a06 	vstr	s15, [r3, #24]
	b1 = -2.0f * gamma;
 8001762:	edd7 7a03 	vldr	s15, [r7, #12]
 8001766:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 800176a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	edc3 7a07 	vstr	s15, [r3, #28]
	b2 = 2.0f * beta;
 8001774:	edd7 7a04 	vldr	s15, [r7, #16]
 8001778:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	edc3 7a08 	vstr	s15, [r3, #32]
}
 8001782:	bf00      	nop
 8001784:	3718      	adds	r7, #24
 8001786:	46bd      	mov	sp, r7
 8001788:	ecbd 8b02 	vpop	{d8}
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	40c90fdb 	.word	0x40c90fdb

08001794 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 8001794:	b480      	push	{r7}
 8001796:	b083      	sub	sp, #12
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
 800179c:	6039      	str	r1, [r7, #0]
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	4618      	mov	r0, r3
 80017a2:	370c      	adds	r7, #12
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr

080017ac <_ZN12CasualNoises6Filter11ChannelFeedC1Ev>:
namespace CasualNoises {
namespace Filter {

struct ChannelFeed
{
	ChannelFeed() :
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
		xn_1(0.0f),
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	f04f 0200 	mov.w	r2, #0
 80017ba:	601a      	str	r2, [r3, #0]
		xn_2(0.0f),
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	f04f 0200 	mov.w	r2, #0
 80017c2:	605a      	str	r2, [r3, #4]
		yn_1(0.0f),
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	f04f 0200 	mov.w	r2, #0
 80017ca:	609a      	str	r2, [r3, #8]
		yn_2(0.0f)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	f04f 0200 	mov.w	r2, #0
 80017d2:	60da      	str	r2, [r3, #12]
	{
	}
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	4618      	mov	r0, r3
 80017d8:	370c      	adds	r7, #12
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr

080017e2 <_ZNSt12_Vector_baseIPN12CasualNoises6Filter11ChannelFeedESaIS3_EEC1Ev>:
      allocator_type
      get_allocator() const _GLIBCXX_NOEXCEPT
      { return allocator_type(_M_get_Tp_allocator()); }

#if __cplusplus >= 201103L
      _Vector_base() = default;
 80017e2:	b580      	push	{r7, lr}
 80017e4:	b082      	sub	sp, #8
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	6078      	str	r0, [r7, #4]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	4618      	mov	r0, r3
 80017ee:	f000 f8a8 	bl	8001942 <_ZNSt12_Vector_baseIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE12_Vector_implC1Ev>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	4618      	mov	r0, r3
 80017f6:	3708      	adds	r7, #8
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}

080017fc <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EEC1Ev>:

      /**
       *  @brief  Creates a %vector with no elements.
       */
#if __cplusplus >= 201103L
      vector() = default;
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	4618      	mov	r0, r3
 8001808:	f7ff ffeb 	bl	80017e2 <_ZNSt12_Vector_baseIPN12CasualNoises6Filter11ChannelFeedESaIS3_EEC1Ev>
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	4618      	mov	r0, r3
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
	...

08001818 <_ZN12CasualNoises6Filter13IIRFilterBaseC1Ev>:
};

class IIRFilterBase
{
public:
	 IIRFilterBase() = default;
 8001818:	b480      	push	{r7}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
 8001820:	4a04      	ldr	r2, [pc, #16]	@ (8001834 <_ZN12CasualNoises6Filter13IIRFilterBaseC1Ev+0x1c>)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	601a      	str	r2, [r3, #0]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	4618      	mov	r0, r3
 800182a:	370c      	adds	r7, #12
 800182c:	46bd      	mov	sp, r7
 800182e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001832:	4770      	bx	lr
 8001834:	0801bda8 	.word	0x0801bda8

08001838 <_ZN12CasualNoises6Filter13GenericFilterC1Ev>:
#pragma once

namespace CasualNoises {
namespace Filter {

class GenericFilter final : public IIRFilterBase
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	4618      	mov	r0, r3
 8001844:	f7ff ffe8 	bl	8001818 <_ZN12CasualNoises6Filter13IIRFilterBaseC1Ev>
 8001848:	4a03      	ldr	r2, [pc, #12]	@ (8001858 <_ZN12CasualNoises6Filter13GenericFilterC1Ev+0x20>)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	601a      	str	r2, [r3, #0]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	4618      	mov	r0, r3
 8001852:	3708      	adds	r7, #8
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}
 8001858:	0801bd90 	.word	0x0801bd90

0800185c <_ZN12CasualNoises6Filter17ButterworthFilterC1Ev>:
#pragma once

namespace CasualNoises {
namespace Filter {

class ButterworthFilter final : public IIRFilterBase
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	4618      	mov	r0, r3
 8001868:	f7ff ffd6 	bl	8001818 <_ZN12CasualNoises6Filter13IIRFilterBaseC1Ev>
 800186c:	4a03      	ldr	r2, [pc, #12]	@ (800187c <_ZN12CasualNoises6Filter17ButterworthFilterC1Ev+0x20>)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	601a      	str	r2, [r3, #0]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4618      	mov	r0, r3
 8001876:	3708      	adds	r7, #8
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}
 800187c:	0801bd78 	.word	0x0801bd78

08001880 <_ZN12CasualNoises6Filter19LinkwitzRileyFilterC1Ev>:
#pragma once

namespace CasualNoises {
namespace Filter {

class LinkwitzRileyFilter final : public IIRFilterBase
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	4618      	mov	r0, r3
 800188c:	f7ff ffc4 	bl	8001818 <_ZN12CasualNoises6Filter13IIRFilterBaseC1Ev>
 8001890:	4a03      	ldr	r2, [pc, #12]	@ (80018a0 <_ZN12CasualNoises6Filter19LinkwitzRileyFilterC1Ev+0x20>)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	601a      	str	r2, [r3, #0]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	4618      	mov	r0, r3
 800189a:	3708      	adds	r7, #8
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	0801bdc0 	.word	0x0801bdc0

080018a4 <_ZN12CasualNoises6Filter10IIRFiltersC1Ei>:
#include "IIRFilters.h"

namespace CasualNoises {
namespace Filter {

IIRFilters::IIRFilters(int channels) :
 80018a4:	b5b0      	push	{r4, r5, r7, lr}
 80018a6:	b084      	sub	sp, #16
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
 80018ac:	6039      	str	r1, [r7, #0]
	channelsNum(channels)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	683a      	ldr	r2, [r7, #0]
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	3304      	adds	r3, #4
 80018b8:	4618      	mov	r0, r3
 80018ba:	f7ff ff9f 	bl	80017fc <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EEC1Ev>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	3310      	adds	r3, #16
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7ff ffb8 	bl	8001838 <_ZN12CasualNoises6Filter13GenericFilterC1Ev>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	3334      	adds	r3, #52	@ 0x34
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7ff ffc5 	bl	800185c <_ZN12CasualNoises6Filter17ButterworthFilterC1Ev>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	3358      	adds	r3, #88	@ 0x58
 80018d6:	4618      	mov	r0, r3
 80018d8:	f7ff ffd2 	bl	8001880 <_ZN12CasualNoises6Filter19LinkwitzRileyFilterC1Ev>
{
	for (auto i = 0; i < channelsNum; i++)
 80018dc:	2300      	movs	r3, #0
 80018de:	60fb      	str	r3, [r7, #12]
 80018e0:	e013      	b.n	800190a <_ZN12CasualNoises6Filter10IIRFiltersC1Ei+0x66>
	{
		channelFeeds.push_back(new ChannelFeed);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	1d1d      	adds	r5, r3, #4
 80018e6:	2010      	movs	r0, #16
 80018e8:	f016 fb38 	bl	8017f5c <_Znwj>
 80018ec:	4603      	mov	r3, r0
 80018ee:	461c      	mov	r4, r3
 80018f0:	4620      	mov	r0, r4
 80018f2:	f7ff ff5b 	bl	80017ac <_ZN12CasualNoises6Filter11ChannelFeedC1Ev>
 80018f6:	60bc      	str	r4, [r7, #8]
 80018f8:	f107 0308 	add.w	r3, r7, #8
 80018fc:	4619      	mov	r1, r3
 80018fe:	4628      	mov	r0, r5
 8001900:	f000 f830 	bl	8001964 <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE9push_backEOS3_>
	for (auto i = 0; i < channelsNum; i++)
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	3301      	adds	r3, #1
 8001908:	60fb      	str	r3, [r7, #12]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	68fa      	ldr	r2, [r7, #12]
 8001910:	429a      	cmp	r2, r3
 8001912:	dbe6      	blt.n	80018e2 <_ZN12CasualNoises6Filter10IIRFiltersC1Ei+0x3e>
	}
}
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	4618      	mov	r0, r3
 8001918:	3710      	adds	r7, #16
 800191a:	46bd      	mov	sp, r7
 800191c:	bdb0      	pop	{r4, r5, r7, pc}

0800191e <_ZN12CasualNoises6Filter10IIRFilters14getChannelFeedEi>:

ChannelFeed & IIRFilters::getChannelFeed(int channelNum)
{
 800191e:	b580      	push	{r7, lr}
 8001920:	b082      	sub	sp, #8
 8001922:	af00      	add	r7, sp, #0
 8001924:	6078      	str	r0, [r7, #4]
 8001926:	6039      	str	r1, [r7, #0]
	return *channelFeeds[channelNum];
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	3304      	adds	r3, #4
 800192c:	683a      	ldr	r2, [r7, #0]
 800192e:	4611      	mov	r1, r2
 8001930:	4618      	mov	r0, r3
 8001932:	f000 f828 	bl	8001986 <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EEixEj>
 8001936:	4603      	mov	r3, r0
 8001938:	681b      	ldr	r3, [r3, #0]
}
 800193a:	4618      	mov	r0, r3
 800193c:	3708      	adds	r7, #8
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}

08001942 <_ZNSt12_Vector_baseIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 8001942:	b580      	push	{r7, lr}
 8001944:	b084      	sub	sp, #16
 8001946:	af00      	add	r7, sp, #0
 8001948:	6078      	str	r0, [r7, #4]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	60fb      	str	r3, [r7, #12]
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	4618      	mov	r0, r3
 8001956:	f000 f826 	bl	80019a6 <_ZNSt12_Vector_baseIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE17_Vector_impl_dataC1Ev>
	{ }
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	4618      	mov	r0, r3
 800195e:	3710      	adds	r7, #16
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}

08001964 <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE9push_backEOS3_>:
      }

#if __cplusplus >= 201103L
      _GLIBCXX20_CONSTEXPR
      void
      push_back(value_type&& __x)
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
 800196c:	6039      	str	r1, [r7, #0]
      { emplace_back(std::move(__x)); }
 800196e:	6838      	ldr	r0, [r7, #0]
 8001970:	f000 f851 	bl	8001a16 <_ZSt4moveIRPN12CasualNoises6Filter11ChannelFeedEEONSt16remove_referenceIT_E4typeEOS6_>
 8001974:	4603      	mov	r3, r0
 8001976:	4619      	mov	r1, r3
 8001978:	6878      	ldr	r0, [r7, #4]
 800197a:	f000 f857 	bl	8001a2c <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE12emplace_backIJS3_EEEvDpOT_>
 800197e:	bf00      	nop
 8001980:	3708      	adds	r7, #8
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}

08001986 <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EEixEj>:
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 8001986:	b480      	push	{r7}
 8001988:	b083      	sub	sp, #12
 800198a:	af00      	add	r7, sp, #0
 800198c:	6078      	str	r0, [r7, #4]
 800198e:	6039      	str	r1, [r7, #0]
	return *(this->_M_impl._M_start + __n);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	009b      	lsls	r3, r3, #2
 8001998:	4413      	add	r3, r2
      }
 800199a:	4618      	mov	r0, r3
 800199c:	370c      	adds	r7, #12
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr

080019a6 <_ZNSt12_Vector_baseIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 80019a6:	b480      	push	{r7}
 80019a8:	b083      	sub	sp, #12
 80019aa:	af00      	add	r7, sp, #0
 80019ac:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2200      	movs	r2, #0
 80019b2:	601a      	str	r2, [r3, #0]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2200      	movs	r2, #0
 80019b8:	605a      	str	r2, [r3, #4]
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2200      	movs	r2, #0
 80019be:	609a      	str	r2, [r3, #8]
	{ }
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	4618      	mov	r0, r3
 80019c4:	370c      	adds	r7, #12
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr

080019ce <_ZNSt12_Vector_baseIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE13_M_deallocateEPS3_j>:
      _M_deallocate(pointer __p, size_t __n)
 80019ce:	b580      	push	{r7, lr}
 80019d0:	b088      	sub	sp, #32
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	60f8      	str	r0, [r7, #12]
 80019d6:	60b9      	str	r1, [r7, #8]
 80019d8:	607a      	str	r2, [r7, #4]
	if (__p)
 80019da:	68bb      	ldr	r3, [r7, #8]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d00b      	beq.n	80019f8 <_ZNSt12_Vector_baseIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE13_M_deallocateEPS3_j+0x2a>
	  _Tr::deallocate(_M_impl, __p, __n);
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	61fb      	str	r3, [r7, #28]
 80019e4:	68bb      	ldr	r3, [r7, #8]
 80019e6:	61bb      	str	r3, [r7, #24]
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	617b      	str	r3, [r7, #20]
       *  Calls <tt> a.deallocate(p, n) </tt>
      */
      [[__gnu__::__always_inline__]]
      static _GLIBCXX20_CONSTEXPR void
      deallocate(allocator_type& __a, pointer __p, size_type __n)
      { __a.deallocate(__p, __n); }
 80019ec:	697a      	ldr	r2, [r7, #20]
 80019ee:	69b9      	ldr	r1, [r7, #24]
 80019f0:	69f8      	ldr	r0, [r7, #28]
 80019f2:	f000 f973 	bl	8001cdc <_ZNSt15__new_allocatorIPN12CasualNoises6Filter11ChannelFeedEE10deallocateEPS3_j>
 80019f6:	bf00      	nop
      }
 80019f8:	bf00      	nop
 80019fa:	3720      	adds	r7, #32
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}

08001a00 <_ZNSt12_Vector_baseIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	370c      	adds	r7, #12
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr

08001a16 <_ZSt4moveIRPN12CasualNoises6Filter11ChannelFeedEEONSt16remove_referenceIT_E4typeEOS6_>:
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 8001a16:	b480      	push	{r7}
 8001a18:	b083      	sub	sp, #12
 8001a1a:	af00      	add	r7, sp, #0
 8001a1c:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	4618      	mov	r0, r3
 8001a22:	370c      	adds	r7, #12
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE12emplace_backIJS3_EEEvDpOT_>:
      _GLIBCXX20_CONSTEXPR
      typename vector<_Tp, _Alloc>::reference
#else
      void
#endif
      vector<_Tp, _Alloc>::
 8001a2c:	b5b0      	push	{r4, r5, r7, lr}
 8001a2e:	b088      	sub	sp, #32
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6039      	str	r1, [r7, #0]
      emplace_back(_Args&&... __args)
      {
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	685a      	ldr	r2, [r3, #4]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	689b      	ldr	r3, [r3, #8]
 8001a3e:	429a      	cmp	r2, r3
 8001a40:	d026      	beq.n	8001a90 <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE12emplace_backIJS3_EEEvDpOT_+0x64>
	  {
	    _GLIBCXX_ASAN_ANNOTATE_GROW(1);
	    _Alloc_traits::construct(this->_M_impl, this->_M_impl._M_finish,
 8001a42:	687d      	ldr	r5, [r7, #4]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	685c      	ldr	r4, [r3, #4]
 8001a48:	6838      	ldr	r0, [r7, #0]
 8001a4a:	f000 f83f 	bl	8001acc <_ZSt7forwardIPN12CasualNoises6Filter11ChannelFeedEEOT_RNSt16remove_referenceIS4_E4typeE>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	61fd      	str	r5, [r7, #28]
 8001a52:	61bc      	str	r4, [r7, #24]
 8001a54:	617b      	str	r3, [r7, #20]
	construct(allocator_type& __a __attribute__((__unused__)), _Up* __p,
		  _Args&&... __args)
	noexcept(std::is_nothrow_constructible<_Up, _Args...>::value)
	{
#if __cplusplus <= 201703L
	  __a.construct(__p, std::forward<_Args>(__args)...);
 8001a56:	6978      	ldr	r0, [r7, #20]
 8001a58:	f000 f838 	bl	8001acc <_ZSt7forwardIPN12CasualNoises6Filter11ChannelFeedEEOT_RNSt16remove_referenceIS4_E4typeE>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	69fb      	ldr	r3, [r7, #28]
 8001a60:	613b      	str	r3, [r7, #16]
 8001a62:	69bb      	ldr	r3, [r7, #24]
 8001a64:	60fb      	str	r3, [r7, #12]
 8001a66:	60ba      	str	r2, [r7, #8]
      template<typename _Up, typename... _Args>
	__attribute__((__always_inline__))
	void
	construct(_Up* __p, _Args&&... __args)
	noexcept(std::is_nothrow_constructible<_Up, _Args...>::value)
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	2004      	movs	r0, #4
 8001a6e:	f7ff fe91 	bl	8001794 <_ZnwjPv>
 8001a72:	4604      	mov	r4, r0
 8001a74:	68b8      	ldr	r0, [r7, #8]
 8001a76:	f000 f829 	bl	8001acc <_ZSt7forwardIPN12CasualNoises6Filter11ChannelFeedEEOT_RNSt16remove_referenceIS4_E4typeE>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	6023      	str	r3, [r4, #0]
 8001a80:	bf00      	nop
#else
	  std::construct_at(__p, std::forward<_Args>(__args)...);
#endif
	}
 8001a82:	bf00      	nop
				     std::forward<_Args>(__args)...);
	    ++this->_M_impl._M_finish;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	1d1a      	adds	r2, r3, #4
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	605a      	str	r2, [r3, #4]
	else
	  _M_realloc_insert(end(), std::forward<_Args>(__args)...);
#if __cplusplus > 201402L
	return back();
#endif
      }
 8001a8e:	e00c      	b.n	8001aaa <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE12emplace_backIJS3_EEEvDpOT_+0x7e>
	  _M_realloc_insert(end(), std::forward<_Args>(__args)...);
 8001a90:	6878      	ldr	r0, [r7, #4]
 8001a92:	f000 f826 	bl	8001ae2 <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE3endEv>
 8001a96:	4604      	mov	r4, r0
 8001a98:	6838      	ldr	r0, [r7, #0]
 8001a9a:	f000 f817 	bl	8001acc <_ZSt7forwardIPN12CasualNoises6Filter11ChannelFeedEEOT_RNSt16remove_referenceIS4_E4typeE>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	461a      	mov	r2, r3
 8001aa2:	4621      	mov	r1, r4
 8001aa4:	6878      	ldr	r0, [r7, #4]
 8001aa6:	f000 f843 	bl	8001b30 <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
      }
 8001aaa:	bf00      	nop
 8001aac:	3720      	adds	r7, #32
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bdb0      	pop	{r4, r5, r7, pc}

08001ab2 <_ZSt8_DestroyIPPN12CasualNoises6Filter11ChannelFeedEEvT_S5_>:
   * a trivial destructor, the compiler should optimize all of this
   * away, otherwise the objects' destructors must be invoked.
   */
  template<typename _ForwardIterator>
    _GLIBCXX20_CONSTEXPR inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8001ab2:	b580      	push	{r7, lr}
 8001ab4:	b082      	sub	sp, #8
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	6078      	str	r0, [r7, #4]
 8001aba:	6039      	str	r1, [r7, #0]
#if __cplusplus >= 202002L
      if (std::__is_constant_evaluated())
	return std::_Destroy_aux<false>::__destroy(__first, __last);
#endif
      std::_Destroy_aux<__has_trivial_destructor(_Value_type)>::
	__destroy(__first, __last);
 8001abc:	6839      	ldr	r1, [r7, #0]
 8001abe:	6878      	ldr	r0, [r7, #4]
 8001ac0:	f000 f91c 	bl	8001cfc <_ZNSt12_Destroy_auxILb1EE9__destroyIPPN12CasualNoises6Filter11ChannelFeedEEEvT_S7_>
    }
 8001ac4:	bf00      	nop
 8001ac6:	3708      	adds	r7, #8
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}

08001acc <_ZSt7forwardIPN12CasualNoises6Filter11ChannelFeedEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8001acc:	b480      	push	{r7}
 8001ace:	b083      	sub	sp, #12
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	370c      	adds	r7, #12
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr

08001ae2 <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 8001ae2:	b580      	push	{r7, lr}
 8001ae4:	b084      	sub	sp, #16
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	1d1a      	adds	r2, r3, #4
 8001aee:	f107 030c 	add.w	r3, r7, #12
 8001af2:	4611      	mov	r1, r2
 8001af4:	4618      	mov	r0, r3
 8001af6:	f000 f90c 	bl	8001d12 <_ZN9__gnu_cxx17__normal_iteratorIPPN12CasualNoises6Filter11ChannelFeedESt6vectorIS4_SaIS4_EEEC1ERKS5_>
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	4618      	mov	r0, r3
 8001afe:	3710      	adds	r7, #16
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}

08001b04 <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE15_S_use_relocateEv>:
      _S_use_relocate()
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
	return _S_nothrow_relocate(__is_move_insertable<_Tp_alloc_type>{});
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f000 f805 	bl	8001b1a <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>
 8001b10:	4603      	mov	r3, r0
      }
 8001b12:	4618      	mov	r0, r3
 8001b14:	3708      	adds	r7, #8
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}

08001b1a <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
      _S_nothrow_relocate(true_type)
 8001b1a:	b480      	push	{r7}
 8001b1c:	b083      	sub	sp, #12
 8001b1e:	af00      	add	r7, sp, #0
 8001b20:	7138      	strb	r0, [r7, #4]
					  std::declval<_Tp_alloc_type&>()));
 8001b22:	2301      	movs	r3, #1
      }
 8001b24:	4618      	mov	r0, r3
 8001b26:	370c      	adds	r7, #12
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr

08001b30 <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>:
#if __cplusplus >= 201103L
  template<typename _Tp, typename _Alloc>
    template<typename... _Args>
      _GLIBCXX20_CONSTEXPR
      void
      vector<_Tp, _Alloc>::
 8001b30:	b5b0      	push	{r4, r5, r7, lr}
 8001b32:	b094      	sub	sp, #80	@ 0x50
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	60f8      	str	r0, [r7, #12]
 8001b38:	60b9      	str	r1, [r7, #8]
 8001b3a:	607a      	str	r2, [r7, #4]
    vector<_Tp, _Alloc>::
    _M_realloc_insert(iterator __position, const _Tp& __x)
#endif
    {
      const size_type __len =
	_M_check_len(size_type(1), "vector::_M_realloc_insert");
 8001b3c:	4a66      	ldr	r2, [pc, #408]	@ (8001cd8 <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x1a8>)
 8001b3e:	2101      	movs	r1, #1
 8001b40:	68f8      	ldr	r0, [r7, #12]
 8001b42:	f000 f8f6 	bl	8001d32 <_ZNKSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE12_M_check_lenEjPKc>
 8001b46:	64b8      	str	r0, [r7, #72]	@ 0x48
      pointer __old_start = this->_M_impl._M_start;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	647b      	str	r3, [r7, #68]	@ 0x44
      pointer __old_finish = this->_M_impl._M_finish;
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	643b      	str	r3, [r7, #64]	@ 0x40
      const size_type __elems_before = __position - begin();
 8001b54:	68f8      	ldr	r0, [r7, #12]
 8001b56:	f000 f933 	bl	8001dc0 <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE5beginEv>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	613b      	str	r3, [r7, #16]
 8001b5e:	f107 0210 	add.w	r2, r7, #16
 8001b62:	f107 0308 	add.w	r3, r7, #8
 8001b66:	4611      	mov	r1, r2
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f000 f939 	bl	8001de0 <_ZN9__gnu_cxxmiIPPN12CasualNoises6Filter11ChannelFeedESt6vectorIS4_SaIS4_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSC_SF_>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	63fb      	str	r3, [r7, #60]	@ 0x3c
      pointer __new_start(this->_M_allocate(__len));
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8001b76:	4618      	mov	r0, r3
 8001b78:	f000 f947 	bl	8001e0a <_ZNSt12_Vector_baseIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE11_M_allocateEj>
 8001b7c:	63b8      	str	r0, [r7, #56]	@ 0x38
      pointer __new_finish(__new_start);
 8001b7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b80:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  // The order of the three operations is dictated by the C++11
	  // case, where the moves could alter a new element belonging
	  // to the existing vector.  This is an issue only for callers
	  // taking the element by lvalue ref (see last bullet of C++11
	  // [res.on.arguments]).
	  _Alloc_traits::construct(this->_M_impl,
 8001b82:	68fd      	ldr	r5, [r7, #12]
				   __new_start + __elems_before,
 8001b84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001b86:	009b      	lsls	r3, r3, #2
	  _Alloc_traits::construct(this->_M_impl,
 8001b88:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001b8a:	18d4      	adds	r4, r2, r3
 8001b8c:	6878      	ldr	r0, [r7, #4]
 8001b8e:	f7ff ff9d 	bl	8001acc <_ZSt7forwardIPN12CasualNoises6Filter11ChannelFeedEEOT_RNSt16remove_referenceIS4_E4typeE>
 8001b92:	4603      	mov	r3, r0
 8001b94:	637d      	str	r5, [r7, #52]	@ 0x34
 8001b96:	633c      	str	r4, [r7, #48]	@ 0x30
 8001b98:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  __a.construct(__p, std::forward<_Args>(__args)...);
 8001b9a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001b9c:	f7ff ff96 	bl	8001acc <_ZSt7forwardIPN12CasualNoises6Filter11ChannelFeedEEOT_RNSt16remove_referenceIS4_E4typeE>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ba4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001ba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ba8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001baa:	623a      	str	r2, [r7, #32]
 8001bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bae:	4619      	mov	r1, r3
 8001bb0:	2004      	movs	r0, #4
 8001bb2:	f7ff fdef 	bl	8001794 <_ZnwjPv>
 8001bb6:	4604      	mov	r4, r0
 8001bb8:	6a38      	ldr	r0, [r7, #32]
 8001bba:	f7ff ff87 	bl	8001acc <_ZSt7forwardIPN12CasualNoises6Filter11ChannelFeedEEOT_RNSt16remove_referenceIS4_E4typeE>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	6023      	str	r3, [r4, #0]
 8001bc4:	bf00      	nop
	}
 8001bc6:	bf00      	nop
#if __cplusplus >= 201103L
				   std::forward<_Args>(__args)...);
#else
				   __x);
#endif
	  __new_finish = pointer();
 8001bc8:	2300      	movs	r3, #0
 8001bca:	64fb      	str	r3, [r7, #76]	@ 0x4c

#if __cplusplus >= 201103L
	  if _GLIBCXX17_CONSTEXPR (_S_use_relocate())
 8001bcc:	f7ff ff9a 	bl	8001b04 <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE15_S_use_relocateEv>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d027      	beq.n	8001c26 <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0xf6>
	    {
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8001bd6:	f107 0308 	add.w	r3, r7, #8
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f000 f942 	bl	8001e64 <_ZNK9__gnu_cxx17__normal_iteratorIPPN12CasualNoises6Filter11ChannelFeedESt6vectorIS4_SaIS4_EEE4baseEv>
 8001be0:	4603      	mov	r3, r0
 8001be2:	681c      	ldr	r4, [r3, #0]
					 __new_start, _M_get_Tp_allocator());
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7ff ff0a 	bl	8001a00 <_ZNSt12_Vector_baseIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE19_M_get_Tp_allocatorEv>
 8001bec:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8001bee:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001bf0:	4621      	mov	r1, r4
 8001bf2:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8001bf4:	f000 f922 	bl	8001e3c <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE11_S_relocateEPS3_S6_S6_RS4_>
 8001bf8:	64f8      	str	r0, [r7, #76]	@ 0x4c

	      ++__new_finish;
 8001bfa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001bfc:	3304      	adds	r3, #4
 8001bfe:	64fb      	str	r3, [r7, #76]	@ 0x4c

	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8001c00:	f107 0308 	add.w	r3, r7, #8
 8001c04:	4618      	mov	r0, r3
 8001c06:	f000 f92d 	bl	8001e64 <_ZNK9__gnu_cxx17__normal_iteratorIPPN12CasualNoises6Filter11ChannelFeedESt6vectorIS4_SaIS4_EEE4baseEv>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	681c      	ldr	r4, [r3, #0]
					 __new_finish, _M_get_Tp_allocator());
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7ff fef5 	bl	8001a00 <_ZNSt12_Vector_baseIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE19_M_get_Tp_allocatorEv>
 8001c16:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8001c18:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001c1a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001c1c:	4620      	mov	r0, r4
 8001c1e:	f000 f90d 	bl	8001e3c <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE11_S_relocateEPS3_S6_S6_RS4_>
 8001c22:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8001c24:	e026      	b.n	8001c74 <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x144>
	  else
#endif
	    {
	      __new_finish
		= std::__uninitialized_move_if_noexcept_a
		(__old_start, __position.base(),
 8001c26:	f107 0308 	add.w	r3, r7, #8
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f000 f91a 	bl	8001e64 <_ZNK9__gnu_cxx17__normal_iteratorIPPN12CasualNoises6Filter11ChannelFeedESt6vectorIS4_SaIS4_EEE4baseEv>
 8001c30:	4603      	mov	r3, r0
 8001c32:	681c      	ldr	r4, [r3, #0]
		 __new_start, _M_get_Tp_allocator());
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	4618      	mov	r0, r3
 8001c38:	f7ff fee2 	bl	8001a00 <_ZNSt12_Vector_baseIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE19_M_get_Tp_allocatorEv>
 8001c3c:	4603      	mov	r3, r0
		(__old_start, __position.base(),
 8001c3e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001c40:	4621      	mov	r1, r4
 8001c42:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8001c44:	f000 f919 	bl	8001e7a <_ZSt34__uninitialized_move_if_noexcept_aIPPN12CasualNoises6Filter11ChannelFeedES4_SaIS3_EET0_T_S7_S6_RT1_>
 8001c48:	64f8      	str	r0, [r7, #76]	@ 0x4c

	      ++__new_finish;
 8001c4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001c4c:	3304      	adds	r3, #4
 8001c4e:	64fb      	str	r3, [r7, #76]	@ 0x4c

	      __new_finish
		= std::__uninitialized_move_if_noexcept_a
		(__position.base(), __old_finish,
 8001c50:	f107 0308 	add.w	r3, r7, #8
 8001c54:	4618      	mov	r0, r3
 8001c56:	f000 f905 	bl	8001e64 <_ZNK9__gnu_cxx17__normal_iteratorIPPN12CasualNoises6Filter11ChannelFeedESt6vectorIS4_SaIS4_EEE4baseEv>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	681c      	ldr	r4, [r3, #0]
		 __new_finish, _M_get_Tp_allocator());
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	4618      	mov	r0, r3
 8001c62:	f7ff fecd 	bl	8001a00 <_ZNSt12_Vector_baseIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE19_M_get_Tp_allocatorEv>
 8001c66:	4603      	mov	r3, r0
		(__position.base(), __old_finish,
 8001c68:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001c6a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001c6c:	4620      	mov	r0, r4
 8001c6e:	f000 f904 	bl	8001e7a <_ZSt34__uninitialized_move_if_noexcept_aIPPN12CasualNoises6Filter11ChannelFeedES4_SaIS3_EET0_T_S7_S6_RT1_>
 8001c72:	64f8      	str	r0, [r7, #76]	@ 0x4c
	    std::_Destroy(__new_start, __new_finish, _M_get_Tp_allocator());
	  _M_deallocate(__new_start, __len);
	  __throw_exception_again;
	}
#if __cplusplus >= 201103L
      if _GLIBCXX17_CONSTEXPR (!_S_use_relocate())
 8001c74:	f7ff ff46 	bl	8001b04 <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE15_S_use_relocateEv>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	f083 0301 	eor.w	r3, r3, #1
 8001c7e:	b2db      	uxtb	r3, r3
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d00e      	beq.n	8001ca2 <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x172>
#endif
	std::_Destroy(__old_start, __old_finish, _M_get_Tp_allocator());
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	4618      	mov	r0, r3
 8001c88:	f7ff feba 	bl	8001a00 <_ZNSt12_Vector_baseIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE19_M_get_Tp_allocatorEv>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c90:	61fb      	str	r3, [r7, #28]
 8001c92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c94:	61bb      	str	r3, [r7, #24]
 8001c96:	617a      	str	r2, [r7, #20]
    __attribute__((__always_inline__)) _GLIBCXX20_CONSTEXPR
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
	     allocator<_Tp>&)
    {
      std::_Destroy(__first, __last);
 8001c98:	69b9      	ldr	r1, [r7, #24]
 8001c9a:	69f8      	ldr	r0, [r7, #28]
 8001c9c:	f7ff ff09 	bl	8001ab2 <_ZSt8_DestroyIPPN12CasualNoises6Filter11ChannelFeedEEvT_S5_>
    }
 8001ca0:	bf00      	nop
      _GLIBCXX_ASAN_ANNOTATE_REINIT;
      _M_deallocate(__old_start,
 8001ca2:	68f8      	ldr	r0, [r7, #12]
		    this->_M_impl._M_end_of_storage - __old_start);
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	689a      	ldr	r2, [r3, #8]
 8001ca8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001caa:	1ad3      	subs	r3, r2, r3
 8001cac:	109b      	asrs	r3, r3, #2
      _M_deallocate(__old_start,
 8001cae:	461a      	mov	r2, r3
 8001cb0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8001cb2:	f7ff fe8c 	bl	80019ce <_ZNSt12_Vector_baseIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE13_M_deallocateEPS3_j>
      this->_M_impl._M_start = __new_start;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001cba:	601a      	str	r2, [r3, #0]
      this->_M_impl._M_finish = __new_finish;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001cc0:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_end_of_storage = __new_start + __len;
 8001cc2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001cc4:	009b      	lsls	r3, r3, #2
 8001cc6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001cc8:	441a      	add	r2, r3
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	609a      	str	r2, [r3, #8]
    }
 8001cce:	bf00      	nop
 8001cd0:	3750      	adds	r7, #80	@ 0x50
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bdb0      	pop	{r4, r5, r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	0801bab8 	.word	0x0801bab8

08001cdc <_ZNSt15__new_allocatorIPN12CasualNoises6Filter11ChannelFeedEE10deallocateEPS3_j>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b084      	sub	sp, #16
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	60f8      	str	r0, [r7, #12]
 8001ce4:	60b9      	str	r1, [r7, #8]
 8001ce6:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	009b      	lsls	r3, r3, #2
 8001cec:	4619      	mov	r1, r3
 8001cee:	68b8      	ldr	r0, [r7, #8]
 8001cf0:	f016 f923 	bl	8017f3a <_ZdlPvj>
      }
 8001cf4:	bf00      	nop
 8001cf6:	3710      	adds	r7, #16
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}

08001cfc <_ZNSt12_Destroy_auxILb1EE9__destroyIPPN12CasualNoises6Filter11ChannelFeedEEEvT_S7_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	6039      	str	r1, [r7, #0]
 8001d06:	bf00      	nop
 8001d08:	370c      	adds	r7, #12
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr

08001d12 <_ZN9__gnu_cxx17__normal_iteratorIPPN12CasualNoises6Filter11ChannelFeedESt6vectorIS4_SaIS4_EEEC1ERKS5_>:

      _GLIBCXX_CONSTEXPR __normal_iterator() _GLIBCXX_NOEXCEPT
      : _M_current(_Iterator()) { }

      explicit _GLIBCXX20_CONSTEXPR
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 8001d12:	b480      	push	{r7}
 8001d14:	b083      	sub	sp, #12
 8001d16:	af00      	add	r7, sp, #0
 8001d18:	6078      	str	r0, [r7, #4]
 8001d1a:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	681a      	ldr	r2, [r3, #0]
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	601a      	str	r2, [r3, #0]
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	4618      	mov	r0, r3
 8001d28:	370c      	adds	r7, #12
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr

08001d32 <_ZNKSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE12_M_check_lenEjPKc>:
#endif

      // Called by _M_fill_insert, _M_insert_aux etc.
      _GLIBCXX20_CONSTEXPR
      size_type
      _M_check_len(size_type __n, const char* __s) const
 8001d32:	b590      	push	{r4, r7, lr}
 8001d34:	b087      	sub	sp, #28
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	60f8      	str	r0, [r7, #12]
 8001d3a:	60b9      	str	r1, [r7, #8]
 8001d3c:	607a      	str	r2, [r7, #4]
      {
	if (max_size() - size() < __n)
 8001d3e:	68f8      	ldr	r0, [r7, #12]
 8001d40:	f000 f8b4 	bl	8001eac <_ZNKSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE8max_sizeEv>
 8001d44:	4604      	mov	r4, r0
 8001d46:	68f8      	ldr	r0, [r7, #12]
 8001d48:	f000 f8c1 	bl	8001ece <_ZNKSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE4sizeEv>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	1ae2      	subs	r2, r4, r3
 8001d50:	68bb      	ldr	r3, [r7, #8]
 8001d52:	429a      	cmp	r2, r3
 8001d54:	bf34      	ite	cc
 8001d56:	2301      	movcc	r3, #1
 8001d58:	2300      	movcs	r3, #0
 8001d5a:	b2db      	uxtb	r3, r3
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d002      	beq.n	8001d66 <_ZNKSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE12_M_check_lenEjPKc+0x34>
	  __throw_length_error(__N(__s));
 8001d60:	6878      	ldr	r0, [r7, #4]
 8001d62:	f016 f912 	bl	8017f8a <_ZSt20__throw_length_errorPKc>

	const size_type __len = size() + (std::max)(size(), __n);
 8001d66:	68f8      	ldr	r0, [r7, #12]
 8001d68:	f000 f8b1 	bl	8001ece <_ZNKSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE4sizeEv>
 8001d6c:	4604      	mov	r4, r0
 8001d6e:	68f8      	ldr	r0, [r7, #12]
 8001d70:	f000 f8ad 	bl	8001ece <_ZNKSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE4sizeEv>
 8001d74:	4603      	mov	r3, r0
 8001d76:	613b      	str	r3, [r7, #16]
 8001d78:	f107 0208 	add.w	r2, r7, #8
 8001d7c:	f107 0310 	add.w	r3, r7, #16
 8001d80:	4611      	mov	r1, r2
 8001d82:	4618      	mov	r0, r3
 8001d84:	f000 f8b3 	bl	8001eee <_ZSt3maxIjERKT_S2_S2_>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4423      	add	r3, r4
 8001d8e:	617b      	str	r3, [r7, #20]
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 8001d90:	68f8      	ldr	r0, [r7, #12]
 8001d92:	f000 f89c 	bl	8001ece <_ZNKSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE4sizeEv>
 8001d96:	4602      	mov	r2, r0
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d306      	bcc.n	8001dac <_ZNKSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE12_M_check_lenEjPKc+0x7a>
 8001d9e:	68f8      	ldr	r0, [r7, #12]
 8001da0:	f000 f884 	bl	8001eac <_ZNKSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE8max_sizeEv>
 8001da4:	4602      	mov	r2, r0
 8001da6:	697b      	ldr	r3, [r7, #20]
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d904      	bls.n	8001db6 <_ZNKSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE12_M_check_lenEjPKc+0x84>
 8001dac:	68f8      	ldr	r0, [r7, #12]
 8001dae:	f000 f87d 	bl	8001eac <_ZNKSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE8max_sizeEv>
 8001db2:	4603      	mov	r3, r0
 8001db4:	e000      	b.n	8001db8 <_ZNKSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE12_M_check_lenEjPKc+0x86>
 8001db6:	697b      	ldr	r3, [r7, #20]
      }
 8001db8:	4618      	mov	r0, r3
 8001dba:	371c      	adds	r7, #28
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd90      	pop	{r4, r7, pc}

08001dc0 <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b084      	sub	sp, #16
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 8001dc8:	687a      	ldr	r2, [r7, #4]
 8001dca:	f107 030c 	add.w	r3, r7, #12
 8001dce:	4611      	mov	r1, r2
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f7ff ff9e 	bl	8001d12 <_ZN9__gnu_cxx17__normal_iteratorIPPN12CasualNoises6Filter11ChannelFeedESt6vectorIS4_SaIS4_EEEC1ERKS5_>
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	4618      	mov	r0, r3
 8001dda:	3710      	adds	r7, #16
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}

08001de0 <_ZN9__gnu_cxxmiIPPN12CasualNoises6Filter11ChannelFeedESt6vectorIS4_SaIS4_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSC_SF_>:
    { return __lhs.base() - __rhs.base(); }

  template<typename _Iterator, typename _Container>
    _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
    inline typename __normal_iterator<_Iterator, _Container>::difference_type
    operator-(const __normal_iterator<_Iterator, _Container>& __lhs,
 8001de0:	b590      	push	{r4, r7, lr}
 8001de2:	b083      	sub	sp, #12
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	6039      	str	r1, [r7, #0]
	      const __normal_iterator<_Iterator, _Container>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() - __rhs.base(); }
 8001dea:	6878      	ldr	r0, [r7, #4]
 8001dec:	f000 f83a 	bl	8001e64 <_ZNK9__gnu_cxx17__normal_iteratorIPPN12CasualNoises6Filter11ChannelFeedESt6vectorIS4_SaIS4_EEE4baseEv>
 8001df0:	4603      	mov	r3, r0
 8001df2:	681c      	ldr	r4, [r3, #0]
 8001df4:	6838      	ldr	r0, [r7, #0]
 8001df6:	f000 f835 	bl	8001e64 <_ZNK9__gnu_cxx17__normal_iteratorIPPN12CasualNoises6Filter11ChannelFeedESt6vectorIS4_SaIS4_EEE4baseEv>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	1ae3      	subs	r3, r4, r3
 8001e00:	109b      	asrs	r3, r3, #2
 8001e02:	4618      	mov	r0, r3
 8001e04:	370c      	adds	r7, #12
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd90      	pop	{r4, r7, pc}

08001e0a <_ZNSt12_Vector_baseIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE11_M_allocateEj>:
      _M_allocate(size_t __n)
 8001e0a:	b580      	push	{r7, lr}
 8001e0c:	b084      	sub	sp, #16
 8001e0e:	af00      	add	r7, sp, #0
 8001e10:	6078      	str	r0, [r7, #4]
 8001e12:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d00b      	beq.n	8001e32 <_ZNSt12_Vector_baseIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE11_M_allocateEj+0x28>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	60fb      	str	r3, [r7, #12]
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	60bb      	str	r3, [r7, #8]
      { return __a.allocate(__n); }
 8001e22:	2200      	movs	r2, #0
 8001e24:	68b9      	ldr	r1, [r7, #8]
 8001e26:	68f8      	ldr	r0, [r7, #12]
 8001e28:	f000 f8d2 	bl	8001fd0 <_ZNSt15__new_allocatorIPN12CasualNoises6Filter11ChannelFeedEE8allocateEjPKv>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	bf00      	nop
 8001e30:	e000      	b.n	8001e34 <_ZNSt12_Vector_baseIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE11_M_allocateEj+0x2a>
 8001e32:	2300      	movs	r3, #0
      }
 8001e34:	4618      	mov	r0, r3
 8001e36:	3710      	adds	r7, #16
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}

08001e3c <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE11_S_relocateEPS3_S6_S6_RS4_>:
      _S_relocate(pointer __first, pointer __last, pointer __result,
 8001e3c:	b590      	push	{r4, r7, lr}
 8001e3e:	b087      	sub	sp, #28
 8001e40:	af02      	add	r7, sp, #8
 8001e42:	60f8      	str	r0, [r7, #12]
 8001e44:	60b9      	str	r1, [r7, #8]
 8001e46:	607a      	str	r2, [r7, #4]
 8001e48:	603b      	str	r3, [r7, #0]
	return _S_do_relocate(__first, __last, __result, __alloc, __do_it{});
 8001e4a:	f88d 4000 	strb.w	r4, [sp]
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	687a      	ldr	r2, [r7, #4]
 8001e52:	68b9      	ldr	r1, [r7, #8]
 8001e54:	68f8      	ldr	r0, [r7, #12]
 8001e56:	f000 f85e 	bl	8001f16 <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE14_S_do_relocateEPS3_S6_S6_RS4_St17integral_constantIbLb1EE>
 8001e5a:	4603      	mov	r3, r0
      }
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	3714      	adds	r7, #20
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd90      	pop	{r4, r7, pc}

08001e64 <_ZNK9__gnu_cxx17__normal_iteratorIPPN12CasualNoises6Filter11ChannelFeedESt6vectorIS4_SaIS4_EEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8001e64:	b480      	push	{r7}
 8001e66:	b083      	sub	sp, #12
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	4618      	mov	r0, r3
 8001e70:	370c      	adds	r7, #12
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr

08001e7a <_ZSt34__uninitialized_move_if_noexcept_aIPPN12CasualNoises6Filter11ChannelFeedES4_SaIS3_EET0_T_S7_S6_RT1_>:

  template<typename _InputIterator, typename _ForwardIterator,
	   typename _Allocator>
    _GLIBCXX20_CONSTEXPR
    inline _ForwardIterator
    __uninitialized_move_if_noexcept_a(_InputIterator __first,
 8001e7a:	b590      	push	{r4, r7, lr}
 8001e7c:	b085      	sub	sp, #20
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	60f8      	str	r0, [r7, #12]
 8001e82:	60b9      	str	r1, [r7, #8]
 8001e84:	607a      	str	r2, [r7, #4]
 8001e86:	603b      	str	r3, [r7, #0]
				       _InputIterator __last,
				       _ForwardIterator __result,
				       _Allocator& __alloc)
    {
      return std::__uninitialized_copy_a
	(_GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__first),
 8001e88:	68f8      	ldr	r0, [r7, #12]
 8001e8a:	f000 f856 	bl	8001f3a <_ZSt32__make_move_if_noexcept_iteratorIPN12CasualNoises6Filter11ChannelFeedESt13move_iteratorIPS3_EET0_PT_>
 8001e8e:	4604      	mov	r4, r0
 8001e90:	68b8      	ldr	r0, [r7, #8]
 8001e92:	f000 f852 	bl	8001f3a <_ZSt32__make_move_if_noexcept_iteratorIPN12CasualNoises6Filter11ChannelFeedESt13move_iteratorIPS3_EET0_PT_>
 8001e96:	4601      	mov	r1, r0
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	687a      	ldr	r2, [r7, #4]
 8001e9c:	4620      	mov	r0, r4
 8001e9e:	f000 f85b 	bl	8001f58 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPPN12CasualNoises6Filter11ChannelFeedEES5_S4_ET0_T_S8_S7_RSaIT1_E>
 8001ea2:	4603      	mov	r3, r0
	 _GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__last), __result, __alloc);
    }
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	3714      	adds	r7, #20
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd90      	pop	{r4, r7, pc}

08001eac <_ZNKSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f000 f87f 	bl	8001fba <_ZNKSt12_Vector_baseIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE19_M_get_Tp_allocatorEv>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f000 f85b 	bl	8001f7a <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE11_S_max_sizeERKS4_>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	3708      	adds	r7, #8
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}

08001ece <_ZNKSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 8001ece:	b480      	push	{r7}
 8001ed0:	b083      	sub	sp, #12
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	685a      	ldr	r2, [r3, #4]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	1ad3      	subs	r3, r2, r3
 8001ee0:	109b      	asrs	r3, r3, #2
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	370c      	adds	r7, #12
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr

08001eee <_ZSt3maxIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 8001eee:	b480      	push	{r7}
 8001ef0:	b083      	sub	sp, #12
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	6078      	str	r0, [r7, #4]
 8001ef6:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	429a      	cmp	r2, r3
 8001f02:	d201      	bcs.n	8001f08 <_ZSt3maxIjERKT_S2_S2_+0x1a>
	return __b;
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	e000      	b.n	8001f0a <_ZSt3maxIjERKT_S2_S2_+0x1c>
      return __a;
 8001f08:	687b      	ldr	r3, [r7, #4]
    }
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	370c      	adds	r7, #12
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f14:	4770      	bx	lr

08001f16 <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE14_S_do_relocateEPS3_S6_S6_RS4_St17integral_constantIbLb1EE>:
      _S_do_relocate(pointer __first, pointer __last, pointer __result,
 8001f16:	b580      	push	{r7, lr}
 8001f18:	b084      	sub	sp, #16
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	60f8      	str	r0, [r7, #12]
 8001f1e:	60b9      	str	r1, [r7, #8]
 8001f20:	607a      	str	r2, [r7, #4]
 8001f22:	603b      	str	r3, [r7, #0]
	return std::__relocate_a(__first, __last, __result, __alloc);
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	687a      	ldr	r2, [r7, #4]
 8001f28:	68b9      	ldr	r1, [r7, #8]
 8001f2a:	68f8      	ldr	r0, [r7, #12]
 8001f2c:	f000 f879 	bl	8002022 <_ZSt12__relocate_aIPPN12CasualNoises6Filter11ChannelFeedES4_SaIS3_EET0_T_S7_S6_RT1_>
 8001f30:	4603      	mov	r3, r0
      }
 8001f32:	4618      	mov	r0, r3
 8001f34:	3710      	adds	r7, #16
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}

08001f3a <_ZSt32__make_move_if_noexcept_iteratorIPN12CasualNoises6Filter11ChannelFeedESt13move_iteratorIPS3_EET0_PT_>:
  // returning a constant iterator when we don't want to move.
  template<typename _Tp, typename _ReturnType
    = __conditional_t<__move_if_noexcept_cond<_Tp>::value,
		      const _Tp*, move_iterator<_Tp*>>>
    inline _GLIBCXX17_CONSTEXPR _ReturnType
    __make_move_if_noexcept_iterator(_Tp* __i)
 8001f3a:	b580      	push	{r7, lr}
 8001f3c:	b084      	sub	sp, #16
 8001f3e:	af00      	add	r7, sp, #0
 8001f40:	6078      	str	r0, [r7, #4]
    { return _ReturnType(__i); }
 8001f42:	f107 030c 	add.w	r3, r7, #12
 8001f46:	6879      	ldr	r1, [r7, #4]
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f000 f887 	bl	800205c <_ZNSt13move_iteratorIPPN12CasualNoises6Filter11ChannelFeedEEC1ES4_>
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	4618      	mov	r0, r3
 8001f52:	3710      	adds	r7, #16
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}

08001f58 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPPN12CasualNoises6Filter11ChannelFeedEES5_S4_ET0_T_S8_S7_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b084      	sub	sp, #16
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	60f8      	str	r0, [r7, #12]
 8001f60:	60b9      	str	r1, [r7, #8]
 8001f62:	607a      	str	r2, [r7, #4]
 8001f64:	603b      	str	r3, [r7, #0]
      return std::uninitialized_copy(__first, __last, __result);
 8001f66:	687a      	ldr	r2, [r7, #4]
 8001f68:	68b9      	ldr	r1, [r7, #8]
 8001f6a:	68f8      	ldr	r0, [r7, #12]
 8001f6c:	f000 f888 	bl	8002080 <_ZSt18uninitialized_copyISt13move_iteratorIPPN12CasualNoises6Filter11ChannelFeedEES5_ET0_T_S8_S7_>
 8001f70:	4603      	mov	r3, r0
    }
 8001f72:	4618      	mov	r0, r3
 8001f74:	3710      	adds	r7, #16
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}

08001f7a <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE11_S_max_sizeERKS4_>:
	      __N("cannot create std::vector larger than max_size()"));
	return __n;
      }

      static _GLIBCXX20_CONSTEXPR size_type
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 8001f7a:	b580      	push	{r7, lr}
 8001f7c:	b088      	sub	sp, #32
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	6078      	str	r0, [r7, #4]
      {
	// std::distance(begin(), end()) cannot be greater than PTRDIFF_MAX,
	// and realistically we can't store more than PTRDIFF_MAX/sizeof(T)
	// (even if std::allocator_traits::max_size says we can).
	const size_t __diffmax
 8001f82:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
 8001f86:	613b      	str	r3, [r7, #16]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	61fb      	str	r3, [r7, #28]
 8001f8c:	69fb      	ldr	r3, [r7, #28]
 8001f8e:	61bb      	str	r3, [r7, #24]
 8001f90:	69bb      	ldr	r3, [r7, #24]
 8001f92:	617b      	str	r3, [r7, #20]
      __attribute__((__always_inline__))
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8001f94:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
      { return _M_max_size(); }
 8001f98:	bf00      	nop
	return __a.max_size();
 8001f9a:	bf00      	nop
	  = __gnu_cxx::__numeric_traits<ptrdiff_t>::__max / sizeof(_Tp);
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 8001f9c:	60fb      	str	r3, [r7, #12]
	return (std::min)(__diffmax, __allocmax);
 8001f9e:	f107 020c 	add.w	r2, r7, #12
 8001fa2:	f107 0310 	add.w	r3, r7, #16
 8001fa6:	4611      	mov	r1, r2
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f000 f87d 	bl	80020a8 <_ZSt3minIjERKT_S2_S2_>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	681b      	ldr	r3, [r3, #0]
      }
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3720      	adds	r7, #32
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}

08001fba <_ZNKSt12_Vector_baseIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 8001fba:	b480      	push	{r7}
 8001fbc:	b083      	sub	sp, #12
 8001fbe:	af00      	add	r7, sp, #0
 8001fc0:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	370c      	adds	r7, #12
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr

08001fd0 <_ZNSt15__new_allocatorIPN12CasualNoises6Filter11ChannelFeedEE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b086      	sub	sp, #24
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	60f8      	str	r0, [r7, #12]
 8001fd8:	60b9      	str	r1, [r7, #8]
 8001fda:	607a      	str	r2, [r7, #4]
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	617b      	str	r3, [r7, #20]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8001fe0:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
	if (__builtin_expect(__n > this->_M_max_size(), false))
 8001fe4:	68bb      	ldr	r3, [r7, #8]
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	bf8c      	ite	hi
 8001fea:	2301      	movhi	r3, #1
 8001fec:	2300      	movls	r3, #0
 8001fee:	b2db      	uxtb	r3, r3
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	bf14      	ite	ne
 8001ff4:	2301      	movne	r3, #1
 8001ff6:	2300      	moveq	r3, #0
 8001ff8:	b2db      	uxtb	r3, r3
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d007      	beq.n	800200e <_ZNSt15__new_allocatorIPN12CasualNoises6Filter11ChannelFeedEE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 8001ffe:	68bb      	ldr	r3, [r7, #8]
 8002000:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002004:	d301      	bcc.n	800200a <_ZNSt15__new_allocatorIPN12CasualNoises6Filter11ChannelFeedEE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 8002006:	f015 ffbd 	bl	8017f84 <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 800200a:	f015 ffb8 	bl	8017f7e <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 800200e:	68bb      	ldr	r3, [r7, #8]
 8002010:	009b      	lsls	r3, r3, #2
 8002012:	4618      	mov	r0, r3
 8002014:	f015 ffa2 	bl	8017f5c <_Znwj>
 8002018:	4603      	mov	r3, r0
      }
 800201a:	4618      	mov	r0, r3
 800201c:	3718      	adds	r7, #24
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}

08002022 <_ZSt12__relocate_aIPPN12CasualNoises6Filter11ChannelFeedES4_SaIS3_EET0_T_S7_S6_RT1_>:

  template <typename _InputIterator, typename _ForwardIterator,
	    typename _Allocator>
    _GLIBCXX20_CONSTEXPR
    inline _ForwardIterator
    __relocate_a(_InputIterator __first, _InputIterator __last,
 8002022:	b5b0      	push	{r4, r5, r7, lr}
 8002024:	b084      	sub	sp, #16
 8002026:	af00      	add	r7, sp, #0
 8002028:	60f8      	str	r0, [r7, #12]
 800202a:	60b9      	str	r1, [r7, #8]
 800202c:	607a      	str	r2, [r7, #4]
 800202e:	603b      	str	r3, [r7, #0]
		 _ForwardIterator __result, _Allocator& __alloc)
    noexcept(noexcept(__relocate_a_1(std::__niter_base(__first),
				     std::__niter_base(__last),
				     std::__niter_base(__result), __alloc)))
    {
      return std::__relocate_a_1(std::__niter_base(__first),
 8002030:	68f8      	ldr	r0, [r7, #12]
 8002032:	f000 f84d 	bl	80020d0 <_ZSt12__niter_baseIPPN12CasualNoises6Filter11ChannelFeedEET_S5_>
 8002036:	4604      	mov	r4, r0
 8002038:	68b8      	ldr	r0, [r7, #8]
 800203a:	f000 f849 	bl	80020d0 <_ZSt12__niter_baseIPPN12CasualNoises6Filter11ChannelFeedEET_S5_>
 800203e:	4605      	mov	r5, r0
 8002040:	6878      	ldr	r0, [r7, #4]
 8002042:	f000 f845 	bl	80020d0 <_ZSt12__niter_baseIPPN12CasualNoises6Filter11ChannelFeedEET_S5_>
 8002046:	4602      	mov	r2, r0
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	4629      	mov	r1, r5
 800204c:	4620      	mov	r0, r4
 800204e:	f000 f84a 	bl	80020e6 <_ZSt14__relocate_a_1IPN12CasualNoises6Filter11ChannelFeedES3_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS6_E4typeES8_S8_S8_RSaIT0_E>
 8002052:	4603      	mov	r3, r0
				 std::__niter_base(__last),
				 std::__niter_base(__result), __alloc);
    }
 8002054:	4618      	mov	r0, r3
 8002056:	3710      	adds	r7, #16
 8002058:	46bd      	mov	sp, r7
 800205a:	bdb0      	pop	{r4, r5, r7, pc}

0800205c <_ZNSt13move_iteratorIPPN12CasualNoises6Filter11ChannelFeedEEC1ES4_>:
      move_iterator(iterator_type __i)
 800205c:	b580      	push	{r7, lr}
 800205e:	b082      	sub	sp, #8
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
 8002064:	6039      	str	r1, [r7, #0]
      : _M_current(std::move(__i)) { }
 8002066:	463b      	mov	r3, r7
 8002068:	4618      	mov	r0, r3
 800206a:	f000 f85a 	bl	8002122 <_ZSt4moveIRPPN12CasualNoises6Filter11ChannelFeedEEONSt16remove_referenceIT_E4typeEOS7_>
 800206e:	4603      	mov	r3, r0
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	601a      	str	r2, [r3, #0]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	4618      	mov	r0, r3
 800207a:	3708      	adds	r7, #8
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}

08002080 <_ZSt18uninitialized_copyISt13move_iteratorIPPN12CasualNoises6Filter11ChannelFeedEES5_ET0_T_S8_S7_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8002080:	b580      	push	{r7, lr}
 8002082:	b086      	sub	sp, #24
 8002084:	af00      	add	r7, sp, #0
 8002086:	60f8      	str	r0, [r7, #12]
 8002088:	60b9      	str	r1, [r7, #8]
 800208a:	607a      	str	r2, [r7, #4]
      const bool __can_memmove = __is_trivial(_ValueType1);
 800208c:	2301      	movs	r3, #1
 800208e:	75fb      	strb	r3, [r7, #23]
      const bool __assignable
 8002090:	2301      	movs	r3, #1
 8002092:	75bb      	strb	r3, [r7, #22]
	__uninit_copy(__first, __last, __result);
 8002094:	687a      	ldr	r2, [r7, #4]
 8002096:	68b9      	ldr	r1, [r7, #8]
 8002098:	68f8      	ldr	r0, [r7, #12]
 800209a:	f000 f84d 	bl	8002138 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPPN12CasualNoises6Filter11ChannelFeedEES7_EET0_T_SA_S9_>
 800209e:	4603      	mov	r3, r0
    }
 80020a0:	4618      	mov	r0, r3
 80020a2:	3718      	adds	r7, #24
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}

080020a8 <_ZSt3minIjERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	681a      	ldr	r2, [r3, #0]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	429a      	cmp	r2, r3
 80020bc:	d201      	bcs.n	80020c2 <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	e000      	b.n	80020c4 <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 80020c2:	687b      	ldr	r3, [r7, #4]
    }
 80020c4:	4618      	mov	r0, r3
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr

080020d0 <_ZSt12__niter_baseIPPN12CasualNoises6Filter11ChannelFeedEET_S5_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the __normal_iterator wrapper. See copy, fill, ...
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __niter_base(_Iterator __it)
 80020d0:	b480      	push	{r7}
 80020d2:	b083      	sub	sp, #12
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
    _GLIBCXX_NOEXCEPT_IF(std::is_nothrow_copy_constructible<_Iterator>::value)
    { return __it; }
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	4618      	mov	r0, r3
 80020dc:	370c      	adds	r7, #12
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr

080020e6 <_ZSt14__relocate_a_1IPN12CasualNoises6Filter11ChannelFeedES3_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS6_E4typeES8_S8_S8_RSaIT0_E>:
    __relocate_a_1(_Tp* __first, _Tp* __last,
 80020e6:	b580      	push	{r7, lr}
 80020e8:	b086      	sub	sp, #24
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	60f8      	str	r0, [r7, #12]
 80020ee:	60b9      	str	r1, [r7, #8]
 80020f0:	607a      	str	r2, [r7, #4]
 80020f2:	603b      	str	r3, [r7, #0]
      ptrdiff_t __count = __last - __first;
 80020f4:	68ba      	ldr	r2, [r7, #8]
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	1ad3      	subs	r3, r2, r3
 80020fa:	109b      	asrs	r3, r3, #2
 80020fc:	617b      	str	r3, [r7, #20]
      if (__count > 0)
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	2b00      	cmp	r3, #0
 8002102:	dd06      	ble.n	8002112 <_ZSt14__relocate_a_1IPN12CasualNoises6Filter11ChannelFeedES3_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS6_E4typeES8_S8_S8_RSaIT0_E+0x2c>
	  __builtin_memmove(__result, __first, __count * sizeof(_Tp));
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	009b      	lsls	r3, r3, #2
 8002108:	461a      	mov	r2, r3
 800210a:	68f9      	ldr	r1, [r7, #12]
 800210c:	6878      	ldr	r0, [r7, #4]
 800210e:	f017 fde7 	bl	8019ce0 <memmove>
      return __result + __count;
 8002112:	697b      	ldr	r3, [r7, #20]
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	687a      	ldr	r2, [r7, #4]
 8002118:	4413      	add	r3, r2
    }
 800211a:	4618      	mov	r0, r3
 800211c:	3718      	adds	r7, #24
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}

08002122 <_ZSt4moveIRPPN12CasualNoises6Filter11ChannelFeedEEONSt16remove_referenceIT_E4typeEOS7_>:
    move(_Tp&& __t) noexcept
 8002122:	b480      	push	{r7}
 8002124:	b083      	sub	sp, #12
 8002126:	af00      	add	r7, sp, #0
 8002128:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	4618      	mov	r0, r3
 800212e:	370c      	adds	r7, #12
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr

08002138 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPPN12CasualNoises6Filter11ChannelFeedEES7_EET0_T_SA_S9_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8002138:	b580      	push	{r7, lr}
 800213a:	b084      	sub	sp, #16
 800213c:	af00      	add	r7, sp, #0
 800213e:	60f8      	str	r0, [r7, #12]
 8002140:	60b9      	str	r1, [r7, #8]
 8002142:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 8002144:	687a      	ldr	r2, [r7, #4]
 8002146:	68b9      	ldr	r1, [r7, #8]
 8002148:	68f8      	ldr	r0, [r7, #12]
 800214a:	f000 f805 	bl	8002158 <_ZSt4copyISt13move_iteratorIPPN12CasualNoises6Filter11ChannelFeedEES5_ET0_T_S8_S7_>
 800214e:	4603      	mov	r3, r0
 8002150:	4618      	mov	r0, r3
 8002152:	3710      	adds	r7, #16
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}

08002158 <_ZSt4copyISt13move_iteratorIPPN12CasualNoises6Filter11ChannelFeedEES5_ET0_T_S8_S7_>:
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    _GLIBCXX20_CONSTEXPR
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 8002158:	b590      	push	{r4, r7, lr}
 800215a:	b085      	sub	sp, #20
 800215c:	af00      	add	r7, sp, #0
 800215e:	60f8      	str	r0, [r7, #12]
 8002160:	60b9      	str	r1, [r7, #8]
 8002162:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::reference>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8002164:	68f8      	ldr	r0, [r7, #12]
 8002166:	f000 f80f 	bl	8002188 <_ZSt12__miter_baseIPPN12CasualNoises6Filter11ChannelFeedEEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 800216a:	4604      	mov	r4, r0
 800216c:	68b8      	ldr	r0, [r7, #8]
 800216e:	f000 f80b 	bl	8002188 <_ZSt12__miter_baseIPPN12CasualNoises6Filter11ChannelFeedEEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 8002172:	4603      	mov	r3, r0
 8002174:	687a      	ldr	r2, [r7, #4]
 8002176:	4619      	mov	r1, r3
 8002178:	4620      	mov	r0, r4
 800217a:	f000 f816 	bl	80021aa <_ZSt13__copy_move_aILb1EPPN12CasualNoises6Filter11ChannelFeedES4_ET1_T0_S6_S5_>
 800217e:	4603      	mov	r3, r0
    }
 8002180:	4618      	mov	r0, r3
 8002182:	3714      	adds	r7, #20
 8002184:	46bd      	mov	sp, r7
 8002186:	bd90      	pop	{r4, r7, pc}

08002188 <_ZSt12__miter_baseIPPN12CasualNoises6Filter11ChannelFeedEEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>:
    };

  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    auto
    __miter_base(move_iterator<_Iterator> __it)
 8002188:	b580      	push	{r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
    -> decltype(__miter_base(__it.base()))
    { return __miter_base(__it.base()); }
 8002190:	1d3b      	adds	r3, r7, #4
 8002192:	4618      	mov	r0, r3
 8002194:	f000 f82c 	bl	80021f0 <_ZNKSt13move_iteratorIPPN12CasualNoises6Filter11ChannelFeedEE4baseEv>
 8002198:	4603      	mov	r3, r0
 800219a:	4618      	mov	r0, r3
 800219c:	f000 f834 	bl	8002208 <_ZSt12__miter_baseIPPN12CasualNoises6Filter11ChannelFeedEET_S5_>
 80021a0:	4603      	mov	r3, r0
 80021a2:	4618      	mov	r0, r3
 80021a4:	3708      	adds	r7, #8
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}

080021aa <_ZSt13__copy_move_aILb1EPPN12CasualNoises6Filter11ChannelFeedES4_ET1_T0_S6_S5_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 80021aa:	b5b0      	push	{r4, r5, r7, lr}
 80021ac:	b084      	sub	sp, #16
 80021ae:	af00      	add	r7, sp, #0
 80021b0:	60f8      	str	r0, [r7, #12]
 80021b2:	60b9      	str	r1, [r7, #8]
 80021b4:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 80021b6:	68f8      	ldr	r0, [r7, #12]
 80021b8:	f7ff ff8a 	bl	80020d0 <_ZSt12__niter_baseIPPN12CasualNoises6Filter11ChannelFeedEET_S5_>
 80021bc:	4604      	mov	r4, r0
 80021be:	68b8      	ldr	r0, [r7, #8]
 80021c0:	f7ff ff86 	bl	80020d0 <_ZSt12__niter_baseIPPN12CasualNoises6Filter11ChannelFeedEET_S5_>
 80021c4:	4605      	mov	r5, r0
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	4618      	mov	r0, r3
 80021ca:	f7ff ff81 	bl	80020d0 <_ZSt12__niter_baseIPPN12CasualNoises6Filter11ChannelFeedEET_S5_>
 80021ce:	4603      	mov	r3, r0
 80021d0:	461a      	mov	r2, r3
 80021d2:	4629      	mov	r1, r5
 80021d4:	4620      	mov	r0, r4
 80021d6:	f000 f822 	bl	800221e <_ZSt14__copy_move_a1ILb1EPPN12CasualNoises6Filter11ChannelFeedES4_ET1_T0_S6_S5_>
 80021da:	4602      	mov	r2, r0
 80021dc:	1d3b      	adds	r3, r7, #4
 80021de:	4611      	mov	r1, r2
 80021e0:	4618      	mov	r0, r3
 80021e2:	f000 f82c 	bl	800223e <_ZSt12__niter_wrapIPPN12CasualNoises6Filter11ChannelFeedEET_RKS5_S5_>
 80021e6:	4603      	mov	r3, r0
    }
 80021e8:	4618      	mov	r0, r3
 80021ea:	3710      	adds	r7, #16
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bdb0      	pop	{r4, r5, r7, pc}

080021f0 <_ZNKSt13move_iteratorIPPN12CasualNoises6Filter11ChannelFeedEE4baseEv>:
      base() const
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4618      	mov	r0, r3
 80021fe:	370c      	adds	r7, #12
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr

08002208 <_ZSt12__miter_baseIPPN12CasualNoises6Filter11ChannelFeedEET_S5_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __miter_base(_Iterator __it)
 8002208:	b480      	push	{r7}
 800220a:	b083      	sub	sp, #12
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
    { return __it; }
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	4618      	mov	r0, r3
 8002214:	370c      	adds	r7, #12
 8002216:	46bd      	mov	sp, r7
 8002218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221c:	4770      	bx	lr

0800221e <_ZSt14__copy_move_a1ILb1EPPN12CasualNoises6Filter11ChannelFeedES4_ET1_T0_S6_S5_>:
    __copy_move_a1(_II __first, _II __last, _OI __result)
 800221e:	b580      	push	{r7, lr}
 8002220:	b084      	sub	sp, #16
 8002222:	af00      	add	r7, sp, #0
 8002224:	60f8      	str	r0, [r7, #12]
 8002226:	60b9      	str	r1, [r7, #8]
 8002228:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 800222a:	687a      	ldr	r2, [r7, #4]
 800222c:	68b9      	ldr	r1, [r7, #8]
 800222e:	68f8      	ldr	r0, [r7, #12]
 8002230:	f000 f811 	bl	8002256 <_ZSt14__copy_move_a2ILb1EPPN12CasualNoises6Filter11ChannelFeedES4_ET1_T0_S6_S5_>
 8002234:	4603      	mov	r3, r0
 8002236:	4618      	mov	r0, r3
 8002238:	3710      	adds	r7, #16
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}

0800223e <_ZSt12__niter_wrapIPPN12CasualNoises6Filter11ChannelFeedEET_RKS5_S5_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 800223e:	b480      	push	{r7}
 8002240:	b083      	sub	sp, #12
 8002242:	af00      	add	r7, sp, #0
 8002244:	6078      	str	r0, [r7, #4]
 8002246:	6039      	str	r1, [r7, #0]
    { return __res; }
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	4618      	mov	r0, r3
 800224c:	370c      	adds	r7, #12
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr

08002256 <_ZSt14__copy_move_a2ILb1EPPN12CasualNoises6Filter11ChannelFeedES4_ET1_T0_S6_S5_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8002256:	b580      	push	{r7, lr}
 8002258:	b084      	sub	sp, #16
 800225a:	af00      	add	r7, sp, #0
 800225c:	60f8      	str	r0, [r7, #12]
 800225e:	60b9      	str	r1, [r7, #8]
 8002260:	607a      	str	r2, [r7, #4]
			      _Category>::__copy_m(__first, __last, __result);
 8002262:	687a      	ldr	r2, [r7, #4]
 8002264:	68b9      	ldr	r1, [r7, #8]
 8002266:	68f8      	ldr	r0, [r7, #12]
 8002268:	f000 f805 	bl	8002276 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPN12CasualNoises6Filter11ChannelFeedES6_EEPT0_PT_SA_S8_>
 800226c:	4603      	mov	r3, r0
    }
 800226e:	4618      	mov	r0, r3
 8002270:	3710      	adds	r7, #16
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}

08002276 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPN12CasualNoises6Filter11ChannelFeedES6_EEPT0_PT_SA_S8_>:
	__copy_m(_Tp* __first, _Tp* __last, _Up* __result)
 8002276:	b580      	push	{r7, lr}
 8002278:	b086      	sub	sp, #24
 800227a:	af00      	add	r7, sp, #0
 800227c:	60f8      	str	r0, [r7, #12]
 800227e:	60b9      	str	r1, [r7, #8]
 8002280:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8002282:	68ba      	ldr	r2, [r7, #8]
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	1ad3      	subs	r3, r2, r3
 8002288:	109b      	asrs	r3, r3, #2
 800228a:	617b      	str	r3, [r7, #20]
	  if (__builtin_expect(_Num > 1, true))
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	2b01      	cmp	r3, #1
 8002290:	bfcc      	ite	gt
 8002292:	2301      	movgt	r3, #1
 8002294:	2300      	movle	r3, #0
 8002296:	b2db      	uxtb	r3, r3
 8002298:	2b00      	cmp	r3, #0
 800229a:	d007      	beq.n	80022ac <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPN12CasualNoises6Filter11ChannelFeedES6_EEPT0_PT_SA_S8_+0x36>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 800229c:	697b      	ldr	r3, [r7, #20]
 800229e:	009b      	lsls	r3, r3, #2
 80022a0:	461a      	mov	r2, r3
 80022a2:	68f9      	ldr	r1, [r7, #12]
 80022a4:	6878      	ldr	r0, [r7, #4]
 80022a6:	f017 fd1b 	bl	8019ce0 <memmove>
 80022aa:	e006      	b.n	80022ba <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPN12CasualNoises6Filter11ChannelFeedES6_EEPT0_PT_SA_S8_+0x44>
	  else if (_Num == 1)
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	2b01      	cmp	r3, #1
 80022b0:	d103      	bne.n	80022ba <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPN12CasualNoises6Filter11ChannelFeedES6_EEPT0_PT_SA_S8_+0x44>
	      __assign_one(__result, __first);
 80022b2:	68f9      	ldr	r1, [r7, #12]
 80022b4:	6878      	ldr	r0, [r7, #4]
 80022b6:	f000 f808 	bl	80022ca <_ZNSt11__copy_moveILb1ELb0ESt26random_access_iterator_tagE12__assign_oneIPN12CasualNoises6Filter11ChannelFeedES6_EEvPT_PT0_>
	  return __result + _Num;
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	009b      	lsls	r3, r3, #2
 80022be:	687a      	ldr	r2, [r7, #4]
 80022c0:	4413      	add	r3, r2
	}
 80022c2:	4618      	mov	r0, r3
 80022c4:	3718      	adds	r7, #24
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}

080022ca <_ZNSt11__copy_moveILb1ELb0ESt26random_access_iterator_tagE12__assign_oneIPN12CasualNoises6Filter11ChannelFeedES6_EEvPT_PT0_>:
	__assign_one(_Tp* __to, _Up* __from)
 80022ca:	b580      	push	{r7, lr}
 80022cc:	b082      	sub	sp, #8
 80022ce:	af00      	add	r7, sp, #0
 80022d0:	6078      	str	r0, [r7, #4]
 80022d2:	6039      	str	r1, [r7, #0]
	{ *__to = std::move(*__from); }
 80022d4:	6838      	ldr	r0, [r7, #0]
 80022d6:	f7ff fb9e 	bl	8001a16 <_ZSt4moveIRPN12CasualNoises6Filter11ChannelFeedEEONSt16remove_referenceIT_E4typeEOS6_>
 80022da:	4603      	mov	r3, r0
 80022dc:	681a      	ldr	r2, [r3, #0]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	601a      	str	r2, [r3, #0]
 80022e2:	bf00      	nop
 80022e4:	3708      	adds	r7, #8
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}

080022ea <_ZN12CasualNoises6Filter19LinkwitzRileyFilter12calculateBPFEv>:
{

private:
	void calculateLPF() override;
	void calculateHPF() override;
	void calculateBPF() {};
 80022ea:	b480      	push	{r7}
 80022ec:	b083      	sub	sp, #12
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	6078      	str	r0, [r7, #4]
 80022f2:	bf00      	nop
 80022f4:	370c      	adds	r7, #12
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr

080022fe <_ZN12CasualNoises6Filter19LinkwitzRileyFilter12calculateBSFEv>:
	void calculateBSF() {};
 80022fe:	b480      	push	{r7}
 8002300:	b083      	sub	sp, #12
 8002302:	af00      	add	r7, sp, #0
 8002304:	6078      	str	r0, [r7, #4]
 8002306:	bf00      	nop
 8002308:	370c      	adds	r7, #12
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr
	...

08002314 <_ZN12CasualNoises6Filter19LinkwitzRileyFilter12calculateLPFEv>:
namespace Filter {

//#include "Core/Maths/MathsFunctions.h"

void LinkwitzRileyFilter::calculateLPF()
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b088      	sub	sp, #32
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
	float teta = pi * cutoff / sampleRate;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002322:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8002430 <_ZN12CasualNoises6Filter19LinkwitzRileyFilter12calculateLPFEv+0x11c>
 8002326:	ee67 6a87 	vmul.f32	s13, s15, s14
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	ed93 7a03 	vldr	s14, [r3, #12]
 8002330:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002334:	edc7 7a07 	vstr	s15, [r7, #28]
	float omega = pi * cutoff;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	edd3 7a01 	vldr	s15, [r3, #4]
 800233e:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8002430 <_ZN12CasualNoises6Filter19LinkwitzRileyFilter12calculateLPFEv+0x11c>
 8002342:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002346:	edc7 7a06 	vstr	s15, [r7, #24]
	float k = omega / std::tan(teta);
 800234a:	ed97 0a07 	vldr	s0, [r7, #28]
 800234e:	f7fe fdb5 	bl	8000ebc <_ZSt3tanf>
 8002352:	eef0 6a40 	vmov.f32	s13, s0
 8002356:	ed97 7a06 	vldr	s14, [r7, #24]
 800235a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800235e:	edc7 7a05 	vstr	s15, [r7, #20]
	float k_square = std::pow(k, 2.0f);
 8002362:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 8002366:	ed97 0a05 	vldr	s0, [r7, #20]
 800236a:	f7fe fd93 	bl	8000e94 <_ZSt3powff>
 800236e:	ed87 0a04 	vstr	s0, [r7, #16]
	float omega_square = std::pow(omega, 2.0f);
 8002372:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 8002376:	ed97 0a06 	vldr	s0, [r7, #24]
 800237a:	f7fe fd8b 	bl	8000e94 <_ZSt3powff>
 800237e:	ed87 0a03 	vstr	s0, [r7, #12]
	float sigma = k_square + omega_square + 2.0f * k * omega;
 8002382:	ed97 7a04 	vldr	s14, [r7, #16]
 8002386:	edd7 7a03 	vldr	s15, [r7, #12]
 800238a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800238e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002392:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002396:	edd7 7a06 	vldr	s15, [r7, #24]
 800239a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800239e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023a2:	edc7 7a02 	vstr	s15, [r7, #8]

	a0 = omega_square / sigma;
 80023a6:	edd7 6a03 	vldr	s13, [r7, #12]
 80023aa:	ed97 7a02 	vldr	s14, [r7, #8]
 80023ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	edc3 7a04 	vstr	s15, [r3, #16]
	a1 = 2.0f * a0;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	edd3 7a04 	vldr	s15, [r3, #16]
 80023be:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	edc3 7a05 	vstr	s15, [r3, #20]
	a2 = a0;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	691a      	ldr	r2, [r3, #16]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	619a      	str	r2, [r3, #24]
	b1 = (-2.0f * k_square + 2.0f * omega_square) / sigma;
 80023d0:	edd7 7a04 	vldr	s15, [r7, #16]
 80023d4:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 80023d8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80023dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80023e0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80023e4:	ee77 6a27 	vadd.f32	s13, s14, s15
 80023e8:	ed97 7a02 	vldr	s14, [r7, #8]
 80023ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	edc3 7a07 	vstr	s15, [r3, #28]
	b2 = (-2.0f * k * omega + k_square + omega_square) / sigma;
 80023f6:	edd7 7a05 	vldr	s15, [r7, #20]
 80023fa:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 80023fe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002402:	edd7 7a06 	vldr	s15, [r7, #24]
 8002406:	ee27 7a27 	vmul.f32	s14, s14, s15
 800240a:	edd7 7a04 	vldr	s15, [r7, #16]
 800240e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002412:	edd7 7a03 	vldr	s15, [r7, #12]
 8002416:	ee77 6a27 	vadd.f32	s13, s14, s15
 800241a:	ed97 7a02 	vldr	s14, [r7, #8]
 800241e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	edc3 7a08 	vstr	s15, [r3, #32]
}
 8002428:	bf00      	nop
 800242a:	3720      	adds	r7, #32
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}
 8002430:	40490fdb 	.word	0x40490fdb

08002434 <_ZN12CasualNoises6Filter19LinkwitzRileyFilter12calculateHPFEv>:

void LinkwitzRileyFilter::calculateHPF()
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b088      	sub	sp, #32
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
	float teta = pi * cutoff / sampleRate;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002442:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8002554 <_ZN12CasualNoises6Filter19LinkwitzRileyFilter12calculateHPFEv+0x120>
 8002446:	ee67 6a87 	vmul.f32	s13, s15, s14
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	ed93 7a03 	vldr	s14, [r3, #12]
 8002450:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002454:	edc7 7a07 	vstr	s15, [r7, #28]
	float omega = pi * cutoff;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	edd3 7a01 	vldr	s15, [r3, #4]
 800245e:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8002554 <_ZN12CasualNoises6Filter19LinkwitzRileyFilter12calculateHPFEv+0x120>
 8002462:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002466:	edc7 7a06 	vstr	s15, [r7, #24]
	float k = omega / std::tan(teta);
 800246a:	ed97 0a07 	vldr	s0, [r7, #28]
 800246e:	f7fe fd25 	bl	8000ebc <_ZSt3tanf>
 8002472:	eef0 6a40 	vmov.f32	s13, s0
 8002476:	ed97 7a06 	vldr	s14, [r7, #24]
 800247a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800247e:	edc7 7a05 	vstr	s15, [r7, #20]
	float k_square = std::pow(k, 2.0f);
 8002482:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 8002486:	ed97 0a05 	vldr	s0, [r7, #20]
 800248a:	f7fe fd03 	bl	8000e94 <_ZSt3powff>
 800248e:	ed87 0a04 	vstr	s0, [r7, #16]
	float omega_square = std::pow(omega, 2.0f);
 8002492:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 8002496:	ed97 0a06 	vldr	s0, [r7, #24]
 800249a:	f7fe fcfb 	bl	8000e94 <_ZSt3powff>
 800249e:	ed87 0a03 	vstr	s0, [r7, #12]
	float sigma = k_square + omega_square + 2.0f * k * omega;
 80024a2:	ed97 7a04 	vldr	s14, [r7, #16]
 80024a6:	edd7 7a03 	vldr	s15, [r7, #12]
 80024aa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80024ae:	edd7 7a05 	vldr	s15, [r7, #20]
 80024b2:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80024b6:	edd7 7a06 	vldr	s15, [r7, #24]
 80024ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024c2:	edc7 7a02 	vstr	s15, [r7, #8]

	a0 = k_square / sigma;
 80024c6:	edd7 6a04 	vldr	s13, [r7, #16]
 80024ca:	ed97 7a02 	vldr	s14, [r7, #8]
 80024ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	edc3 7a04 	vstr	s15, [r3, #16]
	a1 = -2.0f * a0;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	edd3 7a04 	vldr	s15, [r3, #16]
 80024de:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 80024e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	edc3 7a05 	vstr	s15, [r3, #20]
	a2 = a0;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	691a      	ldr	r2, [r3, #16]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	619a      	str	r2, [r3, #24]
	b1 = (-2.0f * k_square + 2.0f * omega_square) / sigma;
 80024f4:	edd7 7a04 	vldr	s15, [r7, #16]
 80024f8:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 80024fc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002500:	edd7 7a03 	vldr	s15, [r7, #12]
 8002504:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002508:	ee77 6a27 	vadd.f32	s13, s14, s15
 800250c:	ed97 7a02 	vldr	s14, [r7, #8]
 8002510:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	edc3 7a07 	vstr	s15, [r3, #28]
	b2 = (-2.0f * k * omega + k_square + omega_square) / sigma;
 800251a:	edd7 7a05 	vldr	s15, [r7, #20]
 800251e:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8002522:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002526:	edd7 7a06 	vldr	s15, [r7, #24]
 800252a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800252e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002532:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002536:	edd7 7a03 	vldr	s15, [r7, #12]
 800253a:	ee77 6a27 	vadd.f32	s13, s14, s15
 800253e:	ed97 7a02 	vldr	s14, [r7, #8]
 8002542:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	edc3 7a08 	vstr	s15, [r3, #32]
}
 800254c:	bf00      	nop
 800254e:	3720      	adds	r7, #32
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}
 8002554:	40490fdb 	.word	0x40490fdb

08002558 <_ZN12CasualNoises13W25Qxx_Driver13isDriverReadyEv>:
	uint32_t& operator[] (uint32_t index) override;

	HAL_StatusTypeDef	eraseAllDevices() override;
	HAL_StatusTypeDef 	flushSectorCache() override;

	bool				isDriverReady() override		{ return mDriverReady; }
 8002558:	b480      	push	{r7}
 800255a:	b083      	sub	sp, #12
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	7a1b      	ldrb	r3, [r3, #8]
 8002564:	4618      	mov	r0, r3
 8002566:	370c      	adds	r7, #12
 8002568:	46bd      	mov	sp, r7
 800256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256e:	4770      	bx	lr

08002570 <_ZN12CasualNoises13W25Qxx_Driver16getTotalCapacityEv>:
	uint32_t			getTotalCapacity() override		{ return mDeviceCapacity * mInitDataPtr->noOfDevices; }
 8002570:	b480      	push	{r7}
 8002572:	b083      	sub	sp, #12
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	695b      	ldr	r3, [r3, #20]
 800257c:	687a      	ldr	r2, [r7, #4]
 800257e:	6852      	ldr	r2, [r2, #4]
 8002580:	8812      	ldrh	r2, [r2, #0]
 8002582:	fb02 f303 	mul.w	r3, r2, r3
 8002586:	4618      	mov	r0, r3
 8002588:	370c      	adds	r7, #12
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr

08002592 <_ZN12CasualNoises13W25Qxx_Driver18outOfRangeDetectedEv>:

	bool				outOfRangeDetected() override	{ return mOutOfRangeDetected; }
 8002592:	b480      	push	{r7}
 8002594:	b083      	sub	sp, #12
 8002596:	af00      	add	r7, sp, #0
 8002598:	6078      	str	r0, [r7, #4]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025a0:	4618      	mov	r0, r3
 80025a2:	370c      	adds	r7, #12
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr

080025ac <_ZN12CasualNoises13W25Qxx_Driver14getNoOfDevicesEv>:

	uint32_t			getNoOfDevices() override		{ return mInitDataPtr->noOfDevices; }
 80025ac:	b480      	push	{r7}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	881b      	ldrh	r3, [r3, #0]
 80025ba:	4618      	mov	r0, r3
 80025bc:	370c      	adds	r7, #12
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr

080025c6 <_ZN12CasualNoises13W25Qxx_Driver17getDeviceCapacityEv>:
	uint32_t			getDeviceCapacity()	override	{ return mDeviceCapacity; }
 80025c6:	b480      	push	{r7}
 80025c8:	b083      	sub	sp, #12
 80025ca:	af00      	add	r7, sp, #0
 80025cc:	6078      	str	r0, [r7, #4]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	695b      	ldr	r3, [r3, #20]
 80025d2:	4618      	mov	r0, r3
 80025d4:	370c      	adds	r7, #12
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
	...

080025e0 <_ZN12CasualNoises10NVM_DriverC1Ev>:
} sNVM_DriverInitData;

/*
 * The NVM_Driver class
 */
class NVM_Driver
 80025e0:	b480      	push	{r7}
 80025e2:	b083      	sub	sp, #12
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
 80025e8:	4a04      	ldr	r2, [pc, #16]	@ (80025fc <_ZN12CasualNoises10NVM_DriverC1Ev+0x1c>)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	601a      	str	r2, [r3, #0]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	4618      	mov	r0, r3
 80025f2:	370c      	adds	r7, #12
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr
 80025fc:	0801be00 	.word	0x0801be00

08002600 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE>:
//==============================================================================
//          W25Qxx_Driver()
//
//  CasualNoises    31/03/2023  First implementation
//==============================================================================
W25Qxx_Driver::W25Qxx_Driver(const sNVM_DriverInitData* initDataPtr)
 8002600:	b580      	push	{r7, lr}
 8002602:	b08e      	sub	sp, #56	@ 0x38
 8002604:	af08      	add	r7, sp, #32
 8002606:	6078      	str	r0, [r7, #4]
 8002608:	6039      	str	r1, [r7, #0]
: mInitDataPtr(initDataPtr)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	4618      	mov	r0, r3
 800260e:	f7ff ffe7 	bl	80025e0 <_ZN12CasualNoises10NVM_DriverC1Ev>
 8002612:	4a94      	ldr	r2, [pc, #592]	@ (8002864 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x264>)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	601a      	str	r2, [r3, #0]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	683a      	ldr	r2, [r7, #0]
 800261c:	605a      	str	r2, [r3, #4]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2200      	movs	r2, #0
 8002622:	721a      	strb	r2, [r3, #8]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2200      	movs	r2, #0
 8002628:	615a      	str	r2, [r3, #20]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2200      	movs	r2, #0
 800262e:	619a      	str	r2, [r3, #24]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002636:	61da      	str	r2, [r3, #28]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2200      	movs	r2, #0
 800263c:	f883 2020 	strb.w	r2, [r3, #32]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2200      	movs	r2, #0
 8002644:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2200      	movs	r2, #0
 800264c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002656:	645a      	str	r2, [r3, #68]	@ 0x44
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2200      	movs	r2, #0
 800265c:	649a      	str	r2, [r3, #72]	@ 0x48
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002664:	64da      	str	r2, [r3, #76]	@ 0x4c
{

	// Disable all devices
	for (uint16_t i = 0; i < mInitDataPtr->noOfDevices; ++i)
 8002666:	2300      	movs	r3, #0
 8002668:	82fb      	strh	r3, [r7, #22]
 800266a:	e013      	b.n	8002694 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x94>
	{
		HAL_GPIO_WritePin(mInitDataPtr->deviceSelectPorts[i], mInitDataPtr->deviceSelectPins[i], GPIO_PIN_SET);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	685a      	ldr	r2, [r3, #4]
 8002670:	8afb      	ldrh	r3, [r7, #22]
 8002672:	009b      	lsls	r3, r3, #2
 8002674:	4413      	add	r3, r2
 8002676:	6858      	ldr	r0, [r3, #4]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	685a      	ldr	r2, [r3, #4]
 800267c:	8afb      	ldrh	r3, [r7, #22]
 800267e:	3310      	adds	r3, #16
 8002680:	005b      	lsls	r3, r3, #1
 8002682:	4413      	add	r3, r2
 8002684:	889b      	ldrh	r3, [r3, #4]
 8002686:	2201      	movs	r2, #1
 8002688:	4619      	mov	r1, r3
 800268a:	f00a fd95 	bl	800d1b8 <HAL_GPIO_WritePin>
	for (uint16_t i = 0; i < mInitDataPtr->noOfDevices; ++i)
 800268e:	8afb      	ldrh	r3, [r7, #22]
 8002690:	3301      	adds	r3, #1
 8002692:	82fb      	strh	r3, [r7, #22]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	881b      	ldrh	r3, [r3, #0]
 800269a:	8afa      	ldrh	r2, [r7, #22]
 800269c:	429a      	cmp	r2, r3
 800269e:	d3e5      	bcc.n	800266c <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x6c>
	}

	// Enable SPI and initialise the flash devices
	__HAL_SPI_ENABLE(mInitDataPtr->hspix_ptr);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f042 0201 	orr.w	r2, r2, #1
 80026b6:	601a      	str	r2, [r3, #0]
	HAL_StatusTypeDef res;
	for (uint16_t i = 0; i < mInitDataPtr->noOfDevices; ++i)
 80026b8:	2300      	movs	r3, #0
 80026ba:	82bb      	strh	r3, [r7, #20]
 80026bc:	e09d      	b.n	80027fa <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x1fa>
	{
		res = sendDeviceCommand(i, eFlashCommandCodes::ReleasePowerDown, 5);
 80026be:	8ab9      	ldrh	r1, [r7, #20]
 80026c0:	2300      	movs	r3, #0
 80026c2:	9306      	str	r3, [sp, #24]
 80026c4:	2300      	movs	r3, #0
 80026c6:	9305      	str	r3, [sp, #20]
 80026c8:	2300      	movs	r3, #0
 80026ca:	9304      	str	r3, [sp, #16]
 80026cc:	2300      	movs	r3, #0
 80026ce:	9303      	str	r3, [sp, #12]
 80026d0:	2300      	movs	r3, #0
 80026d2:	9302      	str	r3, [sp, #8]
 80026d4:	2300      	movs	r3, #0
 80026d6:	9301      	str	r3, [sp, #4]
 80026d8:	2300      	movs	r3, #0
 80026da:	9300      	str	r3, [sp, #0]
 80026dc:	2305      	movs	r3, #5
 80026de:	22ab      	movs	r2, #171	@ 0xab
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f000 f9da 	bl	8002a9a <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 80026e6:	4603      	mov	r3, r0
 80026e8:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 80026ea:	7bfb      	ldrb	r3, [r7, #15]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	f040 80a3 	bne.w	8002838 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x238>
		res = sendDeviceCommand(i, eFlashCommandCodes::EnableReset, 1);
 80026f2:	8ab9      	ldrh	r1, [r7, #20]
 80026f4:	2300      	movs	r3, #0
 80026f6:	9306      	str	r3, [sp, #24]
 80026f8:	2300      	movs	r3, #0
 80026fa:	9305      	str	r3, [sp, #20]
 80026fc:	2300      	movs	r3, #0
 80026fe:	9304      	str	r3, [sp, #16]
 8002700:	2300      	movs	r3, #0
 8002702:	9303      	str	r3, [sp, #12]
 8002704:	2300      	movs	r3, #0
 8002706:	9302      	str	r3, [sp, #8]
 8002708:	2300      	movs	r3, #0
 800270a:	9301      	str	r3, [sp, #4]
 800270c:	2300      	movs	r3, #0
 800270e:	9300      	str	r3, [sp, #0]
 8002710:	2301      	movs	r3, #1
 8002712:	2266      	movs	r2, #102	@ 0x66
 8002714:	6878      	ldr	r0, [r7, #4]
 8002716:	f000 f9c0 	bl	8002a9a <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 800271a:	4603      	mov	r3, r0
 800271c:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 800271e:	7bfb      	ldrb	r3, [r7, #15]
 8002720:	2b00      	cmp	r3, #0
 8002722:	f040 808b 	bne.w	800283c <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x23c>
		res = sendDeviceCommand(i, eFlashCommandCodes::Reset, 1);
 8002726:	8ab9      	ldrh	r1, [r7, #20]
 8002728:	2300      	movs	r3, #0
 800272a:	9306      	str	r3, [sp, #24]
 800272c:	2300      	movs	r3, #0
 800272e:	9305      	str	r3, [sp, #20]
 8002730:	2300      	movs	r3, #0
 8002732:	9304      	str	r3, [sp, #16]
 8002734:	2300      	movs	r3, #0
 8002736:	9303      	str	r3, [sp, #12]
 8002738:	2300      	movs	r3, #0
 800273a:	9302      	str	r3, [sp, #8]
 800273c:	2300      	movs	r3, #0
 800273e:	9301      	str	r3, [sp, #4]
 8002740:	2300      	movs	r3, #0
 8002742:	9300      	str	r3, [sp, #0]
 8002744:	2301      	movs	r3, #1
 8002746:	2299      	movs	r2, #153	@ 0x99
 8002748:	6878      	ldr	r0, [r7, #4]
 800274a:	f000 f9a6 	bl	8002a9a <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 800274e:	4603      	mov	r3, r0
 8002750:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 8002752:	7bfb      	ldrb	r3, [r7, #15]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d173      	bne.n	8002840 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x240>
		vTaskDelay(pdMS_TO_TICKS(1));
 8002758:	2001      	movs	r0, #1
 800275a:	f013 f913 	bl	8015984 <vTaskDelay>
		res = sendDeviceCommand(i, eFlashCommandCodes::ManufactuereDeviceId, 6);
 800275e:	8ab9      	ldrh	r1, [r7, #20]
 8002760:	2300      	movs	r3, #0
 8002762:	9306      	str	r3, [sp, #24]
 8002764:	2300      	movs	r3, #0
 8002766:	9305      	str	r3, [sp, #20]
 8002768:	2300      	movs	r3, #0
 800276a:	9304      	str	r3, [sp, #16]
 800276c:	2300      	movs	r3, #0
 800276e:	9303      	str	r3, [sp, #12]
 8002770:	2300      	movs	r3, #0
 8002772:	9302      	str	r3, [sp, #8]
 8002774:	2300      	movs	r3, #0
 8002776:	9301      	str	r3, [sp, #4]
 8002778:	2300      	movs	r3, #0
 800277a:	9300      	str	r3, [sp, #0]
 800277c:	2306      	movs	r3, #6
 800277e:	2290      	movs	r2, #144	@ 0x90
 8002780:	6878      	ldr	r0, [r7, #4]
 8002782:	f000 f98a 	bl	8002a9a <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8002786:	4603      	mov	r3, r0
 8002788:	73fb      	strb	r3, [r7, #15]
		if ((res != HAL_OK) ||
 800278a:	7bfb      	ldrb	r3, [r7, #15]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d159      	bne.n	8002844 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x244>
				(((mInBuffer[4] != 0xef) || (mInBuffer[5] != 0x15)) &&
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	7b5b      	ldrb	r3, [r3, #13]
		if ((res != HAL_OK) ||
 8002794:	2bef      	cmp	r3, #239	@ 0xef
 8002796:	d103      	bne.n	80027a0 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x1a0>
				(((mInBuffer[4] != 0xef) || (mInBuffer[5] != 0x15)) &&
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	7b9b      	ldrb	r3, [r3, #14]
 800279c:	2b15      	cmp	r3, #21
 800279e:	d007      	beq.n	80027b0 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x1b0>
				 ((mInBuffer[4] != 0xef) || (mInBuffer[5] != 0x17))))
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	7b5b      	ldrb	r3, [r3, #13]
				(((mInBuffer[4] != 0xef) || (mInBuffer[5] != 0x15)) &&
 80027a4:	2bef      	cmp	r3, #239	@ 0xef
 80027a6:	d14d      	bne.n	8002844 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x244>
				 ((mInBuffer[4] != 0xef) || (mInBuffer[5] != 0x17))))
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	7b9b      	ldrb	r3, [r3, #14]
 80027ac:	2b17      	cmp	r3, #23
 80027ae:	d149      	bne.n	8002844 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x244>
			goto error;
		uint32_t capacity = 8 * 1024 * 1024;
 80027b0:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80027b4:	613b      	str	r3, [r7, #16]
		if (mInBuffer[5] == 0x17)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	7b9b      	ldrb	r3, [r3, #14]
 80027ba:	2b17      	cmp	r3, #23
 80027bc:	d102      	bne.n	80027c4 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x1c4>
			capacity = 16 * 1024 * 1024;
 80027be:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80027c2:	613b      	str	r3, [r7, #16]
		if ((i > 0) && (capacity != mDeviceCapacity))
 80027c4:	8abb      	ldrh	r3, [r7, #20]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d004      	beq.n	80027d4 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x1d4>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	695b      	ldr	r3, [r3, #20]
 80027ce:	693a      	ldr	r2, [r7, #16]
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d139      	bne.n	8002848 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x248>
			goto error;
		mDeviceCapacity = capacity;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	693a      	ldr	r2, [r7, #16]
 80027d8:	615a      	str	r2, [r3, #20]
		if (res != HAL_OK) goto error;
 80027da:	7bfb      	ldrb	r3, [r7, #15]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d135      	bne.n	800284c <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x24c>
		res = readStatusRegisters(i);
 80027e0:	8abb      	ldrh	r3, [r7, #20]
 80027e2:	4619      	mov	r1, r3
 80027e4:	6878      	ldr	r0, [r7, #4]
 80027e6:	f000 f9c7 	bl	8002b78 <_ZN12CasualNoises13W25Qxx_Driver19readStatusRegistersEt>
 80027ea:	4603      	mov	r3, r0
 80027ec:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 80027ee:	7bfb      	ldrb	r3, [r7, #15]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d12d      	bne.n	8002850 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x250>
	for (uint16_t i = 0; i < mInitDataPtr->noOfDevices; ++i)
 80027f4:	8abb      	ldrh	r3, [r7, #20]
 80027f6:	3301      	adds	r3, #1
 80027f8:	82bb      	strh	r3, [r7, #20]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	881b      	ldrh	r3, [r3, #0]
 8002800:	8aba      	ldrh	r2, [r7, #20]
 8002802:	429a      	cmp	r2, r3
 8002804:	f4ff af5b 	bcc.w	80026be <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0xbe>
	}

	// Index 1 word above the upper limit, this is used for index error checking
	mErrorIndex = (mDeviceCapacity * mInitDataPtr->noOfDevices) / 4;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	695b      	ldr	r3, [r3, #20]
 800280c:	687a      	ldr	r2, [r7, #4]
 800280e:	6852      	ldr	r2, [r2, #4]
 8002810:	8812      	ldrh	r2, [r2, #0]
 8002812:	fb02 f303 	mul.w	r3, r2, r3
 8002816:	089a      	lsrs	r2, r3, #2
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	619a      	str	r2, [r3, #24]

	// Load the first sector of the first device into the cache
	res = fastSectorRead(0);
 800281c:	2100      	movs	r1, #0
 800281e:	6878      	ldr	r0, [r7, #4]
 8002820:	f000 fa1e 	bl	8002c60 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm>
 8002824:	4603      	mov	r3, r0
 8002826:	73fb      	strb	r3, [r7, #15]
	mCurrentSectorNo = 0;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2200      	movs	r2, #0
 800282c:	64da      	str	r2, [r3, #76]	@ 0x4c

	// On success
	mDriverReady = true;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2201      	movs	r2, #1
 8002832:	721a      	strb	r2, [r3, #8]
	return;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	e010      	b.n	800285a <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x25a>
		if (res != HAL_OK) goto error;
 8002838:	bf00      	nop
 800283a:	e00a      	b.n	8002852 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x252>
		if (res != HAL_OK) goto error;
 800283c:	bf00      	nop
 800283e:	e008      	b.n	8002852 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x252>
		if (res != HAL_OK) goto error;
 8002840:	bf00      	nop
 8002842:	e006      	b.n	8002852 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x252>
			goto error;
 8002844:	bf00      	nop
 8002846:	e004      	b.n	8002852 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x252>
			goto error;
 8002848:	bf00      	nop
 800284a:	e002      	b.n	8002852 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x252>
		if (res != HAL_OK) goto error;
 800284c:	bf00      	nop
 800284e:	e000      	b.n	8002852 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x252>
		if (res != HAL_OK) goto error;
 8002850:	bf00      	nop

	// On failure
	error:
	mDriverReady = false;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2200      	movs	r2, #0
 8002856:	721a      	strb	r2, [r3, #8]
	return;
 8002858:	687b      	ldr	r3, [r7, #4]

}
 800285a:	4618      	mov	r0, r3
 800285c:	3718      	adds	r7, #24
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	0801bdd8 	.word	0x0801bdd8

08002868 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv>:
// ToDo fill this in...
//
//  CasualNoises    31/03/2023  First implementation
//==============================================================================
bool W25Qxx_Driver::checkForCacheChange()
{
 8002868:	b480      	push	{r7}
 800286a:	b085      	sub	sp, #20
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]

	if ( ( mPreviousWordOffset != 0xffffffff ) &&
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002874:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002878:	d036      	beq.n	80028e8 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv+0x80>
		 ( mSectorCache[mPreviousWordOffset] != mPreviousValue ) )
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800287e:	4a1e      	ldr	r2, [pc, #120]	@ (80028f8 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv+0x90>)
 8002880:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
	if ( ( mPreviousWordOffset != 0xffffffff ) &&
 8002888:	429a      	cmp	r2, r3
 800288a:	d02d      	beq.n	80028e8 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv+0x80>
	{

		// Set corresponding dirty flags
		mSectorCacheDirty = true;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2201      	movs	r2, #1
 8002890:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
		uint32_t pageNo = ( mPreviousWordOffset * 4 ) / cFlashPageSizeBytes;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002898:	009b      	lsls	r3, r3, #2
 800289a:	0a1b      	lsrs	r3, r3, #8
 800289c:	60fb      	str	r3, [r7, #12]
		mPageCacheDirty [ pageNo ] = true;
 800289e:	687a      	ldr	r2, [r7, #4]
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	4413      	add	r3, r2
 80028a4:	3332      	adds	r3, #50	@ 0x32
 80028a6:	2201      	movs	r2, #1
 80028a8:	701a      	strb	r2, [r3, #0]

		// Do we have to erase the complete sector
		// This has to be done when a 0 bit in flash is changed to a logical 1
		mSectorEraseRequired |= ~mPreviousValue & mSectorCache [ mPreviousWordOffset ];
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80028b0:	4618      	mov	r0, r3
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028b6:	43da      	mvns	r2, r3
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028bc:	490e      	ldr	r1, [pc, #56]	@ (80028f8 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv+0x90>)
 80028be:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80028c2:	4013      	ands	r3, r2
 80028c4:	4303      	orrs	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	bf14      	ite	ne
 80028ca:	2301      	movne	r3, #1
 80028cc:	2300      	moveq	r3, #0
 80028ce:	b2da      	uxtb	r2, r3
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

		// Update previous value and report change
		mPreviousValue = mSectorCache [ mPreviousWordOffset ];
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028da:	4a07      	ldr	r2, [pc, #28]	@ (80028f8 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv+0x90>)
 80028dc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	649a      	str	r2, [r3, #72]	@ 0x48
		return true;
 80028e4:	2301      	movs	r3, #1
 80028e6:	e000      	b.n	80028ea <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv+0x82>

	}
	else
		return false;
 80028e8:	2300      	movs	r3, #0

}
 80028ea:	4618      	mov	r0, r3
 80028ec:	3714      	adds	r7, #20
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr
 80028f6:	bf00      	nop
 80028f8:	24002248 	.word	0x24002248

080028fc <_ZN12CasualNoises13W25Qxx_DriverixEm>:
//	a 32 bit word index
//
//  CasualNoises    31/03/2023  First implementation
//==============================================================================
uint32_t& W25Qxx_Driver::operator[] ( uint32_t index )
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b086      	sub	sp, #24
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
 8002904:	6039      	str	r1, [r7, #0]

	// Some useful values
	uint32_t byteIndex  = index * 4;
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	009b      	lsls	r3, r3, #2
 800290a:	617b      	str	r3, [r7, #20]
	uint32_t sectorNo   = byteIndex / cFlashSectorSizeBytes;
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	0b1b      	lsrs	r3, r3, #12
 8002910:	613b      	str	r3, [r7, #16]
	uint32_t byteOffset = byteIndex - (sectorNo * cFlashSectorSizeBytes);
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	031b      	lsls	r3, r3, #12
 8002916:	697a      	ldr	r2, [r7, #20]
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	60fb      	str	r3, [r7, #12]
	uint32_t wordOffset = byteOffset / 4;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	089b      	lsrs	r3, r3, #2
 8002920:	60bb      	str	r3, [r7, #8]

	// Valid index?
	if ( index >= mErrorIndex )
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	699b      	ldr	r3, [r3, #24]
 8002926:	683a      	ldr	r2, [r7, #0]
 8002928:	429a      	cmp	r2, r3
 800292a:	d306      	bcc.n	800293a <_ZN12CasualNoises13W25Qxx_DriverixEm+0x3e>
	{
		mOutOfRangeDetected = true;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2201      	movs	r2, #1
 8002930:	f883 2020 	strb.w	r2, [r3, #32]
		return mOutOfRangeWord;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	331c      	adds	r3, #28
 8002938:	e02d      	b.n	8002996 <_ZN12CasualNoises13W25Qxx_DriverixEm+0x9a>
	}

	// Access to the same location?
	if ( ( wordOffset == mPreviousWordOffset ) &&
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800293e:	68ba      	ldr	r2, [r7, #8]
 8002940:	429a      	cmp	r2, r3
 8002942:	d109      	bne.n	8002958 <_ZN12CasualNoises13W25Qxx_DriverixEm+0x5c>
		 ( sectorNo   == mCurrentSectorNo ) )
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
	if ( ( wordOffset == mPreviousWordOffset ) &&
 8002948:	693a      	ldr	r2, [r7, #16]
 800294a:	429a      	cmp	r2, r3
 800294c:	d104      	bne.n	8002958 <_ZN12CasualNoises13W25Qxx_DriverixEm+0x5c>
	{
		return mSectorCache[wordOffset];
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	009b      	lsls	r3, r3, #2
 8002952:	4a13      	ldr	r2, [pc, #76]	@ (80029a0 <_ZN12CasualNoises13W25Qxx_DriverixEm+0xa4>)
 8002954:	4413      	add	r3, r2
 8002956:	e01e      	b.n	8002996 <_ZN12CasualNoises13W25Qxx_DriverixEm+0x9a>
	}

	// Did previous location change?
	checkForCacheChange ();
 8002958:	6878      	ldr	r0, [r7, #4]
 800295a:	f7ff ff85 	bl	8002868 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv>

	// Have to change sector?
	if ( sectorNo != mCurrentSectorNo )
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002962:	693a      	ldr	r2, [r7, #16]
 8002964:	429a      	cmp	r2, r3
 8002966:	d008      	beq.n	800297a <_ZN12CasualNoises13W25Qxx_DriverixEm+0x7e>
	{
		flushSectorCache ();												// ToDo 12/01/2026 does this help???
 8002968:	6878      	ldr	r0, [r7, #4]
 800296a:	f000 fa29 	bl	8002dc0 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv>
		fastSectorRead ( sectorNo * cFlashSectorSizeBytes );
 800296e:	693b      	ldr	r3, [r7, #16]
 8002970:	031b      	lsls	r3, r3, #12
 8002972:	4619      	mov	r1, r3
 8002974:	6878      	ldr	r0, [r7, #4]
 8002976:	f000 f973 	bl	8002c60 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm>
	}

	// Remember this access and return reference
	mPreviousWordOffset = wordOffset;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	68ba      	ldr	r2, [r7, #8]
 800297e:	645a      	str	r2, [r3, #68]	@ 0x44
	mPreviousValue 		= mSectorCache [ wordOffset ];
 8002980:	4a07      	ldr	r2, [pc, #28]	@ (80029a0 <_ZN12CasualNoises13W25Qxx_DriverixEm+0xa4>)
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	649a      	str	r2, [r3, #72]	@ 0x48
	return mSectorCache [ mPreviousWordOffset ];
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002990:	009b      	lsls	r3, r3, #2
 8002992:	4a03      	ldr	r2, [pc, #12]	@ (80029a0 <_ZN12CasualNoises13W25Qxx_DriverixEm+0xa4>)
 8002994:	4413      	add	r3, r2

}
 8002996:	4618      	mov	r0, r3
 8002998:	3718      	adds	r7, #24
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	24002248 	.word	0x24002248

080029a4 <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv>:
// Erase all flash devices
//
//  CasualNoises    01/04/2023  First implementation
//==============================================================================
HAL_StatusTypeDef W25Qxx_Driver::eraseAllDevices()
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b08c      	sub	sp, #48	@ 0x30
 80029a8:	af08      	add	r7, sp, #32
 80029aa:	6078      	str	r0, [r7, #4]

	// Erase devices one by one
	HAL_StatusTypeDef res;
	for ( uint16_t deviceNo = 0; deviceNo < mInitDataPtr->noOfDevices; ++deviceNo )
 80029ac:	2300      	movs	r3, #0
 80029ae:	81bb      	strh	r3, [r7, #12]
 80029b0:	e057      	b.n	8002a62 <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xbe>
	{

		// Erase a single device
		res = sendDeviceCommand(deviceNo, eFlashCommandCodes::WriteEnable, 1);
 80029b2:	89b9      	ldrh	r1, [r7, #12]
 80029b4:	2300      	movs	r3, #0
 80029b6:	9306      	str	r3, [sp, #24]
 80029b8:	2300      	movs	r3, #0
 80029ba:	9305      	str	r3, [sp, #20]
 80029bc:	2300      	movs	r3, #0
 80029be:	9304      	str	r3, [sp, #16]
 80029c0:	2300      	movs	r3, #0
 80029c2:	9303      	str	r3, [sp, #12]
 80029c4:	2300      	movs	r3, #0
 80029c6:	9302      	str	r3, [sp, #8]
 80029c8:	2300      	movs	r3, #0
 80029ca:	9301      	str	r3, [sp, #4]
 80029cc:	2300      	movs	r3, #0
 80029ce:	9300      	str	r3, [sp, #0]
 80029d0:	2301      	movs	r3, #1
 80029d2:	2206      	movs	r2, #6
 80029d4:	6878      	ldr	r0, [r7, #4]
 80029d6:	f000 f860 	bl	8002a9a <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 80029da:	4603      	mov	r3, r0
 80029dc:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 80029de:	7bfb      	ldrb	r3, [r7, #15]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d14e      	bne.n	8002a82 <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xde>
		res = sendDeviceCommand(deviceNo, eFlashCommandCodes::ChipErase, 1);
 80029e4:	89b9      	ldrh	r1, [r7, #12]
 80029e6:	2300      	movs	r3, #0
 80029e8:	9306      	str	r3, [sp, #24]
 80029ea:	2300      	movs	r3, #0
 80029ec:	9305      	str	r3, [sp, #20]
 80029ee:	2300      	movs	r3, #0
 80029f0:	9304      	str	r3, [sp, #16]
 80029f2:	2300      	movs	r3, #0
 80029f4:	9303      	str	r3, [sp, #12]
 80029f6:	2300      	movs	r3, #0
 80029f8:	9302      	str	r3, [sp, #8]
 80029fa:	2300      	movs	r3, #0
 80029fc:	9301      	str	r3, [sp, #4]
 80029fe:	2300      	movs	r3, #0
 8002a00:	9300      	str	r3, [sp, #0]
 8002a02:	2301      	movs	r3, #1
 8002a04:	22c7      	movs	r2, #199	@ 0xc7
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f000 f847 	bl	8002a9a <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 8002a10:	7bfb      	ldrb	r3, [r7, #15]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d137      	bne.n	8002a86 <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xe2>
		res = waitUntilDeviceReady(deviceNo);
 8002a16:	89bb      	ldrh	r3, [r7, #12]
 8002a18:	4619      	mov	r1, r3
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	f000 f8fa 	bl	8002c14 <_ZN12CasualNoises13W25Qxx_Driver20waitUntilDeviceReadyEt>
 8002a20:	4603      	mov	r3, r0
 8002a22:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 8002a24:	7bfb      	ldrb	r3, [r7, #15]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d12f      	bne.n	8002a8a <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xe6>
		res = sendDeviceCommand(deviceNo, eFlashCommandCodes::WriteDisable, 1);
 8002a2a:	89b9      	ldrh	r1, [r7, #12]
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	9306      	str	r3, [sp, #24]
 8002a30:	2300      	movs	r3, #0
 8002a32:	9305      	str	r3, [sp, #20]
 8002a34:	2300      	movs	r3, #0
 8002a36:	9304      	str	r3, [sp, #16]
 8002a38:	2300      	movs	r3, #0
 8002a3a:	9303      	str	r3, [sp, #12]
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	9302      	str	r3, [sp, #8]
 8002a40:	2300      	movs	r3, #0
 8002a42:	9301      	str	r3, [sp, #4]
 8002a44:	2300      	movs	r3, #0
 8002a46:	9300      	str	r3, [sp, #0]
 8002a48:	2301      	movs	r3, #1
 8002a4a:	2204      	movs	r2, #4
 8002a4c:	6878      	ldr	r0, [r7, #4]
 8002a4e:	f000 f824 	bl	8002a9a <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8002a52:	4603      	mov	r3, r0
 8002a54:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 8002a56:	7bfb      	ldrb	r3, [r7, #15]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d118      	bne.n	8002a8e <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xea>
	for ( uint16_t deviceNo = 0; deviceNo < mInitDataPtr->noOfDevices; ++deviceNo )
 8002a5c:	89bb      	ldrh	r3, [r7, #12]
 8002a5e:	3301      	adds	r3, #1
 8002a60:	81bb      	strh	r3, [r7, #12]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	881b      	ldrh	r3, [r3, #0]
 8002a68:	89ba      	ldrh	r2, [r7, #12]
 8002a6a:	429a      	cmp	r2, r3
 8002a6c:	d3a1      	bcc.n	80029b2 <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xe>

	}

	// Load the first sector of the first device into the cache
	res = fastSectorRead(0);
 8002a6e:	2100      	movs	r1, #0
 8002a70:	6878      	ldr	r0, [r7, #4]
 8002a72:	f000 f8f5 	bl	8002c60 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm>
 8002a76:	4603      	mov	r3, r0
 8002a78:	73fb      	strb	r3, [r7, #15]
	mCurrentSectorNo = 0;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002a80:	e006      	b.n	8002a90 <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xec>
		if (res != HAL_OK) goto error;
 8002a82:	bf00      	nop
 8002a84:	e004      	b.n	8002a90 <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xec>
		if (res != HAL_OK) goto error;
 8002a86:	bf00      	nop
 8002a88:	e002      	b.n	8002a90 <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xec>
		if (res != HAL_OK) goto error;
 8002a8a:	bf00      	nop
 8002a8c:	e000      	b.n	8002a90 <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xec>
		if (res != HAL_OK) goto error;
 8002a8e:	bf00      	nop

	error:
	return res;
 8002a90:	7bfb      	ldrb	r3, [r7, #15]

}
 8002a92:	4618      	mov	r0, r3
 8002a94:	3710      	adds	r7, #16
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}

08002a9a <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>:
//
//  CasualNoises    31/03/2023  First implementation
//==============================================================================
HAL_StatusTypeDef W25Qxx_Driver::sendDeviceCommand(uint16_t deviceNo, eFlashCommandCodes commandCode, uint8_t length,
		uint8_t byte_1, uint8_t byte_2, uint8_t byte_3, uint8_t byte_4, uint8_t byte_5, uint8_t byte_6, uint8_t byte_7)
{
 8002a9a:	b590      	push	{r4, r7, lr}
 8002a9c:	b08b      	sub	sp, #44	@ 0x2c
 8002a9e:	af02      	add	r7, sp, #8
 8002aa0:	60f8      	str	r0, [r7, #12]
 8002aa2:	607a      	str	r2, [r7, #4]
 8002aa4:	461a      	mov	r2, r3
 8002aa6:	460b      	mov	r3, r1
 8002aa8:	817b      	strh	r3, [r7, #10]
 8002aaa:	4613      	mov	r3, r2
 8002aac:	727b      	strb	r3, [r7, #9]

	// Set chip select low (make sure it toggles)
	uint16_t deviceSelectPin = mInitDataPtr->deviceSelectPins[deviceNo];
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	685a      	ldr	r2, [r3, #4]
 8002ab2:	897b      	ldrh	r3, [r7, #10]
 8002ab4:	3310      	adds	r3, #16
 8002ab6:	005b      	lsls	r3, r3, #1
 8002ab8:	4413      	add	r3, r2
 8002aba:	889b      	ldrh	r3, [r3, #4]
 8002abc:	83bb      	strh	r3, [r7, #28]
	HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_SET);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	685a      	ldr	r2, [r3, #4]
 8002ac2:	897b      	ldrh	r3, [r7, #10]
 8002ac4:	009b      	lsls	r3, r3, #2
 8002ac6:	4413      	add	r3, r2
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	8bb9      	ldrh	r1, [r7, #28]
 8002acc:	2201      	movs	r2, #1
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f00a fb72 	bl	800d1b8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_RESET);
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	685a      	ldr	r2, [r3, #4]
 8002ad8:	897b      	ldrh	r3, [r7, #10]
 8002ada:	009b      	lsls	r3, r3, #2
 8002adc:	4413      	add	r3, r2
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	8bb9      	ldrh	r1, [r7, #28]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f00a fb67 	bl	800d1b8 <HAL_GPIO_WritePin>

	// Fill output buffer with command code and clear input buffer
	uint8_t outBuffer[cCommandBufferSize];		   // Data to send
	outBuffer[0] = (uint8_t)commandCode;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	743b      	strb	r3, [r7, #16]
	outBuffer[1] = byte_1;
 8002af0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002af4:	747b      	strb	r3, [r7, #17]
	outBuffer[2] = byte_2;
 8002af6:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8002afa:	74bb      	strb	r3, [r7, #18]
	outBuffer[3] = byte_3;
 8002afc:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8002b00:	74fb      	strb	r3, [r7, #19]
	outBuffer[4] = byte_4;
 8002b02:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8002b06:	753b      	strb	r3, [r7, #20]
	outBuffer[5] = byte_5;
 8002b08:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8002b0c:	757b      	strb	r3, [r7, #21]
	outBuffer[6] = byte_6;
 8002b0e:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8002b12:	75bb      	strb	r3, [r7, #22]
	outBuffer[7] = byte_7;
 8002b14:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8002b18:	75fb      	strb	r3, [r7, #23]
	for (uint8_t i = 0; i < cCommandBufferSize; ++i)
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	77fb      	strb	r3, [r7, #31]
 8002b1e:	e007      	b.n	8002b30 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh+0x96>
		mInBuffer[i]  = 0x00;
 8002b20:	7ffb      	ldrb	r3, [r7, #31]
 8002b22:	68fa      	ldr	r2, [r7, #12]
 8002b24:	4413      	add	r3, r2
 8002b26:	2200      	movs	r2, #0
 8002b28:	725a      	strb	r2, [r3, #9]
	for (uint8_t i = 0; i < cCommandBufferSize; ++i)
 8002b2a:	7ffb      	ldrb	r3, [r7, #31]
 8002b2c:	3301      	adds	r3, #1
 8002b2e:	77fb      	strb	r3, [r7, #31]
 8002b30:	7ffb      	ldrb	r3, [r7, #31]
 8002b32:	2b07      	cmp	r3, #7
 8002b34:	d9f4      	bls.n	8002b20 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh+0x86>

	// Handle the command to the device and receive the response
	HAL_StatusTypeDef res = HAL_SPI_TransmitReceive (mInitDataPtr->hspix_ptr, outBuffer, mInBuffer, length, HAL_MAX_DELAY);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f103 0209 	add.w	r2, r3, #9
 8002b42:	7a7b      	ldrb	r3, [r7, #9]
 8002b44:	b29b      	uxth	r3, r3
 8002b46:	f107 0110 	add.w	r1, r7, #16
 8002b4a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8002b4e:	9400      	str	r4, [sp, #0]
 8002b50:	f00f fbba 	bl	80122c8 <HAL_SPI_TransmitReceive>
 8002b54:	4603      	mov	r3, r0
 8002b56:	76fb      	strb	r3, [r7, #27]

	// Chip select goes high to end the transaction
	HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_SET);
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	685a      	ldr	r2, [r3, #4]
 8002b5c:	897b      	ldrh	r3, [r7, #10]
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	4413      	add	r3, r2
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	8bb9      	ldrh	r1, [r7, #28]
 8002b66:	2201      	movs	r2, #1
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f00a fb25 	bl	800d1b8 <HAL_GPIO_WritePin>

	return res;
 8002b6e:	7efb      	ldrb	r3, [r7, #27]

}
 8002b70:	4618      	mov	r0, r3
 8002b72:	3724      	adds	r7, #36	@ 0x24
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd90      	pop	{r4, r7, pc}

08002b78 <_ZN12CasualNoises13W25Qxx_Driver19readStatusRegistersEt>:
// Read status registers for a given device into mStatusRegisters
//
//  CasualNoises    31/03/2023  First implementation
//==============================================================================
HAL_StatusTypeDef W25Qxx_Driver::readStatusRegisters(uint16_t deviceNo)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b08c      	sub	sp, #48	@ 0x30
 8002b7c:	af08      	add	r7, sp, #32
 8002b7e:	6078      	str	r0, [r7, #4]
 8002b80:	460b      	mov	r3, r1
 8002b82:	807b      	strh	r3, [r7, #2]
	HAL_StatusTypeDef res = sendDeviceCommand(deviceNo, eFlashCommandCodes::ReadStatusRegister1, 2);
 8002b84:	8879      	ldrh	r1, [r7, #2]
 8002b86:	2300      	movs	r3, #0
 8002b88:	9306      	str	r3, [sp, #24]
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	9305      	str	r3, [sp, #20]
 8002b8e:	2300      	movs	r3, #0
 8002b90:	9304      	str	r3, [sp, #16]
 8002b92:	2300      	movs	r3, #0
 8002b94:	9303      	str	r3, [sp, #12]
 8002b96:	2300      	movs	r3, #0
 8002b98:	9302      	str	r3, [sp, #8]
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	9301      	str	r3, [sp, #4]
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	9300      	str	r3, [sp, #0]
 8002ba2:	2302      	movs	r3, #2
 8002ba4:	2205      	movs	r2, #5
 8002ba6:	6878      	ldr	r0, [r7, #4]
 8002ba8:	f7ff ff77 	bl	8002a9a <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8002bac:	4603      	mov	r3, r0
 8002bae:	73fb      	strb	r3, [r7, #15]
	if (res != HAL_OK)
 8002bb0:	7bfb      	ldrb	r3, [r7, #15]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d001      	beq.n	8002bba <_ZN12CasualNoises13W25Qxx_Driver19readStatusRegistersEt+0x42>
		return res;
 8002bb6:	7bfb      	ldrb	r3, [r7, #15]
 8002bb8:	e028      	b.n	8002c0c <_ZN12CasualNoises13W25Qxx_Driver19readStatusRegistersEt+0x94>
	mStatusRegisters[deviceNo].sStatisBits_S7_S0 = mInBuffer[1];
 8002bba:	887b      	ldrh	r3, [r7, #2]
 8002bbc:	687a      	ldr	r2, [r7, #4]
 8002bbe:	7a91      	ldrb	r1, [r2, #10]
 8002bc0:	687a      	ldr	r2, [r7, #4]
 8002bc2:	3310      	adds	r3, #16
 8002bc4:	005b      	lsls	r3, r3, #1
 8002bc6:	4413      	add	r3, r2
 8002bc8:	460a      	mov	r2, r1
 8002bca:	705a      	strb	r2, [r3, #1]
	res = sendDeviceCommand(deviceNo, eFlashCommandCodes::ReadStatusRegister2, 2);
 8002bcc:	8879      	ldrh	r1, [r7, #2]
 8002bce:	2300      	movs	r3, #0
 8002bd0:	9306      	str	r3, [sp, #24]
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	9305      	str	r3, [sp, #20]
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	9304      	str	r3, [sp, #16]
 8002bda:	2300      	movs	r3, #0
 8002bdc:	9303      	str	r3, [sp, #12]
 8002bde:	2300      	movs	r3, #0
 8002be0:	9302      	str	r3, [sp, #8]
 8002be2:	2300      	movs	r3, #0
 8002be4:	9301      	str	r3, [sp, #4]
 8002be6:	2300      	movs	r3, #0
 8002be8:	9300      	str	r3, [sp, #0]
 8002bea:	2302      	movs	r3, #2
 8002bec:	2235      	movs	r2, #53	@ 0x35
 8002bee:	6878      	ldr	r0, [r7, #4]
 8002bf0:	f7ff ff53 	bl	8002a9a <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	73fb      	strb	r3, [r7, #15]
	mStatusRegisters[deviceNo].sStatisBits_S15_S8 = mInBuffer[1];
 8002bf8:	887b      	ldrh	r3, [r7, #2]
 8002bfa:	687a      	ldr	r2, [r7, #4]
 8002bfc:	7a91      	ldrb	r1, [r2, #10]
 8002bfe:	687a      	ldr	r2, [r7, #4]
 8002c00:	3310      	adds	r3, #16
 8002c02:	005b      	lsls	r3, r3, #1
 8002c04:	4413      	add	r3, r2
 8002c06:	460a      	mov	r2, r1
 8002c08:	709a      	strb	r2, [r3, #2]
	return res;
 8002c0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	3710      	adds	r7, #16
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}

08002c14 <_ZN12CasualNoises13W25Qxx_Driver20waitUntilDeviceReadyEt>:
// Performs a busy form of waiting!
//
//  CasualNoises    01/04/2023  First implementation
//==============================================================================
HAL_StatusTypeDef W25Qxx_Driver::waitUntilDeviceReady ( uint16_t deviceNo )
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b084      	sub	sp, #16
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
 8002c1c:	460b      	mov	r3, r1
 8002c1e:	807b      	strh	r3, [r7, #2]
	HAL_StatusTypeDef res = HAL_OK;
 8002c20:	2300      	movs	r3, #0
 8002c22:	73fb      	strb	r3, [r7, #15]
	while (true)
	{
		res = readStatusRegisters ( deviceNo );
 8002c24:	887b      	ldrh	r3, [r7, #2]
 8002c26:	4619      	mov	r1, r3
 8002c28:	6878      	ldr	r0, [r7, #4]
 8002c2a:	f7ff ffa5 	bl	8002b78 <_ZN12CasualNoises13W25Qxx_Driver19readStatusRegistersEt>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	73fb      	strb	r3, [r7, #15]
		if ( ( res != HAL_OK ) || ( ( mStatusRegisters[deviceNo].sStatisBits_S7_S0 & 0x01 ) == 0 ) )
 8002c32:	7bfb      	ldrb	r3, [r7, #15]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d10d      	bne.n	8002c54 <_ZN12CasualNoises13W25Qxx_Driver20waitUntilDeviceReadyEt+0x40>
 8002c38:	887b      	ldrh	r3, [r7, #2]
 8002c3a:	687a      	ldr	r2, [r7, #4]
 8002c3c:	3310      	adds	r3, #16
 8002c3e:	005b      	lsls	r3, r3, #1
 8002c40:	4413      	add	r3, r2
 8002c42:	785b      	ldrb	r3, [r3, #1]
 8002c44:	f003 0301 	and.w	r3, r3, #1
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d003      	beq.n	8002c54 <_ZN12CasualNoises13W25Qxx_Driver20waitUntilDeviceReadyEt+0x40>
			break;
		osDelay ( pdMS_TO_TICKS ( 200 ) );
 8002c4c:	20c8      	movs	r0, #200	@ 0xc8
 8002c4e:	f011 fce9 	bl	8014624 <osDelay>
		res = readStatusRegisters ( deviceNo );
 8002c52:	e7e7      	b.n	8002c24 <_ZN12CasualNoises13W25Qxx_Driver20waitUntilDeviceReadyEt+0x10>
	}
	return res;
 8002c54:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	3710      	adds	r7, #16
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}
	...

08002c60 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm>:
//
//  CasualNoises    31/03/2023  First implementation
//==============================================================================
// address holds the address of the first byte of the sector, must be 4 KB aligned
HAL_StatusTypeDef W25Qxx_Driver::fastSectorRead(uint32_t address)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b08a      	sub	sp, #40	@ 0x28
 8002c64:	af02      	add	r7, sp, #8
 8002c66:	6078      	str	r0, [r7, #4]
 8002c68:	6039      	str	r1, [r7, #0]

	// Flush the cache if it is dirty (even if the same sector is requested as the one in cache)
	if (mSectorCacheDirty)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d002      	beq.n	8002c7a <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x1a>
	{
		flushSectorCache();
 8002c74:	6878      	ldr	r0, [r7, #4]
 8002c76:	f000 f8a3 	bl	8002dc0 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv>
	}

	// Get the device no from the address
	uint32_t deviceNo = address / mDeviceCapacity;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	695b      	ldr	r3, [r3, #20]
 8002c7e:	683a      	ldr	r2, [r7, #0]
 8002c80:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c84:	61bb      	str	r3, [r7, #24]
	uint32_t startAddress = address - (deviceNo * mDeviceCapacity);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	695b      	ldr	r3, [r3, #20]
 8002c8a:	69ba      	ldr	r2, [r7, #24]
 8002c8c:	fb02 f303 	mul.w	r3, r2, r3
 8002c90:	683a      	ldr	r2, [r7, #0]
 8002c92:	1ad3      	subs	r3, r2, r3
 8002c94:	617b      	str	r3, [r7, #20]

	// Set chip select low (make sure it toggles)
	uint16_t deviceSelectPin = mInitDataPtr->deviceSelectPins[deviceNo];
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	685a      	ldr	r2, [r3, #4]
 8002c9a:	69bb      	ldr	r3, [r7, #24]
 8002c9c:	3310      	adds	r3, #16
 8002c9e:	005b      	lsls	r3, r3, #1
 8002ca0:	4413      	add	r3, r2
 8002ca2:	889b      	ldrh	r3, [r3, #4]
 8002ca4:	827b      	strh	r3, [r7, #18]
	HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_SET);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	685a      	ldr	r2, [r3, #4]
 8002caa:	69bb      	ldr	r3, [r7, #24]
 8002cac:	009b      	lsls	r3, r3, #2
 8002cae:	4413      	add	r3, r2
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	8a79      	ldrh	r1, [r7, #18]
 8002cb4:	2201      	movs	r2, #1
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f00a fa7e 	bl	800d1b8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_RESET);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	685a      	ldr	r2, [r3, #4]
 8002cc0:	69bb      	ldr	r3, [r7, #24]
 8002cc2:	009b      	lsls	r3, r3, #2
 8002cc4:	4413      	add	r3, r2
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	8a79      	ldrh	r1, [r7, #18]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f00a fa73 	bl	800d1b8 <HAL_GPIO_WritePin>

	// Send a fast read command with the desired address
	uint8_t commandBuffer[4];
	commandBuffer[0] = (uint8_t)eFlashCommandCodes::FastReadData;
 8002cd2:	230b      	movs	r3, #11
 8002cd4:	733b      	strb	r3, [r7, #12]
	commandBuffer[1] = startAddress >> 16;
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	0c1b      	lsrs	r3, r3, #16
 8002cda:	b2db      	uxtb	r3, r3
 8002cdc:	737b      	strb	r3, [r7, #13]
	commandBuffer[2] = startAddress >> 8;
 8002cde:	697b      	ldr	r3, [r7, #20]
 8002ce0:	0a1b      	lsrs	r3, r3, #8
 8002ce2:	b2db      	uxtb	r3, r3
 8002ce4:	73bb      	strb	r3, [r7, #14]
	commandBuffer[3] = startAddress;
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	73fb      	strb	r3, [r7, #15]
	HAL_StatusTypeDef res;
	res = HAL_SPI_TransmitReceive (mInitDataPtr->hspix_ptr, commandBuffer, mInBuffer, 4, HAL_MAX_DELAY);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	f103 0209 	add.w	r2, r3, #9
 8002cf8:	f107 010c 	add.w	r1, r7, #12
 8002cfc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002d00:	9300      	str	r3, [sp, #0]
 8002d02:	2304      	movs	r3, #4
 8002d04:	f00f fae0 	bl	80122c8 <HAL_SPI_TransmitReceive>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	77fb      	strb	r3, [r7, #31]
	if (res != HAL_OK) goto error;
 8002d0c:	7ffb      	ldrb	r3, [r7, #31]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d13f      	bne.n	8002d92 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x132>

	// Send dummy 1 dummy byte (8 clock cycles) to set-up the device
	res = HAL_SPI_TransmitReceive (mInitDataPtr->hspix_ptr, commandBuffer, mInBuffer, 1, HAL_MAX_DELAY);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f103 0209 	add.w	r2, r3, #9
 8002d1e:	f107 010c 	add.w	r1, r7, #12
 8002d22:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002d26:	9300      	str	r3, [sp, #0]
 8002d28:	2301      	movs	r3, #1
 8002d2a:	f00f facd 	bl	80122c8 <HAL_SPI_TransmitReceive>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	77fb      	strb	r3, [r7, #31]
	if (res != HAL_OK) goto error;
 8002d32:	7ffb      	ldrb	r3, [r7, #31]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d12e      	bne.n	8002d96 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x136>

	// Read the sector data
	res = HAL_SPI_TransmitReceive (mInitDataPtr->hspix_ptr, (uint8_t *)mSectorCache, (uint8_t *)mSectorCache, cFlashSectorSizeBytes, HAL_MAX_DELAY);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8002d3e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002d42:	9300      	str	r3, [sp, #0]
 8002d44:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d48:	4a1c      	ldr	r2, [pc, #112]	@ (8002dbc <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x15c>)
 8002d4a:	491c      	ldr	r1, [pc, #112]	@ (8002dbc <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x15c>)
 8002d4c:	f00f fabc 	bl	80122c8 <HAL_SPI_TransmitReceive>
 8002d50:	4603      	mov	r3, r0
 8002d52:	77fb      	strb	r3, [r7, #31]
	if (res != HAL_OK) goto error;
 8002d54:	7ffb      	ldrb	r3, [r7, #31]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d11f      	bne.n	8002d9a <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x13a>

	// Cache is clean now
	mSectorCacheDirty = false;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
	for (uint16_t i = 0; i < cNoOfPagesInSector; ++i)
 8002d62:	2300      	movs	r3, #0
 8002d64:	83bb      	strh	r3, [r7, #28]
 8002d66:	e008      	b.n	8002d7a <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x11a>
		mPageCacheDirty[i] = false;
 8002d68:	8bbb      	ldrh	r3, [r7, #28]
 8002d6a:	687a      	ldr	r2, [r7, #4]
 8002d6c:	4413      	add	r3, r2
 8002d6e:	2200      	movs	r2, #0
 8002d70:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
	for (uint16_t i = 0; i < cNoOfPagesInSector; ++i)
 8002d74:	8bbb      	ldrh	r3, [r7, #28]
 8002d76:	3301      	adds	r3, #1
 8002d78:	83bb      	strh	r3, [r7, #28]
 8002d7a:	8bbb      	ldrh	r3, [r7, #28]
 8002d7c:	2b0f      	cmp	r3, #15
 8002d7e:	d9f3      	bls.n	8002d68 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x108>
	mSectorEraseRequired = false;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2200      	movs	r2, #0
 8002d84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
	mCurrentSectorNo = address / cFlashSectorSizeBytes;
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	0b1a      	lsrs	r2, r3, #12
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002d90:	e004      	b.n	8002d9c <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x13c>
	if (res != HAL_OK) goto error;
 8002d92:	bf00      	nop
 8002d94:	e002      	b.n	8002d9c <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x13c>
	if (res != HAL_OK) goto error;
 8002d96:	bf00      	nop
 8002d98:	e000      	b.n	8002d9c <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x13c>
	if (res != HAL_OK) goto error;
 8002d9a:	bf00      	nop

	error:

	// Chip select goes high to end the transaction
	HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_SET);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	685a      	ldr	r2, [r3, #4]
 8002da0:	69bb      	ldr	r3, [r7, #24]
 8002da2:	009b      	lsls	r3, r3, #2
 8002da4:	4413      	add	r3, r2
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	8a79      	ldrh	r1, [r7, #18]
 8002daa:	2201      	movs	r2, #1
 8002dac:	4618      	mov	r0, r3
 8002dae:	f00a fa03 	bl	800d1b8 <HAL_GPIO_WritePin>

	return res;
 8002db2:	7ffb      	ldrb	r3, [r7, #31]

}
 8002db4:	4618      	mov	r0, r3
 8002db6:	3720      	adds	r7, #32
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}
 8002dbc:	24002248 	.word	0x24002248

08002dc0 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv>:
// Write the contents of the cache to the flash device
//
//  CasualNoises    02/04/2023  First implementation
//==============================================================================
HAL_StatusTypeDef W25Qxx_Driver::flushSectorCache()
{
 8002dc0:	b590      	push	{r4, r7, lr}
 8002dc2:	b097      	sub	sp, #92	@ 0x5c
 8002dc4:	af08      	add	r7, sp, #32
 8002dc6:	6078      	str	r0, [r7, #4]

	// Only do this when the cache is dirty
	checkForCacheChange ();
 8002dc8:	6878      	ldr	r0, [r7, #4]
 8002dca:	f7ff fd4d 	bl	8002868 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv>
	if ( ! mSectorCacheDirty )
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8002dd4:	f083 0301 	eor.w	r3, r3, #1
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d001      	beq.n	8002de2 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x22>
		return HAL_OK;
 8002dde:	2300      	movs	r3, #0
 8002de0:	e176      	b.n	80030d0 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x310>

	// Get the device no from the current sector no & sector no in device
	uint32_t noOfSectors = mDeviceCapacity / cFlashSectorSizeBytes;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	695b      	ldr	r3, [r3, #20]
 8002de6:	0b1b      	lsrs	r3, r3, #12
 8002de8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t deviceNo    = mCurrentSectorNo / noOfSectors;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002dee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002df0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002df4:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t sectorNo	 = mCurrentSectorNo - (deviceNo * noOfSectors);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002dfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dfc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002dfe:	fb01 f303 	mul.w	r3, r1, r3
 8002e02:	1ad3      	subs	r3, r2, r3
 8002e04:	627b      	str	r3, [r7, #36]	@ 0x24

	// Erase sector if required
	HAL_StatusTypeDef res;
	uint16_t deviceSelectPin = 0xffff;
 8002e06:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002e0a:	847b      	strh	r3, [r7, #34]	@ 0x22
	if ( mSectorEraseRequired )
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d06d      	beq.n	8002ef2 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x132>
	{

		// Enable write on device
		res = sendDeviceCommand ( deviceNo, eFlashCommandCodes::WriteEnable, 1 );
 8002e16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e18:	b299      	uxth	r1, r3
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	9306      	str	r3, [sp, #24]
 8002e1e:	2300      	movs	r3, #0
 8002e20:	9305      	str	r3, [sp, #20]
 8002e22:	2300      	movs	r3, #0
 8002e24:	9304      	str	r3, [sp, #16]
 8002e26:	2300      	movs	r3, #0
 8002e28:	9303      	str	r3, [sp, #12]
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	9302      	str	r3, [sp, #8]
 8002e2e:	2300      	movs	r3, #0
 8002e30:	9301      	str	r3, [sp, #4]
 8002e32:	2300      	movs	r3, #0
 8002e34:	9300      	str	r3, [sp, #0]
 8002e36:	2301      	movs	r3, #1
 8002e38:	2206      	movs	r2, #6
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	f7ff fe2d 	bl	8002a9a <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8002e40:	4603      	mov	r3, r0
 8002e42:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (res != HAL_OK) goto error;
 8002e46:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	f040 811f 	bne.w	800308e <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ce>

		// Start sector erase
		uint32_t startAddress = sectorNo * cFlashSectorSizeBytes;
 8002e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e52:	031b      	lsls	r3, r3, #12
 8002e54:	61fb      	str	r3, [r7, #28]
		res = sendDeviceCommand ( deviceNo, eFlashCommandCodes::SectorErase, 4,
 8002e56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e58:	b298      	uxth	r0, r3
				startAddress >> 16, startAddress >> 8, startAddress) ;
 8002e5a:	69fb      	ldr	r3, [r7, #28]
 8002e5c:	0c1b      	lsrs	r3, r3, #16
		res = sendDeviceCommand ( deviceNo, eFlashCommandCodes::SectorErase, 4,
 8002e5e:	b2db      	uxtb	r3, r3
				startAddress >> 16, startAddress >> 8, startAddress) ;
 8002e60:	69fa      	ldr	r2, [r7, #28]
 8002e62:	0a12      	lsrs	r2, r2, #8
		res = sendDeviceCommand ( deviceNo, eFlashCommandCodes::SectorErase, 4,
 8002e64:	b2d2      	uxtb	r2, r2
 8002e66:	69f9      	ldr	r1, [r7, #28]
 8002e68:	b2c9      	uxtb	r1, r1
 8002e6a:	2400      	movs	r4, #0
 8002e6c:	9406      	str	r4, [sp, #24]
 8002e6e:	2400      	movs	r4, #0
 8002e70:	9405      	str	r4, [sp, #20]
 8002e72:	2400      	movs	r4, #0
 8002e74:	9404      	str	r4, [sp, #16]
 8002e76:	2400      	movs	r4, #0
 8002e78:	9403      	str	r4, [sp, #12]
 8002e7a:	9102      	str	r1, [sp, #8]
 8002e7c:	9201      	str	r2, [sp, #4]
 8002e7e:	9300      	str	r3, [sp, #0]
 8002e80:	2304      	movs	r3, #4
 8002e82:	2220      	movs	r2, #32
 8002e84:	4601      	mov	r1, r0
 8002e86:	6878      	ldr	r0, [r7, #4]
 8002e88:	f7ff fe07 	bl	8002a9a <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (res != HAL_OK) goto error;
 8002e92:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	f040 80fb 	bne.w	8003092 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2d2>

		// Wait until the device is ready
		res = waitUntilDeviceReady ( deviceNo );
 8002e9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e9e:	b29b      	uxth	r3, r3
 8002ea0:	4619      	mov	r1, r3
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	f7ff feb6 	bl	8002c14 <_ZN12CasualNoises13W25Qxx_Driver20waitUntilDeviceReadyEt>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (res != HAL_OK) goto error;
 8002eae:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	f040 80ef 	bne.w	8003096 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2d6>

		// Disable write on device
		res = sendDeviceCommand ( deviceNo, eFlashCommandCodes::WriteDisable, 1 );
 8002eb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002eba:	b299      	uxth	r1, r3
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	9306      	str	r3, [sp, #24]
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	9305      	str	r3, [sp, #20]
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	9304      	str	r3, [sp, #16]
 8002ec8:	2300      	movs	r3, #0
 8002eca:	9303      	str	r3, [sp, #12]
 8002ecc:	2300      	movs	r3, #0
 8002ece:	9302      	str	r3, [sp, #8]
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	9301      	str	r3, [sp, #4]
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	9300      	str	r3, [sp, #0]
 8002ed8:	2301      	movs	r3, #1
 8002eda:	2204      	movs	r2, #4
 8002edc:	6878      	ldr	r0, [r7, #4]
 8002ede:	f7ff fddc 	bl	8002a9a <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (res != HAL_OK) goto error;
 8002ee8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	f040 80d4 	bne.w	800309a <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2da>

	}

	// Write current sector to flash page after page
	for ( uint32_t pageNo = 0; pageNo < cNoOfPagesInSector; ++pageNo )
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	633b      	str	r3, [r7, #48]	@ 0x30
 8002ef6:	e0ba      	b.n	800306e <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ae>
	{

		// Have to write this page?
		if ( mSectorEraseRequired || mPageCacheDirty[pageNo] )
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d107      	bne.n	8002f12 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x152>
 8002f02:	687a      	ldr	r2, [r7, #4]
 8002f04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f06:	4413      	add	r3, r2
 8002f08:	3332      	adds	r3, #50	@ 0x32
 8002f0a:	781b      	ldrb	r3, [r3, #0]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	f000 80ab 	beq.w	8003068 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2a8>
		{

			// Enable write on device
			res = sendDeviceCommand(deviceNo, eFlashCommandCodes::WriteEnable, 1);
 8002f12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f14:	b299      	uxth	r1, r3
 8002f16:	2300      	movs	r3, #0
 8002f18:	9306      	str	r3, [sp, #24]
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	9305      	str	r3, [sp, #20]
 8002f1e:	2300      	movs	r3, #0
 8002f20:	9304      	str	r3, [sp, #16]
 8002f22:	2300      	movs	r3, #0
 8002f24:	9303      	str	r3, [sp, #12]
 8002f26:	2300      	movs	r3, #0
 8002f28:	9302      	str	r3, [sp, #8]
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	9301      	str	r3, [sp, #4]
 8002f2e:	2300      	movs	r3, #0
 8002f30:	9300      	str	r3, [sp, #0]
 8002f32:	2301      	movs	r3, #1
 8002f34:	2206      	movs	r2, #6
 8002f36:	6878      	ldr	r0, [r7, #4]
 8002f38:	f7ff fdaf 	bl	8002a9a <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			if (res != HAL_OK) goto error;
 8002f42:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	f040 80a9 	bne.w	800309e <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2de>

			// Set chip select low (make sure it toggles)
			uint16_t deviceSelectPin = mInitDataPtr->deviceSelectPins[deviceNo];
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	685a      	ldr	r2, [r3, #4]
 8002f50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f52:	3310      	adds	r3, #16
 8002f54:	005b      	lsls	r3, r3, #1
 8002f56:	4413      	add	r3, r2
 8002f58:	889b      	ldrh	r3, [r3, #4]
 8002f5a:	837b      	strh	r3, [r7, #26]
			HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_SET);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	685a      	ldr	r2, [r3, #4]
 8002f60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f62:	009b      	lsls	r3, r3, #2
 8002f64:	4413      	add	r3, r2
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	8b79      	ldrh	r1, [r7, #26]
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f00a f923 	bl	800d1b8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_RESET);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	685a      	ldr	r2, [r3, #4]
 8002f76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f78:	009b      	lsls	r3, r3, #2
 8002f7a:	4413      	add	r3, r2
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	8b79      	ldrh	r1, [r7, #26]
 8002f80:	2200      	movs	r2, #0
 8002f82:	4618      	mov	r0, r3
 8002f84:	f00a f918 	bl	800d1b8 <HAL_GPIO_WritePin>

			// Send destination address to the flash device
			uint32_t destAddress = (sectorNo * cFlashSectorSizeBytes) + (pageNo * cFlashPageSizeBytes);
 8002f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f8a:	011a      	lsls	r2, r3, #4
 8002f8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f8e:	4413      	add	r3, r2
 8002f90:	021b      	lsls	r3, r3, #8
 8002f92:	617b      	str	r3, [r7, #20]
			uint8_t commandBuffer[4];
			commandBuffer[0] = (uint8_t)eFlashCommandCodes::PageProgram;
 8002f94:	2302      	movs	r3, #2
 8002f96:	733b      	strb	r3, [r7, #12]
			commandBuffer[1] = destAddress >> 16;
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	0c1b      	lsrs	r3, r3, #16
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	737b      	strb	r3, [r7, #13]
			commandBuffer[2] = destAddress >> 8;
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	0a1b      	lsrs	r3, r3, #8
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	73bb      	strb	r3, [r7, #14]
			commandBuffer[3] = destAddress;
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	b2db      	uxtb	r3, r3
 8002fac:	73fb      	strb	r3, [r7, #15]
			res = HAL_SPI_TransmitReceive (mInitDataPtr->hspix_ptr, commandBuffer, mInBuffer, 4, HAL_MAX_DELAY);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	f103 0209 	add.w	r2, r3, #9
 8002fba:	f107 010c 	add.w	r1, r7, #12
 8002fbe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002fc2:	9300      	str	r3, [sp, #0]
 8002fc4:	2304      	movs	r3, #4
 8002fc6:	f00f f97f 	bl	80122c8 <HAL_SPI_TransmitReceive>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			if (res != HAL_OK) goto error;
 8002fd0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d164      	bne.n	80030a2 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2e2>

			// Perform the page write
			uint8_t* srcAddress = (uint8_t*)((uint32_t)mSectorCache) + (pageNo * cFlashPageSizeBytes);
 8002fd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fda:	021b      	lsls	r3, r3, #8
 8002fdc:	4a3e      	ldr	r2, [pc, #248]	@ (80030d8 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x318>)
 8002fde:	4413      	add	r3, r2
 8002fe0:	613b      	str	r3, [r7, #16]
			res = HAL_SPI_TransmitReceive (mInitDataPtr->hspix_ptr, srcAddress, srcAddress, cFlashPageSizeBytes, HAL_MAX_DELAY);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8002fe8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002fec:	9300      	str	r3, [sp, #0]
 8002fee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ff2:	693a      	ldr	r2, [r7, #16]
 8002ff4:	6939      	ldr	r1, [r7, #16]
 8002ff6:	f00f f967 	bl	80122c8 <HAL_SPI_TransmitReceive>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			// Chip select goes high to end the transaction
			HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_SET);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	685a      	ldr	r2, [r3, #4]
 8003004:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	4413      	add	r3, r2
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	8b79      	ldrh	r1, [r7, #26]
 800300e:	2201      	movs	r2, #1
 8003010:	4618      	mov	r0, r3
 8003012:	f00a f8d1 	bl	800d1b8 <HAL_GPIO_WritePin>

			// Wait until the device is ready
			res = waitUntilDeviceReady(deviceNo);
 8003016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003018:	b29b      	uxth	r3, r3
 800301a:	4619      	mov	r1, r3
 800301c:	6878      	ldr	r0, [r7, #4]
 800301e:	f7ff fdf9 	bl	8002c14 <_ZN12CasualNoises13W25Qxx_Driver20waitUntilDeviceReadyEt>
 8003022:	4603      	mov	r3, r0
 8003024:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			if (res != HAL_OK) goto error;
 8003028:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800302c:	2b00      	cmp	r3, #0
 800302e:	d13a      	bne.n	80030a6 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2e6>

			// Disable write on device
			res = sendDeviceCommand(deviceNo, eFlashCommandCodes::WriteDisable, 1);
 8003030:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003032:	b299      	uxth	r1, r3
 8003034:	2300      	movs	r3, #0
 8003036:	9306      	str	r3, [sp, #24]
 8003038:	2300      	movs	r3, #0
 800303a:	9305      	str	r3, [sp, #20]
 800303c:	2300      	movs	r3, #0
 800303e:	9304      	str	r3, [sp, #16]
 8003040:	2300      	movs	r3, #0
 8003042:	9303      	str	r3, [sp, #12]
 8003044:	2300      	movs	r3, #0
 8003046:	9302      	str	r3, [sp, #8]
 8003048:	2300      	movs	r3, #0
 800304a:	9301      	str	r3, [sp, #4]
 800304c:	2300      	movs	r3, #0
 800304e:	9300      	str	r3, [sp, #0]
 8003050:	2301      	movs	r3, #1
 8003052:	2204      	movs	r2, #4
 8003054:	6878      	ldr	r0, [r7, #4]
 8003056:	f7ff fd20 	bl	8002a9a <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 800305a:	4603      	mov	r3, r0
 800305c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			if (res != HAL_OK) goto error;
 8003060:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003064:	2b00      	cmp	r3, #0
 8003066:	d120      	bne.n	80030aa <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ea>
	for ( uint32_t pageNo = 0; pageNo < cNoOfPagesInSector; ++pageNo )
 8003068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800306a:	3301      	adds	r3, #1
 800306c:	633b      	str	r3, [r7, #48]	@ 0x30
 800306e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003070:	2b0f      	cmp	r3, #15
 8003072:	f67f af41 	bls.w	8002ef8 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x138>
		}

	}

	// Reload the cache from flash (the page program command overwrites the cache...)
	mSectorCacheDirty = false;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2200      	movs	r2, #0
 800307a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
	fastSectorRead(mCurrentSectorNo * cFlashSectorSizeBytes);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003082:	031b      	lsls	r3, r3, #12
 8003084:	4619      	mov	r1, r3
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f7ff fdea 	bl	8002c60 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm>
 800308c:	e00e      	b.n	80030ac <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ec>
		if (res != HAL_OK) goto error;
 800308e:	bf00      	nop
 8003090:	e00c      	b.n	80030ac <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ec>
		if (res != HAL_OK) goto error;
 8003092:	bf00      	nop
 8003094:	e00a      	b.n	80030ac <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ec>
		if (res != HAL_OK) goto error;
 8003096:	bf00      	nop
 8003098:	e008      	b.n	80030ac <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ec>
		if (res != HAL_OK) goto error;
 800309a:	bf00      	nop
 800309c:	e006      	b.n	80030ac <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ec>
			if (res != HAL_OK) goto error;
 800309e:	bf00      	nop
 80030a0:	e004      	b.n	80030ac <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ec>
			if (res != HAL_OK) goto error;
 80030a2:	bf00      	nop
 80030a4:	e002      	b.n	80030ac <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ec>
			if (res != HAL_OK) goto error;
 80030a6:	bf00      	nop
 80030a8:	e000      	b.n	80030ac <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ec>
			if (res != HAL_OK) goto error;
 80030aa:	bf00      	nop

	error:

	// Chip select goes high to end the transaction
	if ( deviceSelectPin != 0xffff )
 80030ac:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80030ae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d00a      	beq.n	80030cc <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x30c>
		HAL_GPIO_WritePin ( mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_SET );
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	685a      	ldr	r2, [r3, #4]
 80030ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030bc:	009b      	lsls	r3, r3, #2
 80030be:	4413      	add	r3, r2
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 80030c4:	2201      	movs	r2, #1
 80030c6:	4618      	mov	r0, r3
 80030c8:	f00a f876 	bl	800d1b8 <HAL_GPIO_WritePin>

	return res;
 80030cc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37

}
 80030d0:	4618      	mov	r0, r3
 80030d2:	373c      	adds	r7, #60	@ 0x3c
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd90      	pop	{r4, r7, pc}
 80030d8:	24002248 	.word	0x24002248

080030dc <_ZNK12CasualNoises10TLV_Driver6getTagEm>:
private:
	NVM_Driver* 			mNVM_DriverPtr;						// Driver used for NVM access
	uint32_t				mFreeTLV_Index { 0xffffffff };		// Index of the first free/empty TLV
	uint32_t				mNVM_AfterEndIndex  { 0 };			// Index one after last available index

	inline uint32_t 		getTag(uint32_t index) const noexcept						{ return (*mNVM_DriverPtr)[index + 0]; }
 80030dc:	b580      	push	{r7, lr}
 80030de:	b082      	sub	sp, #8
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
 80030e4:	6039      	str	r1, [r7, #0]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	687a      	ldr	r2, [r7, #4]
 80030f0:	6812      	ldr	r2, [r2, #0]
 80030f2:	6839      	ldr	r1, [r7, #0]
 80030f4:	4610      	mov	r0, r2
 80030f6:	4798      	blx	r3
 80030f8:	4603      	mov	r3, r0
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4618      	mov	r0, r3
 80030fe:	3708      	adds	r7, #8
 8003100:	46bd      	mov	sp, r7
 8003102:	bd80      	pop	{r7, pc}

08003104 <_ZNK12CasualNoises10TLV_Driver9getLengthEm>:
	inline void				setTag(uint32_t index, uint32_t tag) const noexcept			{ (*mNVM_DriverPtr)[index + 0] = tag; }
	inline uint32_t			getLength(uint32_t index) const noexcept					{ return (*mNVM_DriverPtr)[index + 1]; }
 8003104:	b580      	push	{r7, lr}
 8003106:	b082      	sub	sp, #8
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
 800310c:	6039      	str	r1, [r7, #0]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	687a      	ldr	r2, [r7, #4]
 8003118:	6810      	ldr	r0, [r2, #0]
 800311a:	683a      	ldr	r2, [r7, #0]
 800311c:	3201      	adds	r2, #1
 800311e:	4611      	mov	r1, r2
 8003120:	4798      	blx	r3
 8003122:	4603      	mov	r3, r0
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4618      	mov	r0, r3
 8003128:	3708      	adds	r7, #8
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}
	...

08003130 <_ZN12CasualNoises10TLV_DriverC1EPNS_10NVM_DriverE>:
//==============================================================================
//          TLV_Driver()
//
//  CasualNoises    02/04/2023  First implementation
//==============================================================================
TLV_Driver::TLV_Driver(NVM_Driver* inNVM_DriverPtr) :
 8003130:	b580      	push	{r7, lr}
 8003132:	b084      	sub	sp, #16
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
 8003138:	6039      	str	r1, [r7, #0]
		mNVM_DriverPtr(inNVM_DriverPtr)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	683a      	ldr	r2, [r7, #0]
 800313e:	601a      	str	r2, [r3, #0]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003146:	605a      	str	r2, [r3, #4]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2200      	movs	r2, #0
 800314c:	609a      	str	r2, [r3, #8]
{

	// First word should be the magic code
	uint32_t magic = (*mNVM_DriverPtr)[0];
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	687a      	ldr	r2, [r7, #4]
 8003158:	6812      	ldr	r2, [r2, #0]
 800315a:	2100      	movs	r1, #0
 800315c:	4610      	mov	r0, r2
 800315e:	4798      	blx	r3
 8003160:	4603      	mov	r3, r0
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	60fb      	str	r3, [r7, #12]
	if (magic != cMagicCode)
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	4a1a      	ldr	r2, [pc, #104]	@ (80031d4 <_ZN12CasualNoises10TLV_DriverC1EPNS_10NVM_DriverE+0xa4>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d018      	beq.n	80031a0 <_ZN12CasualNoises10TLV_DriverC1EPNS_10NVM_DriverE+0x70>
	{

		// Erase all devices if magic was not found
		mNVM_DriverPtr->eraseAllDevices();
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	3304      	adds	r3, #4
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4610      	mov	r0, r2
 800317e:	4798      	blx	r3

		// Initialise NVM / create first free TLV
		(*mNVM_DriverPtr)[0] = cMagicCode;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	687a      	ldr	r2, [r7, #4]
 800318a:	6812      	ldr	r2, [r2, #0]
 800318c:	2100      	movs	r1, #0
 800318e:	4610      	mov	r0, r2
 8003190:	4798      	blx	r3
 8003192:	4603      	mov	r3, r0
 8003194:	4a0f      	ldr	r2, [pc, #60]	@ (80031d4 <_ZN12CasualNoises10TLV_DriverC1EPNS_10NVM_DriverE+0xa4>)
 8003196:	601a      	str	r2, [r3, #0]
		deleteAllTLVs();
 8003198:	2101      	movs	r1, #1
 800319a:	6878      	ldr	r0, [r7, #4]
 800319c:	f000 f81e 	bl	80031dc <_ZN12CasualNoises10TLV_Driver13deleteAllTLVsEb>

	}

	// NVM space ends here
	mNVM_AfterEndIndex = mNVM_DriverPtr->getTotalCapacity () / 4;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	3310      	adds	r3, #16
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4610      	mov	r0, r2
 80031b0:	4798      	blx	r3
 80031b2:	4603      	mov	r3, r0
 80031b4:	089a      	lsrs	r2, r3, #2
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	609a      	str	r2, [r3, #8]

	// Find first empty TLV
	mFreeTLV_Index = TLV_Driver::findNextTLV ( cFreeTLV_Tag, 0 );
 80031ba:	2200      	movs	r2, #0
 80031bc:	4906      	ldr	r1, [pc, #24]	@ (80031d8 <_ZN12CasualNoises10TLV_DriverC1EPNS_10NVM_DriverE+0xa8>)
 80031be:	6878      	ldr	r0, [r7, #4]
 80031c0:	f000 f84a 	bl	8003258 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm>
 80031c4:	4602      	mov	r2, r0
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	605a      	str	r2, [r3, #4]

}
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	4618      	mov	r0, r3
 80031ce:	3710      	adds	r7, #16
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}
 80031d4:	23122031 	.word	0x23122031
 80031d8:	65657246 	.word	0x65657246

080031dc <_ZN12CasualNoises10TLV_Driver13deleteAllTLVsEb>:
// Delete all TLV's by creating a large free TLV as the first one in NVM
//
//  CasualNoises    02/04/2023  First implementation
//==============================================================================
void TLV_Driver::deleteAllTLVs ( bool flushFlag )
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b084      	sub	sp, #16
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
 80031e4:	460b      	mov	r3, r1
 80031e6:	70fb      	strb	r3, [r7, #3]

	// Replace the first tag with a FREE tag
	uint32_t freeSpace = ( mNVM_DriverPtr->getTotalCapacity() / 4 ) - 1;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681a      	ldr	r2, [r3, #0]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	3310      	adds	r3, #16
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4610      	mov	r0, r2
 80031f8:	4798      	blx	r3
 80031fa:	4603      	mov	r3, r0
 80031fc:	089b      	lsrs	r3, r3, #2
 80031fe:	3b01      	subs	r3, #1
 8003200:	60fb      	str	r3, [r7, #12]
	(*mNVM_DriverPtr)[1] = cFreeTLV_Tag;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	687a      	ldr	r2, [r7, #4]
 800320c:	6812      	ldr	r2, [r2, #0]
 800320e:	2101      	movs	r1, #1
 8003210:	4610      	mov	r0, r2
 8003212:	4798      	blx	r3
 8003214:	4603      	mov	r3, r0
 8003216:	4a0f      	ldr	r2, [pc, #60]	@ (8003254 <_ZN12CasualNoises10TLV_Driver13deleteAllTLVsEb+0x78>)
 8003218:	601a      	str	r2, [r3, #0]
	(*mNVM_DriverPtr)[2] = freeSpace;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	687a      	ldr	r2, [r7, #4]
 8003224:	6812      	ldr	r2, [r2, #0]
 8003226:	2102      	movs	r1, #2
 8003228:	4610      	mov	r0, r2
 800322a:	4798      	blx	r3
 800322c:	4602      	mov	r2, r0
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	6013      	str	r3, [r2, #0]
	if ( flushFlag )
 8003232:	78fb      	ldrb	r3, [r7, #3]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d008      	beq.n	800324a <_ZN12CasualNoises10TLV_Driver13deleteAllTLVsEb+0x6e>
		mNVM_DriverPtr->flushSectorCache ();
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	3308      	adds	r3, #8
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4610      	mov	r0, r2
 8003248:	4798      	blx	r3

}
 800324a:	bf00      	nop
 800324c:	3710      	adds	r7, #16
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	65657246 	.word	0x65657246

08003258 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm>:
// index = 0: start at the start of NVM space
//
//  CasualNoises    02/04/2023  First implementation
//==============================================================================
uint32_t TLV_Driver::findNextTLV (uint32_t tag, uint32_t index)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b086      	sub	sp, #24
 800325c:	af00      	add	r7, sp, #0
 800325e:	60f8      	str	r0, [r7, #12]
 8003260:	60b9      	str	r1, [r7, #8]
 8003262:	607a      	str	r2, [r7, #4]

	// Skip current TLV or start from the first one?
	if (index < 1)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d102      	bne.n	8003270 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x18>
		index = 1;
 800326a:	2301      	movs	r3, #1
 800326c:	607b      	str	r3, [r7, #4]
 800326e:	e016      	b.n	800329e <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x46>
	else
		index += getLength(index);
 8003270:	6879      	ldr	r1, [r7, #4]
 8003272:	68f8      	ldr	r0, [r7, #12]
 8003274:	f7ff ff46 	bl	8003104 <_ZNK12CasualNoises10TLV_Driver9getLengthEm>
 8003278:	4602      	mov	r2, r0
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	4413      	add	r3, r2
 800327e:	607b      	str	r3, [r7, #4]

	// Find TLV until end of NVM space
	while ( ( index < mNVM_AfterEndIndex ) &&
 8003280:	e00d      	b.n	800329e <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x46>
			( getTag ( index ) != tag ) )
	{
		uint32_t step = getLength ( index );
 8003282:	6879      	ldr	r1, [r7, #4]
 8003284:	68f8      	ldr	r0, [r7, #12]
 8003286:	f7ff ff3d 	bl	8003104 <_ZNK12CasualNoises10TLV_Driver9getLengthEm>
 800328a:	6178      	str	r0, [r7, #20]
		if ( step == 0 )
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d101      	bne.n	8003296 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x3e>
			return 0;
 8003292:	2300      	movs	r3, #0
 8003294:	e01d      	b.n	80032d2 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x7a>
		index += step;
 8003296:	687a      	ldr	r2, [r7, #4]
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	4413      	add	r3, r2
 800329c:	607b      	str	r3, [r7, #4]
	while ( ( index < mNVM_AfterEndIndex ) &&
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	687a      	ldr	r2, [r7, #4]
 80032a4:	429a      	cmp	r2, r3
 80032a6:	d209      	bcs.n	80032bc <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x64>
			( getTag ( index ) != tag ) )
 80032a8:	6879      	ldr	r1, [r7, #4]
 80032aa:	68f8      	ldr	r0, [r7, #12]
 80032ac:	f7ff ff16 	bl	80030dc <_ZNK12CasualNoises10TLV_Driver6getTagEm>
 80032b0:	4602      	mov	r2, r0
	while ( ( index < mNVM_AfterEndIndex ) &&
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d001      	beq.n	80032bc <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x64>
 80032b8:	2301      	movs	r3, #1
 80032ba:	e000      	b.n	80032be <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x66>
 80032bc:	2300      	movs	r3, #0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d1df      	bne.n	8003282 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x2a>
	}

	// Return index if TLV found
	if (index >= mNVM_AfterEndIndex)
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	687a      	ldr	r2, [r7, #4]
 80032c8:	429a      	cmp	r2, r3
 80032ca:	d301      	bcc.n	80032d0 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x78>
		return 0;
 80032cc:	2300      	movs	r3, #0
 80032ce:	e000      	b.n	80032d2 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x7a>
	else
		return index;
 80032d0:	687b      	ldr	r3, [r7, #4]

}
 80032d2:	4618      	mov	r0, r3
 80032d4:	3718      	adds	r7, #24
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}
	...

080032dc <_ZL8CN_Delayv>:
{
 80032dc:	b480      	push	{r7}
 80032de:	b085      	sub	sp, #20
 80032e0:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 1000000; ++i)
 80032e2:	2300      	movs	r3, #0
 80032e4:	60bb      	str	r3, [r7, #8]
 80032e6:	e00e      	b.n	8003306 <_ZL8CN_Delayv+0x2a>
		for (uint32_t j = 0; j < 10; ++j)
 80032e8:	2300      	movs	r3, #0
 80032ea:	607b      	str	r3, [r7, #4]
 80032ec:	e005      	b.n	80032fa <_ZL8CN_Delayv+0x1e>
			++cnt;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	3301      	adds	r3, #1
 80032f2:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	3301      	adds	r3, #1
 80032f8:	607b      	str	r3, [r7, #4]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2b09      	cmp	r3, #9
 80032fe:	d9f6      	bls.n	80032ee <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	3301      	adds	r3, #1
 8003304:	60bb      	str	r3, [r7, #8]
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	4a04      	ldr	r2, [pc, #16]	@ (800331c <_ZL8CN_Delayv+0x40>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d9ec      	bls.n	80032e8 <_ZL8CN_Delayv+0xc>
}
 800330e:	bf00      	nop
 8003310:	bf00      	nop
 8003312:	3714      	adds	r7, #20
 8003314:	46bd      	mov	sp, r7
 8003316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331a:	4770      	bx	lr
 800331c:	000f423f 	.word	0x000f423f

08003320 <_ZL14CN_ReportFault11eErrorCodes>:
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b084      	sub	sp, #16
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 8003328:	f012 fc48 	bl	8015bbc <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	60fb      	str	r3, [r7, #12]
		if (code & 0x00000001)
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	f003 0301 	and.w	r3, r3, #1
 8003336:	2b00      	cmp	r3, #0
 8003338:	d005      	beq.n	8003346 <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 800333a:	2200      	movs	r2, #0
 800333c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003340:	4818      	ldr	r0, [pc, #96]	@ (80033a4 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8003342:	f009 ff39 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	f003 0302 	and.w	r3, r3, #2
 800334c:	2b00      	cmp	r3, #0
 800334e:	d004      	beq.n	800335a <_ZL14CN_ReportFault11eErrorCodes+0x3a>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 8003350:	2200      	movs	r2, #0
 8003352:	2180      	movs	r1, #128	@ 0x80
 8003354:	4813      	ldr	r0, [pc, #76]	@ (80033a4 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8003356:	f009 ff2f 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	f003 0304 	and.w	r3, r3, #4
 8003360:	2b00      	cmp	r3, #0
 8003362:	d004      	beq.n	800336e <_ZL14CN_ReportFault11eErrorCodes+0x4e>
			HAL_GPIO_WritePin(GPIOG, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 8003364:	2200      	movs	r2, #0
 8003366:	2102      	movs	r1, #2
 8003368:	480f      	ldr	r0, [pc, #60]	@ (80033a8 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 800336a:	f009 ff25 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	f003 0308 	and.w	r3, r3, #8
 8003374:	2b00      	cmp	r3, #0
 8003376:	d004      	beq.n	8003382 <_ZL14CN_ReportFault11eErrorCodes+0x62>
			HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 8003378:	2200      	movs	r2, #0
 800337a:	2101      	movs	r1, #1
 800337c:	480a      	ldr	r0, [pc, #40]	@ (80033a8 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 800337e:	f009 ff1b 	bl	800d1b8 <HAL_GPIO_WritePin>
		CN_Delay();
 8003382:	f7ff ffab 	bl	80032dc <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin|STATUS_LED_1_Pin, GPIO_PIN_SET);
 8003386:	2201      	movs	r2, #1
 8003388:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 800338c:	4805      	ldr	r0, [pc, #20]	@ (80033a4 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 800338e:	f009 ff13 	bl	800d1b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin|STATUS_LED_3_Pin, GPIO_PIN_SET);
 8003392:	2201      	movs	r2, #1
 8003394:	2103      	movs	r1, #3
 8003396:	4804      	ldr	r0, [pc, #16]	@ (80033a8 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8003398:	f009 ff0e 	bl	800d1b8 <HAL_GPIO_WritePin>
		CN_Delay();
 800339c:	f7ff ff9e 	bl	80032dc <_ZL8CN_Delayv>
		if (code & 0x00000001)
 80033a0:	e7c6      	b.n	8003330 <_ZL14CN_ReportFault11eErrorCodes+0x10>
 80033a2:	bf00      	nop
 80033a4:	58021000 	.word	0x58021000
 80033a8:	58021800 	.word	0x58021800

080033ac <_ZN12CasualNoises20NerveNetMasterThread11sendMessageEPKvm>:
//
//  CasualNoises    18/07/2025  First implementation
//  CasualNoises	25/07/2025	Made function thread save
//==============================================================================
bool NerveNetMasterThread::sendMessage(const void* messagePtr, uint32_t size)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b088      	sub	sp, #32
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	60f8      	str	r0, [r7, #12]
 80033b4:	60b9      	str	r1, [r7, #8]
 80033b6:	607a      	str	r2, [r7, #4]

	// Block if another thread is using this function
	BaseType_t rtosRes = xSemaphoreTake( mSyncSemaphoreHandle, portMAX_DELAY );
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80033bc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80033c0:	4618      	mov	r0, r3
 80033c2:	f011 fe8b 	bl	80150dc <xQueueSemaphoreTake>
 80033c6:	6178      	str	r0, [r7, #20]
	if (rtosRes != pdTRUE)
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d002      	beq.n	80033d4 <_ZN12CasualNoises20NerveNetMasterThread11sendMessageEPKvm+0x28>
		CN_ReportFault ( eErrorCodes::FreeRTOS_ErrorRes );
 80033ce:	2002      	movs	r0, #2
 80033d0:	f7ff ffa6 	bl	8003320 <_ZL14CN_ReportFault11eErrorCodes>

	// Enough remaining buffer space?
	if ( mRemainingSpace < size )
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033d8:	687a      	ldr	r2, [r7, #4]
 80033da:	429a      	cmp	r2, r3
 80033dc:	d901      	bls.n	80033e2 <_ZN12CasualNoises20NerveNetMasterThread11sendMessageEPKvm+0x36>
		return false;
 80033de:	2300      	movs	r3, #0
 80033e0:	e03a      	b.n	8003458 <_ZN12CasualNoises20NerveNetMasterThread11sendMessageEPKvm+0xac>

	// Mark construction buffer busy
	mConstructionBufferBusy = true;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	2201      	movs	r2, #1
 80033e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

	// Add message to the construction buffer
	uint8_t* ptr = (uint8_t*)messagePtr;
 80033ea:	68bb      	ldr	r3, [r7, #8]
 80033ec:	61fb      	str	r3, [r7, #28]
	for ( uint32_t i = 0; i < size; ++i )
 80033ee:	2300      	movs	r3, #0
 80033f0:	61bb      	str	r3, [r7, #24]
 80033f2:	e00c      	b.n	800340e <_ZN12CasualNoises20NerveNetMasterThread11sendMessageEPKvm+0x62>
		*mConstructionDataPtr++ = *ptr++;
 80033f4:	69fa      	ldr	r2, [r7, #28]
 80033f6:	1c53      	adds	r3, r2, #1
 80033f8:	61fb      	str	r3, [r7, #28]
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033fe:	1c58      	adds	r0, r3, #1
 8003400:	68f9      	ldr	r1, [r7, #12]
 8003402:	6348      	str	r0, [r1, #52]	@ 0x34
 8003404:	7812      	ldrb	r2, [r2, #0]
 8003406:	701a      	strb	r2, [r3, #0]
	for ( uint32_t i = 0; i < size; ++i )
 8003408:	69bb      	ldr	r3, [r7, #24]
 800340a:	3301      	adds	r3, #1
 800340c:	61bb      	str	r3, [r7, #24]
 800340e:	69ba      	ldr	r2, [r7, #24]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	429a      	cmp	r2, r3
 8003414:	d3ee      	bcc.n	80033f4 <_ZN12CasualNoises20NerveNetMasterThread11sendMessageEPKvm+0x48>
	*mConstructionBufferSizePtr += size;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800341a:	6819      	ldr	r1, [r3, #0]
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003420:	687a      	ldr	r2, [r7, #4]
 8003422:	440a      	add	r2, r1
 8003424:	601a      	str	r2, [r3, #0]
	mRemainingSpace -= size;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	1ad2      	subs	r2, r2, r3
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	639a      	str	r2, [r3, #56]	@ 0x38

	// Release construction buffer
	mConstructionBufferBusy = false;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2200      	movs	r2, #0
 8003436:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

	// Release function for other threads
	rtosRes = xSemaphoreGive ( mSyncSemaphoreHandle );
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 800343e:	2300      	movs	r3, #0
 8003440:	2200      	movs	r2, #0
 8003442:	2100      	movs	r1, #0
 8003444:	f011 fb38 	bl	8014ab8 <xQueueGenericSend>
 8003448:	6178      	str	r0, [r7, #20]
	if ( rtosRes != pdTRUE )
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	2b01      	cmp	r3, #1
 800344e:	d002      	beq.n	8003456 <_ZN12CasualNoises20NerveNetMasterThread11sendMessageEPKvm+0xaa>
		CN_ReportFault ( eErrorCodes::FreeRTOS_ErrorRes );
 8003450:	2002      	movs	r0, #2
 8003452:	f7ff ff65 	bl	8003320 <_ZL14CN_ReportFault11eErrorCodes>

	return true;
 8003456:	2301      	movs	r3, #1

}
 8003458:	4618      	mov	r0, r3
 800345a:	3720      	adds	r7, #32
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}

08003460 <_ZN12CasualNoises20NerveNetMasterThread20startNewDataExchangeEv>:
// Returns a pointer to the previous received NerveNet message
//
//  CasualNoises    11/07/2025  First implementation
//==============================================================================
sNerveNetMessage* NerveNetMasterThread::startNewDataExchange ()
{
 8003460:	b590      	push	{r4, r7, lr}
 8003462:	b085      	sub	sp, #20
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]

	// Ignore request while reseting slave thread
	if ( mThreadState == eNerveNetMasterThreadState::resetSlave )
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800346c:	2b00      	cmp	r3, #0
 800346e:	d101      	bne.n	8003474 <_ZN12CasualNoises20NerveNetMasterThread20startNewDataExchangeEv+0x14>
		return nullptr;
 8003470:	2300      	movs	r3, #0
 8003472:	e051      	b.n	8003518 <_ZN12CasualNoises20NerveNetMasterThread20startNewDataExchangeEv+0xb8>

	// Thread should be idle in order to start a new cycle
	if ( mThreadState != eNerveNetMasterThreadState::idle )
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003478:	2b01      	cmp	r3, #1
 800347a:	d001      	beq.n	8003480 <_ZN12CasualNoises20NerveNetMasterThread20startNewDataExchangeEv+0x20>
		return nullptr;
 800347c:	2300      	movs	r3, #0
 800347e:	e04b      	b.n	8003518 <_ZN12CasualNoises20NerveNetMasterThread20startNewDataExchangeEv+0xb8>

	// Swap Rx buffers
	uint32_t temp = mRxReceivingBufferIndex;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6a1b      	ldr	r3, [r3, #32]
 8003484:	60fb      	str	r3, [r7, #12]
	mRxReceivingBufferIndex = mRxProcessingBufferIndex;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	621a      	str	r2, [r3, #32]
	mRxProcessingBufferIndex = temp;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	68fa      	ldr	r2, [r7, #12]
 8003492:	625a      	str	r2, [r3, #36]	@ 0x24

	// Process last received events
	if ( ( mRxMessageBuffers [ mRxProcessingBufferIndex ]->data.size > 0 ) &&
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003498:	687a      	ldr	r2, [r7, #4]
 800349a:	3302      	adds	r3, #2
 800349c:	009b      	lsls	r3, r3, #2
 800349e:	4413      	add	r3, r2
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d024      	beq.n	80034f2 <_ZN12CasualNoises20NerveNetMasterThread20startNewDataExchangeEv+0x92>
		   mNerveNetMasterProcessorPtr != nullptr )
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
	if ( ( mRxMessageBuffers [ mRxProcessingBufferIndex ]->data.size > 0 ) &&
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d020      	beq.n	80034f2 <_ZN12CasualNoises20NerveNetMasterThread20startNewDataExchangeEv+0x92>
	{
		mNerveNetMasterProcessorPtr->processNerveNetData (
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	681c      	ldr	r4, [r3, #0]
				mRxMessageBuffers [ mRxProcessingBufferIndex ]->data.size,
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034c0:	687a      	ldr	r2, [r7, #4]
 80034c2:	3302      	adds	r3, #2
 80034c4:	009b      	lsls	r3, r3, #2
 80034c6:	4413      	add	r3, r2
 80034c8:	685b      	ldr	r3, [r3, #4]
		mNerveNetMasterProcessorPtr->processNerveNetData (
 80034ca:	6899      	ldr	r1, [r3, #8]
				mRxMessageBuffers [ mRxProcessingBufferIndex ]->data.data );
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034d0:	687a      	ldr	r2, [r7, #4]
 80034d2:	3302      	adds	r3, #2
 80034d4:	009b      	lsls	r3, r3, #2
 80034d6:	4413      	add	r3, r2
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	330c      	adds	r3, #12
		mNerveNetMasterProcessorPtr->processNerveNetData (
 80034dc:	461a      	mov	r2, r3
 80034de:	47a0      	blx	r4
		mRxMessageBuffers [ mRxProcessingBufferIndex ]->data.size = 0;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e4:	687a      	ldr	r2, [r7, #4]
 80034e6:	3302      	adds	r3, #2
 80034e8:	009b      	lsls	r3, r3, #2
 80034ea:	4413      	add	r3, r2
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	2200      	movs	r2, #0
 80034f0:	609a      	str	r2, [r3, #8]
	}

	// Set Request line high to indicate the get attention from the slave thread
	mThreadState = eNerveNetMasterThreadState::awaitingAck;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2202      	movs	r2, #2
 80034f6:	65da      	str	r2, [r3, #92]	@ 0x5c
	HAL_GPIO_WritePin ( mNerveNet_REQ_Port, mNerveNet_REQ_Pin, GPIO_PIN_SET );
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003502:	2201      	movs	r2, #1
 8003504:	4619      	mov	r1, r3
 8003506:	f009 fe57 	bl	800d1b8 <HAL_GPIO_WritePin>

	// Return message to be processed by the AudioProcessorPlayer next
	return mRxMessageBuffers[mRxProcessingBufferIndex];
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800350e:	687a      	ldr	r2, [r7, #4]
 8003510:	3302      	adds	r3, #2
 8003512:	009b      	lsls	r3, r3, #2
 8003514:	4413      	add	r3, r2
 8003516:	685b      	ldr	r3, [r3, #4]

}
 8003518:	4618      	mov	r0, r3
 800351a:	3714      	adds	r7, #20
 800351c:	46bd      	mov	sp, r7
 800351e:	bd90      	pop	{r4, r7, pc}

08003520 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt>:
// Handle external interrupts
//
//  CasualNoises    11/07/2025  First implementation
//==============================================================================
bool NerveNetMasterThread::GPIO_EXTI_Callback ( uint16_t GPIO_Pin )
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b086      	sub	sp, #24
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
 8003528:	460b      	mov	r3, r1
 800352a:	807b      	strh	r3, [r7, #2]
	if (GPIO_Pin == mNerveNet_ACK_Pin)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	f8b3 304c 	ldrh.w	r3, [r3, #76]	@ 0x4c
 8003532:	887a      	ldrh	r2, [r7, #2]
 8003534:	429a      	cmp	r2, r3
 8003536:	f040 808f 	bne.w	8003658 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x138>
	{
		switch ( mThreadState )
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800353e:	2b04      	cmp	r3, #4
 8003540:	f200 8083 	bhi.w	800364a <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x12a>
 8003544:	a201      	add	r2, pc, #4	@ (adr r2, 800354c <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x2c>)
 8003546:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800354a:	bf00      	nop
 800354c:	08003561 	.word	0x08003561
 8003550:	08003653 	.word	0x08003653
 8003554:	08003569 	.word	0x08003569
 8003558:	0800364b 	.word	0x0800364b
 800355c:	08003643 	.word	0x08003643
		case eNerveNetMasterThreadState::idle:
			break;

		// ACK on reset request
		case eNerveNetMasterThreadState::resetSlave:
			mThreadState = eNerveNetMasterThreadState::idle;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2201      	movs	r2, #1
 8003564:	65da      	str	r2, [r3, #92]	@ 0x5c
			break;
 8003566:	e075      	b.n	8003654 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x134>
		// ACK on transfer request
		case eNerveNetMasterThreadState::awaitingAck:
		{

			// Next state is awaiting DMA completion
			mThreadState = eNerveNetMasterThreadState::awaitingDmaCplt;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2203      	movs	r2, #3
 800356c:	65da      	str	r2, [r3, #92]	@ 0x5c

			// If there is any data in the construction buffer, add it to current Tx message
			mTxMessageBuffers[mTxToBeSentBufferIndex]->data.size = 0;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	695a      	ldr	r2, [r3, #20]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003578:	2200      	movs	r2, #0
 800357a:	609a      	str	r2, [r3, #8]
			if (( ! mConstructionBufferBusy ) && ( *mConstructionBufferSizePtr > 0 ))
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003582:	f083 0301 	eor.w	r3, r3, #1
 8003586:	b2db      	uxtb	r3, r3
 8003588:	2b00      	cmp	r3, #0
 800358a:	d021      	beq.n	80035d0 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0xb0>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d01c      	beq.n	80035d0 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0xb0>
			{
				memcpy ( &mTxMessageBuffers[mTxToBeSentBufferIndex]->data,
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	695a      	ldr	r2, [r3, #20]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035a0:	f103 0008 	add.w	r0, r3, #8
						  mConstructionBufferPtr,
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
						 *mConstructionBufferSizePtr + sizeof(uint32_t) );
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	3304      	adds	r3, #4
				memcpy ( &mTxMessageBuffers[mTxToBeSentBufferIndex]->data,
 80035b0:	461a      	mov	r2, r3
 80035b2:	f016 fc9b 	bl	8019eec <memcpy>
				*mConstructionBufferSizePtr  = 0;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ba:	2200      	movs	r2, #0
 80035bc:	601a      	str	r2, [r3, #0]
				mConstructionDataPtr		 = &mConstructionBufferPtr->data[0];
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035c2:	1d1a      	adds	r2, r3, #4
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	635a      	str	r2, [r3, #52]	@ 0x34
				mRemainingSpace 			 = NERVENET_DATA_SIZE;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80035ce:	639a      	str	r2, [r3, #56]	@ 0x38
			}

			// Start data exchange
			uint32_t size = sizeof ( sNerveNetMessage ) ;
 80035d0:	f240 430c 	movw	r3, #1036	@ 0x40c
 80035d4:	617b      	str	r3, [r7, #20]
			mTxMessageBuffers[mTxToBeSentBufferIndex]->header.messageNumber = ++mTxMessageNumber;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035da:	1c5a      	adds	r2, r3, #1
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	629a      	str	r2, [r3, #40]	@ 0x28
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	695a      	ldr	r2, [r3, #20]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035ea:	687a      	ldr	r2, [r7, #4]
 80035ec:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80035ee:	605a      	str	r2, [r3, #4]
			HAL_StatusTypeDef res = HAL_SPI_TransmitReceive_DMA(
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6d98      	ldr	r0, [r3, #88]	@ 0x58
					mNerveNet_SPI_Ptr,
					(uint8_t *)mTxMessageBuffers[mTxToBeSentBufferIndex],
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	695a      	ldr	r2, [r3, #20]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
					(uint8_t *)mRxMessageBuffers[mRxReceivingBufferIndex],
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6a1b      	ldr	r3, [r3, #32]
 8003602:	687a      	ldr	r2, [r7, #4]
 8003604:	3302      	adds	r3, #2
 8003606:	009b      	lsls	r3, r3, #2
 8003608:	4413      	add	r3, r2
 800360a:	685a      	ldr	r2, [r3, #4]
			HAL_StatusTypeDef res = HAL_SPI_TransmitReceive_DMA(
 800360c:	697b      	ldr	r3, [r7, #20]
 800360e:	b29b      	uxth	r3, r3
 8003610:	f00f f994 	bl	801293c <HAL_SPI_TransmitReceive_DMA>
 8003614:	4603      	mov	r3, r0
 8003616:	74fb      	strb	r3, [r7, #19]
					size );
			if ( res != HAL_OK )
 8003618:	7cfb      	ldrb	r3, [r7, #19]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d002      	beq.n	8003624 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x104>
				CN_ReportFault ( eErrorCodes::NerveNetThread_Error );
 800361e:	2004      	movs	r0, #4
 8003620:	f7ff fe7e 	bl	8003320 <_ZL14CN_ReportFault11eErrorCodes>

			// Rotate Tx buffers
			uint32_t temp = mTxToBeSentBufferIndex;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	695b      	ldr	r3, [r3, #20]
 8003628:	60fb      	str	r3, [r7, #12]
			mTxToBeSentBufferIndex = mTxWaitingBufferIndex;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	699a      	ldr	r2, [r3, #24]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	615a      	str	r2, [r3, #20]
			mTxWaitingBufferIndex  = mTxFillingBufferIndex;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	69da      	ldr	r2, [r3, #28]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	619a      	str	r2, [r3, #24]
			mTxFillingBufferIndex  = temp;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	68fa      	ldr	r2, [r7, #12]
 800363e:	61da      	str	r2, [r3, #28]

		}
			break;
 8003640:	e008      	b.n	8003654 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x134>

		// not ACK to signal that slave is idle again
		case eNerveNetMasterThreadState::awaitingNotAck:
			mThreadState = eNerveNetMasterThreadState::idle;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2201      	movs	r2, #1
 8003646:	65da      	str	r2, [r3, #92]	@ 0x5c
			break;
 8003648:	e004      	b.n	8003654 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x134>

		default:
			CN_ReportFault(eErrorCodes::NerveNetThread_Error);
 800364a:	2004      	movs	r0, #4
 800364c:	f7ff fe68 	bl	8003320 <_ZL14CN_ReportFault11eErrorCodes>
 8003650:	e000      	b.n	8003654 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x134>
			break;
 8003652:	bf00      	nop
		}
		return true;
 8003654:	2301      	movs	r3, #1
 8003656:	e000      	b.n	800365a <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x13a>
	}
	return false;
 8003658:	2300      	movs	r3, #0
}
 800365a:	4618      	mov	r0, r3
 800365c:	3718      	adds	r7, #24
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}
 8003662:	bf00      	nop

08003664 <_ZN12CasualNoises20NerveNetMasterThread20SPI_TxRxCpltCallbackEP19__SPI_HandleTypeDef>:
// Handle SPI TxRx complete callbacks
//
//  CasualNoises    12/07/2025  First implementation
//==============================================================================
bool NerveNetMasterThread::SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b082      	sub	sp, #8
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
 800366c:	6039      	str	r1, [r7, #0]
	if (hspi == mNerveNet_SPI_Ptr)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003672:	683a      	ldr	r2, [r7, #0]
 8003674:	429a      	cmp	r2, r3
 8003676:	d115      	bne.n	80036a4 <_ZN12CasualNoises20NerveNetMasterThread20SPI_TxRxCpltCallbackEP19__SPI_HandleTypeDef+0x40>
	{
		if ( mThreadState == eNerveNetMasterThreadState::awaitingDmaCplt )
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800367c:	2b03      	cmp	r3, #3
 800367e:	d10c      	bne.n	800369a <_ZN12CasualNoises20NerveNetMasterThread20SPI_TxRxCpltCallbackEP19__SPI_HandleTypeDef+0x36>
		{

			// Next state is awaiting ACK line to go low
			mThreadState = eNerveNetMasterThreadState::awaitingNotAck;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2204      	movs	r2, #4
 8003684:	65da      	str	r2, [r3, #92]	@ 0x5c

			// Set REQ line low
			HAL_GPIO_WritePin (mNerveNet_REQ_Port, mNerveNet_REQ_Pin, GPIO_PIN_RESET );
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003690:	2200      	movs	r2, #0
 8003692:	4619      	mov	r1, r3
 8003694:	f009 fd90 	bl	800d1b8 <HAL_GPIO_WritePin>
 8003698:	e002      	b.n	80036a0 <_ZN12CasualNoises20NerveNetMasterThread20SPI_TxRxCpltCallbackEP19__SPI_HandleTypeDef+0x3c>

		} else
		{
			CN_ReportFault ( eErrorCodes::NerveNetThread_Error );
 800369a:	2004      	movs	r0, #4
 800369c:	f7ff fe40 	bl	8003320 <_ZL14CN_ReportFault11eErrorCodes>
		}

		return true;
 80036a0:	2301      	movs	r3, #1
 80036a2:	e000      	b.n	80036a6 <_ZN12CasualNoises20NerveNetMasterThread20SPI_TxRxCpltCallbackEP19__SPI_HandleTypeDef+0x42>
	}
	return false;
 80036a4:	2300      	movs	r3, #0
}
 80036a6:	4618      	mov	r0, r3
 80036a8:	3708      	adds	r7, #8
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bd80      	pop	{r7, pc}
	...

080036b0 <_ZN12CasualNoises20NerveNetMasterThread24mainNerveNetMasterThreadEPv>:
// NerveNet master thread
//
//  CasualNoises    09/07/2025  First implementation
//==============================================================================
void NerveNetMasterThread::mainNerveNetMasterThread(void* pvParameters)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b086      	sub	sp, #24
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
 80036b8:	6039      	str	r1, [r7, #0]

	// Get parameters
	sRunNerveNetMasterThreadParams* nerveNetThreadDataPtr = (sRunNerveNetMasterThreadParams*)pvParameters;
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	60fb      	str	r3, [r7, #12]
	mNerveNet_REQ_Port		= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_REQ_Port;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	685a      	ldr	r2, [r3, #4]
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	641a      	str	r2, [r3, #64]	@ 0x40
	mNerveNet_REQ_Pin		= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_REQ_Pin;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	891a      	ldrh	r2, [r3, #8]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
	mNerveNet_ACK_Port		= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_ACK_Port;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	68da      	ldr	r2, [r3, #12]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	649a      	str	r2, [r3, #72]	@ 0x48
	mNerveNet_ACK_Pin		= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_ACK_Pin;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	8a1a      	ldrh	r2, [r3, #16]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
	mNerveNet_RESET_Port	= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_RESET_Port;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	695a      	ldr	r2, [r3, #20]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	651a      	str	r2, [r3, #80]	@ 0x50
	mNerveNet_RESET_Pin		= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_RESET_Pin;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	8b1a      	ldrh	r2, [r3, #24]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
	mNerveNet_SPI_Ptr		= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_SPI_Ptr;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	69da      	ldr	r2, [r3, #28]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	659a      	str	r2, [r3, #88]	@ 0x58

	// Create sendMessage() blocking semaphore
	vSemaphoreCreateBinary ( mSyncSemaphoreHandle );
 800370a:	2203      	movs	r2, #3
 800370c:	2100      	movs	r1, #0
 800370e:	2001      	movs	r0, #1
 8003710:	f011 f973 	bl	80149fa <xQueueGenericCreate>
 8003714:	4602      	mov	r2, r0
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	669a      	str	r2, [r3, #104]	@ 0x68
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800371e:	2b00      	cmp	r3, #0
 8003720:	d006      	beq.n	8003730 <_ZN12CasualNoises20NerveNetMasterThread24mainNerveNetMasterThreadEPv+0x80>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 8003726:	2300      	movs	r3, #0
 8003728:	2200      	movs	r2, #0
 800372a:	2100      	movs	r1, #0
 800372c:	f011 f9c4 	bl	8014ab8 <xQueueGenericSend>
	if ( mSyncSemaphoreHandle == nullptr )
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003734:	2b00      	cmp	r3, #0
 8003736:	d102      	bne.n	800373e <_ZN12CasualNoises20NerveNetMasterThread24mainNerveNetMasterThreadEPv+0x8e>
		CN_ReportFault ( eErrorCodes::FreeRTOS_ErrorRes );
 8003738:	2002      	movs	r0, #2
 800373a:	f7ff fdf1 	bl	8003320 <_ZL14CN_ReportFault11eErrorCodes>

	// Create Tx and Rx buffers
	for ( uint32_t i = 0; i < cNoOfTxMessageBuffers; ++i )
 800373e:	2300      	movs	r3, #0
 8003740:	617b      	str	r3, [r7, #20]
 8003742:	e022      	b.n	800378a <_ZN12CasualNoises20NerveNetMasterThread24mainNerveNetMasterThreadEPv+0xda>
	{
		mTxMessageBuffers[i] = new sNerveNetMessage;
 8003744:	f240 400c 	movw	r0, #1036	@ 0x40c
 8003748:	f014 fc08 	bl	8017f5c <_Znwj>
 800374c:	4603      	mov	r3, r0
 800374e:	4619      	mov	r1, r3
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	697a      	ldr	r2, [r7, #20]
 8003754:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		memset( mTxMessageBuffers[i], 0, sizeof ( sNerveNetMessage ) );
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	697a      	ldr	r2, [r7, #20]
 800375c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003760:	f240 420c 	movw	r2, #1036	@ 0x40c
 8003764:	2100      	movs	r1, #0
 8003766:	4618      	mov	r0, r3
 8003768:	f016 fad4 	bl	8019d14 <memset>
		mTxMessageBuffers[i]->header.messageSourceID = eNerveNetSourceId::eFellhornDeviceBoard;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	697a      	ldr	r2, [r7, #20]
 8003770:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003774:	2203      	movs	r2, #3
 8003776:	601a      	str	r2, [r3, #0]
		mTxMessageBuffers[i]->header.messageNumber = 0;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	697a      	ldr	r2, [r7, #20]
 800377c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003780:	2200      	movs	r2, #0
 8003782:	605a      	str	r2, [r3, #4]
	for ( uint32_t i = 0; i < cNoOfTxMessageBuffers; ++i )
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	3301      	adds	r3, #1
 8003788:	617b      	str	r3, [r7, #20]
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	2b02      	cmp	r3, #2
 800378e:	d9d9      	bls.n	8003744 <_ZN12CasualNoises20NerveNetMasterThread24mainNerveNetMasterThreadEPv+0x94>
	}
	for (uint32_t i = 0; i < cNoOfRxMessageBuffers; ++i)
 8003790:	2300      	movs	r3, #0
 8003792:	613b      	str	r3, [r7, #16]
 8003794:	e01e      	b.n	80037d4 <_ZN12CasualNoises20NerveNetMasterThread24mainNerveNetMasterThreadEPv+0x124>
	{
		mRxMessageBuffers[i] = new sNerveNetMessage;
 8003796:	f240 400c 	movw	r0, #1036	@ 0x40c
 800379a:	f014 fbdf 	bl	8017f5c <_Znwj>
 800379e:	4603      	mov	r3, r0
 80037a0:	4619      	mov	r1, r3
 80037a2:	687a      	ldr	r2, [r7, #4]
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	3302      	adds	r3, #2
 80037a8:	009b      	lsls	r3, r3, #2
 80037aa:	4413      	add	r3, r2
 80037ac:	6059      	str	r1, [r3, #4]
		mRxMessageBuffers[i]->header.messageSourceID = eNerveNetSourceId::eAwaitingId;
 80037ae:	687a      	ldr	r2, [r7, #4]
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	3302      	adds	r3, #2
 80037b4:	009b      	lsls	r3, r3, #2
 80037b6:	4413      	add	r3, r2
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	2200      	movs	r2, #0
 80037bc:	601a      	str	r2, [r3, #0]
		mRxMessageBuffers[i]->header.messageNumber = 0;
 80037be:	687a      	ldr	r2, [r7, #4]
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	3302      	adds	r3, #2
 80037c4:	009b      	lsls	r3, r3, #2
 80037c6:	4413      	add	r3, r2
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	2200      	movs	r2, #0
 80037cc:	605a      	str	r2, [r3, #4]
	for (uint32_t i = 0; i < cNoOfRxMessageBuffers; ++i)
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	3301      	adds	r3, #1
 80037d2:	613b      	str	r3, [r7, #16]
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	2b01      	cmp	r3, #1
 80037d8:	d9dd      	bls.n	8003796 <_ZN12CasualNoises20NerveNetMasterThread24mainNerveNetMasterThreadEPv+0xe6>
	}

	// Buffer used to build up data to be send on next exchange
	mConstructionBufferPtr 		 = new sNerveNetData;
 80037da:	f240 4004 	movw	r0, #1028	@ 0x404
 80037de:	f014 fbbd 	bl	8017f5c <_Znwj>
 80037e2:	4603      	mov	r3, r0
 80037e4:	461a      	mov	r2, r3
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	62da      	str	r2, [r3, #44]	@ 0x2c
	memset(mConstructionBufferPtr, 0, sizeof(sNerveNetData));
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037ee:	f240 4204 	movw	r2, #1028	@ 0x404
 80037f2:	2100      	movs	r1, #0
 80037f4:	4618      	mov	r0, r3
 80037f6:	f016 fa8d 	bl	8019d14 <memset>
	mConstructionBufferSizePtr	 = &mConstructionBufferPtr->size;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037fe:	461a      	mov	r2, r3
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	631a      	str	r2, [r3, #48]	@ 0x30
	mConstructionDataPtr		 = &mConstructionBufferPtr->data[0];
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003808:	1d1a      	adds	r2, r3, #4
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	635a      	str	r2, [r3, #52]	@ 0x34
	mRemainingSpace 			 = NERVENET_DATA_SIZE;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003814:	639a      	str	r2, [r3, #56]	@ 0x38
	mConstructionBufferBusy 	 = false;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2200      	movs	r2, #0
 800381a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

	// Global pointer to be used by the HAL_GPIO_EXTI_Callback()
	gNerveNetMasterThreadPtr [ nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNetThreadNo ] = this;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	881b      	ldrh	r3, [r3, #0]
 8003824:	4619      	mov	r1, r3
 8003826:	4a18      	ldr	r2, [pc, #96]	@ (8003888 <_ZN12CasualNoises20NerveNetMasterThread24mainNerveNetMasterThreadEPv+0x1d8>)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	{

	}

	// Signal that thread is up and running
	if (nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNetRunningFlagPtr != nullptr)
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003834:	2b00      	cmp	r3, #0
 8003836:	d004      	beq.n	8003842 <_ZN12CasualNoises20NerveNetMasterThread24mainNerveNetMasterThreadEPv+0x192>
	{
		*nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNetRunningFlagPtr = true;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800383e:	2201      	movs	r2, #1
 8003840:	701a      	strb	r2, [r3, #0]
	}
	mNerveNetMasterReady = true;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2201      	movs	r2, #1
 8003846:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

	// Reset NerveNet slave
	while ( mThreadState == eNerveNetMasterThreadState::resetSlave )
 800384a:	e014      	b.n	8003876 <_ZN12CasualNoises20NerveNetMasterThread24mainNerveNetMasterThreadEPv+0x1c6>
	{
		HAL_GPIO_WritePin ( mNerveNet_RESET_Port, mNerveNet_RESET_Pin, GPIO_PIN_SET );
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8003856:	2201      	movs	r2, #1
 8003858:	4619      	mov	r1, r3
 800385a:	f009 fcad 	bl	800d1b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( mNerveNet_RESET_Port, mNerveNet_RESET_Pin, GPIO_PIN_RESET );
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8003868:	2200      	movs	r2, #0
 800386a:	4619      	mov	r1, r3
 800386c:	f009 fca4 	bl	800d1b8 <HAL_GPIO_WritePin>
		vTaskDelay ( pdMS_TO_TICKS ( 10 ) );
 8003870:	200a      	movs	r0, #10
 8003872:	f012 f887 	bl	8015984 <vTaskDelay>
	while ( mThreadState == eNerveNetMasterThreadState::resetSlave )
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800387a:	2b00      	cmp	r3, #0
 800387c:	d0e6      	beq.n	800384c <_ZN12CasualNoises20NerveNetMasterThread24mainNerveNetMasterThreadEPv+0x19c>
	}

	for (;;)
	{
		vTaskDelay(pdMS_TO_TICKS(1000));
 800387e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003882:	f012 f87f 	bl	8015984 <vTaskDelay>
 8003886:	e7fa      	b.n	800387e <_ZN12CasualNoises20NerveNetMasterThread24mainNerveNetMasterThreadEPv+0x1ce>
 8003888:	24003248 	.word	0x24003248

0800388c <_ZN12CasualNoises23runNerveNetMasterThreadEPv>:
// Run the thread inside a given NerveNetMasterThread object
//
//  CasualNoises    09/07/2025  First implementation
//==============================================================================
void runNerveNetMasterThread(void* pvParameters)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b084      	sub	sp, #16
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
	sRunNerveNetMasterThreadParams* params = (sRunNerveNetMasterThreadParams*) pvParameters;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	60fb      	str	r3, [r7, #12]
	params->threadPtr->mainNerveNetMasterThread ( pvParameters );
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	6879      	ldr	r1, [r7, #4]
 800389e:	4618      	mov	r0, r3
 80038a0:	f7ff ff06 	bl	80036b0 <_ZN12CasualNoises20NerveNetMasterThread24mainNerveNetMasterThreadEPv>
}
 80038a4:	bf00      	nop
 80038a6:	3710      	adds	r7, #16
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}

080038ac <_ZN12CasualNoises25startNerveNetMasterThreadEPNS_20NerveNetMasterThreadEPvPP19tskTaskControlBlock>:
// Start NerveNet master thread
//
//  CasualNoises    09/07/2025  First implementation
//==============================================================================
BaseType_t startNerveNetMasterThread ( CasualNoises::NerveNetMasterThread* threadPtr, void *argument, TaskHandle_t* xHandlePtr)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b088      	sub	sp, #32
 80038b0:	af02      	add	r7, sp, #8
 80038b2:	60f8      	str	r0, [r7, #12]
 80038b4:	60b9      	str	r1, [r7, #8]
 80038b6:	607a      	str	r2, [r7, #4]
	assert(MAX_NO_OF_NERVENET_MASTER_THREADS == 1);

	static sRunNerveNetMasterThreadParams params;
	params.nerveNetThreadDataPtr = (sNerveNetThreadData*)argument;
 80038b8:	4a0b      	ldr	r2, [pc, #44]	@ (80038e8 <_ZN12CasualNoises25startNerveNetMasterThreadEPNS_20NerveNetMasterThreadEPvPP19tskTaskControlBlock+0x3c>)
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	6013      	str	r3, [r2, #0]
	params.threadPtr = threadPtr;
 80038be:	4a0a      	ldr	r2, [pc, #40]	@ (80038e8 <_ZN12CasualNoises25startNerveNetMasterThreadEPNS_20NerveNetMasterThreadEPvPP19tskTaskControlBlock+0x3c>)
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	6053      	str	r3, [r2, #4]

	// Create the thread to scan the ADC convertions
	BaseType_t res = xTaskCreate ( runNerveNetMasterThread, "NerveNetMasterThread", DEFAULT_STACK_SIZE, &params,
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	9301      	str	r3, [sp, #4]
 80038c8:	232d      	movs	r3, #45	@ 0x2d
 80038ca:	9300      	str	r3, [sp, #0]
 80038cc:	4b06      	ldr	r3, [pc, #24]	@ (80038e8 <_ZN12CasualNoises25startNerveNetMasterThreadEPNS_20NerveNetMasterThreadEPvPP19tskTaskControlBlock+0x3c>)
 80038ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80038d2:	4906      	ldr	r1, [pc, #24]	@ (80038ec <_ZN12CasualNoises25startNerveNetMasterThreadEPNS_20NerveNetMasterThreadEPvPP19tskTaskControlBlock+0x40>)
 80038d4:	4806      	ldr	r0, [pc, #24]	@ (80038f0 <_ZN12CasualNoises25startNerveNetMasterThreadEPNS_20NerveNetMasterThreadEPvPP19tskTaskControlBlock+0x44>)
 80038d6:	f011 fef7 	bl	80156c8 <xTaskCreate>
 80038da:	6178      	str	r0, [r7, #20]
			NERVENET_THREAD_PRIORITY, xHandlePtr );
	return res;
 80038dc:	697b      	ldr	r3, [r7, #20]

}
 80038de:	4618      	mov	r0, r3
 80038e0:	3718      	adds	r7, #24
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}
 80038e6:	bf00      	nop
 80038e8:	2400324c 	.word	0x2400324c
 80038ec:	0801bad4 	.word	0x0801bad4
 80038f0:	0800388d 	.word	0x0800388d

080038f4 <_ZL8CN_Delayv>:
{
 80038f4:	b480      	push	{r7}
 80038f6:	b085      	sub	sp, #20
 80038f8:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 1000000; ++i)
 80038fa:	2300      	movs	r3, #0
 80038fc:	60bb      	str	r3, [r7, #8]
 80038fe:	e00e      	b.n	800391e <_ZL8CN_Delayv+0x2a>
		for (uint32_t j = 0; j < 10; ++j)
 8003900:	2300      	movs	r3, #0
 8003902:	607b      	str	r3, [r7, #4]
 8003904:	e005      	b.n	8003912 <_ZL8CN_Delayv+0x1e>
			++cnt;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	3301      	adds	r3, #1
 800390a:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	3301      	adds	r3, #1
 8003910:	607b      	str	r3, [r7, #4]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2b09      	cmp	r3, #9
 8003916:	d9f6      	bls.n	8003906 <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	3301      	adds	r3, #1
 800391c:	60bb      	str	r3, [r7, #8]
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	4a04      	ldr	r2, [pc, #16]	@ (8003934 <_ZL8CN_Delayv+0x40>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d9ec      	bls.n	8003900 <_ZL8CN_Delayv+0xc>
}
 8003926:	bf00      	nop
 8003928:	bf00      	nop
 800392a:	3714      	adds	r7, #20
 800392c:	46bd      	mov	sp, r7
 800392e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003932:	4770      	bx	lr
 8003934:	000f423f 	.word	0x000f423f

08003938 <_ZL14CN_ReportFault11eErrorCodes>:
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b084      	sub	sp, #16
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 8003940:	f012 f93c 	bl	8015bbc <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	60fb      	str	r3, [r7, #12]
		if (code & 0x00000001)
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	f003 0301 	and.w	r3, r3, #1
 800394e:	2b00      	cmp	r3, #0
 8003950:	d005      	beq.n	800395e <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 8003952:	2200      	movs	r2, #0
 8003954:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003958:	4818      	ldr	r0, [pc, #96]	@ (80039bc <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 800395a:	f009 fc2d 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	f003 0302 	and.w	r3, r3, #2
 8003964:	2b00      	cmp	r3, #0
 8003966:	d004      	beq.n	8003972 <_ZL14CN_ReportFault11eErrorCodes+0x3a>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 8003968:	2200      	movs	r2, #0
 800396a:	2180      	movs	r1, #128	@ 0x80
 800396c:	4813      	ldr	r0, [pc, #76]	@ (80039bc <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 800396e:	f009 fc23 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	f003 0304 	and.w	r3, r3, #4
 8003978:	2b00      	cmp	r3, #0
 800397a:	d004      	beq.n	8003986 <_ZL14CN_ReportFault11eErrorCodes+0x4e>
			HAL_GPIO_WritePin(GPIOG, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 800397c:	2200      	movs	r2, #0
 800397e:	2102      	movs	r1, #2
 8003980:	480f      	ldr	r0, [pc, #60]	@ (80039c0 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8003982:	f009 fc19 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	f003 0308 	and.w	r3, r3, #8
 800398c:	2b00      	cmp	r3, #0
 800398e:	d004      	beq.n	800399a <_ZL14CN_ReportFault11eErrorCodes+0x62>
			HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 8003990:	2200      	movs	r2, #0
 8003992:	2101      	movs	r1, #1
 8003994:	480a      	ldr	r0, [pc, #40]	@ (80039c0 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8003996:	f009 fc0f 	bl	800d1b8 <HAL_GPIO_WritePin>
		CN_Delay();
 800399a:	f7ff ffab 	bl	80038f4 <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin|STATUS_LED_1_Pin, GPIO_PIN_SET);
 800399e:	2201      	movs	r2, #1
 80039a0:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 80039a4:	4805      	ldr	r0, [pc, #20]	@ (80039bc <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 80039a6:	f009 fc07 	bl	800d1b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin|STATUS_LED_3_Pin, GPIO_PIN_SET);
 80039aa:	2201      	movs	r2, #1
 80039ac:	2103      	movs	r1, #3
 80039ae:	4804      	ldr	r0, [pc, #16]	@ (80039c0 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 80039b0:	f009 fc02 	bl	800d1b8 <HAL_GPIO_WritePin>
		CN_Delay();
 80039b4:	f7ff ff9e 	bl	80038f4 <_ZL8CN_Delayv>
		if (code & 0x00000001)
 80039b8:	e7c6      	b.n	8003948 <_ZL14CN_ReportFault11eErrorCodes+0x10>
 80039ba:	bf00      	nop
 80039bc:	58021000 	.word	0x58021000
 80039c0:	58021800 	.word	0x58021800

080039c4 <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt>:
// Handle external interrupts
//
//  CasualNoises    11/07/2025  First implementation
//==============================================================================
bool NerveNetSlaveThread::GPIO_EXTI_Callback ( uint16_t GPIO_Pin )
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b086      	sub	sp, #24
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
 80039cc:	460b      	mov	r3, r1
 80039ce:	807b      	strh	r3, [r7, #2]

	// Have to ignore interrupts, thread is not ready?
	if ( mIgnoreInterrupts )
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	781b      	ldrb	r3, [r3, #0]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d001      	beq.n	80039dc <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt+0x18>
	{
		return false;
 80039d8:	2300      	movs	r3, #0
 80039da:	e06c      	b.n	8003ab6 <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt+0xf2>
	}

	// Reset signal?
	if ( GPIO_Pin == mNerveNet_RESET_Pin )
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80039e2:	887a      	ldrh	r2, [r7, #2]
 80039e4:	429a      	cmp	r2, r3
 80039e6:	d11b      	bne.n	8003a20 <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt+0x5c>
	{
		if ( mThreadReady )
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d014      	beq.n	8003a1c <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt+0x58>
		{
			HAL_GPIO_WritePin ( mNerveNet_ACK_Port, mNerveNet_ACK_Pin, GPIO_PIN_SET );
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80039fc:	2201      	movs	r2, #1
 80039fe:	4619      	mov	r1, r3
 8003a00:	f009 fbda 	bl	800d1b8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin ( mNerveNet_ACK_Port, mNerveNet_ACK_Pin, GPIO_PIN_RESET );
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003a0e:	2200      	movs	r2, #0
 8003a10:	4619      	mov	r1, r3
 8003a12:	f009 fbd1 	bl	800d1b8 <HAL_GPIO_WritePin>
			mThreadState = eNerveNetSlaveThreadState::idle;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2201      	movs	r2, #1
 8003a1a:	675a      	str	r2, [r3, #116]	@ 0x74
		}
		return true;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	e04a      	b.n	8003ab6 <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt+0xf2>
	}

	// REQ signal
	if ( GPIO_Pin == mNerveNet_REQ_Pin )
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8003a26:	887a      	ldrh	r2, [r7, #2]
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d143      	bne.n	8003ab4 <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt+0xf0>
	{
		GPIO_PinState state = HAL_GPIO_ReadPin ( mNerveNet_REQ_Port, GPIO_Pin );
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a30:	887a      	ldrh	r2, [r7, #2]
 8003a32:	4611      	mov	r1, r2
 8003a34:	4618      	mov	r0, r3
 8003a36:	f009 fba7 	bl	800d188 <HAL_GPIO_ReadPin>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	75fb      	strb	r3, [r7, #23]
		if ( state == GPIO_PIN_SET )
 8003a3e:	7dfb      	ldrb	r3, [r7, #23]
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d10a      	bne.n	8003a5a <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt+0x96>
		{

			// Start next cycle
			BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8003a44:	2300      	movs	r3, #0
 8003a46:	60fb      	str	r3, [r7, #12]
			xSemaphoreGiveFromISR ( mStartCycleSemaphore, &xHigherPriorityTaskWoken );
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a4c:	f107 020c 	add.w	r2, r7, #12
 8003a50:	4611      	mov	r1, r2
 8003a52:	4618      	mov	r0, r3
 8003a54:	f011 f9d0 	bl	8014df8 <xQueueGiveFromISR>
 8003a58:	e02a      	b.n	8003ab0 <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt+0xec>

		} else
		{

			// Rotate Tx and Rx buffers
			uint32_t temp = mTxToBeSentBufferIndex;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	699b      	ldr	r3, [r3, #24]
 8003a5e:	613b      	str	r3, [r7, #16]
			mTxToBeSentBufferIndex 	 = mTxWaitingBufferIndex;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	69da      	ldr	r2, [r3, #28]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	619a      	str	r2, [r3, #24]
			mTxWaitingBufferIndex  	 = mTxFillingBufferIndex;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6a1a      	ldr	r2, [r3, #32]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	61da      	str	r2, [r3, #28]
			mTxFillingBufferIndex  	 = temp;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	693a      	ldr	r2, [r7, #16]
 8003a74:	621a      	str	r2, [r3, #32]
			temp = mRxReceivingBufferIndex;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a7a:	613b      	str	r3, [r7, #16]
			mRxReceivingBufferIndex  = mRxProcessingBufferIndex;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	625a      	str	r2, [r3, #36]	@ 0x24
			mRxProcessingBufferIndex = temp;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	693a      	ldr	r2, [r7, #16]
 8003a88:	629a      	str	r2, [r3, #40]	@ 0x28

			// End of NerveNet cycle, the thread should be awaitingMessage here
			if ( mThreadState != eNerveNetSlaveThreadState::awaitingMessage )
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a8e:	2b02      	cmp	r3, #2
 8003a90:	d002      	beq.n	8003a98 <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt+0xd4>
				CN_ReportFault ( eErrorCodes::NerveNetThread_Error );
 8003a92:	2004      	movs	r0, #4
 8003a94:	f7ff ff50 	bl	8003938 <_ZL14CN_ReportFault11eErrorCodes>

			// We are ready for a new cycle
			mThreadState = eNerveNetSlaveThreadState::idle;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	675a      	str	r2, [r3, #116]	@ 0x74

			// Set ACK line low
			HAL_GPIO_WritePin ( mNerveNet_ACK_Port, mNerveNet_ACK_Pin, GPIO_PIN_RESET );
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	4619      	mov	r1, r3
 8003aac:	f009 fb84 	bl	800d1b8 <HAL_GPIO_WritePin>

		}

		return true;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e000      	b.n	8003ab6 <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt+0xf2>
	}

	return false;
 8003ab4:	2300      	movs	r3, #0
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	3718      	adds	r7, #24
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}
	...

08003ac0 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv>:
//
//  CasualNoises    11/07/2025  First implementation
//  CasualNoises    15/07/2025  First implementation implemented performance measurement
//==============================================================================
void NerveNetSlaveThread::mainNerveNetSlaveThread(void* pvParameters)
{
 8003ac0:	b5b0      	push	{r4, r5, r7, lr}
 8003ac2:	b092      	sub	sp, #72	@ 0x48
 8003ac4:	af02      	add	r7, sp, #8
 8003ac6:	6078      	str	r0, [r7, #4]
 8003ac8:	6039      	str	r1, [r7, #0]

	// Get parameters
	sRunNerveNetSlaveThreadParams* nerveNetThreadDataPtr = (sRunNerveNetSlaveThreadParams*) pvParameters;
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	mNerveNet_REQ_Port		 	= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_REQ_Port;
 8003ace:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	685a      	ldr	r2, [r3, #4]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	645a      	str	r2, [r3, #68]	@ 0x44
	mNerveNet_REQ_Pin		 	= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_REQ_Pin;
 8003ad8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	891a      	ldrh	r2, [r3, #8]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
	mNerveNet_ACK_Port		 	= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_ACK_Port;
 8003ae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	68da      	ldr	r2, [r3, #12]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	64da      	str	r2, [r3, #76]	@ 0x4c
	mNerveNet_ACK_Pin		 	= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_ACK_Pin;
 8003aee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	8a1a      	ldrh	r2, [r3, #16]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
	mNerveNet_RESET_Port	 	= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_RESET_Port;
 8003afa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	695a      	ldr	r2, [r3, #20]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	655a      	str	r2, [r3, #84]	@ 0x54
	mNerveNet_RESET_Pin		 	= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_RESET_Pin;
 8003b04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	8b1a      	ldrh	r2, [r3, #24]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
	mNerveNet_SPI_Ptr		 	= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_SPI_Ptr;
 8003b10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	69da      	ldr	r2, [r3, #28]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	65da      	str	r2, [r3, #92]	@ 0x5c
	mSouthSideAudioProcessorPtr = nerveNetThreadDataPtr->nerveNetThreadDataPtr->AudioProcessorPtr;
 8003b1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	661a      	str	r2, [r3, #96]	@ 0x60
	mPerformanceTestTimerPtr	= nerveNetThreadDataPtr->nerveNetThreadDataPtr->PerformanceTestTimerPtr;
 8003b24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	669a      	str	r2, [r3, #104]	@ 0x68
	mPerformanceResultPtr		= nerveNetThreadDataPtr->nerveNetThreadDataPtr->PerformanceResultPtr;
 8003b2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	66da      	str	r2, [r3, #108]	@ 0x6c

	// Create sendMessage() blocking semaphore
	mSyncSemaphoreHandle = xSemaphoreCreateBinary ();
 8003b38:	2203      	movs	r2, #3
 8003b3a:	2100      	movs	r1, #0
 8003b3c:	2001      	movs	r0, #1
 8003b3e:	f010 ff5c 	bl	80149fa <xQueueGenericCreate>
 8003b42:	4602      	mov	r2, r0
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	67da      	str	r2, [r3, #124]	@ 0x7c
	if (mSyncSemaphoreHandle == nullptr)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d102      	bne.n	8003b56 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x96>
		CN_ReportFault ( eErrorCodes::FreeRTOS_ErrorRes );
 8003b50:	2002      	movs	r0, #2
 8003b52:	f7ff fef1 	bl	8003938 <_ZL14CN_ReportFault11eErrorCodes>

	// Global pointer to be used by the HAL_GPIO_EXTI_Callback()
	mTheadNumber = nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNetThreadNo;
 8003b56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	881b      	ldrh	r3, [r3, #0]
 8003b5c:	461a      	mov	r2, r3
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	671a      	str	r2, [r3, #112]	@ 0x70
	gNerveNetSlaveThreadPtr [ mTheadNumber ] = this;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b66:	491a      	ldr	r1, [pc, #104]	@ (8003bd0 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x110>)
 8003b68:	687a      	ldr	r2, [r7, #4]
 8003b6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	// Create Tx and Rx buffers
	for (uint32_t i = 0; i < cNoOfTxMessageBuffers; ++i)
 8003b6e:	2300      	movs	r3, #0
 8003b70:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b72:	e026      	b.n	8003bc2 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x102>
	{
		mTxMessageBuffers[i] = new sNerveNetMessage;
 8003b74:	f240 400c 	movw	r0, #1036	@ 0x40c
 8003b78:	f014 f9f0 	bl	8017f5c <_Znwj>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	4619      	mov	r1, r3
 8003b80:	687a      	ldr	r2, [r7, #4]
 8003b82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b84:	009b      	lsls	r3, r3, #2
 8003b86:	4413      	add	r3, r2
 8003b88:	6059      	str	r1, [r3, #4]
		memset(mTxMessageBuffers[i], 0x00, sizeof(sNerveNetMessage));
 8003b8a:	687a      	ldr	r2, [r7, #4]
 8003b8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b8e:	009b      	lsls	r3, r3, #2
 8003b90:	4413      	add	r3, r2
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	f240 420c 	movw	r2, #1036	@ 0x40c
 8003b98:	2100      	movs	r1, #0
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f016 f8ba 	bl	8019d14 <memset>
		mTxMessageBuffers[i]->header.messageSourceID = eNerveNetSourceId::eFellhornSouthSide;
 8003ba0:	687a      	ldr	r2, [r7, #4]
 8003ba2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ba4:	009b      	lsls	r3, r3, #2
 8003ba6:	4413      	add	r3, r2
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	2202      	movs	r2, #2
 8003bac:	601a      	str	r2, [r3, #0]
		mTxMessageBuffers[i]->header.messageNumber = 0;
 8003bae:	687a      	ldr	r2, [r7, #4]
 8003bb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bb2:	009b      	lsls	r3, r3, #2
 8003bb4:	4413      	add	r3, r2
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	605a      	str	r2, [r3, #4]
	for (uint32_t i = 0; i < cNoOfTxMessageBuffers; ++i)
 8003bbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bbe:	3301      	adds	r3, #1
 8003bc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003bc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bc4:	2b02      	cmp	r3, #2
 8003bc6:	d9d5      	bls.n	8003b74 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0xb4>
	}
	for (uint32_t i = 0; i < cNoOfRxMessageBuffers; ++i)
 8003bc8:	2300      	movs	r3, #0
 8003bca:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003bcc:	e01b      	b.n	8003c06 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x146>
 8003bce:	bf00      	nop
 8003bd0:	24003254 	.word	0x24003254
	{
		mRxMessageBuffers[i] = new sNerveNetMessage;
 8003bd4:	f240 400c 	movw	r0, #1036	@ 0x40c
 8003bd8:	f014 f9c0 	bl	8017f5c <_Znwj>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	4619      	mov	r1, r3
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003be4:	3204      	adds	r2, #4
 8003be6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		memset(mRxMessageBuffers[i], 0x00, sizeof(sNerveNetMessage));
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003bee:	3204      	adds	r2, #4
 8003bf0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003bf4:	f240 420c 	movw	r2, #1036	@ 0x40c
 8003bf8:	2100      	movs	r1, #0
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f016 f88a 	bl	8019d14 <memset>
	for (uint32_t i = 0; i < cNoOfRxMessageBuffers; ++i)
 8003c00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c02:	3301      	adds	r3, #1
 8003c04:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003c06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c08:	2b01      	cmp	r3, #1
 8003c0a:	d9e3      	bls.n	8003bd4 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x114>
	}

	// Buffer used to build up data to be send on next exchange
	mConstructionBufferPtr 		 = new sNerveNetData;
 8003c0c:	f240 4004 	movw	r0, #1028	@ 0x404
 8003c10:	f014 f9a4 	bl	8017f5c <_Znwj>
 8003c14:	4603      	mov	r3, r0
 8003c16:	461a      	mov	r2, r3
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	631a      	str	r2, [r3, #48]	@ 0x30
	memset(mConstructionBufferPtr, 0, sizeof(sNerveNetData));
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c20:	f240 4204 	movw	r2, #1028	@ 0x404
 8003c24:	2100      	movs	r1, #0
 8003c26:	4618      	mov	r0, r3
 8003c28:	f016 f874 	bl	8019d14 <memset>
	mConstructionBufferSizePtr	 = &mConstructionBufferPtr->size;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c30:	461a      	mov	r2, r3
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	635a      	str	r2, [r3, #52]	@ 0x34
	mConstructionDataPtr		 = &mConstructionBufferPtr->data[0];
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c3a:	1d1a      	adds	r2, r3, #4
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	639a      	str	r2, [r3, #56]	@ 0x38
	mRemainingSpace 			 = NERVENET_DATA_SIZE;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003c46:	63da      	str	r2, [r3, #60]	@ 0x3c
	mConstructionBufferBusy 	 = false;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

	// Create a binary semaphore for task/interrupt synchronization
	mStartCycleSemaphore = xSemaphoreCreateBinary ();
 8003c50:	2203      	movs	r2, #3
 8003c52:	2100      	movs	r1, #0
 8003c54:	2001      	movs	r0, #1
 8003c56:	f010 fed0 	bl	80149fa <xQueueGenericCreate>
 8003c5a:	4602      	mov	r2, r0
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	679a      	str	r2, [r3, #120]	@ 0x78
	if ( mStartCycleSemaphore == nullptr )
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d102      	bne.n	8003c6e <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x1ae>
		CN_ReportFault ( eErrorCodes::FreeRTOS_ErrorRes );
 8003c68:	2002      	movs	r0, #2
 8003c6a:	f7ff fe65 	bl	8003938 <_ZL14CN_ReportFault11eErrorCodes>
	AudioBuffer* inBufferPtr  = new AudioBuffer();
	AudioBuffer* outBufferPtr = new AudioBuffer();
#endif

	// Thread is ready
	mThreadReady 	  = true;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2201      	movs	r2, #1
 8003c72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
	mIgnoreInterrupts = false;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	701a      	strb	r2, [r3, #0]

	// Start performance timer, if any
	if ( mPerformanceTestTimerPtr != nullptr )
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d011      	beq.n	8003ca8 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x1e8>
	{
		BaseType_t res = HAL_TIM_Base_Start ( mPerformanceTestTimerPtr );
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f00f fba9 	bl	80133e0 <HAL_TIM_Base_Start>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (res != HAL_OK)
 8003c92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d002      	beq.n	8003c9e <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x1de>
			CN_ReportFault ( eErrorCodes::NerveNetThread_Error );
 8003c98:	2004      	movs	r0, #4
 8003c9a:	f7ff fe4d 	bl	8003938 <_ZL14CN_ReportFault11eErrorCodes>
		mPerformanceTestTimerPtr->Instance->CNT = 0;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	625a      	str	r2, [r3, #36]	@ 0x24

	// Theoretical cycle time in micro sec
#ifdef SAMPLE_FREQUENCY
	int32_t cycleTime = 1000000 / (SAMPLE_FREQUENCY / NUM_SAMPLES);
#else
	int32_t cycleTime = 0;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	627b      	str	r3, [r7, #36]	@ 0x24
	// Main thread loop
	for (;;)
	{

		// Have to start an SPI txRx cycle?
		BaseType_t res = xSemaphoreTake ( mStartCycleSemaphore, 1000 );
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003cb0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f011 fa11 	bl	80150dc <xQueueSemaphoreTake>
 8003cba:	6238      	str	r0, [r7, #32]
		if (res == pdPASS)
 8003cbc:	6a3b      	ldr	r3, [r7, #32]
 8003cbe:	2b01      	cmp	r3, #1
 8003cc0:	d1f4      	bne.n	8003cac <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x1ec>
		{

			// Start of cycle time
			uint32_t startCycleTime = 0;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	637b      	str	r3, [r7, #52]	@ 0x34
			if ( mPerformanceTestTimerPtr != nullptr )
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d004      	beq.n	8003cd8 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x218>
			{
				startCycleTime = mPerformanceTestTimerPtr->Instance->CNT;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cd6:	637b      	str	r3, [r7, #52]	@ 0x34
			}

			// Start of NerveNet cycle, the thread should be idle here
			if ( mThreadState != eNerveNetSlaveThreadState::idle )
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003cdc:	2b01      	cmp	r3, #1
 8003cde:	d002      	beq.n	8003ce6 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x226>
				CN_ReportFault ( eErrorCodes::NerveNetThread_Error );
 8003ce0:	2004      	movs	r0, #4
 8003ce2:	f7ff fe29 	bl	8003938 <_ZL14CN_ReportFault11eErrorCodes>

			// If there is any data in the construction buffer, add it to current Tx message
			mTxMessageBuffers[mTxToBeSentBufferIndex]->data.size = 0;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	699b      	ldr	r3, [r3, #24]
 8003cea:	687a      	ldr	r2, [r7, #4]
 8003cec:	009b      	lsls	r3, r3, #2
 8003cee:	4413      	add	r3, r2
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	609a      	str	r2, [r3, #8]
			if ( ( ! mConstructionBufferBusy ) && ( *mConstructionBufferSizePtr > 0) )
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003cfc:	f083 0301 	eor.w	r3, r3, #1
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d022      	beq.n	8003d4c <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x28c>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d01d      	beq.n	8003d4c <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x28c>
			{
				memcpy(&mTxMessageBuffers[mTxToBeSentBufferIndex]->data, mConstructionBufferPtr, *mConstructionBufferSizePtr + sizeof(uint32_t));
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	699b      	ldr	r3, [r3, #24]
 8003d14:	687a      	ldr	r2, [r7, #4]
 8003d16:	009b      	lsls	r3, r3, #2
 8003d18:	4413      	add	r3, r2
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	f103 0008 	add.w	r0, r3, #8
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	3304      	adds	r3, #4
 8003d2c:	461a      	mov	r2, r3
 8003d2e:	f016 f8dd 	bl	8019eec <memcpy>
				*mConstructionBufferSizePtr  = 0;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d36:	2200      	movs	r2, #0
 8003d38:	601a      	str	r2, [r3, #0]
				mConstructionDataPtr		 = &mConstructionBufferPtr->data[0];
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d3e:	1d1a      	adds	r2, r3, #4
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	639a      	str	r2, [r3, #56]	@ 0x38
				mRemainingSpace 			 = NERVENET_DATA_SIZE;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003d4a:	63da      	str	r2, [r3, #60]	@ 0x3c
			}

			// Start SPI DMA in slave mode
			uint32_t size = sizeof ( sNerveNetMessage );
 8003d4c:	f240 430c 	movw	r3, #1036	@ 0x40c
 8003d50:	61fb      	str	r3, [r7, #28]
			mTxMessageBuffers[mTxToBeSentBufferIndex]->header.messageNumber = ++mTxMessageNumber;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d56:	1c5a      	adds	r2, r3, #1
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	699b      	ldr	r3, [r3, #24]
 8003d60:	687a      	ldr	r2, [r7, #4]
 8003d62:	009b      	lsls	r3, r3, #2
 8003d64:	4413      	add	r3, r2
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	687a      	ldr	r2, [r7, #4]
 8003d6a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003d6c:	605a      	str	r2, [r3, #4]
			HAL_StatusTypeDef res = HAL_SPI_TransmitReceive_DMA (
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6dd8      	ldr	r0, [r3, #92]	@ 0x5c
					mNerveNet_SPI_Ptr,
					(uint8_t *) mTxMessageBuffers[mTxToBeSentBufferIndex],
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	699b      	ldr	r3, [r3, #24]
 8003d76:	687a      	ldr	r2, [r7, #4]
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	4413      	add	r3, r2
 8003d7c:	6859      	ldr	r1, [r3, #4]
					(uint8_t *) mRxMessageBuffers[mRxReceivingBufferIndex],
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	3204      	adds	r2, #4
 8003d86:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
			HAL_StatusTypeDef res = HAL_SPI_TransmitReceive_DMA (
 8003d8a:	69fb      	ldr	r3, [r7, #28]
 8003d8c:	b29b      	uxth	r3, r3
 8003d8e:	f00e fdd5 	bl	801293c <HAL_SPI_TransmitReceive_DMA>
 8003d92:	4603      	mov	r3, r0
 8003d94:	76fb      	strb	r3, [r7, #27]
					size );
			if (res != HAL_OK)
 8003d96:	7efb      	ldrb	r3, [r7, #27]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d002      	beq.n	8003da2 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x2e2>
				CN_ReportFault ( eErrorCodes::NerveNetThread_Error );
 8003d9c:	2004      	movs	r0, #4
 8003d9e:	f7ff fdcb 	bl	8003938 <_ZL14CN_ReportFault11eErrorCodes>

			// Start of AudioProcessor::processBlock () call
			uint32_t startOfProcessBlockTime = 0;
 8003da2:	2300      	movs	r3, #0
 8003da4:	617b      	str	r3, [r7, #20]
			UNUSED(startOfProcessBlockTime);
			if ( mPerformanceTestTimerPtr != nullptr )
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d004      	beq.n	8003db8 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x2f8>
			{
				startOfProcessBlockTime = mPerformanceTestTimerPtr->Instance->CNT;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003db6:	617b      	str	r3, [r7, #20]
			}

			setTimeMarker_2();
 8003db8:	f001 ffb8 	bl	8005d2c <setTimeMarker_2>

			// Process any NerveNet data
			if ( mRxMessageBuffers[mRxProcessingBufferIndex]->data.size > 0 )								// ToDo uniform NerveNet message handler
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	3204      	adds	r2, #4
 8003dc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d038      	beq.n	8003e40 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x380>
			{
				if ( mSouthSideAudioProcessorPtr != nullptr )
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d018      	beq.n	8003e08 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x348>
				{
				mSouthSideAudioProcessorPtr->processNerveNetData (
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6e18      	ldr	r0, [r3, #96]	@ 0x60
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	3308      	adds	r3, #8
 8003de2:	681c      	ldr	r4, [r3, #0]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6f19      	ldr	r1, [r3, #112]	@ 0x70
						mTheadNumber,
						mRxMessageBuffers[mRxProcessingBufferIndex]->data.size,
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	3204      	adds	r2, #4
 8003df0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
				mSouthSideAudioProcessorPtr->processNerveNetData (
 8003df4:	689d      	ldr	r5, [r3, #8]
						&mRxMessageBuffers[mRxProcessingBufferIndex]->data.data[0] );
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	3204      	adds	r2, #4
 8003dfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
				mSouthSideAudioProcessorPtr->processNerveNetData (
 8003e02:	330c      	adds	r3, #12
 8003e04:	462a      	mov	r2, r5
 8003e06:	47a0      	blx	r4
				}
				if ( mNerveNetSlaveProcessorPtr != nullptr )
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d017      	beq.n	8003e40 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x380>
				{
					mNerveNetSlaveProcessorPtr->processNerveNetData (
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	681c      	ldr	r4, [r3, #0]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6f19      	ldr	r1, [r3, #112]	@ 0x70
					mTheadNumber,
					mRxMessageBuffers[mRxProcessingBufferIndex]->data.size,
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	3204      	adds	r2, #4
 8003e28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
					mNerveNetSlaveProcessorPtr->processNerveNetData (
 8003e2c:	689d      	ldr	r5, [r3, #8]
					&mRxMessageBuffers[mRxProcessingBufferIndex]->data.data[0] );
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	3204      	adds	r2, #4
 8003e36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
					mNerveNetSlaveProcessorPtr->processNerveNetData (
 8003e3a:	330c      	adds	r3, #12
 8003e3c:	462a      	mov	r2, r5
 8003e3e:	47a0      	blx	r4
			inBufferPtr->importAudio ( mRxMessageBuffers[mRxProcessingBufferIndex]->audio.audioData );
			mSouthSideAudioProcessorPtr->processBlock ( *inBufferPtr, *outBufferPtr );
			outBufferPtr->exportAudio ( mTxMessageBuffers[mTxFillingBufferIndex]->audio.audioData );
#endif

			resetTimeMarker_2();
 8003e40:	f001 ff80 	bl	8005d44 <resetTimeMarker_2>

			// End of AudioProcessor::processBlock() call
			uint32_t endOfProcessBlockTime = 0;
 8003e44:	2300      	movs	r3, #0
 8003e46:	613b      	str	r3, [r7, #16]
			UNUSED(endOfProcessBlockTime);
			if (mPerformanceTestTimerPtr != nullptr)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d004      	beq.n	8003e5a <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x39a>
			{
				endOfProcessBlockTime = mPerformanceTestTimerPtr->Instance->CNT;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e58:	613b      	str	r3, [r7, #16]
			}

			// Wait for new message
			mThreadState = eNerveNetSlaveThreadState::awaitingMessage;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2202      	movs	r2, #2
 8003e5e:	675a      	str	r2, [r3, #116]	@ 0x74

			// Set ACK line high
			HAL_GPIO_WritePin ( mNerveNet_ACK_Port, mNerveNet_ACK_Pin, GPIO_PIN_SET );
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	4619      	mov	r1, r3
 8003e6e:	f009 f9a3 	bl	800d1b8 <HAL_GPIO_WritePin>

			// end of cycle time
			uint32_t endCycleTime = 0;
 8003e72:	2300      	movs	r3, #0
 8003e74:	633b      	str	r3, [r7, #48]	@ 0x30
			if (mPerformanceTestTimerPtr != nullptr)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d004      	beq.n	8003e88 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x3c8>
			{
				endCycleTime = mPerformanceTestTimerPtr->Instance->CNT;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e86:	633b      	str	r3, [r7, #48]	@ 0x30
			}

			// Calculate CPU load
			int32_t elapsedlCycleTime = endCycleTime - startCycleTime;
 8003e88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e8c:	1ad3      	subs	r3, r2, r3
 8003e8e:	60fb      	str	r3, [r7, #12]
			if (( elapsedlCycleTime > 0 ) && ( cycleTime != 0 ))
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	f77f af0a 	ble.w	8003cac <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x1ec>
 8003e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	f43f af06 	beq.w	8003cac <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x1ec>
				*mPerformanceResultPtr = jmap ( elapsedlCycleTime, (int32_t)0, cycleTime, (int32_t)0, (int32_t)100 );
 8003ea0:	2364      	movs	r3, #100	@ 0x64
 8003ea2:	9300      	str	r3, [sp, #0]
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ea8:	2100      	movs	r1, #0
 8003eaa:	68f8      	ldr	r0, [r7, #12]
 8003eac:	f000 f83a 	bl	8003f24 <_ZN12CasualNoises4jmapIlEET_S1_S1_S1_S1_S1_>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003eb6:	601a      	str	r2, [r3, #0]

		}

	}
 8003eb8:	e6f8      	b.n	8003cac <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x1ec>
 8003eba:	bf00      	nop

08003ebc <_ZN12CasualNoises22runNerveNetSlaveThreadEPv>:
// Run the thread inside a given NerveNetSlaveThread object
//
//  CasualNoises    11/07/2025  First implementation
//==============================================================================
void runNerveNetSlaveThread(void* pvParameters)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b084      	sub	sp, #16
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
	sRunNerveNetSlaveThreadParams* params = (sRunNerveNetSlaveThreadParams*)pvParameters;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	60fb      	str	r3, [r7, #12]
	params->threadPtr->mainNerveNetSlaveThread(pvParameters);
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	6879      	ldr	r1, [r7, #4]
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f7ff fdf6 	bl	8003ac0 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv>
}
 8003ed4:	bf00      	nop
 8003ed6:	3710      	adds	r7, #16
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}

08003edc <_ZN12CasualNoises24startNerveNetSlaveThreadEPNS_19NerveNetSlaveThreadEPvPP19tskTaskControlBlock>:
// Start NerveNet slave thread
//
//  CasualNoises    11/07/2025  First implementation
//==============================================================================
BaseType_t startNerveNetSlaveThread(CasualNoises::NerveNetSlaveThread* threadPtr, void *argument, TaskHandle_t* xHandlePtr)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b088      	sub	sp, #32
 8003ee0:	af02      	add	r7, sp, #8
 8003ee2:	60f8      	str	r0, [r7, #12]
 8003ee4:	60b9      	str	r1, [r7, #8]
 8003ee6:	607a      	str	r2, [r7, #4]

	static sRunNerveNetSlaveThreadParams params;
	params.nerveNetThreadDataPtr = (sNerveNetThreadData*)argument;
 8003ee8:	4a0b      	ldr	r2, [pc, #44]	@ (8003f18 <_ZN12CasualNoises24startNerveNetSlaveThreadEPNS_19NerveNetSlaveThreadEPvPP19tskTaskControlBlock+0x3c>)
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	6013      	str	r3, [r2, #0]
	params.threadPtr = threadPtr;
 8003eee:	4a0a      	ldr	r2, [pc, #40]	@ (8003f18 <_ZN12CasualNoises24startNerveNetSlaveThreadEPNS_19NerveNetSlaveThreadEPvPP19tskTaskControlBlock+0x3c>)
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	6053      	str	r3, [r2, #4]

	// Create the thread to scan the ADC convertions
	BaseType_t res = xTaskCreate(runNerveNetSlaveThread, "NerveNetSlaveThread", DEFAULT_STACK_SIZE / 2, &params,
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	9301      	str	r3, [sp, #4]
 8003ef8:	232d      	movs	r3, #45	@ 0x2d
 8003efa:	9300      	str	r3, [sp, #0]
 8003efc:	4b06      	ldr	r3, [pc, #24]	@ (8003f18 <_ZN12CasualNoises24startNerveNetSlaveThreadEPNS_19NerveNetSlaveThreadEPvPP19tskTaskControlBlock+0x3c>)
 8003efe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003f02:	4906      	ldr	r1, [pc, #24]	@ (8003f1c <_ZN12CasualNoises24startNerveNetSlaveThreadEPNS_19NerveNetSlaveThreadEPvPP19tskTaskControlBlock+0x40>)
 8003f04:	4806      	ldr	r0, [pc, #24]	@ (8003f20 <_ZN12CasualNoises24startNerveNetSlaveThreadEPNS_19NerveNetSlaveThreadEPvPP19tskTaskControlBlock+0x44>)
 8003f06:	f011 fbdf 	bl	80156c8 <xTaskCreate>
 8003f0a:	6178      	str	r0, [r7, #20]
			NERVENET_THREAD_PRIORITY, xHandlePtr);
	return res;
 8003f0c:	697b      	ldr	r3, [r7, #20]

}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3718      	adds	r7, #24
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}
 8003f16:	bf00      	nop
 8003f18:	24003258 	.word	0x24003258
 8003f1c:	0801baec 	.word	0x0801baec
 8003f20:	08003ebd 	.word	0x08003ebd

08003f24 <_ZN12CasualNoises4jmapIlEET_S1_S1_S1_S1_S1_>:
    return targetRangeMin + value0To1 * (targetRangeMax - targetRangeMin);
}

/** Remaps a value from a source range to a target range. */
template <typename Type>
Type jmap (Type sourceValue, Type sourceRangeMin, Type sourceRangeMax, Type targetRangeMin, Type targetRangeMax)
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b084      	sub	sp, #16
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	60f8      	str	r0, [r7, #12]
 8003f2c:	60b9      	str	r1, [r7, #8]
 8003f2e:	607a      	str	r2, [r7, #4]
 8003f30:	603b      	str	r3, [r7, #0]
{
//    assert (! approximatelyEqual (sourceRangeMax, sourceRangeMin)); // mapping from a range of zero will produce NaN!
	assert (sourceRangeMax != sourceRangeMin);
 8003f32:	687a      	ldr	r2, [r7, #4]
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	429a      	cmp	r2, r3
 8003f38:	d105      	bne.n	8003f46 <_ZN12CasualNoises4jmapIlEET_S1_S1_S1_S1_S1_+0x22>
 8003f3a:	4b0c      	ldr	r3, [pc, #48]	@ (8003f6c <_ZN12CasualNoises4jmapIlEET_S1_S1_S1_S1_S1_+0x48>)
 8003f3c:	4a0c      	ldr	r2, [pc, #48]	@ (8003f70 <_ZN12CasualNoises4jmapIlEET_S1_S1_S1_S1_S1_+0x4c>)
 8003f3e:	216c      	movs	r1, #108	@ 0x6c
 8003f40:	480c      	ldr	r0, [pc, #48]	@ (8003f74 <_ZN12CasualNoises4jmapIlEET_S1_S1_S1_S1_S1_+0x50>)
 8003f42:	f015 f8e3 	bl	801910c <__assert_func>
    return targetRangeMin + ((targetRangeMax - targetRangeMin) * (sourceValue - sourceRangeMin)) / (sourceRangeMax - sourceRangeMin);
 8003f46:	69ba      	ldr	r2, [r7, #24]
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	1ad3      	subs	r3, r2, r3
 8003f4c:	68f9      	ldr	r1, [r7, #12]
 8003f4e:	68ba      	ldr	r2, [r7, #8]
 8003f50:	1a8a      	subs	r2, r1, r2
 8003f52:	fb03 f202 	mul.w	r2, r3, r2
 8003f56:	6879      	ldr	r1, [r7, #4]
 8003f58:	68bb      	ldr	r3, [r7, #8]
 8003f5a:	1acb      	subs	r3, r1, r3
 8003f5c:	fb92 f2f3 	sdiv	r2, r2, r3
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	4413      	add	r3, r2
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	3710      	adds	r7, #16
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bd80      	pop	{r7, pc}
 8003f6c:	0801bb00 	.word	0x0801bb00
 8003f70:	0801bb24 	.word	0x0801bb24
 8003f74:	0801bb74 	.word	0x0801bb74

08003f78 <_ZL8CN_Delayv>:
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b085      	sub	sp, #20
 8003f7c:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 1000000; ++i)
 8003f7e:	2300      	movs	r3, #0
 8003f80:	60bb      	str	r3, [r7, #8]
 8003f82:	e00e      	b.n	8003fa2 <_ZL8CN_Delayv+0x2a>
		for (uint32_t j = 0; j < 10; ++j)
 8003f84:	2300      	movs	r3, #0
 8003f86:	607b      	str	r3, [r7, #4]
 8003f88:	e005      	b.n	8003f96 <_ZL8CN_Delayv+0x1e>
			++cnt;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	3301      	adds	r3, #1
 8003f8e:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	3301      	adds	r3, #1
 8003f94:	607b      	str	r3, [r7, #4]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2b09      	cmp	r3, #9
 8003f9a:	d9f6      	bls.n	8003f8a <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	3301      	adds	r3, #1
 8003fa0:	60bb      	str	r3, [r7, #8]
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	4a04      	ldr	r2, [pc, #16]	@ (8003fb8 <_ZL8CN_Delayv+0x40>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d9ec      	bls.n	8003f84 <_ZL8CN_Delayv+0xc>
}
 8003faa:	bf00      	nop
 8003fac:	bf00      	nop
 8003fae:	3714      	adds	r7, #20
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr
 8003fb8:	000f423f 	.word	0x000f423f

08003fbc <_ZL14CN_ReportFault11eErrorCodes>:
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b084      	sub	sp, #16
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 8003fc4:	f011 fdfa 	bl	8015bbc <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	60fb      	str	r3, [r7, #12]
		if (code & 0x00000001)
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	f003 0301 	and.w	r3, r3, #1
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d005      	beq.n	8003fe2 <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003fdc:	4818      	ldr	r0, [pc, #96]	@ (8004040 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8003fde:	f009 f8eb 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	f003 0302 	and.w	r3, r3, #2
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d004      	beq.n	8003ff6 <_ZL14CN_ReportFault11eErrorCodes+0x3a>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 8003fec:	2200      	movs	r2, #0
 8003fee:	2180      	movs	r1, #128	@ 0x80
 8003ff0:	4813      	ldr	r0, [pc, #76]	@ (8004040 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8003ff2:	f009 f8e1 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	f003 0304 	and.w	r3, r3, #4
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d004      	beq.n	800400a <_ZL14CN_ReportFault11eErrorCodes+0x4e>
			HAL_GPIO_WritePin(GPIOG, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 8004000:	2200      	movs	r2, #0
 8004002:	2102      	movs	r1, #2
 8004004:	480f      	ldr	r0, [pc, #60]	@ (8004044 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8004006:	f009 f8d7 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	f003 0308 	and.w	r3, r3, #8
 8004010:	2b00      	cmp	r3, #0
 8004012:	d004      	beq.n	800401e <_ZL14CN_ReportFault11eErrorCodes+0x62>
			HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 8004014:	2200      	movs	r2, #0
 8004016:	2101      	movs	r1, #1
 8004018:	480a      	ldr	r0, [pc, #40]	@ (8004044 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 800401a:	f009 f8cd 	bl	800d1b8 <HAL_GPIO_WritePin>
		CN_Delay();
 800401e:	f7ff ffab 	bl	8003f78 <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin|STATUS_LED_1_Pin, GPIO_PIN_SET);
 8004022:	2201      	movs	r2, #1
 8004024:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8004028:	4805      	ldr	r0, [pc, #20]	@ (8004040 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 800402a:	f009 f8c5 	bl	800d1b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin|STATUS_LED_3_Pin, GPIO_PIN_SET);
 800402e:	2201      	movs	r2, #1
 8004030:	2103      	movs	r1, #3
 8004032:	4804      	ldr	r0, [pc, #16]	@ (8004044 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8004034:	f009 f8c0 	bl	800d1b8 <HAL_GPIO_WritePin>
		CN_Delay();
 8004038:	f7ff ff9e 	bl	8003f78 <_ZL8CN_Delayv>
		if (code & 0x00000001)
 800403c:	e7c6      	b.n	8003fcc <_ZL14CN_ReportFault11eErrorCodes+0x10>
 800403e:	bf00      	nop
 8004040:	58021000 	.word	0x58021000
 8004044:	58021800 	.word	0x58021800

08004048 <_ZN12CasualNoises20ADC_ConvCpltCallbackEP17ADC_HandleTypeDef>:
// Should be called at a rate of about 100KHz
//
//  CasualNoises    18/04/2025  First implementation
//==============================================================================
bool ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b082      	sub	sp, #8
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
	if (hadc == gADC_adc)
 8004050:	4b0e      	ldr	r3, [pc, #56]	@ (800408c <_ZN12CasualNoises20ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x44>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	687a      	ldr	r2, [r7, #4]
 8004056:	429a      	cmp	r2, r3
 8004058:	d112      	bne.n	8004080 <_ZN12CasualNoises20ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x38>
	{
		setTimeMarker_4();				// ToDo remove this line
 800405a:	f001 fe7f 	bl	8005d5c <setTimeMarker_4>

		if (gADC_DataHandlerPtr != nullptr)
 800405e:	4b0c      	ldr	r3, [pc, #48]	@ (8004090 <_ZN12CasualNoises20ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x48>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d008      	beq.n	8004078 <_ZN12CasualNoises20ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x30>
			gADC_DataHandlerPtr->handle_ADC_Data(NUM_CV_INPUTS, gADC_Data);
 8004066:	4b0a      	ldr	r3, [pc, #40]	@ (8004090 <_ZN12CasualNoises20ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x48>)
 8004068:	6818      	ldr	r0, [r3, #0]
 800406a:	4b09      	ldr	r3, [pc, #36]	@ (8004090 <_ZN12CasualNoises20ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x48>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a08      	ldr	r2, [pc, #32]	@ (8004094 <_ZN12CasualNoises20ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x4c>)
 8004074:	2104      	movs	r1, #4
 8004076:	4798      	blx	r3
		if (gADC_SemaphoreHandle != nullptr)
			xSemaphoreGiveFromISR(gADC_SemaphoreHandle, &xHigherPriorityTaskWoken);

#endif

		resetTimeMarker_4();			// ToDo remove this line
 8004078:	f001 fe7c 	bl	8005d74 <resetTimeMarker_4>

		return true;
 800407c:	2301      	movs	r3, #1
 800407e:	e000      	b.n	8004082 <_ZN12CasualNoises20ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x3a>
	} else
	{
		return false;
 8004080:	2300      	movs	r3, #0
	}
}
 8004082:	4618      	mov	r0, r3
 8004084:	3708      	adds	r7, #8
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}
 800408a:	bf00      	nop
 800408c:	24003260 	.word	0x24003260
 8004090:	2400326c 	.word	0x2400326c
 8004094:	24003264 	.word	0x24003264

08004098 <_ZN12CasualNoises10ADC_ThreadEPv>:
//
//  CasualNoises    18/04/2025  First implementation
//  CasualNoises    23/07/2025  Using semaphores to synchronise events
//==============================================================================
void ADC_Thread ( void* pvParameters )
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b086      	sub	sp, #24
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]

	// Get arguments
	sADC_ThreadData* arguments = (sADC_ThreadData*)pvParameters;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	617b      	str	r3, [r7, #20]
	gADC_adc 							= arguments->hadc;
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a21      	ldr	r2, [pc, #132]	@ (8004130 <_ZN12CasualNoises10ADC_ThreadEPv+0x98>)
 80040aa:	6013      	str	r3, [r2, #0]
	TIM_HandleTypeDef* htim				= arguments->htim;
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	613b      	str	r3, [r7, #16]
	gADC_DataHandlerPtr					= arguments->ADC_DataHandlerPtr;
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	4a1f      	ldr	r2, [pc, #124]	@ (8004134 <_ZN12CasualNoises10ADC_ThreadEPv+0x9c>)
 80040b8:	6013      	str	r3, [r2, #0]

	// Register a callback for the potentiometer adc
	add_ADC_ConvCpltCallback (ADC_ConvCpltCallback) ;
 80040ba:	481f      	ldr	r0, [pc, #124]	@ (8004138 <_ZN12CasualNoises10ADC_ThreadEPv+0xa0>)
 80040bc:	f000 fae0 	bl	8004680 <_Z24add_ADC_ConvCpltCallbackPFbP17ADC_HandleTypeDefE>
	vTaskDelay ( pdMS_TO_TICKS ( 10 ) );
 80040c0:	200a      	movs	r0, #10
 80040c2:	f011 fc5f 	bl	8015984 <vTaskDelay>

	// Calibrate the ADC converter used and start in DMA mode then start the timer to trigger conversions
	HAL_StatusTypeDef res = HAL_ADCEx_Calibration_Start ( gADC_adc, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED );
 80040c6:	4b1a      	ldr	r3, [pc, #104]	@ (8004130 <_ZN12CasualNoises10ADC_ThreadEPv+0x98>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80040ce:	2100      	movs	r1, #0
 80040d0:	4618      	mov	r0, r3
 80040d2:	f005 fdc7 	bl	8009c64 <HAL_ADCEx_Calibration_Start>
 80040d6:	4603      	mov	r3, r0
 80040d8:	73fb      	strb	r3, [r7, #15]
	if ( res != HAL_OK )
 80040da:	7bfb      	ldrb	r3, [r7, #15]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d002      	beq.n	80040e6 <_ZN12CasualNoises10ADC_ThreadEPv+0x4e>
		CN_ReportFault ( eErrorCodes::adcThreadError );
 80040e0:	2006      	movs	r0, #6
 80040e2:	f7ff ff6b 	bl	8003fbc <_ZL14CN_ReportFault11eErrorCodes>
	res = HAL_ADC_Start_DMA ( gADC_adc, (uint32_t *)gADC_Data, NUM_CV_INPUTS );
 80040e6:	4b12      	ldr	r3, [pc, #72]	@ (8004130 <_ZN12CasualNoises10ADC_ThreadEPv+0x98>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	2204      	movs	r2, #4
 80040ec:	4913      	ldr	r1, [pc, #76]	@ (800413c <_ZN12CasualNoises10ADC_ThreadEPv+0xa4>)
 80040ee:	4618      	mov	r0, r3
 80040f0:	f004 ff0c 	bl	8008f0c <HAL_ADC_Start_DMA>
 80040f4:	4603      	mov	r3, r0
 80040f6:	73fb      	strb	r3, [r7, #15]
	if ( res != HAL_OK )
 80040f8:	7bfb      	ldrb	r3, [r7, #15]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d002      	beq.n	8004104 <_ZN12CasualNoises10ADC_ThreadEPv+0x6c>
		CN_ReportFault ( eErrorCodes::adcThreadError );
 80040fe:	2006      	movs	r0, #6
 8004100:	f7ff ff5c 	bl	8003fbc <_ZL14CN_ReportFault11eErrorCodes>
	res = HAL_TIM_Base_Start ( htim );
 8004104:	6938      	ldr	r0, [r7, #16]
 8004106:	f00f f96b 	bl	80133e0 <HAL_TIM_Base_Start>
 800410a:	4603      	mov	r3, r0
 800410c:	73fb      	strb	r3, [r7, #15]
	if (res != HAL_OK) // support
 800410e:	7bfb      	ldrb	r3, [r7, #15]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d002      	beq.n	800411a <_ZN12CasualNoises10ADC_ThreadEPv+0x82>
		CN_ReportFault ( eErrorCodes::adcThreadError );
 8004114:	2006      	movs	r0, #6
 8004116:	f7ff ff51 	bl	8003fbc <_ZL14CN_ReportFault11eErrorCodes>
	}

#else

	// Suspend this task
	vTaskSuspend(nullptr);
 800411a:	2000      	movs	r0, #0
 800411c:	f011 fc68 	bl	80159f0 <vTaskSuspend>

#endif

	// We should never reach this point
	CN_ReportFault(eErrorCodes::runtimeError);
 8004120:	2003      	movs	r0, #3
 8004122:	f7ff ff4b 	bl	8003fbc <_ZL14CN_ReportFault11eErrorCodes>

}
 8004126:	bf00      	nop
 8004128:	3718      	adds	r7, #24
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}
 800412e:	bf00      	nop
 8004130:	24003260 	.word	0x24003260
 8004134:	2400326c 	.word	0x2400326c
 8004138:	08004049 	.word	0x08004049
 800413c:	24003264 	.word	0x24003264

08004140 <_ZN12CasualNoises15startADC_ThreadEPvPP19tskTaskControlBlock>:
// Handle all ADC events
//
//  CasualNoises    18/04/2025  First implementation
//==============================================================================
BaseType_t startADC_Thread(void *argument, TaskHandle_t* xHandlePtr)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b086      	sub	sp, #24
 8004144:	af02      	add	r7, sp, #8
 8004146:	6078      	str	r0, [r7, #4]
 8004148:	6039      	str	r1, [r7, #0]

	// Create the thread to scan the ADC convertions
	BaseType_t res = xTaskCreate(ADC_Thread, "ADC_Thread", DEFAULT_STACK_SIZE / 2, argument,
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	9301      	str	r3, [sp, #4]
 800414e:	2323      	movs	r3, #35	@ 0x23
 8004150:	9300      	str	r3, [sp, #0]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004158:	4904      	ldr	r1, [pc, #16]	@ (800416c <_ZN12CasualNoises15startADC_ThreadEPvPP19tskTaskControlBlock+0x2c>)
 800415a:	4805      	ldr	r0, [pc, #20]	@ (8004170 <_ZN12CasualNoises15startADC_ThreadEPvPP19tskTaskControlBlock+0x30>)
 800415c:	f011 fab4 	bl	80156c8 <xTaskCreate>
 8004160:	60f8      	str	r0, [r7, #12]
			CV_IN_THREAD_PRIORITY, xHandlePtr);
	return res;
 8004162:	68fb      	ldr	r3, [r7, #12]

}
 8004164:	4618      	mov	r0, r3
 8004166:	3710      	adds	r7, #16
 8004168:	46bd      	mov	sp, r7
 800416a:	bd80      	pop	{r7, pc}
 800416c:	0801bbf4 	.word	0x0801bbf4
 8004170:	08004099 	.word	0x08004099

08004174 <_ZL8CN_Delayv>:
{
 8004174:	b480      	push	{r7}
 8004176:	b085      	sub	sp, #20
 8004178:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 1000000; ++i)
 800417a:	2300      	movs	r3, #0
 800417c:	60bb      	str	r3, [r7, #8]
 800417e:	e00e      	b.n	800419e <_ZL8CN_Delayv+0x2a>
		for (uint32_t j = 0; j < 10; ++j)
 8004180:	2300      	movs	r3, #0
 8004182:	607b      	str	r3, [r7, #4]
 8004184:	e005      	b.n	8004192 <_ZL8CN_Delayv+0x1e>
			++cnt;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	3301      	adds	r3, #1
 800418a:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	3301      	adds	r3, #1
 8004190:	607b      	str	r3, [r7, #4]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2b09      	cmp	r3, #9
 8004196:	d9f6      	bls.n	8004186 <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	3301      	adds	r3, #1
 800419c:	60bb      	str	r3, [r7, #8]
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	4a04      	ldr	r2, [pc, #16]	@ (80041b4 <_ZL8CN_Delayv+0x40>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d9ec      	bls.n	8004180 <_ZL8CN_Delayv+0xc>
}
 80041a6:	bf00      	nop
 80041a8:	bf00      	nop
 80041aa:	3714      	adds	r7, #20
 80041ac:	46bd      	mov	sp, r7
 80041ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b2:	4770      	bx	lr
 80041b4:	000f423f 	.word	0x000f423f

080041b8 <_ZL14CN_ReportFault11eErrorCodes>:
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b084      	sub	sp, #16
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 80041c0:	f011 fcfc 	bl	8015bbc <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	60fb      	str	r3, [r7, #12]
		if (code & 0x00000001)
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	f003 0301 	and.w	r3, r3, #1
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d005      	beq.n	80041de <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 80041d2:	2200      	movs	r2, #0
 80041d4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80041d8:	4818      	ldr	r0, [pc, #96]	@ (800423c <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 80041da:	f008 ffed 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	f003 0302 	and.w	r3, r3, #2
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d004      	beq.n	80041f2 <_ZL14CN_ReportFault11eErrorCodes+0x3a>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 80041e8:	2200      	movs	r2, #0
 80041ea:	2180      	movs	r1, #128	@ 0x80
 80041ec:	4813      	ldr	r0, [pc, #76]	@ (800423c <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 80041ee:	f008 ffe3 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	f003 0304 	and.w	r3, r3, #4
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d004      	beq.n	8004206 <_ZL14CN_ReportFault11eErrorCodes+0x4e>
			HAL_GPIO_WritePin(GPIOG, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 80041fc:	2200      	movs	r2, #0
 80041fe:	2102      	movs	r1, #2
 8004200:	480f      	ldr	r0, [pc, #60]	@ (8004240 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8004202:	f008 ffd9 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	f003 0308 	and.w	r3, r3, #8
 800420c:	2b00      	cmp	r3, #0
 800420e:	d004      	beq.n	800421a <_ZL14CN_ReportFault11eErrorCodes+0x62>
			HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 8004210:	2200      	movs	r2, #0
 8004212:	2101      	movs	r1, #1
 8004214:	480a      	ldr	r0, [pc, #40]	@ (8004240 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8004216:	f008 ffcf 	bl	800d1b8 <HAL_GPIO_WritePin>
		CN_Delay();
 800421a:	f7ff ffab 	bl	8004174 <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin|STATUS_LED_1_Pin, GPIO_PIN_SET);
 800421e:	2201      	movs	r2, #1
 8004220:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8004224:	4805      	ldr	r0, [pc, #20]	@ (800423c <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8004226:	f008 ffc7 	bl	800d1b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin|STATUS_LED_3_Pin, GPIO_PIN_SET);
 800422a:	2201      	movs	r2, #1
 800422c:	2103      	movs	r1, #3
 800422e:	4804      	ldr	r0, [pc, #16]	@ (8004240 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8004230:	f008 ffc2 	bl	800d1b8 <HAL_GPIO_WritePin>
		CN_Delay();
 8004234:	f7ff ff9e 	bl	8004174 <_ZL8CN_Delayv>
		if (code & 0x00000001)
 8004238:	e7c6      	b.n	80041c8 <_ZL14CN_ReportFault11eErrorCodes+0x10>
 800423a:	bf00      	nop
 800423c:	58021000 	.word	0x58021000
 8004240:	58021800 	.word	0x58021800

08004244 <_ZN12CasualNoises20AudioProcessorPlayer23getAudioProcessorPlayerEPNS_14AudioProcessorE>:
	// getAudioProcessorPlayer() can only be called once to prevent creation of multiple
	// instances of the player class
	//
	//  CasualNoises    24/07/2023  First implementation
	//==============================================================================
	static AudioProcessorPlayer* getAudioProcessorPlayer(
 8004244:	b580      	push	{r7, lr}
 8004246:	b082      	sub	sp, #8
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
			AudioProcessor* audioProcessorPtr/*,
			AudioBuffer* audioBufferPtr*/)
	{
		if ( ! mIsAllocated )
 800424c:	4b0b      	ldr	r3, [pc, #44]	@ (800427c <_ZN12CasualNoises20AudioProcessorPlayer23getAudioProcessorPlayerEPNS_14AudioProcessorE+0x38>)
 800424e:	781b      	ldrb	r3, [r3, #0]
 8004250:	f083 0301 	eor.w	r3, r3, #1
 8004254:	b2db      	uxtb	r3, r3
 8004256:	2b00      	cmp	r3, #0
 8004258:	d007      	beq.n	800426a <_ZN12CasualNoises20AudioProcessorPlayer23getAudioProcessorPlayerEPNS_14AudioProcessorE+0x26>
		{
			mIsAllocated = true;
 800425a:	4b08      	ldr	r3, [pc, #32]	@ (800427c <_ZN12CasualNoises20AudioProcessorPlayer23getAudioProcessorPlayerEPNS_14AudioProcessorE+0x38>)
 800425c:	2201      	movs	r2, #1
 800425e:	701a      	strb	r2, [r3, #0]
			mAudioProcessorPtr = audioProcessorPtr;
 8004260:	4a07      	ldr	r2, [pc, #28]	@ (8004280 <_ZN12CasualNoises20AudioProcessorPlayer23getAudioProcessorPlayerEPNS_14AudioProcessorE+0x3c>)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6013      	str	r3, [r2, #0]
			return &mAudioProcessorPlayer;
 8004266:	4b07      	ldr	r3, [pc, #28]	@ (8004284 <_ZN12CasualNoises20AudioProcessorPlayer23getAudioProcessorPlayerEPNS_14AudioProcessorE+0x40>)
 8004268:	e003      	b.n	8004272 <_ZN12CasualNoises20AudioProcessorPlayer23getAudioProcessorPlayerEPNS_14AudioProcessorE+0x2e>
		}
		CN_ReportFault(eErrorCodes::AudioThreadError);
 800426a:	200a      	movs	r0, #10
 800426c:	f7ff ffa4 	bl	80041b8 <_ZL14CN_ReportFault11eErrorCodes>
		return nullptr;
 8004270:	2300      	movs	r3, #0
	};
 8004272:	4618      	mov	r0, r3
 8004274:	3708      	adds	r7, #8
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}
 800427a:	bf00      	nop
 800427c:	24000225 	.word	0x24000225
 8004280:	24000228 	.word	0x24000228
 8004284:	24000224 	.word	0x24000224

08004288 <_ZN12CasualNoises20AudioProcessorPlayer16sethi2sHandlePtrEP19__I2S_HandleTypeDef>:

	// Set a pointer to the I2S device handle to be used, nullptr = no I2S is used
	inline void sethi2sHandlePtr (I2S_HandleTypeDef* ptr) noexcept { m_hi2sHandlePtr = ptr; }
 8004288:	b480      	push	{r7}
 800428a:	b083      	sub	sp, #12
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
 8004290:	6039      	str	r1, [r7, #0]
 8004292:	4a04      	ldr	r2, [pc, #16]	@ (80042a4 <_ZN12CasualNoises20AudioProcessorPlayer16sethi2sHandlePtrEP19__I2S_HandleTypeDef+0x1c>)
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	6013      	str	r3, [r2, #0]
 8004298:	bf00      	nop
 800429a:	370c      	adds	r7, #12
 800429c:	46bd      	mov	sp, r7
 800429e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a2:	4770      	bx	lr
 80042a4:	2400022c 	.word	0x2400022c

080042a8 <_ZN12CasualNoises11AudioThreadEPv>:
// Just create an AudioProcessorPlayer and let it do the work
//
//  CasualNoises    10/11/2024  First implementation
//==============================================================================
void AudioThread(void* pvParameters)
{
 80042a8:	b590      	push	{r4, r7, lr}
 80042aa:	b087      	sub	sp, #28
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]

	// Create an audio buffer
	static AudioBuffer* audioBufferPtr = new AudioBuffer();
 80042b0:	4b21      	ldr	r3, [pc, #132]	@ (8004338 <_ZN12CasualNoises11AudioThreadEPv+0x90>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f3bf 8f5b 	dmb	ish
 80042b8:	f003 0301 	and.w	r3, r3, #1
 80042bc:	2b00      	cmp	r3, #0
 80042be:	bf0c      	ite	eq
 80042c0:	2301      	moveq	r3, #1
 80042c2:	2300      	movne	r3, #0
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d017      	beq.n	80042fa <_ZN12CasualNoises11AudioThreadEPv+0x52>
 80042ca:	481b      	ldr	r0, [pc, #108]	@ (8004338 <_ZN12CasualNoises11AudioThreadEPv+0x90>)
 80042cc:	f013 fe37 	bl	8017f3e <__cxa_guard_acquire>
 80042d0:	4603      	mov	r3, r0
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	bf14      	ite	ne
 80042d6:	2301      	movne	r3, #1
 80042d8:	2300      	moveq	r3, #0
 80042da:	b2db      	uxtb	r3, r3
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d00c      	beq.n	80042fa <_ZN12CasualNoises11AudioThreadEPv+0x52>
 80042e0:	2010      	movs	r0, #16
 80042e2:	f013 fe3b 	bl	8017f5c <_Znwj>
 80042e6:	4603      	mov	r3, r0
 80042e8:	461c      	mov	r4, r3
 80042ea:	4620      	mov	r0, r4
 80042ec:	f7fc faac 	bl	8000848 <_ZN12CasualNoises11AudioBufferC1Ev>
 80042f0:	4b12      	ldr	r3, [pc, #72]	@ (800433c <_ZN12CasualNoises11AudioThreadEPv+0x94>)
 80042f2:	601c      	str	r4, [r3, #0]
 80042f4:	4810      	ldr	r0, [pc, #64]	@ (8004338 <_ZN12CasualNoises11AudioThreadEPv+0x90>)
 80042f6:	f013 fe2e 	bl	8017f56 <__cxa_guard_release>

	// Create an audio player and start it, this call should never return
	sAudioThreadInitData* params = (sAudioThreadInitData*) pvParameters;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	617b      	str	r3, [r7, #20]
	AudioProcessorPlayer* player = AudioProcessorPlayer::getAudioProcessorPlayer(params->audioProcessorPtr/*, audioBufferPtr*/);
 80042fe:	697b      	ldr	r3, [r7, #20]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4618      	mov	r0, r3
 8004304:	f7ff ff9e 	bl	8004244 <_ZN12CasualNoises20AudioProcessorPlayer23getAudioProcessorPlayerEPNS_14AudioProcessorE>
 8004308:	6138      	str	r0, [r7, #16]
	player->sethi2sHandlePtr(params->hi2sHandlePtr);
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	4619      	mov	r1, r3
 8004310:	6938      	ldr	r0, [r7, #16]
 8004312:	f7ff ffb9 	bl	8004288 <_ZN12CasualNoises20AudioProcessorPlayer16sethi2sHandlePtrEP19__I2S_HandleTypeDef>
//	player->setSynthesiserParamsPtr(params->synthesizerParamsPtr);
	void (**nerveNetCallBackPtr)(CasualNoises::sNerveNetData*) = params->nerveNetCallBackPtr;
 8004316:	697b      	ldr	r3, [r7, #20]
 8004318:	689b      	ldr	r3, [r3, #8]
 800431a:	60fb      	str	r3, [r7, #12]
	player->runAudioProcessor(audioBufferPtr, nerveNetCallBackPtr);
 800431c:	4b07      	ldr	r3, [pc, #28]	@ (800433c <_ZN12CasualNoises11AudioThreadEPv+0x94>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	68fa      	ldr	r2, [r7, #12]
 8004322:	4619      	mov	r1, r3
 8004324:	6938      	ldr	r0, [r7, #16]
 8004326:	f7fc fc45 	bl	8000bb4 <_ZN12CasualNoises20AudioProcessorPlayer17runAudioProcessorEPNS_11AudioBufferEPPFvPNS_13sNerveNetDataEE>

	// We should never come here
	CN_ReportFault(eErrorCodes::AudioThreadError);
 800432a:	200a      	movs	r0, #10
 800432c:	f7ff ff44 	bl	80041b8 <_ZL14CN_ReportFault11eErrorCodes>

}
 8004330:	bf00      	nop
 8004332:	371c      	adds	r7, #28
 8004334:	46bd      	mov	sp, r7
 8004336:	bd90      	pop	{r4, r7, pc}
 8004338:	24003274 	.word	0x24003274
 800433c:	24003270 	.word	0x24003270

08004340 <_ZN12CasualNoises16StartAudioThreadEPv>:
// Create an audio thread and run it
//
//  CasualNoises    10/11/2024  First implementation
//==============================================================================
BaseType_t StartAudioThread(void *argument)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b086      	sub	sp, #24
 8004344:	af02      	add	r7, sp, #8
 8004346:	6078      	str	r0, [r7, #4]

	// Create the thread to run
	TaskHandle_t xHandle;
	BaseType_t res = xTaskCreate(AudioThread, "AudioThread", DEFAULT_STACK_SIZE, argument,
 8004348:	f107 0308 	add.w	r3, r7, #8
 800434c:	9301      	str	r3, [sp, #4]
 800434e:	2337      	movs	r3, #55	@ 0x37
 8004350:	9300      	str	r3, [sp, #0]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004358:	4904      	ldr	r1, [pc, #16]	@ (800436c <_ZN12CasualNoises16StartAudioThreadEPv+0x2c>)
 800435a:	4805      	ldr	r0, [pc, #20]	@ (8004370 <_ZN12CasualNoises16StartAudioThreadEPv+0x30>)
 800435c:	f011 f9b4 	bl	80156c8 <xTaskCreate>
 8004360:	60f8      	str	r0, [r7, #12]
			AUDIO_THREAD_PRIORITY,	&xHandle);
	return res;
 8004362:	68fb      	ldr	r3, [r7, #12]

}
 8004364:	4618      	mov	r0, r3
 8004366:	3710      	adds	r7, #16
 8004368:	46bd      	mov	sp, r7
 800436a:	bd80      	pop	{r7, pc}
 800436c:	0801bc00 	.word	0x0801bc00
 8004370:	080042a9 	.word	0x080042a9

08004374 <_ZN12CasualNoises13TriggerThreadEPv>:
// Just loop around and toggle trigger pin
//
//  CasualNoises    02/12/2024  First implementation
//==============================================================================
void CasualNoises::TriggerThread(void* pvParameters)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b082      	sub	sp, #8
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
	while ( true )
	{
		setTimeMarker_1();
 800437c:	f001 fcbe 	bl	8005cfc <setTimeMarker_1>
		resetTimeMarker_1();
 8004380:	f001 fcc8 	bl	8005d14 <resetTimeMarker_1>
		setTimeMarker_1();
 8004384:	bf00      	nop
 8004386:	e7f9      	b.n	800437c <_ZN12CasualNoises13TriggerThreadEPv+0x8>

08004388 <_ZL8CN_Delayv>:
{
 8004388:	b480      	push	{r7}
 800438a:	b085      	sub	sp, #20
 800438c:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 1000000; ++i)
 800438e:	2300      	movs	r3, #0
 8004390:	60bb      	str	r3, [r7, #8]
 8004392:	e00e      	b.n	80043b2 <_ZL8CN_Delayv+0x2a>
		for (uint32_t j = 0; j < 10; ++j)
 8004394:	2300      	movs	r3, #0
 8004396:	607b      	str	r3, [r7, #4]
 8004398:	e005      	b.n	80043a6 <_ZL8CN_Delayv+0x1e>
			++cnt;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	3301      	adds	r3, #1
 800439e:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	3301      	adds	r3, #1
 80043a4:	607b      	str	r3, [r7, #4]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2b09      	cmp	r3, #9
 80043aa:	d9f6      	bls.n	800439a <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	3301      	adds	r3, #1
 80043b0:	60bb      	str	r3, [r7, #8]
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	4a04      	ldr	r2, [pc, #16]	@ (80043c8 <_ZL8CN_Delayv+0x40>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d9ec      	bls.n	8004394 <_ZL8CN_Delayv+0xc>
}
 80043ba:	bf00      	nop
 80043bc:	bf00      	nop
 80043be:	3714      	adds	r7, #20
 80043c0:	46bd      	mov	sp, r7
 80043c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c6:	4770      	bx	lr
 80043c8:	000f423f 	.word	0x000f423f

080043cc <_ZL14CN_ReportFault11eErrorCodes>:
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b084      	sub	sp, #16
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 80043d4:	f011 fbf2 	bl	8015bbc <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	60fb      	str	r3, [r7, #12]
		if (code & 0x00000001)
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	f003 0301 	and.w	r3, r3, #1
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d005      	beq.n	80043f2 <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 80043e6:	2200      	movs	r2, #0
 80043e8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80043ec:	4818      	ldr	r0, [pc, #96]	@ (8004450 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 80043ee:	f008 fee3 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	f003 0302 	and.w	r3, r3, #2
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d004      	beq.n	8004406 <_ZL14CN_ReportFault11eErrorCodes+0x3a>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 80043fc:	2200      	movs	r2, #0
 80043fe:	2180      	movs	r1, #128	@ 0x80
 8004400:	4813      	ldr	r0, [pc, #76]	@ (8004450 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8004402:	f008 fed9 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	f003 0304 	and.w	r3, r3, #4
 800440c:	2b00      	cmp	r3, #0
 800440e:	d004      	beq.n	800441a <_ZL14CN_ReportFault11eErrorCodes+0x4e>
			HAL_GPIO_WritePin(GPIOG, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 8004410:	2200      	movs	r2, #0
 8004412:	2102      	movs	r1, #2
 8004414:	480f      	ldr	r0, [pc, #60]	@ (8004454 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8004416:	f008 fecf 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	f003 0308 	and.w	r3, r3, #8
 8004420:	2b00      	cmp	r3, #0
 8004422:	d004      	beq.n	800442e <_ZL14CN_ReportFault11eErrorCodes+0x62>
			HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 8004424:	2200      	movs	r2, #0
 8004426:	2101      	movs	r1, #1
 8004428:	480a      	ldr	r0, [pc, #40]	@ (8004454 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 800442a:	f008 fec5 	bl	800d1b8 <HAL_GPIO_WritePin>
		CN_Delay();
 800442e:	f7ff ffab 	bl	8004388 <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin|STATUS_LED_1_Pin, GPIO_PIN_SET);
 8004432:	2201      	movs	r2, #1
 8004434:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8004438:	4805      	ldr	r0, [pc, #20]	@ (8004450 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 800443a:	f008 febd 	bl	800d1b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin|STATUS_LED_3_Pin, GPIO_PIN_SET);
 800443e:	2201      	movs	r2, #1
 8004440:	2103      	movs	r1, #3
 8004442:	4804      	ldr	r0, [pc, #16]	@ (8004454 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8004444:	f008 feb8 	bl	800d1b8 <HAL_GPIO_WritePin>
		CN_Delay();
 8004448:	f7ff ff9e 	bl	8004388 <_ZL8CN_Delayv>
		if (code & 0x00000001)
 800444c:	e7c6      	b.n	80043dc <_ZL14CN_ReportFault11eErrorCodes+0x10>
 800444e:	bf00      	nop
 8004450:	58021000 	.word	0x58021000
 8004454:	58021800 	.word	0x58021800

08004458 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE12_Vector_implD1Ev>:
      struct _Vector_impl
 8004458:	b580      	push	{r7, lr}
 800445a:	b084      	sub	sp, #16
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	60fb      	str	r3, [r7, #12]

      __attribute__((__always_inline__))
#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 8004464:	68f8      	ldr	r0, [r7, #12]
 8004466:	f000 fbfc 	bl	8004c62 <_ZNSt15__new_allocatorIPFbP17TIM_HandleTypeDefEED1Ev>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	4618      	mov	r0, r3
 800446e:	3710      	adds	r7, #16
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}

08004474 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EEC1Ev>:
      _Vector_base() = default;
 8004474:	b580      	push	{r7, lr}
 8004476:	b082      	sub	sp, #8
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	4618      	mov	r0, r3
 8004480:	f000 f9f8 	bl	8004874 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE12_Vector_implC1Ev>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	4618      	mov	r0, r3
 8004488:	3708      	adds	r7, #8
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}

0800448e <_ZNSt6vectorIPFbP17TIM_HandleTypeDefESaIS3_EEC1Ev>:
      vector() = default;
 800448e:	b580      	push	{r7, lr}
 8004490:	b082      	sub	sp, #8
 8004492:	af00      	add	r7, sp, #0
 8004494:	6078      	str	r0, [r7, #4]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	4618      	mov	r0, r3
 800449a:	f7ff ffeb 	bl	8004474 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EEC1Ev>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	4618      	mov	r0, r3
 80044a2:	3708      	adds	r7, #8
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}

080044a8 <HAL_SPI_ErrorCallback>:
// Handle SPI errors
//
//  CasualNoises    04/07/2025  First implementation
//==============================================================================
void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b082      	sub	sp, #8
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
	CN_ReportFault(eErrorCodes::runtimeError);
 80044b0:	2003      	movs	r0, #3
 80044b2:	f7ff ff8b 	bl	80043cc <_ZL14CN_ReportFault11eErrorCodes>
}
 80044b6:	bf00      	nop
 80044b8:	3708      	adds	r7, #8
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}

080044be <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE12_Vector_implD1Ev>:
      struct _Vector_impl
 80044be:	b580      	push	{r7, lr}
 80044c0:	b084      	sub	sp, #16
 80044c2:	af00      	add	r7, sp, #0
 80044c4:	6078      	str	r0, [r7, #4]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	60fb      	str	r3, [r7, #12]
 80044ca:	68f8      	ldr	r0, [r7, #12]
 80044cc:	f000 fc01 	bl	8004cd2 <_ZNSt15__new_allocatorIPFbP19__SPI_HandleTypeDefEED1Ev>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	4618      	mov	r0, r3
 80044d4:	3710      	adds	r7, #16
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}

080044da <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EEC1Ev>:
      _Vector_base() = default;
 80044da:	b580      	push	{r7, lr}
 80044dc:	b082      	sub	sp, #8
 80044de:	af00      	add	r7, sp, #0
 80044e0:	6078      	str	r0, [r7, #4]
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	4618      	mov	r0, r3
 80044e6:	f000 f9ef 	bl	80048c8 <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE12_Vector_implC1Ev>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	4618      	mov	r0, r3
 80044ee:	3708      	adds	r7, #8
 80044f0:	46bd      	mov	sp, r7
 80044f2:	bd80      	pop	{r7, pc}

080044f4 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EEC1Ev>:
      vector() = default;
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b082      	sub	sp, #8
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	4618      	mov	r0, r3
 8004500:	f7ff ffeb 	bl	80044da <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EEC1Ev>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	4618      	mov	r0, r3
 8004508:	3708      	adds	r7, #8
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}
	...

08004510 <HAL_SPI_TxCpltCallback>:
{
	CN_HAL_SPI_TxCpltCallbacks.push_back(callback);
}

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b088      	sub	sp, #32
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
	for (auto callback : CN_HAL_SPI_TxCpltCallbacks)
 8004518:	4b18      	ldr	r3, [pc, #96]	@ (800457c <HAL_SPI_TxCpltCallback+0x6c>)
 800451a:	61fb      	str	r3, [r7, #28]
 800451c:	69f8      	ldr	r0, [r7, #28]
 800451e:	f000 f9fd 	bl	800491c <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE5beginEv>
 8004522:	4603      	mov	r3, r0
 8004524:	613b      	str	r3, [r7, #16]
 8004526:	69f8      	ldr	r0, [r7, #28]
 8004528:	f000 fa08 	bl	800493c <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE3endEv>
 800452c:	4603      	mov	r3, r0
 800452e:	60fb      	str	r3, [r7, #12]
 8004530:	e014      	b.n	800455c <HAL_SPI_TxCpltCallback+0x4c>
 8004532:	f107 0310 	add.w	r3, r7, #16
 8004536:	4618      	mov	r0, r3
 8004538:	f000 fa39 	bl	80049ae <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEdeEv>
 800453c:	4603      	mov	r3, r0
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	61bb      	str	r3, [r7, #24]
	{
		bool flag = callback(hspi);
 8004542:	69bb      	ldr	r3, [r7, #24]
 8004544:	6878      	ldr	r0, [r7, #4]
 8004546:	4798      	blx	r3
 8004548:	4603      	mov	r3, r0
 800454a:	75fb      	strb	r3, [r7, #23]
		if (flag)
 800454c:	7dfb      	ldrb	r3, [r7, #23]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d110      	bne.n	8004574 <HAL_SPI_TxCpltCallback+0x64>
	for (auto callback : CN_HAL_SPI_TxCpltCallbacks)
 8004552:	f107 0310 	add.w	r3, r7, #16
 8004556:	4618      	mov	r0, r3
 8004558:	f000 fa19 	bl	800498e <_ZN9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEppEv>
 800455c:	f107 020c 	add.w	r2, r7, #12
 8004560:	f107 0310 	add.w	r3, r7, #16
 8004564:	4611      	mov	r1, r2
 8004566:	4618      	mov	r0, r3
 8004568:	f000 f9f9 	bl	800495e <_ZN9__gnu_cxxneIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>
 800456c:	4603      	mov	r3, r0
 800456e:	2b00      	cmp	r3, #0
 8004570:	d1df      	bne.n	8004532 <HAL_SPI_TxCpltCallback+0x22>
			return;
	}
	return;
 8004572:	e000      	b.n	8004576 <HAL_SPI_TxCpltCallback+0x66>
			return;
 8004574:	bf00      	nop
}
 8004576:	3720      	adds	r7, #32
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}
 800457c:	24003284 	.word	0x24003284

08004580 <HAL_SPI_TxRxCpltCallback>:
{
	CN_HAL_SPI_TxRxCpltCallbacks.push_back(callback);
}

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b088      	sub	sp, #32
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
	bool flag = false;
 8004588:	2300      	movs	r3, #0
 800458a:	77fb      	strb	r3, [r7, #31]

	// Handle NerveNet threads first
#ifdef CASUALNOISES_NERVENET_THREAD
	for (uint32_t i = 0; i < MAX_NO_OF_NERVENET_MASTER_THREADS; ++i)
 800458c:	2300      	movs	r3, #0
 800458e:	61bb      	str	r3, [r7, #24]
 8004590:	e013      	b.n	80045ba <HAL_SPI_TxRxCpltCallback+0x3a>
	{
		if (gNerveNetMasterThreadPtr[i] != nullptr)
 8004592:	4a25      	ldr	r2, [pc, #148]	@ (8004628 <HAL_SPI_TxRxCpltCallback+0xa8>)
 8004594:	69bb      	ldr	r3, [r7, #24]
 8004596:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d007      	beq.n	80045ae <HAL_SPI_TxRxCpltCallback+0x2e>
			flag = gNerveNetMasterThreadPtr[0]->SPI_TxRxCpltCallback(hspi);
 800459e:	4b22      	ldr	r3, [pc, #136]	@ (8004628 <HAL_SPI_TxRxCpltCallback+0xa8>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	6879      	ldr	r1, [r7, #4]
 80045a4:	4618      	mov	r0, r3
 80045a6:	f7ff f85d 	bl	8003664 <_ZN12CasualNoises20NerveNetMasterThread20SPI_TxRxCpltCallbackEP19__SPI_HandleTypeDef>
 80045aa:	4603      	mov	r3, r0
 80045ac:	77fb      	strb	r3, [r7, #31]
		if (flag)
 80045ae:	7ffb      	ldrb	r3, [r7, #31]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d133      	bne.n	800461c <HAL_SPI_TxRxCpltCallback+0x9c>
	for (uint32_t i = 0; i < MAX_NO_OF_NERVENET_MASTER_THREADS; ++i)
 80045b4:	69bb      	ldr	r3, [r7, #24]
 80045b6:	3301      	adds	r3, #1
 80045b8:	61bb      	str	r3, [r7, #24]
 80045ba:	69bb      	ldr	r3, [r7, #24]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d0e8      	beq.n	8004592 <HAL_SPI_TxRxCpltCallback+0x12>
			return;
	}
*/
#endif

	for (auto callback : CN_HAL_SPI_TxRxCpltCallbacks)
 80045c0:	4b1a      	ldr	r3, [pc, #104]	@ (800462c <HAL_SPI_TxRxCpltCallback+0xac>)
 80045c2:	617b      	str	r3, [r7, #20]
 80045c4:	6978      	ldr	r0, [r7, #20]
 80045c6:	f000 f9a9 	bl	800491c <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE5beginEv>
 80045ca:	4603      	mov	r3, r0
 80045cc:	60fb      	str	r3, [r7, #12]
 80045ce:	6978      	ldr	r0, [r7, #20]
 80045d0:	f000 f9b4 	bl	800493c <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE3endEv>
 80045d4:	4603      	mov	r3, r0
 80045d6:	60bb      	str	r3, [r7, #8]
 80045d8:	e014      	b.n	8004604 <HAL_SPI_TxRxCpltCallback+0x84>
 80045da:	f107 030c 	add.w	r3, r7, #12
 80045de:	4618      	mov	r0, r3
 80045e0:	f000 f9e5 	bl	80049ae <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEdeEv>
 80045e4:	4603      	mov	r3, r0
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	613b      	str	r3, [r7, #16]
	{
		flag = callback(hspi);
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	6878      	ldr	r0, [r7, #4]
 80045ee:	4798      	blx	r3
 80045f0:	4603      	mov	r3, r0
 80045f2:	77fb      	strb	r3, [r7, #31]
		if (flag)
 80045f4:	7ffb      	ldrb	r3, [r7, #31]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d112      	bne.n	8004620 <HAL_SPI_TxRxCpltCallback+0xa0>
	for (auto callback : CN_HAL_SPI_TxRxCpltCallbacks)
 80045fa:	f107 030c 	add.w	r3, r7, #12
 80045fe:	4618      	mov	r0, r3
 8004600:	f000 f9c5 	bl	800498e <_ZN9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEppEv>
 8004604:	f107 0208 	add.w	r2, r7, #8
 8004608:	f107 030c 	add.w	r3, r7, #12
 800460c:	4611      	mov	r1, r2
 800460e:	4618      	mov	r0, r3
 8004610:	f000 f9a5 	bl	800495e <_ZN9__gnu_cxxneIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>
 8004614:	4603      	mov	r3, r0
 8004616:	2b00      	cmp	r3, #0
 8004618:	d1df      	bne.n	80045da <HAL_SPI_TxRxCpltCallback+0x5a>
			return;
	}
	return;
 800461a:	e002      	b.n	8004622 <HAL_SPI_TxRxCpltCallback+0xa2>
			return;
 800461c:	bf00      	nop
 800461e:	e000      	b.n	8004622 <HAL_SPI_TxRxCpltCallback+0xa2>
			return;
 8004620:	bf00      	nop
}
 8004622:	3720      	adds	r7, #32
 8004624:	46bd      	mov	sp, r7
 8004626:	bd80      	pop	{r7, pc}
 8004628:	24003248 	.word	0x24003248
 800462c:	24003290 	.word	0x24003290

08004630 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE12_Vector_implD1Ev>:
      struct _Vector_impl
 8004630:	b580      	push	{r7, lr}
 8004632:	b084      	sub	sp, #16
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	60fb      	str	r3, [r7, #12]
 800463c:	68f8      	ldr	r0, [r7, #12]
 800463e:	f000 fb9b 	bl	8004d78 <_ZNSt15__new_allocatorIPFbP17ADC_HandleTypeDefEED1Ev>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	4618      	mov	r0, r3
 8004646:	3710      	adds	r7, #16
 8004648:	46bd      	mov	sp, r7
 800464a:	bd80      	pop	{r7, pc}

0800464c <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EEC1Ev>:
      _Vector_base() = default;
 800464c:	b580      	push	{r7, lr}
 800464e:	b082      	sub	sp, #8
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	4618      	mov	r0, r3
 8004658:	f000 f9b5 	bl	80049c6 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE12_Vector_implC1Ev>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	4618      	mov	r0, r3
 8004660:	3708      	adds	r7, #8
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}

08004666 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EEC1Ev>:
      vector() = default;
 8004666:	b580      	push	{r7, lr}
 8004668:	b082      	sub	sp, #8
 800466a:	af00      	add	r7, sp, #0
 800466c:	6078      	str	r0, [r7, #4]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	4618      	mov	r0, r3
 8004672:	f7ff ffeb 	bl	800464c <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EEC1Ev>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	4618      	mov	r0, r3
 800467a:	3708      	adds	r7, #8
 800467c:	46bd      	mov	sp, r7
 800467e:	bd80      	pop	{r7, pc}

08004680 <_Z24add_ADC_ConvCpltCallbackPFbP17ADC_HandleTypeDefE>:
//==============================================================================

std::vector<ADC_ConvCpltCallback> ADC_ConvCpltCallbacks;

void add_ADC_ConvCpltCallback(ADC_ConvCpltCallback callback)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b082      	sub	sp, #8
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
	ADC_ConvCpltCallbacks.push_back(callback);
 8004688:	1d3b      	adds	r3, r7, #4
 800468a:	4619      	mov	r1, r3
 800468c:	4803      	ldr	r0, [pc, #12]	@ (800469c <_Z24add_ADC_ConvCpltCallbackPFbP17ADC_HandleTypeDefE+0x1c>)
 800468e:	f000 f9c4 	bl	8004a1a <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE9push_backERKS3_>
}
 8004692:	bf00      	nop
 8004694:	3708      	adds	r7, #8
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}
 800469a:	bf00      	nop
 800469c:	2400329c 	.word	0x2400329c

080046a0 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b088      	sub	sp, #32
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
	for (auto callback : ADC_ConvCpltCallbacks)
 80046a8:	4b18      	ldr	r3, [pc, #96]	@ (800470c <HAL_ADC_ConvCpltCallback+0x6c>)
 80046aa:	61fb      	str	r3, [r7, #28]
 80046ac:	69f8      	ldr	r0, [r7, #28]
 80046ae:	f000 f9f0 	bl	8004a92 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE5beginEv>
 80046b2:	4603      	mov	r3, r0
 80046b4:	613b      	str	r3, [r7, #16]
 80046b6:	69f8      	ldr	r0, [r7, #28]
 80046b8:	f000 f9fb 	bl	8004ab2 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE3endEv>
 80046bc:	4603      	mov	r3, r0
 80046be:	60fb      	str	r3, [r7, #12]
 80046c0:	e014      	b.n	80046ec <HAL_ADC_ConvCpltCallback+0x4c>
 80046c2:	f107 0310 	add.w	r3, r7, #16
 80046c6:	4618      	mov	r0, r3
 80046c8:	f000 fa2c 	bl	8004b24 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEEdeEv>
 80046cc:	4603      	mov	r3, r0
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	61bb      	str	r3, [r7, #24]
	{
		bool flag = callback(hadc);
 80046d2:	69bb      	ldr	r3, [r7, #24]
 80046d4:	6878      	ldr	r0, [r7, #4]
 80046d6:	4798      	blx	r3
 80046d8:	4603      	mov	r3, r0
 80046da:	75fb      	strb	r3, [r7, #23]
		if (flag)
 80046dc:	7dfb      	ldrb	r3, [r7, #23]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d110      	bne.n	8004704 <HAL_ADC_ConvCpltCallback+0x64>
	for (auto callback : ADC_ConvCpltCallbacks)
 80046e2:	f107 0310 	add.w	r3, r7, #16
 80046e6:	4618      	mov	r0, r3
 80046e8:	f000 fa0c 	bl	8004b04 <_ZN9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEEppEv>
 80046ec:	f107 020c 	add.w	r2, r7, #12
 80046f0:	f107 0310 	add.w	r3, r7, #16
 80046f4:	4611      	mov	r1, r2
 80046f6:	4618      	mov	r0, r3
 80046f8:	f000 f9ec 	bl	8004ad4 <_ZN9__gnu_cxxneIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>
 80046fc:	4603      	mov	r3, r0
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d1df      	bne.n	80046c2 <HAL_ADC_ConvCpltCallback+0x22>
			return;
	}
	return;
 8004702:	e000      	b.n	8004706 <HAL_ADC_ConvCpltCallback+0x66>
			return;
 8004704:	bf00      	nop
}
 8004706:	3720      	adds	r7, #32
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}
 800470c:	2400329c 	.word	0x2400329c

08004710 <_ZNSt12_Vector_baseIPFbtESaIS1_EE12_Vector_implD1Ev>:
      struct _Vector_impl
 8004710:	b580      	push	{r7, lr}
 8004712:	b084      	sub	sp, #16
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	60fb      	str	r3, [r7, #12]
 800471c:	68f8      	ldr	r0, [r7, #12]
 800471e:	f000 fc6a 	bl	8004ff6 <_ZNSt15__new_allocatorIPFbtEED1Ev>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	4618      	mov	r0, r3
 8004726:	3710      	adds	r7, #16
 8004728:	46bd      	mov	sp, r7
 800472a:	bd80      	pop	{r7, pc}

0800472c <_ZNSt12_Vector_baseIPFbtESaIS1_EEC1Ev>:
      _Vector_base() = default;
 800472c:	b580      	push	{r7, lr}
 800472e:	b082      	sub	sp, #8
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	4618      	mov	r0, r3
 8004738:	f000 fa00 	bl	8004b3c <_ZNSt12_Vector_baseIPFbtESaIS1_EE12_Vector_implC1Ev>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	4618      	mov	r0, r3
 8004740:	3708      	adds	r7, #8
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}

08004746 <_ZNSt6vectorIPFbtESaIS1_EEC1Ev>:
      vector() = default;
 8004746:	b580      	push	{r7, lr}
 8004748:	b082      	sub	sp, #8
 800474a:	af00      	add	r7, sp, #0
 800474c:	6078      	str	r0, [r7, #4]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	4618      	mov	r0, r3
 8004752:	f7ff ffeb 	bl	800472c <_ZNSt12_Vector_baseIPFbtESaIS1_EEC1Ev>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	4618      	mov	r0, r3
 800475a:	3708      	adds	r7, #8
 800475c:	46bd      	mov	sp, r7
 800475e:	bd80      	pop	{r7, pc}

08004760 <HAL_GPIO_EXTI_Callback>:
{
	EXTI_ConvCpltCallbacks.push_back(callback);
}

void HAL_GPIO_EXTI_Callback ( uint16_t GPIO_Pin )
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b08a      	sub	sp, #40	@ 0x28
 8004764:	af00      	add	r7, sp, #0
 8004766:	4603      	mov	r3, r0
 8004768:	80fb      	strh	r3, [r7, #6]
	bool flag = false;
 800476a:	2300      	movs	r3, #0
 800476c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	// Handle NerveNet threads first
#ifdef CASUALNOISES_NERVENET_THREAD
	for ( uint32_t i = 0; i < MAX_NO_OF_NERVENET_MASTER_THREADS; ++i )
 8004770:	2300      	movs	r3, #0
 8004772:	623b      	str	r3, [r7, #32]
 8004774:	e016      	b.n	80047a4 <HAL_GPIO_EXTI_Callback+0x44>
	{
		if ( gNerveNetMasterThreadPtr[i] != nullptr )
 8004776:	4a3c      	ldr	r2, [pc, #240]	@ (8004868 <HAL_GPIO_EXTI_Callback+0x108>)
 8004778:	6a3b      	ldr	r3, [r7, #32]
 800477a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d009      	beq.n	8004796 <HAL_GPIO_EXTI_Callback+0x36>
			flag = gNerveNetMasterThreadPtr[0]->GPIO_EXTI_Callback ( GPIO_Pin );
 8004782:	4b39      	ldr	r3, [pc, #228]	@ (8004868 <HAL_GPIO_EXTI_Callback+0x108>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	88fa      	ldrh	r2, [r7, #6]
 8004788:	4611      	mov	r1, r2
 800478a:	4618      	mov	r0, r3
 800478c:	f7fe fec8 	bl	8003520 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt>
 8004790:	4603      	mov	r3, r0
 8004792:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ( flag )
 8004796:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800479a:	2b00      	cmp	r3, #0
 800479c:	d15a      	bne.n	8004854 <HAL_GPIO_EXTI_Callback+0xf4>
	for ( uint32_t i = 0; i < MAX_NO_OF_NERVENET_MASTER_THREADS; ++i )
 800479e:	6a3b      	ldr	r3, [r7, #32]
 80047a0:	3301      	adds	r3, #1
 80047a2:	623b      	str	r3, [r7, #32]
 80047a4:	6a3b      	ldr	r3, [r7, #32]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d0e5      	beq.n	8004776 <HAL_GPIO_EXTI_Callback+0x16>
			return;
	}
	for ( uint32_t i = 0; i < MAX_NO_OF_NERVENET_SLAVE_THREADS; ++i )
 80047aa:	2300      	movs	r3, #0
 80047ac:	61fb      	str	r3, [r7, #28]
 80047ae:	e016      	b.n	80047de <HAL_GPIO_EXTI_Callback+0x7e>
	{
		if ( gNerveNetSlaveThreadPtr[i] != nullptr )
 80047b0:	4a2e      	ldr	r2, [pc, #184]	@ (800486c <HAL_GPIO_EXTI_Callback+0x10c>)
 80047b2:	69fb      	ldr	r3, [r7, #28]
 80047b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d009      	beq.n	80047d0 <HAL_GPIO_EXTI_Callback+0x70>
			flag = gNerveNetSlaveThreadPtr[0]->GPIO_EXTI_Callback ( GPIO_Pin );
 80047bc:	4b2b      	ldr	r3, [pc, #172]	@ (800486c <HAL_GPIO_EXTI_Callback+0x10c>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	88fa      	ldrh	r2, [r7, #6]
 80047c2:	4611      	mov	r1, r2
 80047c4:	4618      	mov	r0, r3
 80047c6:	f7ff f8fd 	bl	80039c4 <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt>
 80047ca:	4603      	mov	r3, r0
 80047cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ( flag )
 80047d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d13f      	bne.n	8004858 <HAL_GPIO_EXTI_Callback+0xf8>
	for ( uint32_t i = 0; i < MAX_NO_OF_NERVENET_SLAVE_THREADS; ++i )
 80047d8:	69fb      	ldr	r3, [r7, #28]
 80047da:	3301      	adds	r3, #1
 80047dc:	61fb      	str	r3, [r7, #28]
 80047de:	69fb      	ldr	r3, [r7, #28]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d0e5      	beq.n	80047b0 <HAL_GPIO_EXTI_Callback+0x50>
			return;
	}
#endif

	// Scan registered callback's
	if ( ! flag )
 80047e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80047e8:	f083 0301 	eor.w	r3, r3, #1
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d034      	beq.n	800485c <HAL_GPIO_EXTI_Callback+0xfc>
	{
		for ( auto callback : EXTI_ConvCpltCallbacks )
 80047f2:	4b1f      	ldr	r3, [pc, #124]	@ (8004870 <HAL_GPIO_EXTI_Callback+0x110>)
 80047f4:	61bb      	str	r3, [r7, #24]
 80047f6:	69b8      	ldr	r0, [r7, #24]
 80047f8:	f000 f9ca 	bl	8004b90 <_ZNSt6vectorIPFbtESaIS1_EE5beginEv>
 80047fc:	4603      	mov	r3, r0
 80047fe:	613b      	str	r3, [r7, #16]
 8004800:	69b8      	ldr	r0, [r7, #24]
 8004802:	f000 f9d5 	bl	8004bb0 <_ZNSt6vectorIPFbtESaIS1_EE3endEv>
 8004806:	4603      	mov	r3, r0
 8004808:	60fb      	str	r3, [r7, #12]
 800480a:	e017      	b.n	800483c <HAL_GPIO_EXTI_Callback+0xdc>
 800480c:	f107 0310 	add.w	r3, r7, #16
 8004810:	4618      	mov	r0, r3
 8004812:	f000 fa06 	bl	8004c22 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEEdeEv>
 8004816:	4603      	mov	r3, r0
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	617b      	str	r3, [r7, #20]
		{
			flag = callback ( GPIO_Pin );
 800481c:	88fa      	ldrh	r2, [r7, #6]
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	4610      	mov	r0, r2
 8004822:	4798      	blx	r3
 8004824:	4603      	mov	r3, r0
 8004826:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if ( flag )
 800482a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800482e:	2b00      	cmp	r3, #0
 8004830:	d116      	bne.n	8004860 <HAL_GPIO_EXTI_Callback+0x100>
		for ( auto callback : EXTI_ConvCpltCallbacks )
 8004832:	f107 0310 	add.w	r3, r7, #16
 8004836:	4618      	mov	r0, r3
 8004838:	f000 f9e3 	bl	8004c02 <_ZN9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEEppEv>
 800483c:	f107 020c 	add.w	r2, r7, #12
 8004840:	f107 0310 	add.w	r3, r7, #16
 8004844:	4611      	mov	r1, r2
 8004846:	4618      	mov	r0, r3
 8004848:	f000 f9c3 	bl	8004bd2 <_ZN9__gnu_cxxneIPPFbtESt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESC_>
 800484c:	4603      	mov	r3, r0
 800484e:	2b00      	cmp	r3, #0
 8004850:	d1dc      	bne.n	800480c <HAL_GPIO_EXTI_Callback+0xac>
				return;
		}
	}
	return;
 8004852:	e003      	b.n	800485c <HAL_GPIO_EXTI_Callback+0xfc>
			return;
 8004854:	bf00      	nop
 8004856:	e004      	b.n	8004862 <HAL_GPIO_EXTI_Callback+0x102>
			return;
 8004858:	bf00      	nop
 800485a:	e002      	b.n	8004862 <HAL_GPIO_EXTI_Callback+0x102>
	return;
 800485c:	bf00      	nop
 800485e:	e000      	b.n	8004862 <HAL_GPIO_EXTI_Callback+0x102>
				return;
 8004860:	bf00      	nop
}
 8004862:	3728      	adds	r7, #40	@ 0x28
 8004864:	46bd      	mov	sp, r7
 8004866:	bd80      	pop	{r7, pc}
 8004868:	24003248 	.word	0x24003248
 800486c:	24003254 	.word	0x24003254
 8004870:	240032a8 	.word	0x240032a8

08004874 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 8004874:	b580      	push	{r7, lr}
 8004876:	b084      	sub	sp, #16
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	60fb      	str	r3, [r7, #12]
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	4618      	mov	r0, r3
 8004888:	f000 f9d7 	bl	8004c3a <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE17_Vector_impl_dataC1Ev>
	{ }
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	4618      	mov	r0, r3
 8004890:	3710      	adds	r7, #16
 8004892:	46bd      	mov	sp, r7
 8004894:	bd80      	pop	{r7, pc}

08004896 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8004896:	b580      	push	{r7, lr}
 8004898:	b082      	sub	sp, #8
 800489a:	af00      	add	r7, sp, #0
 800489c:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	689a      	ldr	r2, [r3, #8]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	1ad3      	subs	r3, r2, r3
 80048ac:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 80048ae:	461a      	mov	r2, r3
 80048b0:	6878      	ldr	r0, [r7, #4]
 80048b2:	f000 f9e1 	bl	8004c78 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j>
      }
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	4618      	mov	r0, r3
 80048ba:	f7ff fdcd 	bl	8004458 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE12_Vector_implD1Ev>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	4618      	mov	r0, r3
 80048c2:	3708      	adds	r7, #8
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bd80      	pop	{r7, pc}

080048c8 <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b084      	sub	sp, #16
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	60fb      	str	r3, [r7, #12]
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	4618      	mov	r0, r3
 80048dc:	f000 f9e5 	bl	8004caa <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE17_Vector_impl_dataC1Ev>
	{ }
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	4618      	mov	r0, r3
 80048e4:	3710      	adds	r7, #16
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bd80      	pop	{r7, pc}

080048ea <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 80048ea:	b580      	push	{r7, lr}
 80048ec:	b082      	sub	sp, #8
 80048ee:	af00      	add	r7, sp, #0
 80048f0:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	689a      	ldr	r2, [r3, #8]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	1ad3      	subs	r3, r2, r3
 8004900:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 8004902:	461a      	mov	r2, r3
 8004904:	6878      	ldr	r0, [r7, #4]
 8004906:	f000 f9ef 	bl	8004ce8 <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j>
      }
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	4618      	mov	r0, r3
 800490e:	f7ff fdd6 	bl	80044be <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE12_Vector_implD1Ev>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	4618      	mov	r0, r3
 8004916:	3708      	adds	r7, #8
 8004918:	46bd      	mov	sp, r7
 800491a:	bd80      	pop	{r7, pc}

0800491c <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 800491c:	b580      	push	{r7, lr}
 800491e:	b084      	sub	sp, #16
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 8004924:	687a      	ldr	r2, [r7, #4]
 8004926:	f107 030c 	add.w	r3, r7, #12
 800492a:	4611      	mov	r1, r2
 800492c:	4618      	mov	r0, r3
 800492e:	f000 f9f4 	bl	8004d1a <_ZN9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEC1ERKS5_>
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	4618      	mov	r0, r3
 8004936:	3710      	adds	r7, #16
 8004938:	46bd      	mov	sp, r7
 800493a:	bd80      	pop	{r7, pc}

0800493c <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 800493c:	b580      	push	{r7, lr}
 800493e:	b084      	sub	sp, #16
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	1d1a      	adds	r2, r3, #4
 8004948:	f107 030c 	add.w	r3, r7, #12
 800494c:	4611      	mov	r1, r2
 800494e:	4618      	mov	r0, r3
 8004950:	f000 f9e3 	bl	8004d1a <_ZN9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEC1ERKS5_>
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	4618      	mov	r0, r3
 8004958:	3710      	adds	r7, #16
 800495a:	46bd      	mov	sp, r7
 800495c:	bd80      	pop	{r7, pc}

0800495e <_ZN9__gnu_cxxneIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>:
    operator!=(const __normal_iterator<_Iterator, _Container>& __lhs,
 800495e:	b590      	push	{r4, r7, lr}
 8004960:	b083      	sub	sp, #12
 8004962:	af00      	add	r7, sp, #0
 8004964:	6078      	str	r0, [r7, #4]
 8004966:	6039      	str	r1, [r7, #0]
    { return __lhs.base() != __rhs.base(); }
 8004968:	6878      	ldr	r0, [r7, #4]
 800496a:	f000 f9e6 	bl	8004d3a <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 800496e:	4603      	mov	r3, r0
 8004970:	681c      	ldr	r4, [r3, #0]
 8004972:	6838      	ldr	r0, [r7, #0]
 8004974:	f000 f9e1 	bl	8004d3a <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 8004978:	4603      	mov	r3, r0
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	429c      	cmp	r4, r3
 800497e:	bf14      	ite	ne
 8004980:	2301      	movne	r3, #1
 8004982:	2300      	moveq	r3, #0
 8004984:	b2db      	uxtb	r3, r3
 8004986:	4618      	mov	r0, r3
 8004988:	370c      	adds	r7, #12
 800498a:	46bd      	mov	sp, r7
 800498c:	bd90      	pop	{r4, r7, pc}

0800498e <_ZN9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEppEv>:
      operator++() _GLIBCXX_NOEXCEPT
 800498e:	b480      	push	{r7}
 8004990:	b083      	sub	sp, #12
 8004992:	af00      	add	r7, sp, #0
 8004994:	6078      	str	r0, [r7, #4]
	++_M_current;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	1d1a      	adds	r2, r3, #4
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	601a      	str	r2, [r3, #0]
	return *this;
 80049a0:	687b      	ldr	r3, [r7, #4]
      }
 80049a2:	4618      	mov	r0, r3
 80049a4:	370c      	adds	r7, #12
 80049a6:	46bd      	mov	sp, r7
 80049a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ac:	4770      	bx	lr

080049ae <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 80049ae:	b480      	push	{r7}
 80049b0:	b083      	sub	sp, #12
 80049b2:	af00      	add	r7, sp, #0
 80049b4:	6078      	str	r0, [r7, #4]
      { return *_M_current; }
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4618      	mov	r0, r3
 80049bc:	370c      	adds	r7, #12
 80049be:	46bd      	mov	sp, r7
 80049c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c4:	4770      	bx	lr

080049c6 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 80049c6:	b580      	push	{r7, lr}
 80049c8:	b084      	sub	sp, #16
 80049ca:	af00      	add	r7, sp, #0
 80049cc:	6078      	str	r0, [r7, #4]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	60fb      	str	r3, [r7, #12]
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	4618      	mov	r0, r3
 80049da:	f000 f9b9 	bl	8004d50 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE17_Vector_impl_dataC1Ev>
	{ }
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	4618      	mov	r0, r3
 80049e2:	3710      	adds	r7, #16
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bd80      	pop	{r7, pc}

080049e8 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b082      	sub	sp, #8
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	689a      	ldr	r2, [r3, #8]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	1ad3      	subs	r3, r2, r3
 80049fe:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 8004a00:	461a      	mov	r2, r3
 8004a02:	6878      	ldr	r0, [r7, #4]
 8004a04:	f000 f9c3 	bl	8004d8e <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j>
      }
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f7ff fe10 	bl	8004630 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE12_Vector_implD1Ev>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	4618      	mov	r0, r3
 8004a14:	3708      	adds	r7, #8
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bd80      	pop	{r7, pc}

08004a1a <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE9push_backERKS3_>:
      push_back(const value_type& __x)
 8004a1a:	b590      	push	{r4, r7, lr}
 8004a1c:	b089      	sub	sp, #36	@ 0x24
 8004a1e:	af00      	add	r7, sp, #0
 8004a20:	6078      	str	r0, [r7, #4]
 8004a22:	6039      	str	r1, [r7, #0]
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	685a      	ldr	r2, [r3, #4]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	689b      	ldr	r3, [r3, #8]
 8004a2c:	429a      	cmp	r2, r3
 8004a2e:	d023      	beq.n	8004a78 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE9push_backERKS3_+0x5e>
	    _Alloc_traits::construct(this->_M_impl, this->_M_impl._M_finish,
 8004a30:	687a      	ldr	r2, [r7, #4]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	61fa      	str	r2, [r7, #28]
 8004a38:	61bb      	str	r3, [r7, #24]
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	617b      	str	r3, [r7, #20]
	  __a.construct(__p, std::forward<_Args>(__args)...);
 8004a3e:	6978      	ldr	r0, [r7, #20]
 8004a40:	f000 fb2e 	bl	80050a0 <_ZSt7forwardIRKPFbP17ADC_HandleTypeDefEEOT_RNSt16remove_referenceIS6_E4typeE>
 8004a44:	4602      	mov	r2, r0
 8004a46:	69fb      	ldr	r3, [r7, #28]
 8004a48:	613b      	str	r3, [r7, #16]
 8004a4a:	69bb      	ldr	r3, [r7, #24]
 8004a4c:	60fb      	str	r3, [r7, #12]
 8004a4e:	60ba      	str	r2, [r7, #8]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	4619      	mov	r1, r3
 8004a54:	2004      	movs	r0, #4
 8004a56:	f7fc fe9d 	bl	8001794 <_ZnwjPv>
 8004a5a:	4604      	mov	r4, r0
 8004a5c:	68b8      	ldr	r0, [r7, #8]
 8004a5e:	f000 fb1f 	bl	80050a0 <_ZSt7forwardIRKPFbP17ADC_HandleTypeDefEEOT_RNSt16remove_referenceIS6_E4typeE>
 8004a62:	4603      	mov	r3, r0
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	6023      	str	r3, [r4, #0]
 8004a68:	bf00      	nop
	}
 8004a6a:	bf00      	nop
	    ++this->_M_impl._M_finish;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	1d1a      	adds	r2, r3, #4
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	605a      	str	r2, [r3, #4]
      }
 8004a76:	e008      	b.n	8004a8a <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE9push_backERKS3_+0x70>
	  _M_realloc_insert(end(), __x);
 8004a78:	6878      	ldr	r0, [r7, #4]
 8004a7a:	f000 f81a 	bl	8004ab2 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE3endEv>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	683a      	ldr	r2, [r7, #0]
 8004a82:	4619      	mov	r1, r3
 8004a84:	6878      	ldr	r0, [r7, #4]
 8004a86:	f000 f9b1 	bl	8004dec <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
      }
 8004a8a:	bf00      	nop
 8004a8c:	3724      	adds	r7, #36	@ 0x24
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd90      	pop	{r4, r7, pc}

08004a92 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 8004a92:	b580      	push	{r7, lr}
 8004a94:	b084      	sub	sp, #16
 8004a96:	af00      	add	r7, sp, #0
 8004a98:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 8004a9a:	687a      	ldr	r2, [r7, #4]
 8004a9c:	f107 030c 	add.w	r3, r7, #12
 8004aa0:	4611      	mov	r1, r2
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f000 fa78 	bl	8004f98 <_ZN9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEEC1ERKS5_>
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	4618      	mov	r0, r3
 8004aac:	3710      	adds	r7, #16
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bd80      	pop	{r7, pc}

08004ab2 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 8004ab2:	b580      	push	{r7, lr}
 8004ab4:	b084      	sub	sp, #16
 8004ab6:	af00      	add	r7, sp, #0
 8004ab8:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	1d1a      	adds	r2, r3, #4
 8004abe:	f107 030c 	add.w	r3, r7, #12
 8004ac2:	4611      	mov	r1, r2
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	f000 fa67 	bl	8004f98 <_ZN9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEEC1ERKS5_>
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	4618      	mov	r0, r3
 8004ace:	3710      	adds	r7, #16
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bd80      	pop	{r7, pc}

08004ad4 <_ZN9__gnu_cxxneIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>:
    operator!=(const __normal_iterator<_Iterator, _Container>& __lhs,
 8004ad4:	b590      	push	{r4, r7, lr}
 8004ad6:	b083      	sub	sp, #12
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
 8004adc:	6039      	str	r1, [r7, #0]
    { return __lhs.base() != __rhs.base(); }
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f000 fa6a 	bl	8004fb8 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	681c      	ldr	r4, [r3, #0]
 8004ae8:	6838      	ldr	r0, [r7, #0]
 8004aea:	f000 fa65 	bl	8004fb8 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 8004aee:	4603      	mov	r3, r0
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	429c      	cmp	r4, r3
 8004af4:	bf14      	ite	ne
 8004af6:	2301      	movne	r3, #1
 8004af8:	2300      	moveq	r3, #0
 8004afa:	b2db      	uxtb	r3, r3
 8004afc:	4618      	mov	r0, r3
 8004afe:	370c      	adds	r7, #12
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd90      	pop	{r4, r7, pc}

08004b04 <_ZN9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEEppEv>:
      operator++() _GLIBCXX_NOEXCEPT
 8004b04:	b480      	push	{r7}
 8004b06:	b083      	sub	sp, #12
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
	++_M_current;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	1d1a      	adds	r2, r3, #4
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	601a      	str	r2, [r3, #0]
	return *this;
 8004b16:	687b      	ldr	r3, [r7, #4]
      }
 8004b18:	4618      	mov	r0, r3
 8004b1a:	370c      	adds	r7, #12
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b22:	4770      	bx	lr

08004b24 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEEdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 8004b24:	b480      	push	{r7}
 8004b26:	b083      	sub	sp, #12
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
      { return *_M_current; }
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4618      	mov	r0, r3
 8004b32:	370c      	adds	r7, #12
 8004b34:	46bd      	mov	sp, r7
 8004b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3a:	4770      	bx	lr

08004b3c <_ZNSt12_Vector_baseIPFbtESaIS1_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b084      	sub	sp, #16
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	60fb      	str	r3, [r7, #12]
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f000 fa3d 	bl	8004fce <_ZNSt12_Vector_baseIPFbtESaIS1_EE17_Vector_impl_dataC1Ev>
	{ }
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	4618      	mov	r0, r3
 8004b58:	3710      	adds	r7, #16
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bd80      	pop	{r7, pc}

08004b5e <_ZNSt12_Vector_baseIPFbtESaIS1_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8004b5e:	b580      	push	{r7, lr}
 8004b60:	b082      	sub	sp, #8
 8004b62:	af00      	add	r7, sp, #0
 8004b64:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	689a      	ldr	r2, [r3, #8]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	1ad3      	subs	r3, r2, r3
 8004b74:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 8004b76:	461a      	mov	r2, r3
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f000 fa47 	bl	800500c <_ZNSt12_Vector_baseIPFbtESaIS1_EE13_M_deallocateEPS1_j>
      }
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	4618      	mov	r0, r3
 8004b82:	f7ff fdc5 	bl	8004710 <_ZNSt12_Vector_baseIPFbtESaIS1_EE12_Vector_implD1Ev>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3708      	adds	r7, #8
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}

08004b90 <_ZNSt6vectorIPFbtESaIS1_EE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b084      	sub	sp, #16
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 8004b98:	687a      	ldr	r2, [r7, #4]
 8004b9a:	f107 030c 	add.w	r3, r7, #12
 8004b9e:	4611      	mov	r1, r2
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	f000 fa4c 	bl	800503e <_ZN9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEEC1ERKS3_>
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3710      	adds	r7, #16
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}

08004bb0 <_ZNSt6vectorIPFbtESaIS1_EE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b084      	sub	sp, #16
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	1d1a      	adds	r2, r3, #4
 8004bbc:	f107 030c 	add.w	r3, r7, #12
 8004bc0:	4611      	mov	r1, r2
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	f000 fa3b 	bl	800503e <_ZN9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEEC1ERKS3_>
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	4618      	mov	r0, r3
 8004bcc:	3710      	adds	r7, #16
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bd80      	pop	{r7, pc}

08004bd2 <_ZN9__gnu_cxxneIPPFbtESt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESC_>:
    operator!=(const __normal_iterator<_Iterator, _Container>& __lhs,
 8004bd2:	b590      	push	{r4, r7, lr}
 8004bd4:	b083      	sub	sp, #12
 8004bd6:	af00      	add	r7, sp, #0
 8004bd8:	6078      	str	r0, [r7, #4]
 8004bda:	6039      	str	r1, [r7, #0]
    { return __lhs.base() != __rhs.base(); }
 8004bdc:	6878      	ldr	r0, [r7, #4]
 8004bde:	f000 fa3e 	bl	800505e <_ZNK9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEE4baseEv>
 8004be2:	4603      	mov	r3, r0
 8004be4:	681c      	ldr	r4, [r3, #0]
 8004be6:	6838      	ldr	r0, [r7, #0]
 8004be8:	f000 fa39 	bl	800505e <_ZNK9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEE4baseEv>
 8004bec:	4603      	mov	r3, r0
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	429c      	cmp	r4, r3
 8004bf2:	bf14      	ite	ne
 8004bf4:	2301      	movne	r3, #1
 8004bf6:	2300      	moveq	r3, #0
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	370c      	adds	r7, #12
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bd90      	pop	{r4, r7, pc}

08004c02 <_ZN9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEEppEv>:
      operator++() _GLIBCXX_NOEXCEPT
 8004c02:	b480      	push	{r7}
 8004c04:	b083      	sub	sp, #12
 8004c06:	af00      	add	r7, sp, #0
 8004c08:	6078      	str	r0, [r7, #4]
	++_M_current;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	1d1a      	adds	r2, r3, #4
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	601a      	str	r2, [r3, #0]
	return *this;
 8004c14:	687b      	ldr	r3, [r7, #4]
      }
 8004c16:	4618      	mov	r0, r3
 8004c18:	370c      	adds	r7, #12
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c20:	4770      	bx	lr

08004c22 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEEdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 8004c22:	b480      	push	{r7}
 8004c24:	b083      	sub	sp, #12
 8004c26:	af00      	add	r7, sp, #0
 8004c28:	6078      	str	r0, [r7, #4]
      { return *_M_current; }
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4618      	mov	r0, r3
 8004c30:	370c      	adds	r7, #12
 8004c32:	46bd      	mov	sp, r7
 8004c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c38:	4770      	bx	lr

08004c3a <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8004c3a:	b480      	push	{r7}
 8004c3c:	b083      	sub	sp, #12
 8004c3e:	af00      	add	r7, sp, #0
 8004c40:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2200      	movs	r2, #0
 8004c46:	601a      	str	r2, [r3, #0]
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	605a      	str	r2, [r3, #4]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2200      	movs	r2, #0
 8004c52:	609a      	str	r2, [r3, #8]
	{ }
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	4618      	mov	r0, r3
 8004c58:	370c      	adds	r7, #12
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c60:	4770      	bx	lr

08004c62 <_ZNSt15__new_allocatorIPFbP17TIM_HandleTypeDefEED1Ev>:
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8004c62:	b480      	push	{r7}
 8004c64:	b083      	sub	sp, #12
 8004c66:	af00      	add	r7, sp, #0
 8004c68:	6078      	str	r0, [r7, #4]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	370c      	adds	r7, #12
 8004c70:	46bd      	mov	sp, r7
 8004c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c76:	4770      	bx	lr

08004c78 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j>:
      _M_deallocate(pointer __p, size_t __n)
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b088      	sub	sp, #32
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	60f8      	str	r0, [r7, #12]
 8004c80:	60b9      	str	r1, [r7, #8]
 8004c82:	607a      	str	r2, [r7, #4]
	if (__p)
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d00b      	beq.n	8004ca2 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j+0x2a>
	  _Tr::deallocate(_M_impl, __p, __n);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	61fb      	str	r3, [r7, #28]
 8004c8e:	68bb      	ldr	r3, [r7, #8]
 8004c90:	61bb      	str	r3, [r7, #24]
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	617b      	str	r3, [r7, #20]
      { __a.deallocate(__p, __n); }
 8004c96:	697a      	ldr	r2, [r7, #20]
 8004c98:	69b9      	ldr	r1, [r7, #24]
 8004c9a:	69f8      	ldr	r0, [r7, #28]
 8004c9c:	f000 fac3 	bl	8005226 <_ZNSt15__new_allocatorIPFbP17TIM_HandleTypeDefEE10deallocateEPS3_j>
 8004ca0:	bf00      	nop
      }
 8004ca2:	bf00      	nop
 8004ca4:	3720      	adds	r7, #32
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bd80      	pop	{r7, pc}

08004caa <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8004caa:	b480      	push	{r7}
 8004cac:	b083      	sub	sp, #12
 8004cae:	af00      	add	r7, sp, #0
 8004cb0:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	601a      	str	r2, [r3, #0]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	605a      	str	r2, [r3, #4]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	609a      	str	r2, [r3, #8]
	{ }
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	370c      	adds	r7, #12
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd0:	4770      	bx	lr

08004cd2 <_ZNSt15__new_allocatorIPFbP19__SPI_HandleTypeDefEED1Ev>:
 8004cd2:	b480      	push	{r7}
 8004cd4:	b083      	sub	sp, #12
 8004cd6:	af00      	add	r7, sp, #0
 8004cd8:	6078      	str	r0, [r7, #4]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	4618      	mov	r0, r3
 8004cde:	370c      	adds	r7, #12
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce6:	4770      	bx	lr

08004ce8 <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j>:
      _M_deallocate(pointer __p, size_t __n)
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b088      	sub	sp, #32
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	60f8      	str	r0, [r7, #12]
 8004cf0:	60b9      	str	r1, [r7, #8]
 8004cf2:	607a      	str	r2, [r7, #4]
	if (__p)
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d00b      	beq.n	8004d12 <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j+0x2a>
	  _Tr::deallocate(_M_impl, __p, __n);
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	61fb      	str	r3, [r7, #28]
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	61bb      	str	r3, [r7, #24]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	617b      	str	r3, [r7, #20]
 8004d06:	697a      	ldr	r2, [r7, #20]
 8004d08:	69b9      	ldr	r1, [r7, #24]
 8004d0a:	69f8      	ldr	r0, [r7, #28]
 8004d0c:	f000 faa8 	bl	8005260 <_ZNSt15__new_allocatorIPFbP19__SPI_HandleTypeDefEE10deallocateEPS3_j>
 8004d10:	bf00      	nop
      }
 8004d12:	bf00      	nop
 8004d14:	3720      	adds	r7, #32
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bd80      	pop	{r7, pc}

08004d1a <_ZN9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEC1ERKS5_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 8004d1a:	b480      	push	{r7}
 8004d1c:	b083      	sub	sp, #12
 8004d1e:	af00      	add	r7, sp, #0
 8004d20:	6078      	str	r0, [r7, #4]
 8004d22:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	681a      	ldr	r2, [r3, #0]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	601a      	str	r2, [r3, #0]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	4618      	mov	r0, r3
 8004d30:	370c      	adds	r7, #12
 8004d32:	46bd      	mov	sp, r7
 8004d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d38:	4770      	bx	lr

08004d3a <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8004d3a:	b480      	push	{r7}
 8004d3c:	b083      	sub	sp, #12
 8004d3e:	af00      	add	r7, sp, #0
 8004d40:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	4618      	mov	r0, r3
 8004d46:	370c      	adds	r7, #12
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4e:	4770      	bx	lr

08004d50 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8004d50:	b480      	push	{r7}
 8004d52:	b083      	sub	sp, #12
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	601a      	str	r2, [r3, #0]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2200      	movs	r2, #0
 8004d62:	605a      	str	r2, [r3, #4]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2200      	movs	r2, #0
 8004d68:	609a      	str	r2, [r3, #8]
	{ }
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	370c      	adds	r7, #12
 8004d70:	46bd      	mov	sp, r7
 8004d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d76:	4770      	bx	lr

08004d78 <_ZNSt15__new_allocatorIPFbP17ADC_HandleTypeDefEED1Ev>:
 8004d78:	b480      	push	{r7}
 8004d7a:	b083      	sub	sp, #12
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	4618      	mov	r0, r3
 8004d84:	370c      	adds	r7, #12
 8004d86:	46bd      	mov	sp, r7
 8004d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8c:	4770      	bx	lr

08004d8e <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j>:
      _M_deallocate(pointer __p, size_t __n)
 8004d8e:	b580      	push	{r7, lr}
 8004d90:	b088      	sub	sp, #32
 8004d92:	af00      	add	r7, sp, #0
 8004d94:	60f8      	str	r0, [r7, #12]
 8004d96:	60b9      	str	r1, [r7, #8]
 8004d98:	607a      	str	r2, [r7, #4]
	if (__p)
 8004d9a:	68bb      	ldr	r3, [r7, #8]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d00b      	beq.n	8004db8 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j+0x2a>
	  _Tr::deallocate(_M_impl, __p, __n);
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	61fb      	str	r3, [r7, #28]
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	61bb      	str	r3, [r7, #24]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	617b      	str	r3, [r7, #20]
 8004dac:	697a      	ldr	r2, [r7, #20]
 8004dae:	69b9      	ldr	r1, [r7, #24]
 8004db0:	69f8      	ldr	r0, [r7, #28]
 8004db2:	f000 fa72 	bl	800529a <_ZNSt15__new_allocatorIPFbP17ADC_HandleTypeDefEE10deallocateEPS3_j>
 8004db6:	bf00      	nop
      }
 8004db8:	bf00      	nop
 8004dba:	3720      	adds	r7, #32
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}

08004dc0 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE15_S_use_relocateEv>:
      _S_use_relocate()
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b082      	sub	sp, #8
 8004dc4:	af00      	add	r7, sp, #0
	return _S_nothrow_relocate(__is_move_insertable<_Tp_alloc_type>{});
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	f000 f805 	bl	8004dd6 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>
 8004dcc:	4603      	mov	r3, r0
      }
 8004dce:	4618      	mov	r0, r3
 8004dd0:	3708      	adds	r7, #8
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bd80      	pop	{r7, pc}

08004dd6 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
      _S_nothrow_relocate(true_type)
 8004dd6:	b480      	push	{r7}
 8004dd8:	b083      	sub	sp, #12
 8004dda:	af00      	add	r7, sp, #0
 8004ddc:	7138      	strb	r0, [r7, #4]
					  std::declval<_Tp_alloc_type&>()));
 8004dde:	2301      	movs	r3, #1
      }
 8004de0:	4618      	mov	r0, r3
 8004de2:	370c      	adds	r7, #12
 8004de4:	46bd      	mov	sp, r7
 8004de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dea:	4770      	bx	lr

08004dec <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>:
      vector<_Tp, _Alloc>::
 8004dec:	b5b0      	push	{r4, r5, r7, lr}
 8004dee:	b094      	sub	sp, #80	@ 0x50
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	60f8      	str	r0, [r7, #12]
 8004df4:	60b9      	str	r1, [r7, #8]
 8004df6:	607a      	str	r2, [r7, #4]
	_M_check_len(size_type(1), "vector::_M_realloc_insert");
 8004df8:	4a66      	ldr	r2, [pc, #408]	@ (8004f94 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x1a8>)
 8004dfa:	2101      	movs	r1, #1
 8004dfc:	68f8      	ldr	r0, [r7, #12]
 8004dfe:	f000 f95a 	bl	80050b6 <_ZNKSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE12_M_check_lenEjPKc>
 8004e02:	64b8      	str	r0, [r7, #72]	@ 0x48
      pointer __old_start = this->_M_impl._M_start;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	647b      	str	r3, [r7, #68]	@ 0x44
      pointer __old_finish = this->_M_impl._M_finish;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	643b      	str	r3, [r7, #64]	@ 0x40
      const size_type __elems_before = __position - begin();
 8004e10:	68f8      	ldr	r0, [r7, #12]
 8004e12:	f7ff fe3e 	bl	8004a92 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE5beginEv>
 8004e16:	4603      	mov	r3, r0
 8004e18:	613b      	str	r3, [r7, #16]
 8004e1a:	f107 0210 	add.w	r2, r7, #16
 8004e1e:	f107 0308 	add.w	r3, r7, #8
 8004e22:	4611      	mov	r1, r2
 8004e24:	4618      	mov	r0, r3
 8004e26:	f000 f98d 	bl	8005144 <_ZN9__gnu_cxxmiIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSC_SF_>
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      pointer __new_start(this->_M_allocate(__len));
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004e32:	4618      	mov	r0, r3
 8004e34:	f000 f99b 	bl	800516e <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE11_M_allocateEj>
 8004e38:	63b8      	str	r0, [r7, #56]	@ 0x38
      pointer __new_finish(__new_start);
 8004e3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  _Alloc_traits::construct(this->_M_impl,
 8004e3e:	68fd      	ldr	r5, [r7, #12]
				   __new_start + __elems_before,
 8004e40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e42:	009b      	lsls	r3, r3, #2
	  _Alloc_traits::construct(this->_M_impl,
 8004e44:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004e46:	18d4      	adds	r4, r2, r3
 8004e48:	6878      	ldr	r0, [r7, #4]
 8004e4a:	f000 f929 	bl	80050a0 <_ZSt7forwardIRKPFbP17ADC_HandleTypeDefEEOT_RNSt16remove_referenceIS6_E4typeE>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	637d      	str	r5, [r7, #52]	@ 0x34
 8004e52:	633c      	str	r4, [r7, #48]	@ 0x30
 8004e54:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  __a.construct(__p, std::forward<_Args>(__args)...);
 8004e56:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004e58:	f000 f922 	bl	80050a0 <_ZSt7forwardIRKPFbP17ADC_HandleTypeDefEEOT_RNSt16remove_referenceIS6_E4typeE>
 8004e5c:	4602      	mov	r2, r0
 8004e5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e60:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e64:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e66:	623a      	str	r2, [r7, #32]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8004e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e6a:	4619      	mov	r1, r3
 8004e6c:	2004      	movs	r0, #4
 8004e6e:	f7fc fc91 	bl	8001794 <_ZnwjPv>
 8004e72:	4604      	mov	r4, r0
 8004e74:	6a38      	ldr	r0, [r7, #32]
 8004e76:	f000 f913 	bl	80050a0 <_ZSt7forwardIRKPFbP17ADC_HandleTypeDefEEOT_RNSt16remove_referenceIS6_E4typeE>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	6023      	str	r3, [r4, #0]
 8004e80:	bf00      	nop
	}
 8004e82:	bf00      	nop
	  __new_finish = pointer();
 8004e84:	2300      	movs	r3, #0
 8004e86:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  if _GLIBCXX17_CONSTEXPR (_S_use_relocate())
 8004e88:	f7ff ff9a 	bl	8004dc0 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE15_S_use_relocateEv>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d027      	beq.n	8004ee2 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0xf6>
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8004e92:	f107 0308 	add.w	r3, r7, #8
 8004e96:	4618      	mov	r0, r3
 8004e98:	f000 f88e 	bl	8004fb8 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	681c      	ldr	r4, [r3, #0]
					 __new_start, _M_get_Tp_allocator());
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	f000 f990 	bl	80051c8 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>
 8004ea8:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8004eaa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004eac:	4621      	mov	r1, r4
 8004eae:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8004eb0:	f000 f976 	bl	80051a0 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE11_S_relocateEPS3_S6_S6_RS4_>
 8004eb4:	64f8      	str	r0, [r7, #76]	@ 0x4c
	      ++__new_finish;
 8004eb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004eb8:	3304      	adds	r3, #4
 8004eba:	64fb      	str	r3, [r7, #76]	@ 0x4c
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8004ebc:	f107 0308 	add.w	r3, r7, #8
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	f000 f879 	bl	8004fb8 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 8004ec6:	4603      	mov	r3, r0
 8004ec8:	681c      	ldr	r4, [r3, #0]
					 __new_finish, _M_get_Tp_allocator());
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	4618      	mov	r0, r3
 8004ece:	f000 f97b 	bl	80051c8 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>
 8004ed2:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8004ed4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004ed6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004ed8:	4620      	mov	r0, r4
 8004eda:	f000 f961 	bl	80051a0 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE11_S_relocateEPS3_S6_S6_RS4_>
 8004ede:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8004ee0:	e026      	b.n	8004f30 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x144>
		(__old_start, __position.base(),
 8004ee2:	f107 0308 	add.w	r3, r7, #8
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	f000 f866 	bl	8004fb8 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 8004eec:	4603      	mov	r3, r0
 8004eee:	681c      	ldr	r4, [r3, #0]
		 __new_start, _M_get_Tp_allocator());
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	f000 f968 	bl	80051c8 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>
 8004ef8:	4603      	mov	r3, r0
		(__old_start, __position.base(),
 8004efa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004efc:	4621      	mov	r1, r4
 8004efe:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8004f00:	f000 f96d 	bl	80051de <_ZSt34__uninitialized_move_if_noexcept_aIPPFbP17ADC_HandleTypeDefES4_SaIS3_EET0_T_S7_S6_RT1_>
 8004f04:	64f8      	str	r0, [r7, #76]	@ 0x4c
	      ++__new_finish;
 8004f06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f08:	3304      	adds	r3, #4
 8004f0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
		(__position.base(), __old_finish,
 8004f0c:	f107 0308 	add.w	r3, r7, #8
 8004f10:	4618      	mov	r0, r3
 8004f12:	f000 f851 	bl	8004fb8 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 8004f16:	4603      	mov	r3, r0
 8004f18:	681c      	ldr	r4, [r3, #0]
		 __new_finish, _M_get_Tp_allocator());
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f000 f953 	bl	80051c8 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>
 8004f22:	4603      	mov	r3, r0
		(__position.base(), __old_finish,
 8004f24:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004f26:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004f28:	4620      	mov	r0, r4
 8004f2a:	f000 f958 	bl	80051de <_ZSt34__uninitialized_move_if_noexcept_aIPPFbP17ADC_HandleTypeDefES4_SaIS3_EET0_T_S7_S6_RT1_>
 8004f2e:	64f8      	str	r0, [r7, #76]	@ 0x4c
      if _GLIBCXX17_CONSTEXPR (!_S_use_relocate())
 8004f30:	f7ff ff46 	bl	8004dc0 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE15_S_use_relocateEv>
 8004f34:	4603      	mov	r3, r0
 8004f36:	f083 0301 	eor.w	r3, r3, #1
 8004f3a:	b2db      	uxtb	r3, r3
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d00e      	beq.n	8004f5e <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x172>
	std::_Destroy(__old_start, __old_finish, _M_get_Tp_allocator());
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	4618      	mov	r0, r3
 8004f44:	f000 f940 	bl	80051c8 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>
 8004f48:	4602      	mov	r2, r0
 8004f4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f4c:	61fb      	str	r3, [r7, #28]
 8004f4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f50:	61bb      	str	r3, [r7, #24]
 8004f52:	617a      	str	r2, [r7, #20]
      std::_Destroy(__first, __last);
 8004f54:	69b9      	ldr	r1, [r7, #24]
 8004f56:	69f8      	ldr	r0, [r7, #28]
 8004f58:	f000 fa02 	bl	8005360 <_ZSt8_DestroyIPPFbP17ADC_HandleTypeDefEEvT_S5_>
    }
 8004f5c:	bf00      	nop
      _M_deallocate(__old_start,
 8004f5e:	68f8      	ldr	r0, [r7, #12]
		    this->_M_impl._M_end_of_storage - __old_start);
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	689a      	ldr	r2, [r3, #8]
 8004f64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f66:	1ad3      	subs	r3, r2, r3
 8004f68:	109b      	asrs	r3, r3, #2
      _M_deallocate(__old_start,
 8004f6a:	461a      	mov	r2, r3
 8004f6c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004f6e:	f7ff ff0e 	bl	8004d8e <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j>
      this->_M_impl._M_start = __new_start;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004f76:	601a      	str	r2, [r3, #0]
      this->_M_impl._M_finish = __new_finish;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004f7c:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_end_of_storage = __new_start + __len;
 8004f7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004f80:	009b      	lsls	r3, r3, #2
 8004f82:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004f84:	441a      	add	r2, r3
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	609a      	str	r2, [r3, #8]
    }
 8004f8a:	bf00      	nop
 8004f8c:	3750      	adds	r7, #80	@ 0x50
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bdb0      	pop	{r4, r5, r7, pc}
 8004f92:	bf00      	nop
 8004f94:	0801bc0c 	.word	0x0801bc0c

08004f98 <_ZN9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEEC1ERKS5_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 8004f98:	b480      	push	{r7}
 8004f9a:	b083      	sub	sp, #12
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
 8004fa0:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	681a      	ldr	r2, [r3, #0]
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	601a      	str	r2, [r3, #0]
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	4618      	mov	r0, r3
 8004fae:	370c      	adds	r7, #12
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb6:	4770      	bx	lr

08004fb8 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8004fb8:	b480      	push	{r7}
 8004fba:	b083      	sub	sp, #12
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	370c      	adds	r7, #12
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fcc:	4770      	bx	lr

08004fce <_ZNSt12_Vector_baseIPFbtESaIS1_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8004fce:	b480      	push	{r7}
 8004fd0:	b083      	sub	sp, #12
 8004fd2:	af00      	add	r7, sp, #0
 8004fd4:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2200      	movs	r2, #0
 8004fda:	601a      	str	r2, [r3, #0]
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	605a      	str	r2, [r3, #4]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	609a      	str	r2, [r3, #8]
	{ }
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	4618      	mov	r0, r3
 8004fec:	370c      	adds	r7, #12
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff4:	4770      	bx	lr

08004ff6 <_ZNSt15__new_allocatorIPFbtEED1Ev>:
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8004ff6:	b480      	push	{r7}
 8004ff8:	b083      	sub	sp, #12
 8004ffa:	af00      	add	r7, sp, #0
 8004ffc:	6078      	str	r0, [r7, #4]
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	4618      	mov	r0, r3
 8005002:	370c      	adds	r7, #12
 8005004:	46bd      	mov	sp, r7
 8005006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500a:	4770      	bx	lr

0800500c <_ZNSt12_Vector_baseIPFbtESaIS1_EE13_M_deallocateEPS1_j>:
      _M_deallocate(pointer __p, size_t __n)
 800500c:	b580      	push	{r7, lr}
 800500e:	b088      	sub	sp, #32
 8005010:	af00      	add	r7, sp, #0
 8005012:	60f8      	str	r0, [r7, #12]
 8005014:	60b9      	str	r1, [r7, #8]
 8005016:	607a      	str	r2, [r7, #4]
	if (__p)
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d00b      	beq.n	8005036 <_ZNSt12_Vector_baseIPFbtESaIS1_EE13_M_deallocateEPS1_j+0x2a>
	  _Tr::deallocate(_M_impl, __p, __n);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	61fb      	str	r3, [r7, #28]
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	61bb      	str	r3, [r7, #24]
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	617b      	str	r3, [r7, #20]
      { __a.deallocate(__p, __n); }
 800502a:	697a      	ldr	r2, [r7, #20]
 800502c:	69b9      	ldr	r1, [r7, #24]
 800502e:	69f8      	ldr	r0, [r7, #28]
 8005030:	f000 f9a3 	bl	800537a <_ZNSt15__new_allocatorIPFbtEE10deallocateEPS1_j>
 8005034:	bf00      	nop
      }
 8005036:	bf00      	nop
 8005038:	3720      	adds	r7, #32
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}

0800503e <_ZN9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEEC1ERKS3_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 800503e:	b480      	push	{r7}
 8005040:	b083      	sub	sp, #12
 8005042:	af00      	add	r7, sp, #0
 8005044:	6078      	str	r0, [r7, #4]
 8005046:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	681a      	ldr	r2, [r3, #0]
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	601a      	str	r2, [r3, #0]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	4618      	mov	r0, r3
 8005054:	370c      	adds	r7, #12
 8005056:	46bd      	mov	sp, r7
 8005058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505c:	4770      	bx	lr

0800505e <_ZNK9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 800505e:	b480      	push	{r7}
 8005060:	b083      	sub	sp, #12
 8005062:	af00      	add	r7, sp, #0
 8005064:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	4618      	mov	r0, r3
 800506a:	370c      	adds	r7, #12
 800506c:	46bd      	mov	sp, r7
 800506e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005072:	4770      	bx	lr

08005074 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8005074:	b480      	push	{r7}
 8005076:	b083      	sub	sp, #12
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	4618      	mov	r0, r3
 8005080:	370c      	adds	r7, #12
 8005082:	46bd      	mov	sp, r7
 8005084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005088:	4770      	bx	lr

0800508a <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 800508a:	b480      	push	{r7}
 800508c:	b083      	sub	sp, #12
 800508e:	af00      	add	r7, sp, #0
 8005090:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	4618      	mov	r0, r3
 8005096:	370c      	adds	r7, #12
 8005098:	46bd      	mov	sp, r7
 800509a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509e:	4770      	bx	lr

080050a0 <_ZSt7forwardIRKPFbP17ADC_HandleTypeDefEEOT_RNSt16remove_referenceIS6_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80050a0:	b480      	push	{r7}
 80050a2:	b083      	sub	sp, #12
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	4618      	mov	r0, r3
 80050ac:	370c      	adds	r7, #12
 80050ae:	46bd      	mov	sp, r7
 80050b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b4:	4770      	bx	lr

080050b6 <_ZNKSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE12_M_check_lenEjPKc>:
      _M_check_len(size_type __n, const char* __s) const
 80050b6:	b590      	push	{r4, r7, lr}
 80050b8:	b087      	sub	sp, #28
 80050ba:	af00      	add	r7, sp, #0
 80050bc:	60f8      	str	r0, [r7, #12]
 80050be:	60b9      	str	r1, [r7, #8]
 80050c0:	607a      	str	r2, [r7, #4]
	if (max_size() - size() < __n)
 80050c2:	68f8      	ldr	r0, [r7, #12]
 80050c4:	f000 f8f9 	bl	80052ba <_ZNKSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE8max_sizeEv>
 80050c8:	4604      	mov	r4, r0
 80050ca:	68f8      	ldr	r0, [r7, #12]
 80050cc:	f000 f906 	bl	80052dc <_ZNKSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE4sizeEv>
 80050d0:	4603      	mov	r3, r0
 80050d2:	1ae2      	subs	r2, r4, r3
 80050d4:	68bb      	ldr	r3, [r7, #8]
 80050d6:	429a      	cmp	r2, r3
 80050d8:	bf34      	ite	cc
 80050da:	2301      	movcc	r3, #1
 80050dc:	2300      	movcs	r3, #0
 80050de:	b2db      	uxtb	r3, r3
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d002      	beq.n	80050ea <_ZNKSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE12_M_check_lenEjPKc+0x34>
	  __throw_length_error(__N(__s));
 80050e4:	6878      	ldr	r0, [r7, #4]
 80050e6:	f012 ff50 	bl	8017f8a <_ZSt20__throw_length_errorPKc>
	const size_type __len = size() + (std::max)(size(), __n);
 80050ea:	68f8      	ldr	r0, [r7, #12]
 80050ec:	f000 f8f6 	bl	80052dc <_ZNKSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE4sizeEv>
 80050f0:	4604      	mov	r4, r0
 80050f2:	68f8      	ldr	r0, [r7, #12]
 80050f4:	f000 f8f2 	bl	80052dc <_ZNKSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE4sizeEv>
 80050f8:	4603      	mov	r3, r0
 80050fa:	613b      	str	r3, [r7, #16]
 80050fc:	f107 0208 	add.w	r2, r7, #8
 8005100:	f107 0310 	add.w	r3, r7, #16
 8005104:	4611      	mov	r1, r2
 8005106:	4618      	mov	r0, r3
 8005108:	f7fc fef1 	bl	8001eee <_ZSt3maxIjERKT_S2_S2_>
 800510c:	4603      	mov	r3, r0
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4423      	add	r3, r4
 8005112:	617b      	str	r3, [r7, #20]
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 8005114:	68f8      	ldr	r0, [r7, #12]
 8005116:	f000 f8e1 	bl	80052dc <_ZNKSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE4sizeEv>
 800511a:	4602      	mov	r2, r0
 800511c:	697b      	ldr	r3, [r7, #20]
 800511e:	4293      	cmp	r3, r2
 8005120:	d306      	bcc.n	8005130 <_ZNKSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE12_M_check_lenEjPKc+0x7a>
 8005122:	68f8      	ldr	r0, [r7, #12]
 8005124:	f000 f8c9 	bl	80052ba <_ZNKSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE8max_sizeEv>
 8005128:	4602      	mov	r2, r0
 800512a:	697b      	ldr	r3, [r7, #20]
 800512c:	4293      	cmp	r3, r2
 800512e:	d904      	bls.n	800513a <_ZNKSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE12_M_check_lenEjPKc+0x84>
 8005130:	68f8      	ldr	r0, [r7, #12]
 8005132:	f000 f8c2 	bl	80052ba <_ZNKSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE8max_sizeEv>
 8005136:	4603      	mov	r3, r0
 8005138:	e000      	b.n	800513c <_ZNKSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE12_M_check_lenEjPKc+0x86>
 800513a:	697b      	ldr	r3, [r7, #20]
      }
 800513c:	4618      	mov	r0, r3
 800513e:	371c      	adds	r7, #28
 8005140:	46bd      	mov	sp, r7
 8005142:	bd90      	pop	{r4, r7, pc}

08005144 <_ZN9__gnu_cxxmiIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSC_SF_>:
    operator-(const __normal_iterator<_Iterator, _Container>& __lhs,
 8005144:	b590      	push	{r4, r7, lr}
 8005146:	b083      	sub	sp, #12
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
 800514c:	6039      	str	r1, [r7, #0]
    { return __lhs.base() - __rhs.base(); }
 800514e:	6878      	ldr	r0, [r7, #4]
 8005150:	f7ff ff32 	bl	8004fb8 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 8005154:	4603      	mov	r3, r0
 8005156:	681c      	ldr	r4, [r3, #0]
 8005158:	6838      	ldr	r0, [r7, #0]
 800515a:	f7ff ff2d 	bl	8004fb8 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 800515e:	4603      	mov	r3, r0
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	1ae3      	subs	r3, r4, r3
 8005164:	109b      	asrs	r3, r3, #2
 8005166:	4618      	mov	r0, r3
 8005168:	370c      	adds	r7, #12
 800516a:	46bd      	mov	sp, r7
 800516c:	bd90      	pop	{r4, r7, pc}

0800516e <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE11_M_allocateEj>:
      _M_allocate(size_t __n)
 800516e:	b580      	push	{r7, lr}
 8005170:	b084      	sub	sp, #16
 8005172:	af00      	add	r7, sp, #0
 8005174:	6078      	str	r0, [r7, #4]
 8005176:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d00b      	beq.n	8005196 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE11_M_allocateEj+0x28>
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	60fb      	str	r3, [r7, #12]
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	60bb      	str	r3, [r7, #8]
      { return __a.allocate(__n); }
 8005186:	2200      	movs	r2, #0
 8005188:	68b9      	ldr	r1, [r7, #8]
 800518a:	68f8      	ldr	r0, [r7, #12]
 800518c:	f000 f953 	bl	8005436 <_ZNSt15__new_allocatorIPFbP17ADC_HandleTypeDefEE8allocateEjPKv>
 8005190:	4603      	mov	r3, r0
 8005192:	bf00      	nop
 8005194:	e000      	b.n	8005198 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE11_M_allocateEj+0x2a>
 8005196:	2300      	movs	r3, #0
      }
 8005198:	4618      	mov	r0, r3
 800519a:	3710      	adds	r7, #16
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}

080051a0 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE11_S_relocateEPS3_S6_S6_RS4_>:
      _S_relocate(pointer __first, pointer __last, pointer __result,
 80051a0:	b590      	push	{r4, r7, lr}
 80051a2:	b087      	sub	sp, #28
 80051a4:	af02      	add	r7, sp, #8
 80051a6:	60f8      	str	r0, [r7, #12]
 80051a8:	60b9      	str	r1, [r7, #8]
 80051aa:	607a      	str	r2, [r7, #4]
 80051ac:	603b      	str	r3, [r7, #0]
	return _S_do_relocate(__first, __last, __result, __alloc, __do_it{});
 80051ae:	f88d 4000 	strb.w	r4, [sp]
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	687a      	ldr	r2, [r7, #4]
 80051b6:	68b9      	ldr	r1, [r7, #8]
 80051b8:	68f8      	ldr	r0, [r7, #12]
 80051ba:	f000 f89f 	bl	80052fc <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE14_S_do_relocateEPS3_S6_S6_RS4_St17integral_constantIbLb1EE>
 80051be:	4603      	mov	r3, r0
      }
 80051c0:	4618      	mov	r0, r3
 80051c2:	3714      	adds	r7, #20
 80051c4:	46bd      	mov	sp, r7
 80051c6:	bd90      	pop	{r4, r7, pc}

080051c8 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 80051c8:	b480      	push	{r7}
 80051ca:	b083      	sub	sp, #12
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	4618      	mov	r0, r3
 80051d4:	370c      	adds	r7, #12
 80051d6:	46bd      	mov	sp, r7
 80051d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051dc:	4770      	bx	lr

080051de <_ZSt34__uninitialized_move_if_noexcept_aIPPFbP17ADC_HandleTypeDefES4_SaIS3_EET0_T_S7_S6_RT1_>:
    __uninitialized_move_if_noexcept_a(_InputIterator __first,
 80051de:	b590      	push	{r4, r7, lr}
 80051e0:	b085      	sub	sp, #20
 80051e2:	af00      	add	r7, sp, #0
 80051e4:	60f8      	str	r0, [r7, #12]
 80051e6:	60b9      	str	r1, [r7, #8]
 80051e8:	607a      	str	r2, [r7, #4]
 80051ea:	603b      	str	r3, [r7, #0]
	(_GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__first),
 80051ec:	68f8      	ldr	r0, [r7, #12]
 80051ee:	f000 f897 	bl	8005320 <_ZSt32__make_move_if_noexcept_iteratorIPFbP17ADC_HandleTypeDefESt13move_iteratorIPS3_EET0_PT_>
 80051f2:	4604      	mov	r4, r0
 80051f4:	68b8      	ldr	r0, [r7, #8]
 80051f6:	f000 f893 	bl	8005320 <_ZSt32__make_move_if_noexcept_iteratorIPFbP17ADC_HandleTypeDefESt13move_iteratorIPS3_EET0_PT_>
 80051fa:	4601      	mov	r1, r0
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	687a      	ldr	r2, [r7, #4]
 8005200:	4620      	mov	r0, r4
 8005202:	f000 f89c 	bl	800533e <_ZSt22__uninitialized_copy_aISt13move_iteratorIPPFbP17ADC_HandleTypeDefEES5_S4_ET0_T_S8_S7_RSaIT1_E>
 8005206:	4603      	mov	r3, r0
    }
 8005208:	4618      	mov	r0, r3
 800520a:	3714      	adds	r7, #20
 800520c:	46bd      	mov	sp, r7
 800520e:	bd90      	pop	{r4, r7, pc}

08005210 <_ZNSt12_Vector_baseIPFbtESaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8005210:	b480      	push	{r7}
 8005212:	b083      	sub	sp, #12
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	4618      	mov	r0, r3
 800521c:	370c      	adds	r7, #12
 800521e:	46bd      	mov	sp, r7
 8005220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005224:	4770      	bx	lr

08005226 <_ZNSt15__new_allocatorIPFbP17TIM_HandleTypeDefEE10deallocateEPS3_j>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8005226:	b580      	push	{r7, lr}
 8005228:	b084      	sub	sp, #16
 800522a:	af00      	add	r7, sp, #0
 800522c:	60f8      	str	r0, [r7, #12]
 800522e:	60b9      	str	r1, [r7, #8]
 8005230:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	009b      	lsls	r3, r3, #2
 8005236:	4619      	mov	r1, r3
 8005238:	68b8      	ldr	r0, [r7, #8]
 800523a:	f012 fe7e 	bl	8017f3a <_ZdlPvj>
      }
 800523e:	bf00      	nop
 8005240:	3710      	adds	r7, #16
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}

08005246 <_ZSt8_DestroyIPPFbP17TIM_HandleTypeDefEEvT_S5_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8005246:	b580      	push	{r7, lr}
 8005248:	b082      	sub	sp, #8
 800524a:	af00      	add	r7, sp, #0
 800524c:	6078      	str	r0, [r7, #4]
 800524e:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 8005250:	6839      	ldr	r1, [r7, #0]
 8005252:	6878      	ldr	r0, [r7, #4]
 8005254:	f000 f8ae 	bl	80053b4 <_ZNSt12_Destroy_auxILb1EE9__destroyIPPFbP17TIM_HandleTypeDefEEEvT_S7_>
    }
 8005258:	bf00      	nop
 800525a:	3708      	adds	r7, #8
 800525c:	46bd      	mov	sp, r7
 800525e:	bd80      	pop	{r7, pc}

08005260 <_ZNSt15__new_allocatorIPFbP19__SPI_HandleTypeDefEE10deallocateEPS3_j>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8005260:	b580      	push	{r7, lr}
 8005262:	b084      	sub	sp, #16
 8005264:	af00      	add	r7, sp, #0
 8005266:	60f8      	str	r0, [r7, #12]
 8005268:	60b9      	str	r1, [r7, #8]
 800526a:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	009b      	lsls	r3, r3, #2
 8005270:	4619      	mov	r1, r3
 8005272:	68b8      	ldr	r0, [r7, #8]
 8005274:	f012 fe61 	bl	8017f3a <_ZdlPvj>
      }
 8005278:	bf00      	nop
 800527a:	3710      	adds	r7, #16
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}

08005280 <_ZSt8_DestroyIPPFbP19__SPI_HandleTypeDefEEvT_S5_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8005280:	b580      	push	{r7, lr}
 8005282:	b082      	sub	sp, #8
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
 8005288:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 800528a:	6839      	ldr	r1, [r7, #0]
 800528c:	6878      	ldr	r0, [r7, #4]
 800528e:	f000 f89c 	bl	80053ca <_ZNSt12_Destroy_auxILb1EE9__destroyIPPFbP19__SPI_HandleTypeDefEEEvT_S7_>
    }
 8005292:	bf00      	nop
 8005294:	3708      	adds	r7, #8
 8005296:	46bd      	mov	sp, r7
 8005298:	bd80      	pop	{r7, pc}

0800529a <_ZNSt15__new_allocatorIPFbP17ADC_HandleTypeDefEE10deallocateEPS3_j>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 800529a:	b580      	push	{r7, lr}
 800529c:	b084      	sub	sp, #16
 800529e:	af00      	add	r7, sp, #0
 80052a0:	60f8      	str	r0, [r7, #12]
 80052a2:	60b9      	str	r1, [r7, #8]
 80052a4:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	009b      	lsls	r3, r3, #2
 80052aa:	4619      	mov	r1, r3
 80052ac:	68b8      	ldr	r0, [r7, #8]
 80052ae:	f012 fe44 	bl	8017f3a <_ZdlPvj>
      }
 80052b2:	bf00      	nop
 80052b4:	3710      	adds	r7, #16
 80052b6:	46bd      	mov	sp, r7
 80052b8:	bd80      	pop	{r7, pc}

080052ba <_ZNKSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 80052ba:	b580      	push	{r7, lr}
 80052bc:	b082      	sub	sp, #8
 80052be:	af00      	add	r7, sp, #0
 80052c0:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	4618      	mov	r0, r3
 80052c6:	f000 f8ab 	bl	8005420 <_ZNKSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>
 80052ca:	4603      	mov	r3, r0
 80052cc:	4618      	mov	r0, r3
 80052ce:	f000 f887 	bl	80053e0 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE11_S_max_sizeERKS4_>
 80052d2:	4603      	mov	r3, r0
 80052d4:	4618      	mov	r0, r3
 80052d6:	3708      	adds	r7, #8
 80052d8:	46bd      	mov	sp, r7
 80052da:	bd80      	pop	{r7, pc}

080052dc <_ZNKSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 80052dc:	b480      	push	{r7}
 80052de:	b083      	sub	sp, #12
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	685a      	ldr	r2, [r3, #4]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	1ad3      	subs	r3, r2, r3
 80052ee:	109b      	asrs	r3, r3, #2
 80052f0:	4618      	mov	r0, r3
 80052f2:	370c      	adds	r7, #12
 80052f4:	46bd      	mov	sp, r7
 80052f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fa:	4770      	bx	lr

080052fc <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE14_S_do_relocateEPS3_S6_S6_RS4_St17integral_constantIbLb1EE>:
      _S_do_relocate(pointer __first, pointer __last, pointer __result,
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b084      	sub	sp, #16
 8005300:	af00      	add	r7, sp, #0
 8005302:	60f8      	str	r0, [r7, #12]
 8005304:	60b9      	str	r1, [r7, #8]
 8005306:	607a      	str	r2, [r7, #4]
 8005308:	603b      	str	r3, [r7, #0]
	return std::__relocate_a(__first, __last, __result, __alloc);
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	687a      	ldr	r2, [r7, #4]
 800530e:	68b9      	ldr	r1, [r7, #8]
 8005310:	68f8      	ldr	r0, [r7, #12]
 8005312:	f000 f8b9 	bl	8005488 <_ZSt12__relocate_aIPPFbP17ADC_HandleTypeDefES4_SaIS3_EET0_T_S7_S6_RT1_>
 8005316:	4603      	mov	r3, r0
      }
 8005318:	4618      	mov	r0, r3
 800531a:	3710      	adds	r7, #16
 800531c:	46bd      	mov	sp, r7
 800531e:	bd80      	pop	{r7, pc}

08005320 <_ZSt32__make_move_if_noexcept_iteratorIPFbP17ADC_HandleTypeDefESt13move_iteratorIPS3_EET0_PT_>:
    __make_move_if_noexcept_iterator(_Tp* __i)
 8005320:	b580      	push	{r7, lr}
 8005322:	b084      	sub	sp, #16
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
    { return _ReturnType(__i); }
 8005328:	f107 030c 	add.w	r3, r7, #12
 800532c:	6879      	ldr	r1, [r7, #4]
 800532e:	4618      	mov	r0, r3
 8005330:	f000 f8c7 	bl	80054c2 <_ZNSt13move_iteratorIPPFbP17ADC_HandleTypeDefEEC1ES4_>
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	4618      	mov	r0, r3
 8005338:	3710      	adds	r7, #16
 800533a:	46bd      	mov	sp, r7
 800533c:	bd80      	pop	{r7, pc}

0800533e <_ZSt22__uninitialized_copy_aISt13move_iteratorIPPFbP17ADC_HandleTypeDefEES5_S4_ET0_T_S8_S7_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 800533e:	b580      	push	{r7, lr}
 8005340:	b084      	sub	sp, #16
 8005342:	af00      	add	r7, sp, #0
 8005344:	60f8      	str	r0, [r7, #12]
 8005346:	60b9      	str	r1, [r7, #8]
 8005348:	607a      	str	r2, [r7, #4]
 800534a:	603b      	str	r3, [r7, #0]
      return std::uninitialized_copy(__first, __last, __result);
 800534c:	687a      	ldr	r2, [r7, #4]
 800534e:	68b9      	ldr	r1, [r7, #8]
 8005350:	68f8      	ldr	r0, [r7, #12]
 8005352:	f000 f8c8 	bl	80054e6 <_ZSt18uninitialized_copyISt13move_iteratorIPPFbP17ADC_HandleTypeDefEES5_ET0_T_S8_S7_>
 8005356:	4603      	mov	r3, r0
    }
 8005358:	4618      	mov	r0, r3
 800535a:	3710      	adds	r7, #16
 800535c:	46bd      	mov	sp, r7
 800535e:	bd80      	pop	{r7, pc}

08005360 <_ZSt8_DestroyIPPFbP17ADC_HandleTypeDefEEvT_S5_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8005360:	b580      	push	{r7, lr}
 8005362:	b082      	sub	sp, #8
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
 8005368:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 800536a:	6839      	ldr	r1, [r7, #0]
 800536c:	6878      	ldr	r0, [r7, #4]
 800536e:	f000 f8ce 	bl	800550e <_ZNSt12_Destroy_auxILb1EE9__destroyIPPFbP17ADC_HandleTypeDefEEEvT_S7_>
    }
 8005372:	bf00      	nop
 8005374:	3708      	adds	r7, #8
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}

0800537a <_ZNSt15__new_allocatorIPFbtEE10deallocateEPS1_j>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 800537a:	b580      	push	{r7, lr}
 800537c:	b084      	sub	sp, #16
 800537e:	af00      	add	r7, sp, #0
 8005380:	60f8      	str	r0, [r7, #12]
 8005382:	60b9      	str	r1, [r7, #8]
 8005384:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	009b      	lsls	r3, r3, #2
 800538a:	4619      	mov	r1, r3
 800538c:	68b8      	ldr	r0, [r7, #8]
 800538e:	f012 fdd4 	bl	8017f3a <_ZdlPvj>
      }
 8005392:	bf00      	nop
 8005394:	3710      	adds	r7, #16
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}

0800539a <_ZSt8_DestroyIPPFbtEEvT_S3_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 800539a:	b580      	push	{r7, lr}
 800539c:	b082      	sub	sp, #8
 800539e:	af00      	add	r7, sp, #0
 80053a0:	6078      	str	r0, [r7, #4]
 80053a2:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 80053a4:	6839      	ldr	r1, [r7, #0]
 80053a6:	6878      	ldr	r0, [r7, #4]
 80053a8:	f000 f8bc 	bl	8005524 <_ZNSt12_Destroy_auxILb1EE9__destroyIPPFbtEEEvT_S5_>
    }
 80053ac:	bf00      	nop
 80053ae:	3708      	adds	r7, #8
 80053b0:	46bd      	mov	sp, r7
 80053b2:	bd80      	pop	{r7, pc}

080053b4 <_ZNSt12_Destroy_auxILb1EE9__destroyIPPFbP17TIM_HandleTypeDefEEEvT_S7_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 80053b4:	b480      	push	{r7}
 80053b6:	b083      	sub	sp, #12
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
 80053bc:	6039      	str	r1, [r7, #0]
 80053be:	bf00      	nop
 80053c0:	370c      	adds	r7, #12
 80053c2:	46bd      	mov	sp, r7
 80053c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c8:	4770      	bx	lr

080053ca <_ZNSt12_Destroy_auxILb1EE9__destroyIPPFbP19__SPI_HandleTypeDefEEEvT_S7_>:
 80053ca:	b480      	push	{r7}
 80053cc:	b083      	sub	sp, #12
 80053ce:	af00      	add	r7, sp, #0
 80053d0:	6078      	str	r0, [r7, #4]
 80053d2:	6039      	str	r1, [r7, #0]
 80053d4:	bf00      	nop
 80053d6:	370c      	adds	r7, #12
 80053d8:	46bd      	mov	sp, r7
 80053da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053de:	4770      	bx	lr

080053e0 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE11_S_max_sizeERKS4_>:
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b088      	sub	sp, #32
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
	const size_t __diffmax
 80053e8:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
 80053ec:	613b      	str	r3, [r7, #16]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	61fb      	str	r3, [r7, #28]
 80053f2:	69fb      	ldr	r3, [r7, #28]
 80053f4:	61bb      	str	r3, [r7, #24]
 80053f6:	69bb      	ldr	r3, [r7, #24]
 80053f8:	617b      	str	r3, [r7, #20]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 80053fa:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
      { return _M_max_size(); }
 80053fe:	bf00      	nop
	return __a.max_size();
 8005400:	bf00      	nop
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 8005402:	60fb      	str	r3, [r7, #12]
	return (std::min)(__diffmax, __allocmax);
 8005404:	f107 020c 	add.w	r2, r7, #12
 8005408:	f107 0310 	add.w	r3, r7, #16
 800540c:	4611      	mov	r1, r2
 800540e:	4618      	mov	r0, r3
 8005410:	f7fc fe4a 	bl	80020a8 <_ZSt3minIjERKT_S2_S2_>
 8005414:	4603      	mov	r3, r0
 8005416:	681b      	ldr	r3, [r3, #0]
      }
 8005418:	4618      	mov	r0, r3
 800541a:	3720      	adds	r7, #32
 800541c:	46bd      	mov	sp, r7
 800541e:	bd80      	pop	{r7, pc}

08005420 <_ZNKSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 8005420:	b480      	push	{r7}
 8005422:	b083      	sub	sp, #12
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	4618      	mov	r0, r3
 800542c:	370c      	adds	r7, #12
 800542e:	46bd      	mov	sp, r7
 8005430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005434:	4770      	bx	lr

08005436 <_ZNSt15__new_allocatorIPFbP17ADC_HandleTypeDefEE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8005436:	b580      	push	{r7, lr}
 8005438:	b086      	sub	sp, #24
 800543a:	af00      	add	r7, sp, #0
 800543c:	60f8      	str	r0, [r7, #12]
 800543e:	60b9      	str	r1, [r7, #8]
 8005440:	607a      	str	r2, [r7, #4]
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	617b      	str	r3, [r7, #20]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8005446:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
	if (__builtin_expect(__n > this->_M_max_size(), false))
 800544a:	68bb      	ldr	r3, [r7, #8]
 800544c:	4293      	cmp	r3, r2
 800544e:	bf8c      	ite	hi
 8005450:	2301      	movhi	r3, #1
 8005452:	2300      	movls	r3, #0
 8005454:	b2db      	uxtb	r3, r3
 8005456:	2b00      	cmp	r3, #0
 8005458:	bf14      	ite	ne
 800545a:	2301      	movne	r3, #1
 800545c:	2300      	moveq	r3, #0
 800545e:	b2db      	uxtb	r3, r3
 8005460:	2b00      	cmp	r3, #0
 8005462:	d007      	beq.n	8005474 <_ZNSt15__new_allocatorIPFbP17ADC_HandleTypeDefEE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800546a:	d301      	bcc.n	8005470 <_ZNSt15__new_allocatorIPFbP17ADC_HandleTypeDefEE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 800546c:	f012 fd8a 	bl	8017f84 <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 8005470:	f012 fd85 	bl	8017f7e <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	009b      	lsls	r3, r3, #2
 8005478:	4618      	mov	r0, r3
 800547a:	f012 fd6f 	bl	8017f5c <_Znwj>
 800547e:	4603      	mov	r3, r0
      }
 8005480:	4618      	mov	r0, r3
 8005482:	3718      	adds	r7, #24
 8005484:	46bd      	mov	sp, r7
 8005486:	bd80      	pop	{r7, pc}

08005488 <_ZSt12__relocate_aIPPFbP17ADC_HandleTypeDefES4_SaIS3_EET0_T_S7_S6_RT1_>:
    __relocate_a(_InputIterator __first, _InputIterator __last,
 8005488:	b5b0      	push	{r4, r5, r7, lr}
 800548a:	b084      	sub	sp, #16
 800548c:	af00      	add	r7, sp, #0
 800548e:	60f8      	str	r0, [r7, #12]
 8005490:	60b9      	str	r1, [r7, #8]
 8005492:	607a      	str	r2, [r7, #4]
 8005494:	603b      	str	r3, [r7, #0]
      return std::__relocate_a_1(std::__niter_base(__first),
 8005496:	68f8      	ldr	r0, [r7, #12]
 8005498:	f000 f84f 	bl	800553a <_ZSt12__niter_baseIPPFbP17ADC_HandleTypeDefEET_S5_>
 800549c:	4604      	mov	r4, r0
 800549e:	68b8      	ldr	r0, [r7, #8]
 80054a0:	f000 f84b 	bl	800553a <_ZSt12__niter_baseIPPFbP17ADC_HandleTypeDefEET_S5_>
 80054a4:	4605      	mov	r5, r0
 80054a6:	6878      	ldr	r0, [r7, #4]
 80054a8:	f000 f847 	bl	800553a <_ZSt12__niter_baseIPPFbP17ADC_HandleTypeDefEET_S5_>
 80054ac:	4602      	mov	r2, r0
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	4629      	mov	r1, r5
 80054b2:	4620      	mov	r0, r4
 80054b4:	f000 f84c 	bl	8005550 <_ZSt14__relocate_a_1IPFbP17ADC_HandleTypeDefES3_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS6_E4typeES8_S8_S8_RSaIT0_E>
 80054b8:	4603      	mov	r3, r0
    }
 80054ba:	4618      	mov	r0, r3
 80054bc:	3710      	adds	r7, #16
 80054be:	46bd      	mov	sp, r7
 80054c0:	bdb0      	pop	{r4, r5, r7, pc}

080054c2 <_ZNSt13move_iteratorIPPFbP17ADC_HandleTypeDefEEC1ES4_>:
      move_iterator(iterator_type __i)
 80054c2:	b580      	push	{r7, lr}
 80054c4:	b082      	sub	sp, #8
 80054c6:	af00      	add	r7, sp, #0
 80054c8:	6078      	str	r0, [r7, #4]
 80054ca:	6039      	str	r1, [r7, #0]
      : _M_current(std::move(__i)) { }
 80054cc:	463b      	mov	r3, r7
 80054ce:	4618      	mov	r0, r3
 80054d0:	f000 f85c 	bl	800558c <_ZSt4moveIRPPFbP17ADC_HandleTypeDefEEONSt16remove_referenceIT_E4typeEOS7_>
 80054d4:	4603      	mov	r3, r0
 80054d6:	681a      	ldr	r2, [r3, #0]
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	601a      	str	r2, [r3, #0]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	4618      	mov	r0, r3
 80054e0:	3708      	adds	r7, #8
 80054e2:	46bd      	mov	sp, r7
 80054e4:	bd80      	pop	{r7, pc}

080054e6 <_ZSt18uninitialized_copyISt13move_iteratorIPPFbP17ADC_HandleTypeDefEES5_ET0_T_S8_S7_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 80054e6:	b580      	push	{r7, lr}
 80054e8:	b086      	sub	sp, #24
 80054ea:	af00      	add	r7, sp, #0
 80054ec:	60f8      	str	r0, [r7, #12]
 80054ee:	60b9      	str	r1, [r7, #8]
 80054f0:	607a      	str	r2, [r7, #4]
      const bool __can_memmove = __is_trivial(_ValueType1);
 80054f2:	2301      	movs	r3, #1
 80054f4:	75fb      	strb	r3, [r7, #23]
      const bool __assignable
 80054f6:	2301      	movs	r3, #1
 80054f8:	75bb      	strb	r3, [r7, #22]
	__uninit_copy(__first, __last, __result);
 80054fa:	687a      	ldr	r2, [r7, #4]
 80054fc:	68b9      	ldr	r1, [r7, #8]
 80054fe:	68f8      	ldr	r0, [r7, #12]
 8005500:	f000 f84f 	bl	80055a2 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPPFbP17ADC_HandleTypeDefEES7_EET0_T_SA_S9_>
 8005504:	4603      	mov	r3, r0
    }
 8005506:	4618      	mov	r0, r3
 8005508:	3718      	adds	r7, #24
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}

0800550e <_ZNSt12_Destroy_auxILb1EE9__destroyIPPFbP17ADC_HandleTypeDefEEEvT_S7_>:
 800550e:	b480      	push	{r7}
 8005510:	b083      	sub	sp, #12
 8005512:	af00      	add	r7, sp, #0
 8005514:	6078      	str	r0, [r7, #4]
 8005516:	6039      	str	r1, [r7, #0]
 8005518:	bf00      	nop
 800551a:	370c      	adds	r7, #12
 800551c:	46bd      	mov	sp, r7
 800551e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005522:	4770      	bx	lr

08005524 <_ZNSt12_Destroy_auxILb1EE9__destroyIPPFbtEEEvT_S5_>:
 8005524:	b480      	push	{r7}
 8005526:	b083      	sub	sp, #12
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
 800552c:	6039      	str	r1, [r7, #0]
 800552e:	bf00      	nop
 8005530:	370c      	adds	r7, #12
 8005532:	46bd      	mov	sp, r7
 8005534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005538:	4770      	bx	lr

0800553a <_ZSt12__niter_baseIPPFbP17ADC_HandleTypeDefEET_S5_>:
    __niter_base(_Iterator __it)
 800553a:	b480      	push	{r7}
 800553c:	b083      	sub	sp, #12
 800553e:	af00      	add	r7, sp, #0
 8005540:	6078      	str	r0, [r7, #4]
    { return __it; }
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	4618      	mov	r0, r3
 8005546:	370c      	adds	r7, #12
 8005548:	46bd      	mov	sp, r7
 800554a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554e:	4770      	bx	lr

08005550 <_ZSt14__relocate_a_1IPFbP17ADC_HandleTypeDefES3_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS6_E4typeES8_S8_S8_RSaIT0_E>:
    __relocate_a_1(_Tp* __first, _Tp* __last,
 8005550:	b580      	push	{r7, lr}
 8005552:	b086      	sub	sp, #24
 8005554:	af00      	add	r7, sp, #0
 8005556:	60f8      	str	r0, [r7, #12]
 8005558:	60b9      	str	r1, [r7, #8]
 800555a:	607a      	str	r2, [r7, #4]
 800555c:	603b      	str	r3, [r7, #0]
      ptrdiff_t __count = __last - __first;
 800555e:	68ba      	ldr	r2, [r7, #8]
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	1ad3      	subs	r3, r2, r3
 8005564:	109b      	asrs	r3, r3, #2
 8005566:	617b      	str	r3, [r7, #20]
      if (__count > 0)
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	2b00      	cmp	r3, #0
 800556c:	dd06      	ble.n	800557c <_ZSt14__relocate_a_1IPFbP17ADC_HandleTypeDefES3_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS6_E4typeES8_S8_S8_RSaIT0_E+0x2c>
	  __builtin_memmove(__result, __first, __count * sizeof(_Tp));
 800556e:	697b      	ldr	r3, [r7, #20]
 8005570:	009b      	lsls	r3, r3, #2
 8005572:	461a      	mov	r2, r3
 8005574:	68f9      	ldr	r1, [r7, #12]
 8005576:	6878      	ldr	r0, [r7, #4]
 8005578:	f014 fbb2 	bl	8019ce0 <memmove>
      return __result + __count;
 800557c:	697b      	ldr	r3, [r7, #20]
 800557e:	009b      	lsls	r3, r3, #2
 8005580:	687a      	ldr	r2, [r7, #4]
 8005582:	4413      	add	r3, r2
    }
 8005584:	4618      	mov	r0, r3
 8005586:	3718      	adds	r7, #24
 8005588:	46bd      	mov	sp, r7
 800558a:	bd80      	pop	{r7, pc}

0800558c <_ZSt4moveIRPPFbP17ADC_HandleTypeDefEEONSt16remove_referenceIT_E4typeEOS7_>:
    move(_Tp&& __t) noexcept
 800558c:	b480      	push	{r7}
 800558e:	b083      	sub	sp, #12
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	4618      	mov	r0, r3
 8005598:	370c      	adds	r7, #12
 800559a:	46bd      	mov	sp, r7
 800559c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a0:	4770      	bx	lr

080055a2 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPPFbP17ADC_HandleTypeDefEES7_EET0_T_SA_S9_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 80055a2:	b580      	push	{r7, lr}
 80055a4:	b084      	sub	sp, #16
 80055a6:	af00      	add	r7, sp, #0
 80055a8:	60f8      	str	r0, [r7, #12]
 80055aa:	60b9      	str	r1, [r7, #8]
 80055ac:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 80055ae:	687a      	ldr	r2, [r7, #4]
 80055b0:	68b9      	ldr	r1, [r7, #8]
 80055b2:	68f8      	ldr	r0, [r7, #12]
 80055b4:	f000 f805 	bl	80055c2 <_ZSt4copyISt13move_iteratorIPPFbP17ADC_HandleTypeDefEES5_ET0_T_S8_S7_>
 80055b8:	4603      	mov	r3, r0
 80055ba:	4618      	mov	r0, r3
 80055bc:	3710      	adds	r7, #16
 80055be:	46bd      	mov	sp, r7
 80055c0:	bd80      	pop	{r7, pc}

080055c2 <_ZSt4copyISt13move_iteratorIPPFbP17ADC_HandleTypeDefEES5_ET0_T_S8_S7_>:
    copy(_II __first, _II __last, _OI __result)
 80055c2:	b590      	push	{r4, r7, lr}
 80055c4:	b085      	sub	sp, #20
 80055c6:	af00      	add	r7, sp, #0
 80055c8:	60f8      	str	r0, [r7, #12]
 80055ca:	60b9      	str	r1, [r7, #8]
 80055cc:	607a      	str	r2, [r7, #4]
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 80055ce:	68f8      	ldr	r0, [r7, #12]
 80055d0:	f000 f80f 	bl	80055f2 <_ZSt12__miter_baseIPPFbP17ADC_HandleTypeDefEEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 80055d4:	4604      	mov	r4, r0
 80055d6:	68b8      	ldr	r0, [r7, #8]
 80055d8:	f000 f80b 	bl	80055f2 <_ZSt12__miter_baseIPPFbP17ADC_HandleTypeDefEEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 80055dc:	4603      	mov	r3, r0
 80055de:	687a      	ldr	r2, [r7, #4]
 80055e0:	4619      	mov	r1, r3
 80055e2:	4620      	mov	r0, r4
 80055e4:	f000 f816 	bl	8005614 <_ZSt13__copy_move_aILb1EPPFbP17ADC_HandleTypeDefES4_ET1_T0_S6_S5_>
 80055e8:	4603      	mov	r3, r0
    }
 80055ea:	4618      	mov	r0, r3
 80055ec:	3714      	adds	r7, #20
 80055ee:	46bd      	mov	sp, r7
 80055f0:	bd90      	pop	{r4, r7, pc}

080055f2 <_ZSt12__miter_baseIPPFbP17ADC_HandleTypeDefEEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>:
    __miter_base(move_iterator<_Iterator> __it)
 80055f2:	b580      	push	{r7, lr}
 80055f4:	b082      	sub	sp, #8
 80055f6:	af00      	add	r7, sp, #0
 80055f8:	6078      	str	r0, [r7, #4]
    { return __miter_base(__it.base()); }
 80055fa:	1d3b      	adds	r3, r7, #4
 80055fc:	4618      	mov	r0, r3
 80055fe:	f000 f82c 	bl	800565a <_ZNKSt13move_iteratorIPPFbP17ADC_HandleTypeDefEE4baseEv>
 8005602:	4603      	mov	r3, r0
 8005604:	4618      	mov	r0, r3
 8005606:	f000 f834 	bl	8005672 <_ZSt12__miter_baseIPPFbP17ADC_HandleTypeDefEET_S5_>
 800560a:	4603      	mov	r3, r0
 800560c:	4618      	mov	r0, r3
 800560e:	3708      	adds	r7, #8
 8005610:	46bd      	mov	sp, r7
 8005612:	bd80      	pop	{r7, pc}

08005614 <_ZSt13__copy_move_aILb1EPPFbP17ADC_HandleTypeDefES4_ET1_T0_S6_S5_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8005614:	b5b0      	push	{r4, r5, r7, lr}
 8005616:	b084      	sub	sp, #16
 8005618:	af00      	add	r7, sp, #0
 800561a:	60f8      	str	r0, [r7, #12]
 800561c:	60b9      	str	r1, [r7, #8]
 800561e:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8005620:	68f8      	ldr	r0, [r7, #12]
 8005622:	f7ff ff8a 	bl	800553a <_ZSt12__niter_baseIPPFbP17ADC_HandleTypeDefEET_S5_>
 8005626:	4604      	mov	r4, r0
 8005628:	68b8      	ldr	r0, [r7, #8]
 800562a:	f7ff ff86 	bl	800553a <_ZSt12__niter_baseIPPFbP17ADC_HandleTypeDefEET_S5_>
 800562e:	4605      	mov	r5, r0
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	4618      	mov	r0, r3
 8005634:	f7ff ff81 	bl	800553a <_ZSt12__niter_baseIPPFbP17ADC_HandleTypeDefEET_S5_>
 8005638:	4603      	mov	r3, r0
 800563a:	461a      	mov	r2, r3
 800563c:	4629      	mov	r1, r5
 800563e:	4620      	mov	r0, r4
 8005640:	f000 f822 	bl	8005688 <_ZSt14__copy_move_a1ILb1EPPFbP17ADC_HandleTypeDefES4_ET1_T0_S6_S5_>
 8005644:	4602      	mov	r2, r0
 8005646:	1d3b      	adds	r3, r7, #4
 8005648:	4611      	mov	r1, r2
 800564a:	4618      	mov	r0, r3
 800564c:	f000 f82c 	bl	80056a8 <_ZSt12__niter_wrapIPPFbP17ADC_HandleTypeDefEET_RKS5_S5_>
 8005650:	4603      	mov	r3, r0
    }
 8005652:	4618      	mov	r0, r3
 8005654:	3710      	adds	r7, #16
 8005656:	46bd      	mov	sp, r7
 8005658:	bdb0      	pop	{r4, r5, r7, pc}

0800565a <_ZNKSt13move_iteratorIPPFbP17ADC_HandleTypeDefEE4baseEv>:
      base() const
 800565a:	b480      	push	{r7}
 800565c:	b083      	sub	sp, #12
 800565e:	af00      	add	r7, sp, #0
 8005660:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4618      	mov	r0, r3
 8005668:	370c      	adds	r7, #12
 800566a:	46bd      	mov	sp, r7
 800566c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005670:	4770      	bx	lr

08005672 <_ZSt12__miter_baseIPPFbP17ADC_HandleTypeDefEET_S5_>:
    __miter_base(_Iterator __it)
 8005672:	b480      	push	{r7}
 8005674:	b083      	sub	sp, #12
 8005676:	af00      	add	r7, sp, #0
 8005678:	6078      	str	r0, [r7, #4]
    { return __it; }
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	4618      	mov	r0, r3
 800567e:	370c      	adds	r7, #12
 8005680:	46bd      	mov	sp, r7
 8005682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005686:	4770      	bx	lr

08005688 <_ZSt14__copy_move_a1ILb1EPPFbP17ADC_HandleTypeDefES4_ET1_T0_S6_S5_>:
    __copy_move_a1(_II __first, _II __last, _OI __result)
 8005688:	b580      	push	{r7, lr}
 800568a:	b084      	sub	sp, #16
 800568c:	af00      	add	r7, sp, #0
 800568e:	60f8      	str	r0, [r7, #12]
 8005690:	60b9      	str	r1, [r7, #8]
 8005692:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 8005694:	687a      	ldr	r2, [r7, #4]
 8005696:	68b9      	ldr	r1, [r7, #8]
 8005698:	68f8      	ldr	r0, [r7, #12]
 800569a:	f000 f811 	bl	80056c0 <_ZSt14__copy_move_a2ILb1EPPFbP17ADC_HandleTypeDefES4_ET1_T0_S6_S5_>
 800569e:	4603      	mov	r3, r0
 80056a0:	4618      	mov	r0, r3
 80056a2:	3710      	adds	r7, #16
 80056a4:	46bd      	mov	sp, r7
 80056a6:	bd80      	pop	{r7, pc}

080056a8 <_ZSt12__niter_wrapIPPFbP17ADC_HandleTypeDefEET_RKS5_S5_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 80056a8:	b480      	push	{r7}
 80056aa:	b083      	sub	sp, #12
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
 80056b0:	6039      	str	r1, [r7, #0]
    { return __res; }
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	4618      	mov	r0, r3
 80056b6:	370c      	adds	r7, #12
 80056b8:	46bd      	mov	sp, r7
 80056ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056be:	4770      	bx	lr

080056c0 <_ZSt14__copy_move_a2ILb1EPPFbP17ADC_HandleTypeDefES4_ET1_T0_S6_S5_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b084      	sub	sp, #16
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	60f8      	str	r0, [r7, #12]
 80056c8:	60b9      	str	r1, [r7, #8]
 80056ca:	607a      	str	r2, [r7, #4]
			      _Category>::__copy_m(__first, __last, __result);
 80056cc:	687a      	ldr	r2, [r7, #4]
 80056ce:	68b9      	ldr	r1, [r7, #8]
 80056d0:	68f8      	ldr	r0, [r7, #12]
 80056d2:	f000 f805 	bl	80056e0 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPFbP17ADC_HandleTypeDefES6_EEPT0_PT_SA_S8_>
 80056d6:	4603      	mov	r3, r0
    }
 80056d8:	4618      	mov	r0, r3
 80056da:	3710      	adds	r7, #16
 80056dc:	46bd      	mov	sp, r7
 80056de:	bd80      	pop	{r7, pc}

080056e0 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPFbP17ADC_HandleTypeDefES6_EEPT0_PT_SA_S8_>:
	__copy_m(_Tp* __first, _Tp* __last, _Up* __result)
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b086      	sub	sp, #24
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	60f8      	str	r0, [r7, #12]
 80056e8:	60b9      	str	r1, [r7, #8]
 80056ea:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 80056ec:	68ba      	ldr	r2, [r7, #8]
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	1ad3      	subs	r3, r2, r3
 80056f2:	109b      	asrs	r3, r3, #2
 80056f4:	617b      	str	r3, [r7, #20]
	  if (__builtin_expect(_Num > 1, true))
 80056f6:	697b      	ldr	r3, [r7, #20]
 80056f8:	2b01      	cmp	r3, #1
 80056fa:	bfcc      	ite	gt
 80056fc:	2301      	movgt	r3, #1
 80056fe:	2300      	movle	r3, #0
 8005700:	b2db      	uxtb	r3, r3
 8005702:	2b00      	cmp	r3, #0
 8005704:	d007      	beq.n	8005716 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPFbP17ADC_HandleTypeDefES6_EEPT0_PT_SA_S8_+0x36>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	009b      	lsls	r3, r3, #2
 800570a:	461a      	mov	r2, r3
 800570c:	68f9      	ldr	r1, [r7, #12]
 800570e:	6878      	ldr	r0, [r7, #4]
 8005710:	f014 fae6 	bl	8019ce0 <memmove>
 8005714:	e006      	b.n	8005724 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPFbP17ADC_HandleTypeDefES6_EEPT0_PT_SA_S8_+0x44>
	  else if (_Num == 1)
 8005716:	697b      	ldr	r3, [r7, #20]
 8005718:	2b01      	cmp	r3, #1
 800571a:	d103      	bne.n	8005724 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPFbP17ADC_HandleTypeDefES6_EEPT0_PT_SA_S8_+0x44>
	      __assign_one(__result, __first);
 800571c:	68f9      	ldr	r1, [r7, #12]
 800571e:	6878      	ldr	r0, [r7, #4]
 8005720:	f000 f808 	bl	8005734 <_ZNSt11__copy_moveILb1ELb0ESt26random_access_iterator_tagE12__assign_oneIPFbP17ADC_HandleTypeDefES6_EEvPT_PT0_>
	  return __result + _Num;
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	009b      	lsls	r3, r3, #2
 8005728:	687a      	ldr	r2, [r7, #4]
 800572a:	4413      	add	r3, r2
	}
 800572c:	4618      	mov	r0, r3
 800572e:	3718      	adds	r7, #24
 8005730:	46bd      	mov	sp, r7
 8005732:	bd80      	pop	{r7, pc}

08005734 <_ZNSt11__copy_moveILb1ELb0ESt26random_access_iterator_tagE12__assign_oneIPFbP17ADC_HandleTypeDefES6_EEvPT_PT0_>:
	__assign_one(_Tp* __to, _Up* __from)
 8005734:	b580      	push	{r7, lr}
 8005736:	b082      	sub	sp, #8
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
 800573c:	6039      	str	r1, [r7, #0]
	{ *__to = std::move(*__from); }
 800573e:	6838      	ldr	r0, [r7, #0]
 8005740:	f000 f808 	bl	8005754 <_ZSt4moveIRPFbP17ADC_HandleTypeDefEEONSt16remove_referenceIT_E4typeEOS6_>
 8005744:	4603      	mov	r3, r0
 8005746:	681a      	ldr	r2, [r3, #0]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	601a      	str	r2, [r3, #0]
 800574c:	bf00      	nop
 800574e:	3708      	adds	r7, #8
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}

08005754 <_ZSt4moveIRPFbP17ADC_HandleTypeDefEEONSt16remove_referenceIT_E4typeEOS6_>:
    move(_Tp&& __t) noexcept
 8005754:	b480      	push	{r7}
 8005756:	b083      	sub	sp, #12
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	4618      	mov	r0, r3
 8005760:	370c      	adds	r7, #12
 8005762:	46bd      	mov	sp, r7
 8005764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005768:	4770      	bx	lr
	...

0800576c <_Z41__static_initialization_and_destruction_0v>:
 800576c:	b580      	push	{r7, lr}
 800576e:	af00      	add	r7, sp, #0
std::vector<CN_TimerPeriodElapsedCallback> CN_TIM_PeriodElapsedCallbacks;
 8005770:	4808      	ldr	r0, [pc, #32]	@ (8005794 <_Z41__static_initialization_and_destruction_0v+0x28>)
 8005772:	f7fe fe8c 	bl	800448e <_ZNSt6vectorIPFbP17TIM_HandleTypeDefESaIS3_EEC1Ev>
std::vector<CN_HAL_SPI_TxCpltCallback> CN_HAL_SPI_TxCpltCallbacks;
 8005776:	4808      	ldr	r0, [pc, #32]	@ (8005798 <_Z41__static_initialization_and_destruction_0v+0x2c>)
 8005778:	f7fe febc 	bl	80044f4 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EEC1Ev>
std::vector<CN_HAL_SPI_TxRxCpltCallback> CN_HAL_SPI_TxRxCpltCallbacks;
 800577c:	4807      	ldr	r0, [pc, #28]	@ (800579c <_Z41__static_initialization_and_destruction_0v+0x30>)
 800577e:	f7fe feb9 	bl	80044f4 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EEC1Ev>
std::vector<ADC_ConvCpltCallback> ADC_ConvCpltCallbacks;
 8005782:	4807      	ldr	r0, [pc, #28]	@ (80057a0 <_Z41__static_initialization_and_destruction_0v+0x34>)
 8005784:	f7fe ff6f 	bl	8004666 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EEC1Ev>
std::vector<GPIO_EXTI_Callback> EXTI_ConvCpltCallbacks;
 8005788:	4806      	ldr	r0, [pc, #24]	@ (80057a4 <_Z41__static_initialization_and_destruction_0v+0x38>)
 800578a:	f7fe ffdc 	bl	8004746 <_ZNSt6vectorIPFbtESaIS1_EEC1Ev>
}
 800578e:	bf00      	nop
 8005790:	bd80      	pop	{r7, pc}
 8005792:	bf00      	nop
 8005794:	24003278 	.word	0x24003278
 8005798:	24003284 	.word	0x24003284
 800579c:	24003290 	.word	0x24003290
 80057a0:	2400329c 	.word	0x2400329c
 80057a4:	240032a8 	.word	0x240032a8

080057a8 <_Z41__static_initialization_and_destruction_1v>:
 80057a8:	b580      	push	{r7, lr}
 80057aa:	af00      	add	r7, sp, #0
std::vector<GPIO_EXTI_Callback> EXTI_ConvCpltCallbacks;
 80057ac:	4808      	ldr	r0, [pc, #32]	@ (80057d0 <_Z41__static_initialization_and_destruction_1v+0x28>)
 80057ae:	f000 f819 	bl	80057e4 <_ZNSt6vectorIPFbtESaIS1_EED1Ev>
std::vector<ADC_ConvCpltCallback> ADC_ConvCpltCallbacks;
 80057b2:	4808      	ldr	r0, [pc, #32]	@ (80057d4 <_Z41__static_initialization_and_destruction_1v+0x2c>)
 80057b4:	f000 f834 	bl	8005820 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EED1Ev>
std::vector<CN_HAL_SPI_TxRxCpltCallback> CN_HAL_SPI_TxRxCpltCallbacks;
 80057b8:	4807      	ldr	r0, [pc, #28]	@ (80057d8 <_Z41__static_initialization_and_destruction_1v+0x30>)
 80057ba:	f000 f84f 	bl	800585c <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EED1Ev>
std::vector<CN_HAL_SPI_TxCpltCallback> CN_HAL_SPI_TxCpltCallbacks;
 80057be:	4807      	ldr	r0, [pc, #28]	@ (80057dc <_Z41__static_initialization_and_destruction_1v+0x34>)
 80057c0:	f000 f84c 	bl	800585c <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EED1Ev>
std::vector<CN_TimerPeriodElapsedCallback> CN_TIM_PeriodElapsedCallbacks;
 80057c4:	4806      	ldr	r0, [pc, #24]	@ (80057e0 <_Z41__static_initialization_and_destruction_1v+0x38>)
 80057c6:	f000 f867 	bl	8005898 <_ZNSt6vectorIPFbP17TIM_HandleTypeDefESaIS3_EED1Ev>
}
 80057ca:	bf00      	nop
 80057cc:	bd80      	pop	{r7, pc}
 80057ce:	bf00      	nop
 80057d0:	240032a8 	.word	0x240032a8
 80057d4:	2400329c 	.word	0x2400329c
 80057d8:	24003290 	.word	0x24003290
 80057dc:	24003284 	.word	0x24003284
 80057e0:	24003278 	.word	0x24003278

080057e4 <_ZNSt6vectorIPFbtESaIS1_EED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 80057e4:	b5b0      	push	{r4, r5, r7, lr}
 80057e6:	b086      	sub	sp, #24
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681d      	ldr	r5, [r3, #0]
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	685c      	ldr	r4, [r3, #4]
		      _M_get_Tp_allocator());
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	4618      	mov	r0, r3
 80057f8:	f7ff fd0a 	bl	8005210 <_ZNSt12_Vector_baseIPFbtESaIS1_EE19_M_get_Tp_allocatorEv>
 80057fc:	4603      	mov	r3, r0
 80057fe:	617d      	str	r5, [r7, #20]
 8005800:	613c      	str	r4, [r7, #16]
 8005802:	60fb      	str	r3, [r7, #12]
      std::_Destroy(__first, __last);
 8005804:	6939      	ldr	r1, [r7, #16]
 8005806:	6978      	ldr	r0, [r7, #20]
 8005808:	f7ff fdc7 	bl	800539a <_ZSt8_DestroyIPPFbtEEvT_S3_>
    }
 800580c:	bf00      	nop
      }
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	4618      	mov	r0, r3
 8005812:	f7ff f9a4 	bl	8004b5e <_ZNSt12_Vector_baseIPFbtESaIS1_EED1Ev>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	4618      	mov	r0, r3
 800581a:	3718      	adds	r7, #24
 800581c:	46bd      	mov	sp, r7
 800581e:	bdb0      	pop	{r4, r5, r7, pc}

08005820 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 8005820:	b5b0      	push	{r4, r5, r7, lr}
 8005822:	b086      	sub	sp, #24
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681d      	ldr	r5, [r3, #0]
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	685c      	ldr	r4, [r3, #4]
		      _M_get_Tp_allocator());
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	4618      	mov	r0, r3
 8005834:	f7ff fcc8 	bl	80051c8 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>
 8005838:	4603      	mov	r3, r0
 800583a:	617d      	str	r5, [r7, #20]
 800583c:	613c      	str	r4, [r7, #16]
 800583e:	60fb      	str	r3, [r7, #12]
      std::_Destroy(__first, __last);
 8005840:	6939      	ldr	r1, [r7, #16]
 8005842:	6978      	ldr	r0, [r7, #20]
 8005844:	f7ff fd8c 	bl	8005360 <_ZSt8_DestroyIPPFbP17ADC_HandleTypeDefEEvT_S5_>
    }
 8005848:	bf00      	nop
      }
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	4618      	mov	r0, r3
 800584e:	f7ff f8cb 	bl	80049e8 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EED1Ev>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	4618      	mov	r0, r3
 8005856:	3718      	adds	r7, #24
 8005858:	46bd      	mov	sp, r7
 800585a:	bdb0      	pop	{r4, r5, r7, pc}

0800585c <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 800585c:	b5b0      	push	{r4, r5, r7, lr}
 800585e:	b086      	sub	sp, #24
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681d      	ldr	r5, [r3, #0]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	685c      	ldr	r4, [r3, #4]
		      _M_get_Tp_allocator());
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	4618      	mov	r0, r3
 8005870:	f7ff fc0b 	bl	800508a <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>
 8005874:	4603      	mov	r3, r0
 8005876:	617d      	str	r5, [r7, #20]
 8005878:	613c      	str	r4, [r7, #16]
 800587a:	60fb      	str	r3, [r7, #12]
      std::_Destroy(__first, __last);
 800587c:	6939      	ldr	r1, [r7, #16]
 800587e:	6978      	ldr	r0, [r7, #20]
 8005880:	f7ff fcfe 	bl	8005280 <_ZSt8_DestroyIPPFbP19__SPI_HandleTypeDefEEvT_S5_>
    }
 8005884:	bf00      	nop
      }
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	4618      	mov	r0, r3
 800588a:	f7ff f82e 	bl	80048ea <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EED1Ev>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	4618      	mov	r0, r3
 8005892:	3718      	adds	r7, #24
 8005894:	46bd      	mov	sp, r7
 8005896:	bdb0      	pop	{r4, r5, r7, pc}

08005898 <_ZNSt6vectorIPFbP17TIM_HandleTypeDefESaIS3_EED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 8005898:	b5b0      	push	{r4, r5, r7, lr}
 800589a:	b086      	sub	sp, #24
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681d      	ldr	r5, [r3, #0]
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	685c      	ldr	r4, [r3, #4]
		      _M_get_Tp_allocator());
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	4618      	mov	r0, r3
 80058ac:	f7ff fbe2 	bl	8005074 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>
 80058b0:	4603      	mov	r3, r0
 80058b2:	617d      	str	r5, [r7, #20]
 80058b4:	613c      	str	r4, [r7, #16]
 80058b6:	60fb      	str	r3, [r7, #12]
      std::_Destroy(__first, __last);
 80058b8:	6939      	ldr	r1, [r7, #16]
 80058ba:	6978      	ldr	r0, [r7, #20]
 80058bc:	f7ff fcc3 	bl	8005246 <_ZSt8_DestroyIPPFbP17TIM_HandleTypeDefEEvT_S5_>
    }
 80058c0:	bf00      	nop
      }
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	4618      	mov	r0, r3
 80058c6:	f7fe ffe6 	bl	8004896 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EED1Ev>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	4618      	mov	r0, r3
 80058ce:	3718      	adds	r7, #24
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bdb0      	pop	{r4, r5, r7, pc}

080058d4 <_GLOBAL__sub_I_CN_TIM_PeriodElapsedCallbacks>:
 80058d4:	b580      	push	{r7, lr}
 80058d6:	af00      	add	r7, sp, #0
 80058d8:	f7ff ff48 	bl	800576c <_Z41__static_initialization_and_destruction_0v>
 80058dc:	bd80      	pop	{r7, pc}

080058de <_GLOBAL__sub_D_CN_TIM_PeriodElapsedCallbacks>:
 80058de:	b580      	push	{r7, lr}
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	f7ff ff61 	bl	80057a8 <_Z41__static_initialization_and_destruction_1v>
 80058e6:	bd80      	pop	{r7, pc}

080058e8 <_ZL8CN_Delayv>:
{
 80058e8:	b480      	push	{r7}
 80058ea:	b085      	sub	sp, #20
 80058ec:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 1000000; ++i)
 80058ee:	2300      	movs	r3, #0
 80058f0:	60bb      	str	r3, [r7, #8]
 80058f2:	e00e      	b.n	8005912 <_ZL8CN_Delayv+0x2a>
		for (uint32_t j = 0; j < 10; ++j)
 80058f4:	2300      	movs	r3, #0
 80058f6:	607b      	str	r3, [r7, #4]
 80058f8:	e005      	b.n	8005906 <_ZL8CN_Delayv+0x1e>
			++cnt;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	3301      	adds	r3, #1
 80058fe:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	3301      	adds	r3, #1
 8005904:	607b      	str	r3, [r7, #4]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2b09      	cmp	r3, #9
 800590a:	d9f6      	bls.n	80058fa <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	3301      	adds	r3, #1
 8005910:	60bb      	str	r3, [r7, #8]
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	4a04      	ldr	r2, [pc, #16]	@ (8005928 <_ZL8CN_Delayv+0x40>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d9ec      	bls.n	80058f4 <_ZL8CN_Delayv+0xc>
}
 800591a:	bf00      	nop
 800591c:	bf00      	nop
 800591e:	3714      	adds	r7, #20
 8005920:	46bd      	mov	sp, r7
 8005922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005926:	4770      	bx	lr
 8005928:	000f423f 	.word	0x000f423f

0800592c <_ZL14CN_ReportFault11eErrorCodes>:
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b084      	sub	sp, #16
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 8005934:	f010 f942 	bl	8015bbc <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	60fb      	str	r3, [r7, #12]
		if (code & 0x00000001)
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	f003 0301 	and.w	r3, r3, #1
 8005942:	2b00      	cmp	r3, #0
 8005944:	d005      	beq.n	8005952 <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 8005946:	2200      	movs	r2, #0
 8005948:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800594c:	4818      	ldr	r0, [pc, #96]	@ (80059b0 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 800594e:	f007 fc33 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	f003 0302 	and.w	r3, r3, #2
 8005958:	2b00      	cmp	r3, #0
 800595a:	d004      	beq.n	8005966 <_ZL14CN_ReportFault11eErrorCodes+0x3a>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 800595c:	2200      	movs	r2, #0
 800595e:	2180      	movs	r1, #128	@ 0x80
 8005960:	4813      	ldr	r0, [pc, #76]	@ (80059b0 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8005962:	f007 fc29 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	f003 0304 	and.w	r3, r3, #4
 800596c:	2b00      	cmp	r3, #0
 800596e:	d004      	beq.n	800597a <_ZL14CN_ReportFault11eErrorCodes+0x4e>
			HAL_GPIO_WritePin(GPIOG, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 8005970:	2200      	movs	r2, #0
 8005972:	2102      	movs	r1, #2
 8005974:	480f      	ldr	r0, [pc, #60]	@ (80059b4 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8005976:	f007 fc1f 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	f003 0308 	and.w	r3, r3, #8
 8005980:	2b00      	cmp	r3, #0
 8005982:	d004      	beq.n	800598e <_ZL14CN_ReportFault11eErrorCodes+0x62>
			HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 8005984:	2200      	movs	r2, #0
 8005986:	2101      	movs	r1, #1
 8005988:	480a      	ldr	r0, [pc, #40]	@ (80059b4 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 800598a:	f007 fc15 	bl	800d1b8 <HAL_GPIO_WritePin>
		CN_Delay();
 800598e:	f7ff ffab 	bl	80058e8 <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin|STATUS_LED_1_Pin, GPIO_PIN_SET);
 8005992:	2201      	movs	r2, #1
 8005994:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8005998:	4805      	ldr	r0, [pc, #20]	@ (80059b0 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 800599a:	f007 fc0d 	bl	800d1b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin|STATUS_LED_3_Pin, GPIO_PIN_SET);
 800599e:	2201      	movs	r2, #1
 80059a0:	2103      	movs	r1, #3
 80059a2:	4804      	ldr	r0, [pc, #16]	@ (80059b4 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 80059a4:	f007 fc08 	bl	800d1b8 <HAL_GPIO_WritePin>
		CN_Delay();
 80059a8:	f7ff ff9e 	bl	80058e8 <_ZL8CN_Delayv>
		if (code & 0x00000001)
 80059ac:	e7c6      	b.n	800593c <_ZL14CN_ReportFault11eErrorCodes+0x10>
 80059ae:	bf00      	nop
 80059b0:	58021000 	.word	0x58021000
 80059b4:	58021800 	.word	0x58021800

080059b8 <_ZN12CasualNoises13CS4270_Driver12CreateDriverERNS_19CS4270_DriverParamsE>:
class CS4270_Driver final : private Codec_Driver
{
public:
	~CS4270_Driver() = default;

	static Codec_Driver& CreateDriver ( CS4270_DriverParams& params )
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b082      	sub	sp, #8
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
	{
		static CS4270_Driver instance ( params);
 80059c0:	4b11      	ldr	r3, [pc, #68]	@ (8005a08 <_ZN12CasualNoises13CS4270_Driver12CreateDriverERNS_19CS4270_DriverParamsE+0x50>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f3bf 8f5b 	dmb	ish
 80059c8:	f003 0301 	and.w	r3, r3, #1
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	bf0c      	ite	eq
 80059d0:	2301      	moveq	r3, #1
 80059d2:	2300      	movne	r3, #0
 80059d4:	b2db      	uxtb	r3, r3
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d011      	beq.n	80059fe <_ZN12CasualNoises13CS4270_Driver12CreateDriverERNS_19CS4270_DriverParamsE+0x46>
 80059da:	480b      	ldr	r0, [pc, #44]	@ (8005a08 <_ZN12CasualNoises13CS4270_Driver12CreateDriverERNS_19CS4270_DriverParamsE+0x50>)
 80059dc:	f012 faaf 	bl	8017f3e <__cxa_guard_acquire>
 80059e0:	4603      	mov	r3, r0
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	bf14      	ite	ne
 80059e6:	2301      	movne	r3, #1
 80059e8:	2300      	moveq	r3, #0
 80059ea:	b2db      	uxtb	r3, r3
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d006      	beq.n	80059fe <_ZN12CasualNoises13CS4270_Driver12CreateDriverERNS_19CS4270_DriverParamsE+0x46>
 80059f0:	6879      	ldr	r1, [r7, #4]
 80059f2:	4806      	ldr	r0, [pc, #24]	@ (8005a0c <_ZN12CasualNoises13CS4270_Driver12CreateDriverERNS_19CS4270_DriverParamsE+0x54>)
 80059f4:	f000 f89e 	bl	8005b34 <_ZN12CasualNoises13CS4270_DriverC1ERNS_19CS4270_DriverParamsE>
 80059f8:	4803      	ldr	r0, [pc, #12]	@ (8005a08 <_ZN12CasualNoises13CS4270_Driver12CreateDriverERNS_19CS4270_DriverParamsE+0x50>)
 80059fa:	f012 faac 	bl	8017f56 <__cxa_guard_release>
		return instance;
 80059fe:	4b03      	ldr	r3, [pc, #12]	@ (8005a0c <_ZN12CasualNoises13CS4270_Driver12CreateDriverERNS_19CS4270_DriverParamsE+0x54>)
	}
 8005a00:	4618      	mov	r0, r3
 8005a02:	3708      	adds	r7, #8
 8005a04:	46bd      	mov	sp, r7
 8005a06:	bd80      	pop	{r7, pc}
 8005a08:	240032c4 	.word	0x240032c4
 8005a0c:	240032b4 	.word	0x240032b4

08005a10 <_ZN12CasualNoises13CS4270_Driver15initializeCodecEv>:

	virtual HAL_StatusTypeDef initializeCodec ()
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b086      	sub	sp, #24
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
	{
		HAL_StatusTypeDef res = HAL_OK;
 8005a18:	2300      	movs	r3, #0
 8005a1a:	75bb      	strb	r3, [r7, #22]

		// Reset the codec
		resetCodec ();
 8005a1c:	6878      	ldr	r0, [r7, #4]
 8005a1e:	f000 f8a3 	bl	8005b68 <_ZN12CasualNoises13CS4270_Driver10resetCodecEv>

		// Put codec in power down mode before adjusting configuration params
		res = CS4270_RegWrite ( CS4270_REG_POWERCONTROL, 0xA3 );
 8005a22:	22a3      	movs	r2, #163	@ 0xa3
 8005a24:	2102      	movs	r1, #2
 8005a26:	6878      	ldr	r0, [r7, #4]
 8005a28:	f000 f8c7 	bl	8005bba <_ZN12CasualNoises13CS4270_Driver15CS4270_RegWriteEhh>
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	75bb      	strb	r3, [r7, #22]
		if ( res != HAL_OK )
 8005a30:	7dbb      	ldrb	r3, [r7, #22]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d002      	beq.n	8005a3c <_ZN12CasualNoises13CS4270_Driver15initializeCodecEv+0x2c>
			CN_ReportFault ( eErrorCodes::runtimeError );
 8005a36:	2003      	movs	r0, #3
 8005a38:	f7ff ff78 	bl	800592c <_ZL14CN_ReportFault11eErrorCodes>
		uint8_t regData;
		res = CS4270_RegRead ( CS4270_REG_POWERCONTROL, &regData );
 8005a3c:	f107 0315 	add.w	r3, r7, #21
 8005a40:	461a      	mov	r2, r3
 8005a42:	2102      	movs	r1, #2
 8005a44:	6878      	ldr	r0, [r7, #4]
 8005a46:	f000 f8d4 	bl	8005bf2 <_ZN12CasualNoises13CS4270_Driver14CS4270_RegReadEhPh>
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	75bb      	strb	r3, [r7, #22]
		if ( res != HAL_OK || (regData != 0xA3) )
 8005a4e:	7dbb      	ldrb	r3, [r7, #22]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d102      	bne.n	8005a5a <_ZN12CasualNoises13CS4270_Driver15initializeCodecEv+0x4a>
 8005a54:	7d7b      	ldrb	r3, [r7, #21]
 8005a56:	2ba3      	cmp	r3, #163	@ 0xa3
 8005a58:	d002      	beq.n	8005a60 <_ZN12CasualNoises13CS4270_Driver15initializeCodecEv+0x50>
			CN_ReportFault (eErrorCodes::runtimeError );
 8005a5a:	2003      	movs	r0, #3
 8005a5c:	f7ff ff66 	bl	800592c <_ZL14CN_ReportFault11eErrorCodes>

		// Verify the device id
		uint8_t deviceId = 0x00;
 8005a60:	2300      	movs	r3, #0
 8005a62:	753b      	strb	r3, [r7, #20]
		res = CS4270_RegRead ( CS4270_REG_DEVICEID, &deviceId );
 8005a64:	f107 0314 	add.w	r3, r7, #20
 8005a68:	461a      	mov	r2, r3
 8005a6a:	2101      	movs	r1, #1
 8005a6c:	6878      	ldr	r0, [r7, #4]
 8005a6e:	f000 f8c0 	bl	8005bf2 <_ZN12CasualNoises13CS4270_Driver14CS4270_RegReadEhPh>
 8005a72:	4603      	mov	r3, r0
 8005a74:	75bb      	strb	r3, [r7, #22]
		if ( (res  != HAL_OK) || ((deviceId & 0xF0) != CS4270_DEVICEID) )
 8005a76:	7dbb      	ldrb	r3, [r7, #22]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d104      	bne.n	8005a86 <_ZN12CasualNoises13CS4270_Driver15initializeCodecEv+0x76>
 8005a7c:	7d3b      	ldrb	r3, [r7, #20]
 8005a7e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005a82:	2bc0      	cmp	r3, #192	@ 0xc0
 8005a84:	d002      	beq.n	8005a8c <_ZN12CasualNoises13CS4270_Driver15initializeCodecEv+0x7c>
			CN_ReportFault ( eErrorCodes::runtimeError );
 8005a86:	2003      	movs	r0, #3
 8005a88:	f7ff ff50 	bl	800592c <_ZL14CN_ReportFault11eErrorCodes>

		// Default configuration register settings in reversed order
		uint8_t confgSettings[8] =
 8005a8c:	4b20      	ldr	r3, [pc, #128]	@ (8005b10 <_ZN12CasualNoises13CS4270_Driver15initializeCodecEv+0x100>)
 8005a8e:	60fb      	str	r3, [r7, #12]
 8005a90:	2300      	movs	r3, #0
 8005a92:	613b      	str	r3, [r7, #16]
/* 8 */			0x00,					// DAC B Vol (0 db)
		};
		//confgSettings[3] |= 0x20;		// Enable digital loop back

		// Update control registers (read-back and verify)
		for ( int8_t regIndex = CS4270_REG_DACBVOLCONTROL; regIndex >= CS4270_REG_POWERCONTROL; --regIndex )
 8005a94:	2308      	movs	r3, #8
 8005a96:	75fb      	strb	r3, [r7, #23]
 8005a98:	e030      	b.n	8005afc <_ZN12CasualNoises13CS4270_Driver15initializeCodecEv+0xec>
		{

			// Write 'default' value to register
			res = CS4270_RegWrite ( regIndex, confgSettings[regIndex - 1] );
 8005a9a:	7df9      	ldrb	r1, [r7, #23]
 8005a9c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005aa0:	3b01      	subs	r3, #1
 8005aa2:	3318      	adds	r3, #24
 8005aa4:	443b      	add	r3, r7
 8005aa6:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8005aaa:	461a      	mov	r2, r3
 8005aac:	6878      	ldr	r0, [r7, #4]
 8005aae:	f000 f884 	bl	8005bba <_ZN12CasualNoises13CS4270_Driver15CS4270_RegWriteEhh>
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	75bb      	strb	r3, [r7, #22]
			if (res != HAL_OK)
 8005ab6:	7dbb      	ldrb	r3, [r7, #22]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d002      	beq.n	8005ac2 <_ZN12CasualNoises13CS4270_Driver15initializeCodecEv+0xb2>
				CN_ReportFault ( eErrorCodes::runtimeError );
 8005abc:	2003      	movs	r0, #3
 8005abe:	f7ff ff35 	bl	800592c <_ZL14CN_ReportFault11eErrorCodes>

			// Read-back register value
			uint8_t regData;
			res = CS4270_RegRead ( regIndex, &regData );
 8005ac2:	7dfb      	ldrb	r3, [r7, #23]
 8005ac4:	f107 020b 	add.w	r2, r7, #11
 8005ac8:	4619      	mov	r1, r3
 8005aca:	6878      	ldr	r0, [r7, #4]
 8005acc:	f000 f891 	bl	8005bf2 <_ZN12CasualNoises13CS4270_Driver14CS4270_RegReadEhPh>
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	75bb      	strb	r3, [r7, #22]
			if ( (res != HAL_OK) || (regData != confgSettings[regIndex - 1]) )
 8005ad4:	7dbb      	ldrb	r3, [r7, #22]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d109      	bne.n	8005aee <_ZN12CasualNoises13CS4270_Driver15initializeCodecEv+0xde>
 8005ada:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005ade:	3b01      	subs	r3, #1
 8005ae0:	3318      	adds	r3, #24
 8005ae2:	443b      	add	r3, r7
 8005ae4:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8005ae8:	7afb      	ldrb	r3, [r7, #11]
 8005aea:	429a      	cmp	r2, r3
 8005aec:	d002      	beq.n	8005af4 <_ZN12CasualNoises13CS4270_Driver15initializeCodecEv+0xe4>
				CN_ReportFault ( eErrorCodes::runtimeError );
 8005aee:	2003      	movs	r0, #3
 8005af0:	f7ff ff1c 	bl	800592c <_ZL14CN_ReportFault11eErrorCodes>
		for ( int8_t regIndex = CS4270_REG_DACBVOLCONTROL; regIndex >= CS4270_REG_POWERCONTROL; --regIndex )
 8005af4:	7dfb      	ldrb	r3, [r7, #23]
 8005af6:	3b01      	subs	r3, #1
 8005af8:	b2db      	uxtb	r3, r3
 8005afa:	75fb      	strb	r3, [r7, #23]
 8005afc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005b00:	2b01      	cmp	r3, #1
 8005b02:	dcca      	bgt.n	8005a9a <_ZN12CasualNoises13CS4270_Driver15initializeCodecEv+0x8a>

		}

		// Success...
		return HAL_OK;
 8005b04:	2300      	movs	r3, #0

	}
 8005b06:	4618      	mov	r0, r3
 8005b08:	3718      	adds	r7, #24
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	bd80      	pop	{r7, pc}
 8005b0e:	bf00      	nop
 8005b10:	09300001 	.word	0x09300001

08005b14 <_ZN12CasualNoises12Codec_DriverC1Ev>:
{

class Codec_Driver
{
public:
	 Codec_Driver() = default;
 8005b14:	b480      	push	{r7}
 8005b16:	b083      	sub	sp, #12
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
 8005b1c:	4a04      	ldr	r2, [pc, #16]	@ (8005b30 <_ZN12CasualNoises12Codec_DriverC1Ev+0x1c>)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	601a      	str	r2, [r3, #0]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	4618      	mov	r0, r3
 8005b26:	370c      	adds	r7, #12
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2e:	4770      	bx	lr
 8005b30:	0801be58 	.word	0x0801be58

08005b34 <_ZN12CasualNoises13CS4270_DriverC1ERNS_19CS4270_DriverParamsE>:

private:
	 CS4270_Driver(CS4270_DriverParams& params)
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b082      	sub	sp, #8
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
 8005b3c:	6039      	str	r1, [r7, #0]
	 {
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	4618      	mov	r0, r3
 8005b42:	f7ff ffe7 	bl	8005b14 <_ZN12CasualNoises12Codec_DriverC1Ev>
 8005b46:	4a07      	ldr	r2, [pc, #28]	@ (8005b64 <_ZN12CasualNoises13CS4270_DriverC1ERNS_19CS4270_DriverParamsE+0x30>)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	601a      	str	r2, [r3, #0]
		 mParams = params;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	683a      	ldr	r2, [r7, #0]
 8005b50:	3304      	adds	r3, #4
 8005b52:	ca07      	ldmia	r2, {r0, r1, r2}
 8005b54:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	 }
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	3708      	adds	r7, #8
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bd80      	pop	{r7, pc}
 8005b62:	bf00      	nop
 8005b64:	0801be4c 	.word	0x0801be4c

08005b68 <_ZN12CasualNoises13CS4270_Driver10resetCodecEv>:

	 void resetCodec()
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b082      	sub	sp, #8
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
	 {
			HAL_GPIO_WritePin(mParams.codecResetPort, mParams.codecResetPin, GPIO_PIN_SET);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6858      	ldr	r0, [r3, #4]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	891b      	ldrh	r3, [r3, #8]
 8005b78:	2201      	movs	r2, #1
 8005b7a:	4619      	mov	r1, r3
 8005b7c:	f007 fb1c 	bl	800d1b8 <HAL_GPIO_WritePin>
			HAL_Delay(5);
 8005b80:	2005      	movs	r0, #5
 8005b82:	f002 fdb1 	bl	80086e8 <HAL_Delay>
			HAL_GPIO_WritePin(mParams.codecResetPort, mParams.codecResetPin, GPIO_PIN_RESET);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6858      	ldr	r0, [r3, #4]
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	891b      	ldrh	r3, [r3, #8]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	4619      	mov	r1, r3
 8005b92:	f007 fb11 	bl	800d1b8 <HAL_GPIO_WritePin>
			HAL_Delay(25);
 8005b96:	2019      	movs	r0, #25
 8005b98:	f002 fda6 	bl	80086e8 <HAL_Delay>
			HAL_GPIO_WritePin(mParams.codecResetPort, mParams.codecResetPin, GPIO_PIN_SET);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6858      	ldr	r0, [r3, #4]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	891b      	ldrh	r3, [r3, #8]
 8005ba4:	2201      	movs	r2, #1
 8005ba6:	4619      	mov	r1, r3
 8005ba8:	f007 fb06 	bl	800d1b8 <HAL_GPIO_WritePin>
			HAL_Delay(5);
 8005bac:	2005      	movs	r0, #5
 8005bae:	f002 fd9b 	bl	80086e8 <HAL_Delay>
	 }
 8005bb2:	bf00      	nop
 8005bb4:	3708      	adds	r7, #8
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bd80      	pop	{r7, pc}

08005bba <_ZN12CasualNoises13CS4270_Driver15CS4270_RegWriteEhh>:

	 HAL_StatusTypeDef CS4270_RegWrite (uint8_t regAddr, uint8_t regData)
 8005bba:	b580      	push	{r7, lr}
 8005bbc:	b086      	sub	sp, #24
 8005bbe:	af04      	add	r7, sp, #16
 8005bc0:	6078      	str	r0, [r7, #4]
 8005bc2:	460b      	mov	r3, r1
 8005bc4:	70fb      	strb	r3, [r7, #3]
 8005bc6:	4613      	mov	r3, r2
 8005bc8:	70bb      	strb	r3, [r7, #2]
	 {
		 return HAL_I2C_Mem_Write (mParams.hi2cHandle, CS4270_I2C_ADDRESS, regAddr, I2C_MEMADD_SIZE_8BIT, &regData, I2C_MEMADD_SIZE_8BIT, HAL_MAX_DELAY);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	68d8      	ldr	r0, [r3, #12]
 8005bce:	78fb      	ldrb	r3, [r7, #3]
 8005bd0:	b29a      	uxth	r2, r3
 8005bd2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005bd6:	9302      	str	r3, [sp, #8]
 8005bd8:	2301      	movs	r3, #1
 8005bda:	9301      	str	r3, [sp, #4]
 8005bdc:	1cbb      	adds	r3, r7, #2
 8005bde:	9300      	str	r3, [sp, #0]
 8005be0:	2301      	movs	r3, #1
 8005be2:	2190      	movs	r1, #144	@ 0x90
 8005be4:	f007 fbb8 	bl	800d358 <HAL_I2C_Mem_Write>
 8005be8:	4603      	mov	r3, r0
	 }
 8005bea:	4618      	mov	r0, r3
 8005bec:	3708      	adds	r7, #8
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bd80      	pop	{r7, pc}

08005bf2 <_ZN12CasualNoises13CS4270_Driver14CS4270_RegReadEhPh>:

	 HAL_StatusTypeDef CS4270_RegRead (uint8_t regAddr, uint8_t *regData)
 8005bf2:	b580      	push	{r7, lr}
 8005bf4:	b088      	sub	sp, #32
 8005bf6:	af04      	add	r7, sp, #16
 8005bf8:	60f8      	str	r0, [r7, #12]
 8005bfa:	460b      	mov	r3, r1
 8005bfc:	607a      	str	r2, [r7, #4]
 8005bfe:	72fb      	strb	r3, [r7, #11]
	 {
		 return HAL_I2C_Mem_Read(mParams.hi2cHandle, CS4270_I2C_ADDRESS, regAddr, I2C_MEMADD_SIZE_8BIT, regData, I2C_MEMADD_SIZE_8BIT, HAL_MAX_DELAY);
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	68d8      	ldr	r0, [r3, #12]
 8005c04:	7afb      	ldrb	r3, [r7, #11]
 8005c06:	b29a      	uxth	r2, r3
 8005c08:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005c0c:	9302      	str	r3, [sp, #8]
 8005c0e:	2301      	movs	r3, #1
 8005c10:	9301      	str	r3, [sp, #4]
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	9300      	str	r3, [sp, #0]
 8005c16:	2301      	movs	r3, #1
 8005c18:	2190      	movs	r1, #144	@ 0x90
 8005c1a:	f007 fcb1 	bl	800d580 <HAL_I2C_Mem_Read>
 8005c1e:	4603      	mov	r3, r0
	 }
 8005c20:	4618      	mov	r0, r3
 8005c22:	3710      	adds	r7, #16
 8005c24:	46bd      	mov	sp, r7
 8005c26:	bd80      	pop	{r7, pc}

08005c28 <_ZN12CasualNoises19NerveNetSlaveThread28setNerveNetSlaveProcessorPtrEPNS_22NerveNetSlaveProcessorE>:

	bool sendMessage ( const void* messagePtr, uint32_t size ) noexcept;

	bool GPIO_EXTI_Callback ( uint16_t GPIO_Pin );

	void setNerveNetSlaveProcessorPtr ( NerveNetSlaveProcessor* ptr ) noexcept { mNerveNetSlaveProcessorPtr = ptr; };
 8005c28:	b480      	push	{r7}
 8005c2a:	b083      	sub	sp, #12
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
 8005c30:	6039      	str	r1, [r7, #0]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	683a      	ldr	r2, [r7, #0]
 8005c36:	665a      	str	r2, [r3, #100]	@ 0x64
 8005c38:	bf00      	nop
 8005c3a:	370c      	adds	r7, #12
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c42:	4770      	bx	lr

08005c44 <_ZN12CasualNoises23NorthSideAudioProcessor26getNorthSideAudioProcessorEv>:
		//  CasualNoises    26/07/2023  First implementation for M1vi
		//  CasualNoises    10/11/2024  First implementation adapted for OpFour
		//  CasualNoises    10/03/2025  Adapted for Fellhorn
		//==============================================================================
		// Prevent multiple users accessing this object, only the AudioThread should use it
		static NorthSideAudioProcessor* getNorthSideAudioProcessor()
 8005c44:	b580      	push	{r7, lr}
 8005c46:	af00      	add	r7, sp, #0
		{
			if ( ! mIsAllocated )
 8005c48:	4b08      	ldr	r3, [pc, #32]	@ (8005c6c <_ZN12CasualNoises23NorthSideAudioProcessor26getNorthSideAudioProcessorEv+0x28>)
 8005c4a:	781b      	ldrb	r3, [r3, #0]
 8005c4c:	f083 0301 	eor.w	r3, r3, #1
 8005c50:	b2db      	uxtb	r3, r3
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d004      	beq.n	8005c60 <_ZN12CasualNoises23NorthSideAudioProcessor26getNorthSideAudioProcessorEv+0x1c>
			{
				mIsAllocated = true;
 8005c56:	4b05      	ldr	r3, [pc, #20]	@ (8005c6c <_ZN12CasualNoises23NorthSideAudioProcessor26getNorthSideAudioProcessorEv+0x28>)
 8005c58:	2201      	movs	r2, #1
 8005c5a:	701a      	strb	r2, [r3, #0]
				return &mNorthSideAudioProcessor;
 8005c5c:	4b04      	ldr	r3, [pc, #16]	@ (8005c70 <_ZN12CasualNoises23NorthSideAudioProcessor26getNorthSideAudioProcessorEv+0x2c>)
 8005c5e:	e003      	b.n	8005c68 <_ZN12CasualNoises23NorthSideAudioProcessor26getNorthSideAudioProcessorEv+0x24>
			}
			CN_ReportFault(eErrorCodes::runtimeError);
 8005c60:	2003      	movs	r0, #3
 8005c62:	f7ff fe63 	bl	800592c <_ZL14CN_ReportFault11eErrorCodes>
			return nullptr;
 8005c66:	2300      	movs	r3, #0
		}
 8005c68:	4618      	mov	r0, r3
 8005c6a:	bd80      	pop	{r7, pc}
 8005c6c:	2400f814 	.word	0x2400f814
 8005c70:	2400001c 	.word	0x2400001c

08005c74 <_Z13displayStatus12eStatusCodes>:

/*
 * displayStatus()
 */
void displayStatus(eStatusCodes status)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b084      	sub	sp, #16
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	4603      	mov	r3, r0
 8005c7c:	71fb      	strb	r3, [r7, #7]
	uint32_t code = (uint32_t)status;
 8005c7e:	79fb      	ldrb	r3, [r7, #7]
 8005c80:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin|STATUS_LED_1_Pin, GPIO_PIN_SET);
 8005c82:	2201      	movs	r2, #1
 8005c84:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8005c88:	481a      	ldr	r0, [pc, #104]	@ (8005cf4 <_Z13displayStatus12eStatusCodes+0x80>)
 8005c8a:	f007 fa95 	bl	800d1b8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin|STATUS_LED_3_Pin, GPIO_PIN_SET);
 8005c8e:	2201      	movs	r2, #1
 8005c90:	2103      	movs	r1, #3
 8005c92:	4819      	ldr	r0, [pc, #100]	@ (8005cf8 <_Z13displayStatus12eStatusCodes+0x84>)
 8005c94:	f007 fa90 	bl	800d1b8 <HAL_GPIO_WritePin>
	if (code & 0x00000001)
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	f003 0301 	and.w	r3, r3, #1
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d005      	beq.n	8005cae <_Z13displayStatus12eStatusCodes+0x3a>
		HAL_GPIO_WritePin(GPIOE, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005ca8:	4812      	ldr	r0, [pc, #72]	@ (8005cf4 <_Z13displayStatus12eStatusCodes+0x80>)
 8005caa:	f007 fa85 	bl	800d1b8 <HAL_GPIO_WritePin>
	if (code & 0x00000002)
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	f003 0302 	and.w	r3, r3, #2
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d004      	beq.n	8005cc2 <_Z13displayStatus12eStatusCodes+0x4e>
		HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 8005cb8:	2200      	movs	r2, #0
 8005cba:	2180      	movs	r1, #128	@ 0x80
 8005cbc:	480d      	ldr	r0, [pc, #52]	@ (8005cf4 <_Z13displayStatus12eStatusCodes+0x80>)
 8005cbe:	f007 fa7b 	bl	800d1b8 <HAL_GPIO_WritePin>
	if (code & 0x00000004)
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	f003 0304 	and.w	r3, r3, #4
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d004      	beq.n	8005cd6 <_Z13displayStatus12eStatusCodes+0x62>
		HAL_GPIO_WritePin(GPIOG, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 8005ccc:	2200      	movs	r2, #0
 8005cce:	2102      	movs	r1, #2
 8005cd0:	4809      	ldr	r0, [pc, #36]	@ (8005cf8 <_Z13displayStatus12eStatusCodes+0x84>)
 8005cd2:	f007 fa71 	bl	800d1b8 <HAL_GPIO_WritePin>
	if (code & 0x00000008)
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	f003 0308 	and.w	r3, r3, #8
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d004      	beq.n	8005cea <_Z13displayStatus12eStatusCodes+0x76>
		HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	2101      	movs	r1, #1
 8005ce4:	4804      	ldr	r0, [pc, #16]	@ (8005cf8 <_Z13displayStatus12eStatusCodes+0x84>)
 8005ce6:	f007 fa67 	bl	800d1b8 <HAL_GPIO_WritePin>
}
 8005cea:	bf00      	nop
 8005cec:	3710      	adds	r7, #16
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	bd80      	pop	{r7, pc}
 8005cf2:	bf00      	nop
 8005cf4:	58021000 	.word	0x58021000
 8005cf8:	58021800 	.word	0x58021800

08005cfc <setTimeMarker_1>:
{
	HAL_GPIO_TogglePin(GPIOD, TIME_MARKER_1_Pin);
}

void setTimeMarker_1()
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, TIME_MARKER_1_Pin, GPIO_PIN_SET);
 8005d00:	2201      	movs	r2, #1
 8005d02:	2101      	movs	r1, #1
 8005d04:	4802      	ldr	r0, [pc, #8]	@ (8005d10 <setTimeMarker_1+0x14>)
 8005d06:	f007 fa57 	bl	800d1b8 <HAL_GPIO_WritePin>
}
 8005d0a:	bf00      	nop
 8005d0c:	bd80      	pop	{r7, pc}
 8005d0e:	bf00      	nop
 8005d10:	58020c00 	.word	0x58020c00

08005d14 <resetTimeMarker_1>:

void resetTimeMarker_1()
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, TIME_MARKER_1_Pin, GPIO_PIN_RESET);
 8005d18:	2200      	movs	r2, #0
 8005d1a:	2101      	movs	r1, #1
 8005d1c:	4802      	ldr	r0, [pc, #8]	@ (8005d28 <resetTimeMarker_1+0x14>)
 8005d1e:	f007 fa4b 	bl	800d1b8 <HAL_GPIO_WritePin>
}
 8005d22:	bf00      	nop
 8005d24:	bd80      	pop	{r7, pc}
 8005d26:	bf00      	nop
 8005d28:	58020c00 	.word	0x58020c00

08005d2c <setTimeMarker_2>:
{
	HAL_GPIO_TogglePin(GPIOD, TIME_MARKER_2_Pin);
}

void setTimeMarker_2()
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, TIME_MARKER_2_Pin, GPIO_PIN_SET);
 8005d30:	2201      	movs	r2, #1
 8005d32:	2102      	movs	r1, #2
 8005d34:	4802      	ldr	r0, [pc, #8]	@ (8005d40 <setTimeMarker_2+0x14>)
 8005d36:	f007 fa3f 	bl	800d1b8 <HAL_GPIO_WritePin>
}
 8005d3a:	bf00      	nop
 8005d3c:	bd80      	pop	{r7, pc}
 8005d3e:	bf00      	nop
 8005d40:	58020c00 	.word	0x58020c00

08005d44 <resetTimeMarker_2>:

void resetTimeMarker_2()
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, TIME_MARKER_2_Pin, GPIO_PIN_RESET);
 8005d48:	2200      	movs	r2, #0
 8005d4a:	2102      	movs	r1, #2
 8005d4c:	4802      	ldr	r0, [pc, #8]	@ (8005d58 <resetTimeMarker_2+0x14>)
 8005d4e:	f007 fa33 	bl	800d1b8 <HAL_GPIO_WritePin>
}
 8005d52:	bf00      	nop
 8005d54:	bd80      	pop	{r7, pc}
 8005d56:	bf00      	nop
 8005d58:	58020c00 	.word	0x58020c00

08005d5c <setTimeMarker_4>:
{
	HAL_GPIO_TogglePin(GPIOD, TIME_MARKER_4_Pin);
}

void setTimeMarker_4()
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, TIME_MARKER_4_Pin, GPIO_PIN_SET);
 8005d60:	2201      	movs	r2, #1
 8005d62:	2108      	movs	r1, #8
 8005d64:	4802      	ldr	r0, [pc, #8]	@ (8005d70 <setTimeMarker_4+0x14>)
 8005d66:	f007 fa27 	bl	800d1b8 <HAL_GPIO_WritePin>
}
 8005d6a:	bf00      	nop
 8005d6c:	bd80      	pop	{r7, pc}
 8005d6e:	bf00      	nop
 8005d70:	58020c00 	.word	0x58020c00

08005d74 <resetTimeMarker_4>:

void resetTimeMarker_4()
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, TIME_MARKER_4_Pin, GPIO_PIN_RESET);
 8005d78:	2200      	movs	r2, #0
 8005d7a:	2108      	movs	r1, #8
 8005d7c:	4802      	ldr	r0, [pc, #8]	@ (8005d88 <resetTimeMarker_4+0x14>)
 8005d7e:	f007 fa1b 	bl	800d1b8 <HAL_GPIO_WritePin>
}
 8005d82:	bf00      	nop
 8005d84:	bd80      	pop	{r7, pc}
 8005d86:	bf00      	nop
 8005d88:	58020c00 	.word	0x58020c00

08005d8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8005d90:	f001 fa94 	bl	80072bc <_ZL10MPU_Configv>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005d94:	f002 fc4c 	bl	8008630 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005d98:	f000 f832 	bl	8005e00 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005d9c:	f000 fe04 	bl	80069a8 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8005da0:	f000 fdb2 	bl	8006908 <_ZL11MX_DMA_Initv>
  MX_BDMA_Init();
 8005da4:	f000 fd90 	bl	80068c8 <_ZL12MX_BDMA_Initv>
  MX_USB_OTG_FS_PCD_Init();
 8005da8:	f000 fd58 	bl	800685c <_ZL22MX_USB_OTG_FS_PCD_Initv>
  MX_SPI2_Init();
 8005dac:	f000 fa72 	bl	8006294 <_ZL12MX_SPI2_Initv>
  MX_SPI3_Init();
 8005db0:	f000 facc 	bl	800634c <_ZL12MX_SPI3_Initv>
  MX_SPI4_Init();
 8005db4:	f000 fb26 	bl	8006404 <_ZL12MX_SPI4_Initv>
  MX_SPI5_Init();
 8005db8:	f000 fb7a 	bl	80064b0 <_ZL12MX_SPI5_Initv>
  MX_SPI6_Init();
 8005dbc:	f000 fbd4 	bl	8006568 <_ZL12MX_SPI6_Initv>
  MX_ADC1_Init();
 8005dc0:	f000 f8a8 	bl	8005f14 <_ZL12MX_ADC1_Initv>
  MX_I2S1_Init();
 8005dc4:	f000 fa2c 	bl	8006220 <_ZL12MX_I2S1_Initv>
  MX_TIM2_Init();
 8005dc8:	f000 fc2a 	bl	8006620 <_ZL12MX_TIM2_Initv>
  MX_I2C4_Init();
 8005dcc:	f000 f9da 	bl	8006184 <_ZL12MX_I2C4_Initv>
  MX_TIM8_Init();
 8005dd0:	f000 fc82 	bl	80066d8 <_ZL12MX_TIM8_Initv>
  MX_TIM15_Init();
 8005dd4:	f000 fce2 	bl	800679c <_ZL13MX_TIM15_Initv>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8005dd8:	f00e fb48 	bl	801446c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8005ddc:	4a05      	ldr	r2, [pc, #20]	@ (8005df4 <main+0x68>)
 8005dde:	2100      	movs	r1, #0
 8005de0:	4805      	ldr	r0, [pc, #20]	@ (8005df8 <main+0x6c>)
 8005de2:	f00e fb8d 	bl	8014500 <osThreadNew>
 8005de6:	4603      	mov	r3, r0
 8005de8:	4a04      	ldr	r2, [pc, #16]	@ (8005dfc <main+0x70>)
 8005dea:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8005dec:	f00e fb62 	bl	80144b4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8005df0:	bf00      	nop
 8005df2:	e7fd      	b.n	8005df0 <main+0x64>
 8005df4:	0801be20 	.word	0x0801be20
 8005df8:	08006e89 	.word	0x08006e89
 8005dfc:	24004004 	.word	0x24004004

08005e00 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b09c      	sub	sp, #112	@ 0x70
 8005e04:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005e06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005e0a:	224c      	movs	r2, #76	@ 0x4c
 8005e0c:	2100      	movs	r1, #0
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f013 ff80 	bl	8019d14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005e14:	1d3b      	adds	r3, r7, #4
 8005e16:	2220      	movs	r2, #32
 8005e18:	2100      	movs	r1, #0
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	f013 ff7a 	bl	8019d14 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8005e20:	2002      	movs	r0, #2
 8005e22:	f008 fbbd 	bl	800e5a0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8005e26:	2300      	movs	r3, #0
 8005e28:	603b      	str	r3, [r7, #0]
 8005e2a:	4b38      	ldr	r3, [pc, #224]	@ (8005f0c <_Z18SystemClock_Configv+0x10c>)
 8005e2c:	699b      	ldr	r3, [r3, #24]
 8005e2e:	4a37      	ldr	r2, [pc, #220]	@ (8005f0c <_Z18SystemClock_Configv+0x10c>)
 8005e30:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005e34:	6193      	str	r3, [r2, #24]
 8005e36:	4b35      	ldr	r3, [pc, #212]	@ (8005f0c <_Z18SystemClock_Configv+0x10c>)
 8005e38:	699b      	ldr	r3, [r3, #24]
 8005e3a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005e3e:	603b      	str	r3, [r7, #0]
 8005e40:	4b33      	ldr	r3, [pc, #204]	@ (8005f10 <_Z18SystemClock_Configv+0x110>)
 8005e42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e44:	4a32      	ldr	r2, [pc, #200]	@ (8005f10 <_Z18SystemClock_Configv+0x110>)
 8005e46:	f043 0301 	orr.w	r3, r3, #1
 8005e4a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005e4c:	4b30      	ldr	r3, [pc, #192]	@ (8005f10 <_Z18SystemClock_Configv+0x110>)
 8005e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e50:	f003 0301 	and.w	r3, r3, #1
 8005e54:	603b      	str	r3, [r7, #0]
 8005e56:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8005e58:	bf00      	nop
 8005e5a:	4b2c      	ldr	r3, [pc, #176]	@ (8005f0c <_Z18SystemClock_Configv+0x10c>)
 8005e5c:	699b      	ldr	r3, [r3, #24]
 8005e5e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005e62:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e66:	bf14      	ite	ne
 8005e68:	2301      	movne	r3, #1
 8005e6a:	2300      	moveq	r3, #0
 8005e6c:	b2db      	uxtb	r3, r3
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d1f3      	bne.n	8005e5a <_Z18SystemClock_Configv+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005e72:	2301      	movs	r3, #1
 8005e74:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005e76:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005e7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005e7c:	2302      	movs	r3, #2
 8005e7e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005e80:	2302      	movs	r3, #2
 8005e82:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8005e84:	2305      	movs	r3, #5
 8005e86:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 192;
 8005e88:	23c0      	movs	r3, #192	@ 0xc0
 8005e8a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8005e8c:	2302      	movs	r3, #2
 8005e8e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 15;
 8005e90:	230f      	movs	r3, #15
 8005e92:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8005e94:	2302      	movs	r3, #2
 8005e96:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8005e98:	2308      	movs	r3, #8
 8005e9a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005ea4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	f008 fbc3 	bl	800e634 <HAL_RCC_OscConfig>
 8005eae:	4603      	mov	r3, r0
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	bf14      	ite	ne
 8005eb4:	2301      	movne	r3, #1
 8005eb6:	2300      	moveq	r3, #0
 8005eb8:	b2db      	uxtb	r3, r3
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d001      	beq.n	8005ec2 <_Z18SystemClock_Configv+0xc2>
  {
    Error_Handler();
 8005ebe:	f001 fa45 	bl	800734c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005ec2:	233f      	movs	r3, #63	@ 0x3f
 8005ec4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005ec6:	2303      	movs	r3, #3
 8005ec8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8005eca:	2300      	movs	r3, #0
 8005ecc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8005ece:	2308      	movs	r3, #8
 8005ed0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8005ed2:	2340      	movs	r3, #64	@ 0x40
 8005ed4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8005ed6:	2340      	movs	r3, #64	@ 0x40
 8005ed8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8005eda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005ede:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8005ee0:	2340      	movs	r3, #64	@ 0x40
 8005ee2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8005ee4:	1d3b      	adds	r3, r7, #4
 8005ee6:	2104      	movs	r1, #4
 8005ee8:	4618      	mov	r0, r3
 8005eea:	f008 fffd 	bl	800eee8 <HAL_RCC_ClockConfig>
 8005eee:	4603      	mov	r3, r0
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	bf14      	ite	ne
 8005ef4:	2301      	movne	r3, #1
 8005ef6:	2300      	moveq	r3, #0
 8005ef8:	b2db      	uxtb	r3, r3
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d001      	beq.n	8005f02 <_Z18SystemClock_Configv+0x102>
  {
    Error_Handler();
 8005efe:	f001 fa25 	bl	800734c <Error_Handler>
  }
}
 8005f02:	bf00      	nop
 8005f04:	3770      	adds	r7, #112	@ 0x70
 8005f06:	46bd      	mov	sp, r7
 8005f08:	bd80      	pop	{r7, pc}
 8005f0a:	bf00      	nop
 8005f0c:	58024800 	.word	0x58024800
 8005f10:	58000400 	.word	0x58000400

08005f14 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b08a      	sub	sp, #40	@ 0x28
 8005f18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8005f1a:	f107 031c 	add.w	r3, r7, #28
 8005f1e:	2200      	movs	r2, #0
 8005f20:	601a      	str	r2, [r3, #0]
 8005f22:	605a      	str	r2, [r3, #4]
 8005f24:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8005f26:	463b      	mov	r3, r7
 8005f28:	2200      	movs	r2, #0
 8005f2a:	601a      	str	r2, [r3, #0]
 8005f2c:	605a      	str	r2, [r3, #4]
 8005f2e:	609a      	str	r2, [r3, #8]
 8005f30:	60da      	str	r2, [r3, #12]
 8005f32:	611a      	str	r2, [r3, #16]
 8005f34:	615a      	str	r2, [r3, #20]
 8005f36:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8005f38:	4b87      	ldr	r3, [pc, #540]	@ (8006158 <_ZL12MX_ADC1_Initv+0x244>)
 8005f3a:	4a88      	ldr	r2, [pc, #544]	@ (800615c <_ZL12MX_ADC1_Initv+0x248>)
 8005f3c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 8005f3e:	4b86      	ldr	r3, [pc, #536]	@ (8006158 <_ZL12MX_ADC1_Initv+0x244>)
 8005f40:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005f44:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8005f46:	4b84      	ldr	r3, [pc, #528]	@ (8006158 <_ZL12MX_ADC1_Initv+0x244>)
 8005f48:	2200      	movs	r2, #0
 8005f4a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8005f4c:	4b82      	ldr	r3, [pc, #520]	@ (8006158 <_ZL12MX_ADC1_Initv+0x244>)
 8005f4e:	2201      	movs	r2, #1
 8005f50:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005f52:	4b81      	ldr	r3, [pc, #516]	@ (8006158 <_ZL12MX_ADC1_Initv+0x244>)
 8005f54:	2204      	movs	r2, #4
 8005f56:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8005f58:	4b7f      	ldr	r3, [pc, #508]	@ (8006158 <_ZL12MX_ADC1_Initv+0x244>)
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8005f5e:	4b7e      	ldr	r3, [pc, #504]	@ (8006158 <_ZL12MX_ADC1_Initv+0x244>)
 8005f60:	2200      	movs	r2, #0
 8005f62:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 9;
 8005f64:	4b7c      	ldr	r3, [pc, #496]	@ (8006158 <_ZL12MX_ADC1_Initv+0x244>)
 8005f66:	2209      	movs	r2, #9
 8005f68:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8005f6a:	4b7b      	ldr	r3, [pc, #492]	@ (8006158 <_ZL12MX_ADC1_Initv+0x244>)
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005f70:	4b79      	ldr	r3, [pc, #484]	@ (8006158 <_ZL12MX_ADC1_Initv+0x244>)
 8005f72:	2200      	movs	r2, #0
 8005f74:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005f76:	4b78      	ldr	r3, [pc, #480]	@ (8006158 <_ZL12MX_ADC1_Initv+0x244>)
 8005f78:	2200      	movs	r2, #0
 8005f7a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8005f7c:	4b76      	ldr	r3, [pc, #472]	@ (8006158 <_ZL12MX_ADC1_Initv+0x244>)
 8005f7e:	2200      	movs	r2, #0
 8005f80:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8005f82:	4b75      	ldr	r3, [pc, #468]	@ (8006158 <_ZL12MX_ADC1_Initv+0x244>)
 8005f84:	2200      	movs	r2, #0
 8005f86:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8005f88:	4b73      	ldr	r3, [pc, #460]	@ (8006158 <_ZL12MX_ADC1_Initv+0x244>)
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8005f8e:	4b72      	ldr	r3, [pc, #456]	@ (8006158 <_ZL12MX_ADC1_Initv+0x244>)
 8005f90:	2200      	movs	r2, #0
 8005f92:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8005f96:	4b70      	ldr	r3, [pc, #448]	@ (8006158 <_ZL12MX_ADC1_Initv+0x244>)
 8005f98:	2201      	movs	r2, #1
 8005f9a:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005f9c:	486e      	ldr	r0, [pc, #440]	@ (8006158 <_ZL12MX_ADC1_Initv+0x244>)
 8005f9e:	f002 fe13 	bl	8008bc8 <HAL_ADC_Init>
 8005fa2:	4603      	mov	r3, r0
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	bf14      	ite	ne
 8005fa8:	2301      	movne	r3, #1
 8005faa:	2300      	moveq	r3, #0
 8005fac:	b2db      	uxtb	r3, r3
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d001      	beq.n	8005fb6 <_ZL12MX_ADC1_Initv+0xa2>
  {
    Error_Handler();
 8005fb2:	f001 f9cb 	bl	800734c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8005fba:	f107 031c 	add.w	r3, r7, #28
 8005fbe:	4619      	mov	r1, r3
 8005fc0:	4865      	ldr	r0, [pc, #404]	@ (8006158 <_ZL12MX_ADC1_Initv+0x244>)
 8005fc2:	f003 feb3 	bl	8009d2c <HAL_ADCEx_MultiModeConfigChannel>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	bf14      	ite	ne
 8005fcc:	2301      	movne	r3, #1
 8005fce:	2300      	moveq	r3, #0
 8005fd0:	b2db      	uxtb	r3, r3
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d001      	beq.n	8005fda <_ZL12MX_ADC1_Initv+0xc6>
  {
    Error_Handler();
 8005fd6:	f001 f9b9 	bl	800734c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_18;
 8005fda:	4b61      	ldr	r3, [pc, #388]	@ (8006160 <_ZL12MX_ADC1_Initv+0x24c>)
 8005fdc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005fde:	2306      	movs	r3, #6
 8005fe0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_16CYCLES_5;
 8005fe2:	2303      	movs	r3, #3
 8005fe4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8005fe6:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8005fea:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8005fec:	2304      	movs	r3, #4
 8005fee:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005ff8:	463b      	mov	r3, r7
 8005ffa:	4619      	mov	r1, r3
 8005ffc:	4856      	ldr	r0, [pc, #344]	@ (8006158 <_ZL12MX_ADC1_Initv+0x244>)
 8005ffe:	f003 f85d 	bl	80090bc <HAL_ADC_ConfigChannel>
 8006002:	4603      	mov	r3, r0
 8006004:	2b00      	cmp	r3, #0
 8006006:	bf14      	ite	ne
 8006008:	2301      	movne	r3, #1
 800600a:	2300      	moveq	r3, #0
 800600c:	b2db      	uxtb	r3, r3
 800600e:	2b00      	cmp	r3, #0
 8006010:	d001      	beq.n	8006016 <_ZL12MX_ADC1_Initv+0x102>
  {
    Error_Handler();
 8006012:	f001 f99b 	bl	800734c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8006016:	4b53      	ldr	r3, [pc, #332]	@ (8006164 <_ZL12MX_ADC1_Initv+0x250>)
 8006018:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800601a:	230c      	movs	r3, #12
 800601c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800601e:	463b      	mov	r3, r7
 8006020:	4619      	mov	r1, r3
 8006022:	484d      	ldr	r0, [pc, #308]	@ (8006158 <_ZL12MX_ADC1_Initv+0x244>)
 8006024:	f003 f84a 	bl	80090bc <HAL_ADC_ConfigChannel>
 8006028:	4603      	mov	r3, r0
 800602a:	2b00      	cmp	r3, #0
 800602c:	bf14      	ite	ne
 800602e:	2301      	movne	r3, #1
 8006030:	2300      	moveq	r3, #0
 8006032:	b2db      	uxtb	r3, r3
 8006034:	2b00      	cmp	r3, #0
 8006036:	d001      	beq.n	800603c <_ZL12MX_ADC1_Initv+0x128>
  {
    Error_Handler();
 8006038:	f001 f988 	bl	800734c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800603c:	4b4a      	ldr	r3, [pc, #296]	@ (8006168 <_ZL12MX_ADC1_Initv+0x254>)
 800603e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8006040:	2312      	movs	r3, #18
 8006042:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006044:	463b      	mov	r3, r7
 8006046:	4619      	mov	r1, r3
 8006048:	4843      	ldr	r0, [pc, #268]	@ (8006158 <_ZL12MX_ADC1_Initv+0x244>)
 800604a:	f003 f837 	bl	80090bc <HAL_ADC_ConfigChannel>
 800604e:	4603      	mov	r3, r0
 8006050:	2b00      	cmp	r3, #0
 8006052:	bf14      	ite	ne
 8006054:	2301      	movne	r3, #1
 8006056:	2300      	moveq	r3, #0
 8006058:	b2db      	uxtb	r3, r3
 800605a:	2b00      	cmp	r3, #0
 800605c:	d001      	beq.n	8006062 <_ZL12MX_ADC1_Initv+0x14e>
  {
    Error_Handler();
 800605e:	f001 f975 	bl	800734c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8006062:	4b42      	ldr	r3, [pc, #264]	@ (800616c <_ZL12MX_ADC1_Initv+0x258>)
 8006064:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8006066:	2318      	movs	r3, #24
 8006068:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800606a:	463b      	mov	r3, r7
 800606c:	4619      	mov	r1, r3
 800606e:	483a      	ldr	r0, [pc, #232]	@ (8006158 <_ZL12MX_ADC1_Initv+0x244>)
 8006070:	f003 f824 	bl	80090bc <HAL_ADC_ConfigChannel>
 8006074:	4603      	mov	r3, r0
 8006076:	2b00      	cmp	r3, #0
 8006078:	bf14      	ite	ne
 800607a:	2301      	movne	r3, #1
 800607c:	2300      	moveq	r3, #0
 800607e:	b2db      	uxtb	r3, r3
 8006080:	2b00      	cmp	r3, #0
 8006082:	d001      	beq.n	8006088 <_ZL12MX_ADC1_Initv+0x174>
  {
    Error_Handler();
 8006084:	f001 f962 	bl	800734c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8006088:	4b39      	ldr	r3, [pc, #228]	@ (8006170 <_ZL12MX_ADC1_Initv+0x25c>)
 800608a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800608c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006090:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006092:	463b      	mov	r3, r7
 8006094:	4619      	mov	r1, r3
 8006096:	4830      	ldr	r0, [pc, #192]	@ (8006158 <_ZL12MX_ADC1_Initv+0x244>)
 8006098:	f003 f810 	bl	80090bc <HAL_ADC_ConfigChannel>
 800609c:	4603      	mov	r3, r0
 800609e:	2b00      	cmp	r3, #0
 80060a0:	bf14      	ite	ne
 80060a2:	2301      	movne	r3, #1
 80060a4:	2300      	moveq	r3, #0
 80060a6:	b2db      	uxtb	r3, r3
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d001      	beq.n	80060b0 <_ZL12MX_ADC1_Initv+0x19c>
  {
    Error_Handler();
 80060ac:	f001 f94e 	bl	800734c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 80060b0:	4b30      	ldr	r3, [pc, #192]	@ (8006174 <_ZL12MX_ADC1_Initv+0x260>)
 80060b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80060b4:	f44f 7383 	mov.w	r3, #262	@ 0x106
 80060b8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80060ba:	463b      	mov	r3, r7
 80060bc:	4619      	mov	r1, r3
 80060be:	4826      	ldr	r0, [pc, #152]	@ (8006158 <_ZL12MX_ADC1_Initv+0x244>)
 80060c0:	f002 fffc 	bl	80090bc <HAL_ADC_ConfigChannel>
 80060c4:	4603      	mov	r3, r0
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	bf14      	ite	ne
 80060ca:	2301      	movne	r3, #1
 80060cc:	2300      	moveq	r3, #0
 80060ce:	b2db      	uxtb	r3, r3
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d001      	beq.n	80060d8 <_ZL12MX_ADC1_Initv+0x1c4>
  {
    Error_Handler();
 80060d4:	f001 f93a 	bl	800734c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80060d8:	4b27      	ldr	r3, [pc, #156]	@ (8006178 <_ZL12MX_ADC1_Initv+0x264>)
 80060da:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 80060dc:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 80060e0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80060e2:	463b      	mov	r3, r7
 80060e4:	4619      	mov	r1, r3
 80060e6:	481c      	ldr	r0, [pc, #112]	@ (8006158 <_ZL12MX_ADC1_Initv+0x244>)
 80060e8:	f002 ffe8 	bl	80090bc <HAL_ADC_ConfigChannel>
 80060ec:	4603      	mov	r3, r0
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	bf14      	ite	ne
 80060f2:	2301      	movne	r3, #1
 80060f4:	2300      	moveq	r3, #0
 80060f6:	b2db      	uxtb	r3, r3
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d001      	beq.n	8006100 <_ZL12MX_ADC1_Initv+0x1ec>
  {
    Error_Handler();
 80060fc:	f001 f926 	bl	800734c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 8006100:	4b1e      	ldr	r3, [pc, #120]	@ (800617c <_ZL12MX_ADC1_Initv+0x268>)
 8006102:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8006104:	f44f 7389 	mov.w	r3, #274	@ 0x112
 8006108:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800610a:	463b      	mov	r3, r7
 800610c:	4619      	mov	r1, r3
 800610e:	4812      	ldr	r0, [pc, #72]	@ (8006158 <_ZL12MX_ADC1_Initv+0x244>)
 8006110:	f002 ffd4 	bl	80090bc <HAL_ADC_ConfigChannel>
 8006114:	4603      	mov	r3, r0
 8006116:	2b00      	cmp	r3, #0
 8006118:	bf14      	ite	ne
 800611a:	2301      	movne	r3, #1
 800611c:	2300      	moveq	r3, #0
 800611e:	b2db      	uxtb	r3, r3
 8006120:	2b00      	cmp	r3, #0
 8006122:	d001      	beq.n	8006128 <_ZL12MX_ADC1_Initv+0x214>
  {
    Error_Handler();
 8006124:	f001 f912 	bl	800734c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8006128:	4b15      	ldr	r3, [pc, #84]	@ (8006180 <_ZL12MX_ADC1_Initv+0x26c>)
 800612a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 800612c:	f44f 738c 	mov.w	r3, #280	@ 0x118
 8006130:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006132:	463b      	mov	r3, r7
 8006134:	4619      	mov	r1, r3
 8006136:	4808      	ldr	r0, [pc, #32]	@ (8006158 <_ZL12MX_ADC1_Initv+0x244>)
 8006138:	f002 ffc0 	bl	80090bc <HAL_ADC_ConfigChannel>
 800613c:	4603      	mov	r3, r0
 800613e:	2b00      	cmp	r3, #0
 8006140:	bf14      	ite	ne
 8006142:	2301      	movne	r3, #1
 8006144:	2300      	moveq	r3, #0
 8006146:	b2db      	uxtb	r3, r3
 8006148:	2b00      	cmp	r3, #0
 800614a:	d001      	beq.n	8006150 <_ZL12MX_ADC1_Initv+0x23c>
  {
    Error_Handler();
 800614c:	f001 f8fe 	bl	800734c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8006150:	bf00      	nop
 8006152:	3728      	adds	r7, #40	@ 0x28
 8006154:	46bd      	mov	sp, r7
 8006156:	bd80      	pop	{r7, pc}
 8006158:	240032c8 	.word	0x240032c8
 800615c:	40022000 	.word	0x40022000
 8006160:	4b840000 	.word	0x4b840000
 8006164:	25b00200 	.word	0x25b00200
 8006168:	2a000400 	.word	0x2a000400
 800616c:	14f00020 	.word	0x14f00020
 8006170:	3ef08000 	.word	0x3ef08000
 8006174:	47520000 	.word	0x47520000
 8006178:	3ac04000 	.word	0x3ac04000
 800617c:	43210000 	.word	0x43210000
 8006180:	2e300800 	.word	0x2e300800

08006184 <_ZL12MX_I2C4_Initv>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8006188:	4b22      	ldr	r3, [pc, #136]	@ (8006214 <_ZL12MX_I2C4_Initv+0x90>)
 800618a:	4a23      	ldr	r2, [pc, #140]	@ (8006218 <_ZL12MX_I2C4_Initv+0x94>)
 800618c:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0xF01075FF;
 800618e:	4b21      	ldr	r3, [pc, #132]	@ (8006214 <_ZL12MX_I2C4_Initv+0x90>)
 8006190:	4a22      	ldr	r2, [pc, #136]	@ (800621c <_ZL12MX_I2C4_Initv+0x98>)
 8006192:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8006194:	4b1f      	ldr	r3, [pc, #124]	@ (8006214 <_ZL12MX_I2C4_Initv+0x90>)
 8006196:	2200      	movs	r2, #0
 8006198:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800619a:	4b1e      	ldr	r3, [pc, #120]	@ (8006214 <_ZL12MX_I2C4_Initv+0x90>)
 800619c:	2201      	movs	r2, #1
 800619e:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80061a0:	4b1c      	ldr	r3, [pc, #112]	@ (8006214 <_ZL12MX_I2C4_Initv+0x90>)
 80061a2:	2200      	movs	r2, #0
 80061a4:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 80061a6:	4b1b      	ldr	r3, [pc, #108]	@ (8006214 <_ZL12MX_I2C4_Initv+0x90>)
 80061a8:	2200      	movs	r2, #0
 80061aa:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80061ac:	4b19      	ldr	r3, [pc, #100]	@ (8006214 <_ZL12MX_I2C4_Initv+0x90>)
 80061ae:	2200      	movs	r2, #0
 80061b0:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80061b2:	4b18      	ldr	r3, [pc, #96]	@ (8006214 <_ZL12MX_I2C4_Initv+0x90>)
 80061b4:	2200      	movs	r2, #0
 80061b6:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80061b8:	4b16      	ldr	r3, [pc, #88]	@ (8006214 <_ZL12MX_I2C4_Initv+0x90>)
 80061ba:	2200      	movs	r2, #0
 80061bc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 80061be:	4815      	ldr	r0, [pc, #84]	@ (8006214 <_ZL12MX_I2C4_Initv+0x90>)
 80061c0:	f007 f82e 	bl	800d220 <HAL_I2C_Init>
 80061c4:	4603      	mov	r3, r0
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	bf14      	ite	ne
 80061ca:	2301      	movne	r3, #1
 80061cc:	2300      	moveq	r3, #0
 80061ce:	b2db      	uxtb	r3, r3
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d001      	beq.n	80061d8 <_ZL12MX_I2C4_Initv+0x54>
  {
    Error_Handler();
 80061d4:	f001 f8ba 	bl	800734c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80061d8:	2100      	movs	r1, #0
 80061da:	480e      	ldr	r0, [pc, #56]	@ (8006214 <_ZL12MX_I2C4_Initv+0x90>)
 80061dc:	f007 fdac 	bl	800dd38 <HAL_I2CEx_ConfigAnalogFilter>
 80061e0:	4603      	mov	r3, r0
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	bf14      	ite	ne
 80061e6:	2301      	movne	r3, #1
 80061e8:	2300      	moveq	r3, #0
 80061ea:	b2db      	uxtb	r3, r3
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d001      	beq.n	80061f4 <_ZL12MX_I2C4_Initv+0x70>
  {
    Error_Handler();
 80061f0:	f001 f8ac 	bl	800734c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 80061f4:	2100      	movs	r1, #0
 80061f6:	4807      	ldr	r0, [pc, #28]	@ (8006214 <_ZL12MX_I2C4_Initv+0x90>)
 80061f8:	f007 fde9 	bl	800ddce <HAL_I2CEx_ConfigDigitalFilter>
 80061fc:	4603      	mov	r3, r0
 80061fe:	2b00      	cmp	r3, #0
 8006200:	bf14      	ite	ne
 8006202:	2301      	movne	r3, #1
 8006204:	2300      	moveq	r3, #0
 8006206:	b2db      	uxtb	r3, r3
 8006208:	2b00      	cmp	r3, #0
 800620a:	d001      	beq.n	8006210 <_ZL12MX_I2C4_Initv+0x8c>
  {
    Error_Handler();
 800620c:	f001 f89e 	bl	800734c <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8006210:	bf00      	nop
 8006212:	bd80      	pop	{r7, pc}
 8006214:	240033a4 	.word	0x240033a4
 8006218:	58001c00 	.word	0x58001c00
 800621c:	f01075ff 	.word	0xf01075ff

08006220 <_ZL12MX_I2S1_Initv>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 8006224:	4b19      	ldr	r3, [pc, #100]	@ (800628c <_ZL12MX_I2S1_Initv+0x6c>)
 8006226:	4a1a      	ldr	r2, [pc, #104]	@ (8006290 <_ZL12MX_I2S1_Initv+0x70>)
 8006228:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_FULLDUPLEX;
 800622a:	4b18      	ldr	r3, [pc, #96]	@ (800628c <_ZL12MX_I2S1_Initv+0x6c>)
 800622c:	220a      	movs	r2, #10
 800622e:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 8006230:	4b16      	ldr	r3, [pc, #88]	@ (800628c <_ZL12MX_I2S1_Initv+0x6c>)
 8006232:	2200      	movs	r2, #0
 8006234:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_24B;
 8006236:	4b15      	ldr	r3, [pc, #84]	@ (800628c <_ZL12MX_I2S1_Initv+0x6c>)
 8006238:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800623c:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800623e:	4b13      	ldr	r3, [pc, #76]	@ (800628c <_ZL12MX_I2S1_Initv+0x6c>)
 8006240:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006244:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8006246:	4b11      	ldr	r3, [pc, #68]	@ (800628c <_ZL12MX_I2S1_Initv+0x6c>)
 8006248:	f64a 4244 	movw	r2, #44100	@ 0xac44
 800624c:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 800624e:	4b0f      	ldr	r3, [pc, #60]	@ (800628c <_ZL12MX_I2S1_Initv+0x6c>)
 8006250:	2200      	movs	r2, #0
 8006252:	619a      	str	r2, [r3, #24]
  hi2s1.Init.FirstBit = I2S_FIRSTBIT_MSB;
 8006254:	4b0d      	ldr	r3, [pc, #52]	@ (800628c <_ZL12MX_I2S1_Initv+0x6c>)
 8006256:	2200      	movs	r2, #0
 8006258:	61da      	str	r2, [r3, #28]
  hi2s1.Init.WSInversion = I2S_WS_INVERSION_DISABLE;
 800625a:	4b0c      	ldr	r3, [pc, #48]	@ (800628c <_ZL12MX_I2S1_Initv+0x6c>)
 800625c:	2200      	movs	r2, #0
 800625e:	621a      	str	r2, [r3, #32]
  hi2s1.Init.Data24BitAlignment = I2S_DATA_24BIT_ALIGNMENT_LEFT;
 8006260:	4b0a      	ldr	r3, [pc, #40]	@ (800628c <_ZL12MX_I2S1_Initv+0x6c>)
 8006262:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8006266:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s1.Init.MasterKeepIOState = I2S_MASTER_KEEP_IO_STATE_DISABLE;
 8006268:	4b08      	ldr	r3, [pc, #32]	@ (800628c <_ZL12MX_I2S1_Initv+0x6c>)
 800626a:	2200      	movs	r2, #0
 800626c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 800626e:	4807      	ldr	r0, [pc, #28]	@ (800628c <_ZL12MX_I2S1_Initv+0x6c>)
 8006270:	f007 fdfa 	bl	800de68 <HAL_I2S_Init>
 8006274:	4603      	mov	r3, r0
 8006276:	2b00      	cmp	r3, #0
 8006278:	bf14      	ite	ne
 800627a:	2301      	movne	r3, #1
 800627c:	2300      	moveq	r3, #0
 800627e:	b2db      	uxtb	r3, r3
 8006280:	2b00      	cmp	r3, #0
 8006282:	d001      	beq.n	8006288 <_ZL12MX_I2S1_Initv+0x68>
  {
    Error_Handler();
 8006284:	f001 f862 	bl	800734c <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 8006288:	bf00      	nop
 800628a:	bd80      	pop	{r7, pc}
 800628c:	240033f8 	.word	0x240033f8
 8006290:	40013000 	.word	0x40013000

08006294 <_ZL12MX_SPI2_Initv>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8006298:	4b2a      	ldr	r3, [pc, #168]	@ (8006344 <_ZL12MX_SPI2_Initv+0xb0>)
 800629a:	4a2b      	ldr	r2, [pc, #172]	@ (8006348 <_ZL12MX_SPI2_Initv+0xb4>)
 800629c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800629e:	4b29      	ldr	r3, [pc, #164]	@ (8006344 <_ZL12MX_SPI2_Initv+0xb0>)
 80062a0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80062a4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80062a6:	4b27      	ldr	r3, [pc, #156]	@ (8006344 <_ZL12MX_SPI2_Initv+0xb0>)
 80062a8:	2200      	movs	r2, #0
 80062aa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80062ac:	4b25      	ldr	r3, [pc, #148]	@ (8006344 <_ZL12MX_SPI2_Initv+0xb0>)
 80062ae:	2207      	movs	r2, #7
 80062b0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80062b2:	4b24      	ldr	r3, [pc, #144]	@ (8006344 <_ZL12MX_SPI2_Initv+0xb0>)
 80062b4:	2200      	movs	r2, #0
 80062b6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80062b8:	4b22      	ldr	r3, [pc, #136]	@ (8006344 <_ZL12MX_SPI2_Initv+0xb0>)
 80062ba:	2200      	movs	r2, #0
 80062bc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80062be:	4b21      	ldr	r3, [pc, #132]	@ (8006344 <_ZL12MX_SPI2_Initv+0xb0>)
 80062c0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80062c4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80062c6:	4b1f      	ldr	r3, [pc, #124]	@ (8006344 <_ZL12MX_SPI2_Initv+0xb0>)
 80062c8:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80062cc:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80062ce:	4b1d      	ldr	r3, [pc, #116]	@ (8006344 <_ZL12MX_SPI2_Initv+0xb0>)
 80062d0:	2200      	movs	r2, #0
 80062d2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80062d4:	4b1b      	ldr	r3, [pc, #108]	@ (8006344 <_ZL12MX_SPI2_Initv+0xb0>)
 80062d6:	2200      	movs	r2, #0
 80062d8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80062da:	4b1a      	ldr	r3, [pc, #104]	@ (8006344 <_ZL12MX_SPI2_Initv+0xb0>)
 80062dc:	2200      	movs	r2, #0
 80062de:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 80062e0:	4b18      	ldr	r3, [pc, #96]	@ (8006344 <_ZL12MX_SPI2_Initv+0xb0>)
 80062e2:	2200      	movs	r2, #0
 80062e4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80062e6:	4b17      	ldr	r3, [pc, #92]	@ (8006344 <_ZL12MX_SPI2_Initv+0xb0>)
 80062e8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80062ec:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80062ee:	4b15      	ldr	r3, [pc, #84]	@ (8006344 <_ZL12MX_SPI2_Initv+0xb0>)
 80062f0:	2200      	movs	r2, #0
 80062f2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80062f4:	4b13      	ldr	r3, [pc, #76]	@ (8006344 <_ZL12MX_SPI2_Initv+0xb0>)
 80062f6:	2200      	movs	r2, #0
 80062f8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80062fa:	4b12      	ldr	r3, [pc, #72]	@ (8006344 <_ZL12MX_SPI2_Initv+0xb0>)
 80062fc:	2200      	movs	r2, #0
 80062fe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8006300:	4b10      	ldr	r3, [pc, #64]	@ (8006344 <_ZL12MX_SPI2_Initv+0xb0>)
 8006302:	2200      	movs	r2, #0
 8006304:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8006306:	4b0f      	ldr	r3, [pc, #60]	@ (8006344 <_ZL12MX_SPI2_Initv+0xb0>)
 8006308:	2200      	movs	r2, #0
 800630a:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800630c:	4b0d      	ldr	r3, [pc, #52]	@ (8006344 <_ZL12MX_SPI2_Initv+0xb0>)
 800630e:	2200      	movs	r2, #0
 8006310:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8006312:	4b0c      	ldr	r3, [pc, #48]	@ (8006344 <_ZL12MX_SPI2_Initv+0xb0>)
 8006314:	2200      	movs	r2, #0
 8006316:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8006318:	4b0a      	ldr	r3, [pc, #40]	@ (8006344 <_ZL12MX_SPI2_Initv+0xb0>)
 800631a:	2200      	movs	r2, #0
 800631c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800631e:	4b09      	ldr	r3, [pc, #36]	@ (8006344 <_ZL12MX_SPI2_Initv+0xb0>)
 8006320:	2200      	movs	r2, #0
 8006322:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8006324:	4807      	ldr	r0, [pc, #28]	@ (8006344 <_ZL12MX_SPI2_Initv+0xb0>)
 8006326:	f00b feab 	bl	8012080 <HAL_SPI_Init>
 800632a:	4603      	mov	r3, r0
 800632c:	2b00      	cmp	r3, #0
 800632e:	bf14      	ite	ne
 8006330:	2301      	movne	r3, #1
 8006332:	2300      	moveq	r3, #0
 8006334:	b2db      	uxtb	r3, r3
 8006336:	2b00      	cmp	r3, #0
 8006338:	d001      	beq.n	800633e <_ZL12MX_SPI2_Initv+0xaa>
  {
    Error_Handler();
 800633a:	f001 f807 	bl	800734c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800633e:	bf00      	nop
 8006340:	bd80      	pop	{r7, pc}
 8006342:	bf00      	nop
 8006344:	2400353c 	.word	0x2400353c
 8006348:	40003800 	.word	0x40003800

0800634c <_ZL12MX_SPI3_Initv>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8006350:	4b2a      	ldr	r3, [pc, #168]	@ (80063fc <_ZL12MX_SPI3_Initv+0xb0>)
 8006352:	4a2b      	ldr	r2, [pc, #172]	@ (8006400 <_ZL12MX_SPI3_Initv+0xb4>)
 8006354:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8006356:	4b29      	ldr	r3, [pc, #164]	@ (80063fc <_ZL12MX_SPI3_Initv+0xb0>)
 8006358:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800635c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800635e:	4b27      	ldr	r3, [pc, #156]	@ (80063fc <_ZL12MX_SPI3_Initv+0xb0>)
 8006360:	2200      	movs	r2, #0
 8006362:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8006364:	4b25      	ldr	r3, [pc, #148]	@ (80063fc <_ZL12MX_SPI3_Initv+0xb0>)
 8006366:	2207      	movs	r2, #7
 8006368:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800636a:	4b24      	ldr	r3, [pc, #144]	@ (80063fc <_ZL12MX_SPI3_Initv+0xb0>)
 800636c:	2200      	movs	r2, #0
 800636e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006370:	4b22      	ldr	r3, [pc, #136]	@ (80063fc <_ZL12MX_SPI3_Initv+0xb0>)
 8006372:	2200      	movs	r2, #0
 8006374:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8006376:	4b21      	ldr	r3, [pc, #132]	@ (80063fc <_ZL12MX_SPI3_Initv+0xb0>)
 8006378:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800637c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800637e:	4b1f      	ldr	r3, [pc, #124]	@ (80063fc <_ZL12MX_SPI3_Initv+0xb0>)
 8006380:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8006384:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006386:	4b1d      	ldr	r3, [pc, #116]	@ (80063fc <_ZL12MX_SPI3_Initv+0xb0>)
 8006388:	2200      	movs	r2, #0
 800638a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800638c:	4b1b      	ldr	r3, [pc, #108]	@ (80063fc <_ZL12MX_SPI3_Initv+0xb0>)
 800638e:	2200      	movs	r2, #0
 8006390:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006392:	4b1a      	ldr	r3, [pc, #104]	@ (80063fc <_ZL12MX_SPI3_Initv+0xb0>)
 8006394:	2200      	movs	r2, #0
 8006396:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8006398:	4b18      	ldr	r3, [pc, #96]	@ (80063fc <_ZL12MX_SPI3_Initv+0xb0>)
 800639a:	2200      	movs	r2, #0
 800639c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800639e:	4b17      	ldr	r3, [pc, #92]	@ (80063fc <_ZL12MX_SPI3_Initv+0xb0>)
 80063a0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80063a4:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80063a6:	4b15      	ldr	r3, [pc, #84]	@ (80063fc <_ZL12MX_SPI3_Initv+0xb0>)
 80063a8:	2200      	movs	r2, #0
 80063aa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80063ac:	4b13      	ldr	r3, [pc, #76]	@ (80063fc <_ZL12MX_SPI3_Initv+0xb0>)
 80063ae:	2200      	movs	r2, #0
 80063b0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80063b2:	4b12      	ldr	r3, [pc, #72]	@ (80063fc <_ZL12MX_SPI3_Initv+0xb0>)
 80063b4:	2200      	movs	r2, #0
 80063b6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80063b8:	4b10      	ldr	r3, [pc, #64]	@ (80063fc <_ZL12MX_SPI3_Initv+0xb0>)
 80063ba:	2200      	movs	r2, #0
 80063bc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80063be:	4b0f      	ldr	r3, [pc, #60]	@ (80063fc <_ZL12MX_SPI3_Initv+0xb0>)
 80063c0:	2200      	movs	r2, #0
 80063c2:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80063c4:	4b0d      	ldr	r3, [pc, #52]	@ (80063fc <_ZL12MX_SPI3_Initv+0xb0>)
 80063c6:	2200      	movs	r2, #0
 80063c8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80063ca:	4b0c      	ldr	r3, [pc, #48]	@ (80063fc <_ZL12MX_SPI3_Initv+0xb0>)
 80063cc:	2200      	movs	r2, #0
 80063ce:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80063d0:	4b0a      	ldr	r3, [pc, #40]	@ (80063fc <_ZL12MX_SPI3_Initv+0xb0>)
 80063d2:	2200      	movs	r2, #0
 80063d4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80063d6:	4b09      	ldr	r3, [pc, #36]	@ (80063fc <_ZL12MX_SPI3_Initv+0xb0>)
 80063d8:	2200      	movs	r2, #0
 80063da:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80063dc:	4807      	ldr	r0, [pc, #28]	@ (80063fc <_ZL12MX_SPI3_Initv+0xb0>)
 80063de:	f00b fe4f 	bl	8012080 <HAL_SPI_Init>
 80063e2:	4603      	mov	r3, r0
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	bf14      	ite	ne
 80063e8:	2301      	movne	r3, #1
 80063ea:	2300      	moveq	r3, #0
 80063ec:	b2db      	uxtb	r3, r3
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d001      	beq.n	80063f6 <_ZL12MX_SPI3_Initv+0xaa>
  {
    Error_Handler();
 80063f2:	f000 ffab 	bl	800734c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80063f6:	bf00      	nop
 80063f8:	bd80      	pop	{r7, pc}
 80063fa:	bf00      	nop
 80063fc:	240035c4 	.word	0x240035c4
 8006400:	40003c00 	.word	0x40003c00

08006404 <_ZL12MX_SPI4_Initv>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8006404:	b580      	push	{r7, lr}
 8006406:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8006408:	4b27      	ldr	r3, [pc, #156]	@ (80064a8 <_ZL12MX_SPI4_Initv+0xa4>)
 800640a:	4a28      	ldr	r2, [pc, #160]	@ (80064ac <_ZL12MX_SPI4_Initv+0xa8>)
 800640c:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_SLAVE;
 800640e:	4b26      	ldr	r3, [pc, #152]	@ (80064a8 <_ZL12MX_SPI4_Initv+0xa4>)
 8006410:	2200      	movs	r2, #0
 8006412:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8006414:	4b24      	ldr	r3, [pc, #144]	@ (80064a8 <_ZL12MX_SPI4_Initv+0xa4>)
 8006416:	2200      	movs	r2, #0
 8006418:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 800641a:	4b23      	ldr	r3, [pc, #140]	@ (80064a8 <_ZL12MX_SPI4_Initv+0xa4>)
 800641c:	2207      	movs	r2, #7
 800641e:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006420:	4b21      	ldr	r3, [pc, #132]	@ (80064a8 <_ZL12MX_SPI4_Initv+0xa4>)
 8006422:	2200      	movs	r2, #0
 8006424:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006426:	4b20      	ldr	r3, [pc, #128]	@ (80064a8 <_ZL12MX_SPI4_Initv+0xa4>)
 8006428:	2200      	movs	r2, #0
 800642a:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 800642c:	4b1e      	ldr	r3, [pc, #120]	@ (80064a8 <_ZL12MX_SPI4_Initv+0xa4>)
 800642e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8006432:	619a      	str	r2, [r3, #24]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006434:	4b1c      	ldr	r3, [pc, #112]	@ (80064a8 <_ZL12MX_SPI4_Initv+0xa4>)
 8006436:	2200      	movs	r2, #0
 8006438:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800643a:	4b1b      	ldr	r3, [pc, #108]	@ (80064a8 <_ZL12MX_SPI4_Initv+0xa4>)
 800643c:	2200      	movs	r2, #0
 800643e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006440:	4b19      	ldr	r3, [pc, #100]	@ (80064a8 <_ZL12MX_SPI4_Initv+0xa4>)
 8006442:	2200      	movs	r2, #0
 8006444:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8006446:	4b18      	ldr	r3, [pc, #96]	@ (80064a8 <_ZL12MX_SPI4_Initv+0xa4>)
 8006448:	2200      	movs	r2, #0
 800644a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800644c:	4b16      	ldr	r3, [pc, #88]	@ (80064a8 <_ZL12MX_SPI4_Initv+0xa4>)
 800644e:	2200      	movs	r2, #0
 8006450:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8006452:	4b15      	ldr	r3, [pc, #84]	@ (80064a8 <_ZL12MX_SPI4_Initv+0xa4>)
 8006454:	2200      	movs	r2, #0
 8006456:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8006458:	4b13      	ldr	r3, [pc, #76]	@ (80064a8 <_ZL12MX_SPI4_Initv+0xa4>)
 800645a:	2200      	movs	r2, #0
 800645c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800645e:	4b12      	ldr	r3, [pc, #72]	@ (80064a8 <_ZL12MX_SPI4_Initv+0xa4>)
 8006460:	2200      	movs	r2, #0
 8006462:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8006464:	4b10      	ldr	r3, [pc, #64]	@ (80064a8 <_ZL12MX_SPI4_Initv+0xa4>)
 8006466:	2200      	movs	r2, #0
 8006468:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800646a:	4b0f      	ldr	r3, [pc, #60]	@ (80064a8 <_ZL12MX_SPI4_Initv+0xa4>)
 800646c:	2200      	movs	r2, #0
 800646e:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8006470:	4b0d      	ldr	r3, [pc, #52]	@ (80064a8 <_ZL12MX_SPI4_Initv+0xa4>)
 8006472:	2200      	movs	r2, #0
 8006474:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8006476:	4b0c      	ldr	r3, [pc, #48]	@ (80064a8 <_ZL12MX_SPI4_Initv+0xa4>)
 8006478:	2200      	movs	r2, #0
 800647a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800647c:	4b0a      	ldr	r3, [pc, #40]	@ (80064a8 <_ZL12MX_SPI4_Initv+0xa4>)
 800647e:	2200      	movs	r2, #0
 8006480:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8006482:	4b09      	ldr	r3, [pc, #36]	@ (80064a8 <_ZL12MX_SPI4_Initv+0xa4>)
 8006484:	2200      	movs	r2, #0
 8006486:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8006488:	4807      	ldr	r0, [pc, #28]	@ (80064a8 <_ZL12MX_SPI4_Initv+0xa4>)
 800648a:	f00b fdf9 	bl	8012080 <HAL_SPI_Init>
 800648e:	4603      	mov	r3, r0
 8006490:	2b00      	cmp	r3, #0
 8006492:	bf14      	ite	ne
 8006494:	2301      	movne	r3, #1
 8006496:	2300      	moveq	r3, #0
 8006498:	b2db      	uxtb	r3, r3
 800649a:	2b00      	cmp	r3, #0
 800649c:	d001      	beq.n	80064a2 <_ZL12MX_SPI4_Initv+0x9e>
  {
    Error_Handler();
 800649e:	f000 ff55 	bl	800734c <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 80064a2:	bf00      	nop
 80064a4:	bd80      	pop	{r7, pc}
 80064a6:	bf00      	nop
 80064a8:	2400364c 	.word	0x2400364c
 80064ac:	40013400 	.word	0x40013400

080064b0 <_ZL12MX_SPI5_Initv>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 80064b4:	4b2a      	ldr	r3, [pc, #168]	@ (8006560 <_ZL12MX_SPI5_Initv+0xb0>)
 80064b6:	4a2b      	ldr	r2, [pc, #172]	@ (8006564 <_ZL12MX_SPI5_Initv+0xb4>)
 80064b8:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80064ba:	4b29      	ldr	r3, [pc, #164]	@ (8006560 <_ZL12MX_SPI5_Initv+0xb0>)
 80064bc:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80064c0:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80064c2:	4b27      	ldr	r3, [pc, #156]	@ (8006560 <_ZL12MX_SPI5_Initv+0xb0>)
 80064c4:	2200      	movs	r2, #0
 80064c6:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80064c8:	4b25      	ldr	r3, [pc, #148]	@ (8006560 <_ZL12MX_SPI5_Initv+0xb0>)
 80064ca:	2207      	movs	r2, #7
 80064cc:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80064ce:	4b24      	ldr	r3, [pc, #144]	@ (8006560 <_ZL12MX_SPI5_Initv+0xb0>)
 80064d0:	2200      	movs	r2, #0
 80064d2:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80064d4:	4b22      	ldr	r3, [pc, #136]	@ (8006560 <_ZL12MX_SPI5_Initv+0xb0>)
 80064d6:	2200      	movs	r2, #0
 80064d8:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80064da:	4b21      	ldr	r3, [pc, #132]	@ (8006560 <_ZL12MX_SPI5_Initv+0xb0>)
 80064dc:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80064e0:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80064e2:	4b1f      	ldr	r3, [pc, #124]	@ (8006560 <_ZL12MX_SPI5_Initv+0xb0>)
 80064e4:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80064e8:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80064ea:	4b1d      	ldr	r3, [pc, #116]	@ (8006560 <_ZL12MX_SPI5_Initv+0xb0>)
 80064ec:	2200      	movs	r2, #0
 80064ee:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80064f0:	4b1b      	ldr	r3, [pc, #108]	@ (8006560 <_ZL12MX_SPI5_Initv+0xb0>)
 80064f2:	2200      	movs	r2, #0
 80064f4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80064f6:	4b1a      	ldr	r3, [pc, #104]	@ (8006560 <_ZL12MX_SPI5_Initv+0xb0>)
 80064f8:	2200      	movs	r2, #0
 80064fa:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 0x0;
 80064fc:	4b18      	ldr	r3, [pc, #96]	@ (8006560 <_ZL12MX_SPI5_Initv+0xb0>)
 80064fe:	2200      	movs	r2, #0
 8006500:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8006502:	4b17      	ldr	r3, [pc, #92]	@ (8006560 <_ZL12MX_SPI5_Initv+0xb0>)
 8006504:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8006508:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800650a:	4b15      	ldr	r3, [pc, #84]	@ (8006560 <_ZL12MX_SPI5_Initv+0xb0>)
 800650c:	2200      	movs	r2, #0
 800650e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8006510:	4b13      	ldr	r3, [pc, #76]	@ (8006560 <_ZL12MX_SPI5_Initv+0xb0>)
 8006512:	2200      	movs	r2, #0
 8006514:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8006516:	4b12      	ldr	r3, [pc, #72]	@ (8006560 <_ZL12MX_SPI5_Initv+0xb0>)
 8006518:	2200      	movs	r2, #0
 800651a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800651c:	4b10      	ldr	r3, [pc, #64]	@ (8006560 <_ZL12MX_SPI5_Initv+0xb0>)
 800651e:	2200      	movs	r2, #0
 8006520:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8006522:	4b0f      	ldr	r3, [pc, #60]	@ (8006560 <_ZL12MX_SPI5_Initv+0xb0>)
 8006524:	2200      	movs	r2, #0
 8006526:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8006528:	4b0d      	ldr	r3, [pc, #52]	@ (8006560 <_ZL12MX_SPI5_Initv+0xb0>)
 800652a:	2200      	movs	r2, #0
 800652c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800652e:	4b0c      	ldr	r3, [pc, #48]	@ (8006560 <_ZL12MX_SPI5_Initv+0xb0>)
 8006530:	2200      	movs	r2, #0
 8006532:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8006534:	4b0a      	ldr	r3, [pc, #40]	@ (8006560 <_ZL12MX_SPI5_Initv+0xb0>)
 8006536:	2200      	movs	r2, #0
 8006538:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800653a:	4b09      	ldr	r3, [pc, #36]	@ (8006560 <_ZL12MX_SPI5_Initv+0xb0>)
 800653c:	2200      	movs	r2, #0
 800653e:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8006540:	4807      	ldr	r0, [pc, #28]	@ (8006560 <_ZL12MX_SPI5_Initv+0xb0>)
 8006542:	f00b fd9d 	bl	8012080 <HAL_SPI_Init>
 8006546:	4603      	mov	r3, r0
 8006548:	2b00      	cmp	r3, #0
 800654a:	bf14      	ite	ne
 800654c:	2301      	movne	r3, #1
 800654e:	2300      	moveq	r3, #0
 8006550:	b2db      	uxtb	r3, r3
 8006552:	2b00      	cmp	r3, #0
 8006554:	d001      	beq.n	800655a <_ZL12MX_SPI5_Initv+0xaa>
  {
    Error_Handler();
 8006556:	f000 fef9 	bl	800734c <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 800655a:	bf00      	nop
 800655c:	bd80      	pop	{r7, pc}
 800655e:	bf00      	nop
 8006560:	240036d4 	.word	0x240036d4
 8006564:	40015000 	.word	0x40015000

08006568 <_ZL12MX_SPI6_Initv>:
  * @brief SPI6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI6_Init(void)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI6_Init 1 */

  /* USER CODE END SPI6_Init 1 */
  /* SPI6 parameter configuration*/
  hspi6.Instance = SPI6;
 800656c:	4b2a      	ldr	r3, [pc, #168]	@ (8006618 <_ZL12MX_SPI6_Initv+0xb0>)
 800656e:	4a2b      	ldr	r2, [pc, #172]	@ (800661c <_ZL12MX_SPI6_Initv+0xb4>)
 8006570:	601a      	str	r2, [r3, #0]
  hspi6.Init.Mode = SPI_MODE_MASTER;
 8006572:	4b29      	ldr	r3, [pc, #164]	@ (8006618 <_ZL12MX_SPI6_Initv+0xb0>)
 8006574:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8006578:	605a      	str	r2, [r3, #4]
  hspi6.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 800657a:	4b27      	ldr	r3, [pc, #156]	@ (8006618 <_ZL12MX_SPI6_Initv+0xb0>)
 800657c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006580:	609a      	str	r2, [r3, #8]
  hspi6.Init.DataSize = SPI_DATASIZE_8BIT;
 8006582:	4b25      	ldr	r3, [pc, #148]	@ (8006618 <_ZL12MX_SPI6_Initv+0xb0>)
 8006584:	2207      	movs	r2, #7
 8006586:	60da      	str	r2, [r3, #12]
  hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006588:	4b23      	ldr	r3, [pc, #140]	@ (8006618 <_ZL12MX_SPI6_Initv+0xb0>)
 800658a:	2200      	movs	r2, #0
 800658c:	611a      	str	r2, [r3, #16]
  hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 800658e:	4b22      	ldr	r3, [pc, #136]	@ (8006618 <_ZL12MX_SPI6_Initv+0xb0>)
 8006590:	2200      	movs	r2, #0
 8006592:	615a      	str	r2, [r3, #20]
  hspi6.Init.NSS = SPI_NSS_SOFT;
 8006594:	4b20      	ldr	r3, [pc, #128]	@ (8006618 <_ZL12MX_SPI6_Initv+0xb0>)
 8006596:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800659a:	619a      	str	r2, [r3, #24]
  hspi6.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800659c:	4b1e      	ldr	r3, [pc, #120]	@ (8006618 <_ZL12MX_SPI6_Initv+0xb0>)
 800659e:	f04f 42e0 	mov.w	r2, #1879048192	@ 0x70000000
 80065a2:	61da      	str	r2, [r3, #28]
  hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80065a4:	4b1c      	ldr	r3, [pc, #112]	@ (8006618 <_ZL12MX_SPI6_Initv+0xb0>)
 80065a6:	2200      	movs	r2, #0
 80065a8:	621a      	str	r2, [r3, #32]
  hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 80065aa:	4b1b      	ldr	r3, [pc, #108]	@ (8006618 <_ZL12MX_SPI6_Initv+0xb0>)
 80065ac:	2200      	movs	r2, #0
 80065ae:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80065b0:	4b19      	ldr	r3, [pc, #100]	@ (8006618 <_ZL12MX_SPI6_Initv+0xb0>)
 80065b2:	2200      	movs	r2, #0
 80065b4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi6.Init.CRCPolynomial = 0x0;
 80065b6:	4b18      	ldr	r3, [pc, #96]	@ (8006618 <_ZL12MX_SPI6_Initv+0xb0>)
 80065b8:	2200      	movs	r2, #0
 80065ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi6.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80065bc:	4b16      	ldr	r3, [pc, #88]	@ (8006618 <_ZL12MX_SPI6_Initv+0xb0>)
 80065be:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80065c2:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi6.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80065c4:	4b14      	ldr	r3, [pc, #80]	@ (8006618 <_ZL12MX_SPI6_Initv+0xb0>)
 80065c6:	2200      	movs	r2, #0
 80065c8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi6.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80065ca:	4b13      	ldr	r3, [pc, #76]	@ (8006618 <_ZL12MX_SPI6_Initv+0xb0>)
 80065cc:	2200      	movs	r2, #0
 80065ce:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi6.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80065d0:	4b11      	ldr	r3, [pc, #68]	@ (8006618 <_ZL12MX_SPI6_Initv+0xb0>)
 80065d2:	2200      	movs	r2, #0
 80065d4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi6.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80065d6:	4b10      	ldr	r3, [pc, #64]	@ (8006618 <_ZL12MX_SPI6_Initv+0xb0>)
 80065d8:	2200      	movs	r2, #0
 80065da:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi6.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80065dc:	4b0e      	ldr	r3, [pc, #56]	@ (8006618 <_ZL12MX_SPI6_Initv+0xb0>)
 80065de:	2200      	movs	r2, #0
 80065e0:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi6.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80065e2:	4b0d      	ldr	r3, [pc, #52]	@ (8006618 <_ZL12MX_SPI6_Initv+0xb0>)
 80065e4:	2200      	movs	r2, #0
 80065e6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi6.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80065e8:	4b0b      	ldr	r3, [pc, #44]	@ (8006618 <_ZL12MX_SPI6_Initv+0xb0>)
 80065ea:	2200      	movs	r2, #0
 80065ec:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi6.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80065ee:	4b0a      	ldr	r3, [pc, #40]	@ (8006618 <_ZL12MX_SPI6_Initv+0xb0>)
 80065f0:	2200      	movs	r2, #0
 80065f2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi6.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80065f4:	4b08      	ldr	r3, [pc, #32]	@ (8006618 <_ZL12MX_SPI6_Initv+0xb0>)
 80065f6:	2200      	movs	r2, #0
 80065f8:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi6) != HAL_OK)
 80065fa:	4807      	ldr	r0, [pc, #28]	@ (8006618 <_ZL12MX_SPI6_Initv+0xb0>)
 80065fc:	f00b fd40 	bl	8012080 <HAL_SPI_Init>
 8006600:	4603      	mov	r3, r0
 8006602:	2b00      	cmp	r3, #0
 8006604:	bf14      	ite	ne
 8006606:	2301      	movne	r3, #1
 8006608:	2300      	moveq	r3, #0
 800660a:	b2db      	uxtb	r3, r3
 800660c:	2b00      	cmp	r3, #0
 800660e:	d001      	beq.n	8006614 <_ZL12MX_SPI6_Initv+0xac>
  {
    Error_Handler();
 8006610:	f000 fe9c 	bl	800734c <Error_Handler>
  }
  /* USER CODE BEGIN SPI6_Init 2 */

  /* USER CODE END SPI6_Init 2 */

}
 8006614:	bf00      	nop
 8006616:	bd80      	pop	{r7, pc}
 8006618:	2400375c 	.word	0x2400375c
 800661c:	58001400 	.word	0x58001400

08006620 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b088      	sub	sp, #32
 8006624:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006626:	f107 0310 	add.w	r3, r7, #16
 800662a:	2200      	movs	r2, #0
 800662c:	601a      	str	r2, [r3, #0]
 800662e:	605a      	str	r2, [r3, #4]
 8006630:	609a      	str	r2, [r3, #8]
 8006632:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006634:	1d3b      	adds	r3, r7, #4
 8006636:	2200      	movs	r2, #0
 8006638:	601a      	str	r2, [r3, #0]
 800663a:	605a      	str	r2, [r3, #4]
 800663c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800663e:	4b25      	ldr	r3, [pc, #148]	@ (80066d4 <_ZL12MX_TIM2_Initv+0xb4>)
 8006640:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8006644:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 240-1;
 8006646:	4b23      	ldr	r3, [pc, #140]	@ (80066d4 <_ZL12MX_TIM2_Initv+0xb4>)
 8006648:	22ef      	movs	r2, #239	@ 0xef
 800664a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800664c:	4b21      	ldr	r3, [pc, #132]	@ (80066d4 <_ZL12MX_TIM2_Initv+0xb4>)
 800664e:	2200      	movs	r2, #0
 8006650:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8006652:	4b20      	ldr	r3, [pc, #128]	@ (80066d4 <_ZL12MX_TIM2_Initv+0xb4>)
 8006654:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8006658:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800665a:	4b1e      	ldr	r3, [pc, #120]	@ (80066d4 <_ZL12MX_TIM2_Initv+0xb4>)
 800665c:	2200      	movs	r2, #0
 800665e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006660:	4b1c      	ldr	r3, [pc, #112]	@ (80066d4 <_ZL12MX_TIM2_Initv+0xb4>)
 8006662:	2200      	movs	r2, #0
 8006664:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8006666:	481b      	ldr	r0, [pc, #108]	@ (80066d4 <_ZL12MX_TIM2_Initv+0xb4>)
 8006668:	f00c fe63 	bl	8013332 <HAL_TIM_Base_Init>
 800666c:	4603      	mov	r3, r0
 800666e:	2b00      	cmp	r3, #0
 8006670:	bf14      	ite	ne
 8006672:	2301      	movne	r3, #1
 8006674:	2300      	moveq	r3, #0
 8006676:	b2db      	uxtb	r3, r3
 8006678:	2b00      	cmp	r3, #0
 800667a:	d001      	beq.n	8006680 <_ZL12MX_TIM2_Initv+0x60>
  {
    Error_Handler();
 800667c:	f000 fe66 	bl	800734c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006680:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006684:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8006686:	f107 0310 	add.w	r3, r7, #16
 800668a:	4619      	mov	r1, r3
 800668c:	4811      	ldr	r0, [pc, #68]	@ (80066d4 <_ZL12MX_TIM2_Initv+0xb4>)
 800668e:	f00d f897 	bl	80137c0 <HAL_TIM_ConfigClockSource>
 8006692:	4603      	mov	r3, r0
 8006694:	2b00      	cmp	r3, #0
 8006696:	bf14      	ite	ne
 8006698:	2301      	movne	r3, #1
 800669a:	2300      	moveq	r3, #0
 800669c:	b2db      	uxtb	r3, r3
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d001      	beq.n	80066a6 <_ZL12MX_TIM2_Initv+0x86>
  {
    Error_Handler();
 80066a2:	f000 fe53 	bl	800734c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80066a6:	2320      	movs	r3, #32
 80066a8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80066aa:	2300      	movs	r3, #0
 80066ac:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80066ae:	1d3b      	adds	r3, r7, #4
 80066b0:	4619      	mov	r1, r3
 80066b2:	4808      	ldr	r0, [pc, #32]	@ (80066d4 <_ZL12MX_TIM2_Initv+0xb4>)
 80066b4:	f00d fae2 	bl	8013c7c <HAL_TIMEx_MasterConfigSynchronization>
 80066b8:	4603      	mov	r3, r0
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	bf14      	ite	ne
 80066be:	2301      	movne	r3, #1
 80066c0:	2300      	moveq	r3, #0
 80066c2:	b2db      	uxtb	r3, r3
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d001      	beq.n	80066cc <_ZL12MX_TIM2_Initv+0xac>
  {
    Error_Handler();
 80066c8:	f000 fe40 	bl	800734c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80066cc:	bf00      	nop
 80066ce:	3720      	adds	r7, #32
 80066d0:	46bd      	mov	sp, r7
 80066d2:	bd80      	pop	{r7, pc}
 80066d4:	24003a3c 	.word	0x24003a3c

080066d8 <_ZL12MX_TIM8_Initv>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b088      	sub	sp, #32
 80066dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80066de:	f107 0310 	add.w	r3, r7, #16
 80066e2:	2200      	movs	r2, #0
 80066e4:	601a      	str	r2, [r3, #0]
 80066e6:	605a      	str	r2, [r3, #4]
 80066e8:	609a      	str	r2, [r3, #8]
 80066ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80066ec:	1d3b      	adds	r3, r7, #4
 80066ee:	2200      	movs	r2, #0
 80066f0:	601a      	str	r2, [r3, #0]
 80066f2:	605a      	str	r2, [r3, #4]
 80066f4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80066f6:	4b27      	ldr	r3, [pc, #156]	@ (8006794 <_ZL12MX_TIM8_Initv+0xbc>)
 80066f8:	4a27      	ldr	r2, [pc, #156]	@ (8006798 <_ZL12MX_TIM8_Initv+0xc0>)
 80066fa:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 240 - 1;
 80066fc:	4b25      	ldr	r3, [pc, #148]	@ (8006794 <_ZL12MX_TIM8_Initv+0xbc>)
 80066fe:	22ef      	movs	r2, #239	@ 0xef
 8006700:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006702:	4b24      	ldr	r3, [pc, #144]	@ (8006794 <_ZL12MX_TIM8_Initv+0xbc>)
 8006704:	2200      	movs	r2, #0
 8006706:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 20-1;
 8006708:	4b22      	ldr	r3, [pc, #136]	@ (8006794 <_ZL12MX_TIM8_Initv+0xbc>)
 800670a:	2213      	movs	r2, #19
 800670c:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800670e:	4b21      	ldr	r3, [pc, #132]	@ (8006794 <_ZL12MX_TIM8_Initv+0xbc>)
 8006710:	2200      	movs	r2, #0
 8006712:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8006714:	4b1f      	ldr	r3, [pc, #124]	@ (8006794 <_ZL12MX_TIM8_Initv+0xbc>)
 8006716:	2200      	movs	r2, #0
 8006718:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800671a:	4b1e      	ldr	r3, [pc, #120]	@ (8006794 <_ZL12MX_TIM8_Initv+0xbc>)
 800671c:	2200      	movs	r2, #0
 800671e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8006720:	481c      	ldr	r0, [pc, #112]	@ (8006794 <_ZL12MX_TIM8_Initv+0xbc>)
 8006722:	f00c fe06 	bl	8013332 <HAL_TIM_Base_Init>
 8006726:	4603      	mov	r3, r0
 8006728:	2b00      	cmp	r3, #0
 800672a:	bf14      	ite	ne
 800672c:	2301      	movne	r3, #1
 800672e:	2300      	moveq	r3, #0
 8006730:	b2db      	uxtb	r3, r3
 8006732:	2b00      	cmp	r3, #0
 8006734:	d001      	beq.n	800673a <_ZL12MX_TIM8_Initv+0x62>
  {
    Error_Handler();
 8006736:	f000 fe09 	bl	800734c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800673a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800673e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8006740:	f107 0310 	add.w	r3, r7, #16
 8006744:	4619      	mov	r1, r3
 8006746:	4813      	ldr	r0, [pc, #76]	@ (8006794 <_ZL12MX_TIM8_Initv+0xbc>)
 8006748:	f00d f83a 	bl	80137c0 <HAL_TIM_ConfigClockSource>
 800674c:	4603      	mov	r3, r0
 800674e:	2b00      	cmp	r3, #0
 8006750:	bf14      	ite	ne
 8006752:	2301      	movne	r3, #1
 8006754:	2300      	moveq	r3, #0
 8006756:	b2db      	uxtb	r3, r3
 8006758:	2b00      	cmp	r3, #0
 800675a:	d001      	beq.n	8006760 <_ZL12MX_TIM8_Initv+0x88>
  {
    Error_Handler();
 800675c:	f000 fdf6 	bl	800734c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8006760:	2320      	movs	r3, #32
 8006762:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8006764:	2300      	movs	r3, #0
 8006766:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006768:	2300      	movs	r3, #0
 800676a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800676c:	1d3b      	adds	r3, r7, #4
 800676e:	4619      	mov	r1, r3
 8006770:	4808      	ldr	r0, [pc, #32]	@ (8006794 <_ZL12MX_TIM8_Initv+0xbc>)
 8006772:	f00d fa83 	bl	8013c7c <HAL_TIMEx_MasterConfigSynchronization>
 8006776:	4603      	mov	r3, r0
 8006778:	2b00      	cmp	r3, #0
 800677a:	bf14      	ite	ne
 800677c:	2301      	movne	r3, #1
 800677e:	2300      	moveq	r3, #0
 8006780:	b2db      	uxtb	r3, r3
 8006782:	2b00      	cmp	r3, #0
 8006784:	d001      	beq.n	800678a <_ZL12MX_TIM8_Initv+0xb2>
  {
    Error_Handler();
 8006786:	f000 fde1 	bl	800734c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800678a:	bf00      	nop
 800678c:	3720      	adds	r7, #32
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}
 8006792:	bf00      	nop
 8006794:	24003a88 	.word	0x24003a88
 8006798:	40010400 	.word	0x40010400

0800679c <_ZL13MX_TIM15_Initv>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b088      	sub	sp, #32
 80067a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80067a2:	f107 0310 	add.w	r3, r7, #16
 80067a6:	2200      	movs	r2, #0
 80067a8:	601a      	str	r2, [r3, #0]
 80067aa:	605a      	str	r2, [r3, #4]
 80067ac:	609a      	str	r2, [r3, #8]
 80067ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80067b0:	1d3b      	adds	r3, r7, #4
 80067b2:	2200      	movs	r2, #0
 80067b4:	601a      	str	r2, [r3, #0]
 80067b6:	605a      	str	r2, [r3, #4]
 80067b8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80067ba:	4b26      	ldr	r3, [pc, #152]	@ (8006854 <_ZL13MX_TIM15_Initv+0xb8>)
 80067bc:	4a26      	ldr	r2, [pc, #152]	@ (8006858 <_ZL13MX_TIM15_Initv+0xbc>)
 80067be:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 24000 - 1;
 80067c0:	4b24      	ldr	r3, [pc, #144]	@ (8006854 <_ZL13MX_TIM15_Initv+0xb8>)
 80067c2:	f645 52bf 	movw	r2, #23999	@ 0x5dbf
 80067c6:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80067c8:	4b22      	ldr	r3, [pc, #136]	@ (8006854 <_ZL13MX_TIM15_Initv+0xb8>)
 80067ca:	2200      	movs	r2, #0
 80067cc:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 100 - 1;
 80067ce:	4b21      	ldr	r3, [pc, #132]	@ (8006854 <_ZL13MX_TIM15_Initv+0xb8>)
 80067d0:	2263      	movs	r2, #99	@ 0x63
 80067d2:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80067d4:	4b1f      	ldr	r3, [pc, #124]	@ (8006854 <_ZL13MX_TIM15_Initv+0xb8>)
 80067d6:	2200      	movs	r2, #0
 80067d8:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80067da:	4b1e      	ldr	r3, [pc, #120]	@ (8006854 <_ZL13MX_TIM15_Initv+0xb8>)
 80067dc:	2200      	movs	r2, #0
 80067de:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80067e0:	4b1c      	ldr	r3, [pc, #112]	@ (8006854 <_ZL13MX_TIM15_Initv+0xb8>)
 80067e2:	2200      	movs	r2, #0
 80067e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80067e6:	481b      	ldr	r0, [pc, #108]	@ (8006854 <_ZL13MX_TIM15_Initv+0xb8>)
 80067e8:	f00c fda3 	bl	8013332 <HAL_TIM_Base_Init>
 80067ec:	4603      	mov	r3, r0
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	bf14      	ite	ne
 80067f2:	2301      	movne	r3, #1
 80067f4:	2300      	moveq	r3, #0
 80067f6:	b2db      	uxtb	r3, r3
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d001      	beq.n	8006800 <_ZL13MX_TIM15_Initv+0x64>
  {
    Error_Handler();
 80067fc:	f000 fda6 	bl	800734c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006800:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006804:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8006806:	f107 0310 	add.w	r3, r7, #16
 800680a:	4619      	mov	r1, r3
 800680c:	4811      	ldr	r0, [pc, #68]	@ (8006854 <_ZL13MX_TIM15_Initv+0xb8>)
 800680e:	f00c ffd7 	bl	80137c0 <HAL_TIM_ConfigClockSource>
 8006812:	4603      	mov	r3, r0
 8006814:	2b00      	cmp	r3, #0
 8006816:	bf14      	ite	ne
 8006818:	2301      	movne	r3, #1
 800681a:	2300      	moveq	r3, #0
 800681c:	b2db      	uxtb	r3, r3
 800681e:	2b00      	cmp	r3, #0
 8006820:	d001      	beq.n	8006826 <_ZL13MX_TIM15_Initv+0x8a>
  {
    Error_Handler();
 8006822:	f000 fd93 	bl	800734c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006826:	2300      	movs	r3, #0
 8006828:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800682a:	2300      	movs	r3, #0
 800682c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 800682e:	1d3b      	adds	r3, r7, #4
 8006830:	4619      	mov	r1, r3
 8006832:	4808      	ldr	r0, [pc, #32]	@ (8006854 <_ZL13MX_TIM15_Initv+0xb8>)
 8006834:	f00d fa22 	bl	8013c7c <HAL_TIMEx_MasterConfigSynchronization>
 8006838:	4603      	mov	r3, r0
 800683a:	2b00      	cmp	r3, #0
 800683c:	bf14      	ite	ne
 800683e:	2301      	movne	r3, #1
 8006840:	2300      	moveq	r3, #0
 8006842:	b2db      	uxtb	r3, r3
 8006844:	2b00      	cmp	r3, #0
 8006846:	d001      	beq.n	800684c <_ZL13MX_TIM15_Initv+0xb0>
  {
    Error_Handler();
 8006848:	f000 fd80 	bl	800734c <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 800684c:	bf00      	nop
 800684e:	3720      	adds	r7, #32
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}
 8006854:	24003ad4 	.word	0x24003ad4
 8006858:	40014000 	.word	0x40014000

0800685c <_ZL22MX_USB_OTG_FS_PCD_Initv>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8006860:	4b17      	ldr	r3, [pc, #92]	@ (80068c0 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 8006862:	4a18      	ldr	r2, [pc, #96]	@ (80068c4 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x68>)
 8006864:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8006866:	4b16      	ldr	r3, [pc, #88]	@ (80068c0 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 8006868:	2209      	movs	r2, #9
 800686a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800686c:	4b14      	ldr	r3, [pc, #80]	@ (80068c0 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 800686e:	2202      	movs	r2, #2
 8006870:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8006872:	4b13      	ldr	r3, [pc, #76]	@ (80068c0 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 8006874:	2200      	movs	r2, #0
 8006876:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8006878:	4b11      	ldr	r3, [pc, #68]	@ (80068c0 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 800687a:	2202      	movs	r2, #2
 800687c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800687e:	4b10      	ldr	r3, [pc, #64]	@ (80068c0 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 8006880:	2200      	movs	r2, #0
 8006882:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8006884:	4b0e      	ldr	r3, [pc, #56]	@ (80068c0 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 8006886:	2200      	movs	r2, #0
 8006888:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800688a:	4b0d      	ldr	r3, [pc, #52]	@ (80068c0 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 800688c:	2200      	movs	r2, #0
 800688e:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8006890:	4b0b      	ldr	r3, [pc, #44]	@ (80068c0 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 8006892:	2200      	movs	r2, #0
 8006894:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8006896:	4b0a      	ldr	r3, [pc, #40]	@ (80068c0 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 8006898:	2200      	movs	r2, #0
 800689a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800689c:	4b08      	ldr	r3, [pc, #32]	@ (80068c0 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 800689e:	2200      	movs	r2, #0
 80068a0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80068a2:	4807      	ldr	r0, [pc, #28]	@ (80068c0 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 80068a4:	f007 fd4c 	bl	800e340 <HAL_PCD_Init>
 80068a8:	4603      	mov	r3, r0
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	bf14      	ite	ne
 80068ae:	2301      	movne	r3, #1
 80068b0:	2300      	moveq	r3, #0
 80068b2:	b2db      	uxtb	r3, r3
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d001      	beq.n	80068bc <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>
  {
    Error_Handler();
 80068b8:	f000 fd48 	bl	800734c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80068bc:	bf00      	nop
 80068be:	bd80      	pop	{r7, pc}
 80068c0:	24003b20 	.word	0x24003b20
 80068c4:	40080000 	.word	0x40080000

080068c8 <_ZL12MX_BDMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_BDMA_Init(void)
{
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b082      	sub	sp, #8
 80068cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_BDMA_CLK_ENABLE();
 80068ce:	4b0d      	ldr	r3, [pc, #52]	@ (8006904 <_ZL12MX_BDMA_Initv+0x3c>)
 80068d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80068d4:	4a0b      	ldr	r2, [pc, #44]	@ (8006904 <_ZL12MX_BDMA_Initv+0x3c>)
 80068d6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80068da:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80068de:	4b09      	ldr	r3, [pc, #36]	@ (8006904 <_ZL12MX_BDMA_Initv+0x3c>)
 80068e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80068e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80068e8:	607b      	str	r3, [r7, #4]
 80068ea:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* BDMA_Channel0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BDMA_Channel0_IRQn, 5, 0);
 80068ec:	2200      	movs	r2, #0
 80068ee:	2105      	movs	r1, #5
 80068f0:	2081      	movs	r0, #129	@ 0x81
 80068f2:	f003 fbb1 	bl	800a058 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(BDMA_Channel0_IRQn);
 80068f6:	2081      	movs	r0, #129	@ 0x81
 80068f8:	f003 fbc8 	bl	800a08c <HAL_NVIC_EnableIRQ>

}
 80068fc:	bf00      	nop
 80068fe:	3708      	adds	r7, #8
 8006900:	46bd      	mov	sp, r7
 8006902:	bd80      	pop	{r7, pc}
 8006904:	58024400 	.word	0x58024400

08006908 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8006908:	b580      	push	{r7, lr}
 800690a:	b082      	sub	sp, #8
 800690c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800690e:	4b25      	ldr	r3, [pc, #148]	@ (80069a4 <_ZL11MX_DMA_Initv+0x9c>)
 8006910:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006914:	4a23      	ldr	r2, [pc, #140]	@ (80069a4 <_ZL11MX_DMA_Initv+0x9c>)
 8006916:	f043 0301 	orr.w	r3, r3, #1
 800691a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800691e:	4b21      	ldr	r3, [pc, #132]	@ (80069a4 <_ZL11MX_DMA_Initv+0x9c>)
 8006920:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006924:	f003 0301 	and.w	r3, r3, #1
 8006928:	607b      	str	r3, [r7, #4]
 800692a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 800692c:	2200      	movs	r2, #0
 800692e:	2105      	movs	r1, #5
 8006930:	200b      	movs	r0, #11
 8006932:	f003 fb91 	bl	800a058 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8006936:	200b      	movs	r0, #11
 8006938:	f003 fba8 	bl	800a08c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 800693c:	2200      	movs	r2, #0
 800693e:	2105      	movs	r1, #5
 8006940:	200c      	movs	r0, #12
 8006942:	f003 fb89 	bl	800a058 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8006946:	200c      	movs	r0, #12
 8006948:	f003 fba0 	bl	800a08c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 800694c:	2200      	movs	r2, #0
 800694e:	2105      	movs	r1, #5
 8006950:	200d      	movs	r0, #13
 8006952:	f003 fb81 	bl	800a058 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8006956:	200d      	movs	r0, #13
 8006958:	f003 fb98 	bl	800a08c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 800695c:	2200      	movs	r2, #0
 800695e:	2105      	movs	r1, #5
 8006960:	200e      	movs	r0, #14
 8006962:	f003 fb79 	bl	800a058 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8006966:	200e      	movs	r0, #14
 8006968:	f003 fb90 	bl	800a08c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 800696c:	2200      	movs	r2, #0
 800696e:	2105      	movs	r1, #5
 8006970:	200f      	movs	r0, #15
 8006972:	f003 fb71 	bl	800a058 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8006976:	200f      	movs	r0, #15
 8006978:	f003 fb88 	bl	800a08c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 800697c:	2200      	movs	r2, #0
 800697e:	2105      	movs	r1, #5
 8006980:	2010      	movs	r0, #16
 8006982:	f003 fb69 	bl	800a058 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8006986:	2010      	movs	r0, #16
 8006988:	f003 fb80 	bl	800a08c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 800698c:	2200      	movs	r2, #0
 800698e:	2105      	movs	r1, #5
 8006990:	2011      	movs	r0, #17
 8006992:	f003 fb61 	bl	800a058 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8006996:	2011      	movs	r0, #17
 8006998:	f003 fb78 	bl	800a08c <HAL_NVIC_EnableIRQ>

}
 800699c:	bf00      	nop
 800699e:	3708      	adds	r7, #8
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}
 80069a4:	58024400 	.word	0x58024400

080069a8 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80069a8:	b580      	push	{r7, lr}
 80069aa:	b08e      	sub	sp, #56	@ 0x38
 80069ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80069ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80069b2:	2200      	movs	r2, #0
 80069b4:	601a      	str	r2, [r3, #0]
 80069b6:	605a      	str	r2, [r3, #4]
 80069b8:	609a      	str	r2, [r3, #8]
 80069ba:	60da      	str	r2, [r3, #12]
 80069bc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80069be:	4bc1      	ldr	r3, [pc, #772]	@ (8006cc4 <_ZL12MX_GPIO_Initv+0x31c>)
 80069c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80069c4:	4abf      	ldr	r2, [pc, #764]	@ (8006cc4 <_ZL12MX_GPIO_Initv+0x31c>)
 80069c6:	f043 0310 	orr.w	r3, r3, #16
 80069ca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80069ce:	4bbd      	ldr	r3, [pc, #756]	@ (8006cc4 <_ZL12MX_GPIO_Initv+0x31c>)
 80069d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80069d4:	f003 0310 	and.w	r3, r3, #16
 80069d8:	623b      	str	r3, [r7, #32]
 80069da:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80069dc:	4bb9      	ldr	r3, [pc, #740]	@ (8006cc4 <_ZL12MX_GPIO_Initv+0x31c>)
 80069de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80069e2:	4ab8      	ldr	r2, [pc, #736]	@ (8006cc4 <_ZL12MX_GPIO_Initv+0x31c>)
 80069e4:	f043 0320 	orr.w	r3, r3, #32
 80069e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80069ec:	4bb5      	ldr	r3, [pc, #724]	@ (8006cc4 <_ZL12MX_GPIO_Initv+0x31c>)
 80069ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80069f2:	f003 0320 	and.w	r3, r3, #32
 80069f6:	61fb      	str	r3, [r7, #28]
 80069f8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80069fa:	4bb2      	ldr	r3, [pc, #712]	@ (8006cc4 <_ZL12MX_GPIO_Initv+0x31c>)
 80069fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006a00:	4ab0      	ldr	r2, [pc, #704]	@ (8006cc4 <_ZL12MX_GPIO_Initv+0x31c>)
 8006a02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a06:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006a0a:	4bae      	ldr	r3, [pc, #696]	@ (8006cc4 <_ZL12MX_GPIO_Initv+0x31c>)
 8006a0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006a10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a14:	61bb      	str	r3, [r7, #24]
 8006a16:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006a18:	4baa      	ldr	r3, [pc, #680]	@ (8006cc4 <_ZL12MX_GPIO_Initv+0x31c>)
 8006a1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006a1e:	4aa9      	ldr	r2, [pc, #676]	@ (8006cc4 <_ZL12MX_GPIO_Initv+0x31c>)
 8006a20:	f043 0304 	orr.w	r3, r3, #4
 8006a24:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006a28:	4ba6      	ldr	r3, [pc, #664]	@ (8006cc4 <_ZL12MX_GPIO_Initv+0x31c>)
 8006a2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006a2e:	f003 0304 	and.w	r3, r3, #4
 8006a32:	617b      	str	r3, [r7, #20]
 8006a34:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006a36:	4ba3      	ldr	r3, [pc, #652]	@ (8006cc4 <_ZL12MX_GPIO_Initv+0x31c>)
 8006a38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006a3c:	4aa1      	ldr	r2, [pc, #644]	@ (8006cc4 <_ZL12MX_GPIO_Initv+0x31c>)
 8006a3e:	f043 0301 	orr.w	r3, r3, #1
 8006a42:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006a46:	4b9f      	ldr	r3, [pc, #636]	@ (8006cc4 <_ZL12MX_GPIO_Initv+0x31c>)
 8006a48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006a4c:	f003 0301 	and.w	r3, r3, #1
 8006a50:	613b      	str	r3, [r7, #16]
 8006a52:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006a54:	4b9b      	ldr	r3, [pc, #620]	@ (8006cc4 <_ZL12MX_GPIO_Initv+0x31c>)
 8006a56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006a5a:	4a9a      	ldr	r2, [pc, #616]	@ (8006cc4 <_ZL12MX_GPIO_Initv+0x31c>)
 8006a5c:	f043 0302 	orr.w	r3, r3, #2
 8006a60:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006a64:	4b97      	ldr	r3, [pc, #604]	@ (8006cc4 <_ZL12MX_GPIO_Initv+0x31c>)
 8006a66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006a6a:	f003 0302 	and.w	r3, r3, #2
 8006a6e:	60fb      	str	r3, [r7, #12]
 8006a70:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8006a72:	4b94      	ldr	r3, [pc, #592]	@ (8006cc4 <_ZL12MX_GPIO_Initv+0x31c>)
 8006a74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006a78:	4a92      	ldr	r2, [pc, #584]	@ (8006cc4 <_ZL12MX_GPIO_Initv+0x31c>)
 8006a7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a7e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006a82:	4b90      	ldr	r3, [pc, #576]	@ (8006cc4 <_ZL12MX_GPIO_Initv+0x31c>)
 8006a84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006a88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a8c:	60bb      	str	r3, [r7, #8]
 8006a8e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006a90:	4b8c      	ldr	r3, [pc, #560]	@ (8006cc4 <_ZL12MX_GPIO_Initv+0x31c>)
 8006a92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006a96:	4a8b      	ldr	r2, [pc, #556]	@ (8006cc4 <_ZL12MX_GPIO_Initv+0x31c>)
 8006a98:	f043 0308 	orr.w	r3, r3, #8
 8006a9c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006aa0:	4b88      	ldr	r3, [pc, #544]	@ (8006cc4 <_ZL12MX_GPIO_Initv+0x31c>)
 8006aa2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006aa6:	f003 0308 	and.w	r3, r3, #8
 8006aaa:	607b      	str	r3, [r7, #4]
 8006aac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8006aae:	4b85      	ldr	r3, [pc, #532]	@ (8006cc4 <_ZL12MX_GPIO_Initv+0x31c>)
 8006ab0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006ab4:	4a83      	ldr	r2, [pc, #524]	@ (8006cc4 <_ZL12MX_GPIO_Initv+0x31c>)
 8006ab6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006aba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006abe:	4b81      	ldr	r3, [pc, #516]	@ (8006cc4 <_ZL12MX_GPIO_Initv+0x31c>)
 8006ac0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006ac4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ac8:	603b      	str	r3, [r7, #0]
 8006aca:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, INTERCONN_RESET_Pin|INTERCONN_REQ_Pin, GPIO_PIN_RESET);
 8006acc:	2200      	movs	r2, #0
 8006ace:	2105      	movs	r1, #5
 8006ad0:	487d      	ldr	r0, [pc, #500]	@ (8006cc8 <_ZL12MX_GPIO_Initv+0x320>)
 8006ad2:	f006 fb71 	bl	800d1b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, NS_FLASH_CS_4_Pin|EX_HEART_BEAT_Pin, GPIO_PIN_SET);
 8006ad6:	2201      	movs	r2, #1
 8006ad8:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8006adc:	487b      	ldr	r0, [pc, #492]	@ (8006ccc <_ZL12MX_GPIO_Initv+0x324>)
 8006ade:	f006 fb6b 	bl	800d1b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CODEC_NRST_GPIO_Port, CODEC_NRST_Pin, GPIO_PIN_SET);
 8006ae2:	2201      	movs	r2, #1
 8006ae4:	2120      	movs	r1, #32
 8006ae6:	487a      	ldr	r0, [pc, #488]	@ (8006cd0 <_ZL12MX_GPIO_Initv+0x328>)
 8006ae8:	f006 fb66 	bl	800d1b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NS_FLASH_CS_3_GPIO_Port, NS_FLASH_CS_3_Pin, GPIO_PIN_SET);
 8006aec:	2201      	movs	r2, #1
 8006aee:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8006af2:	4875      	ldr	r0, [pc, #468]	@ (8006cc8 <_ZL12MX_GPIO_Initv+0x320>)
 8006af4:	f006 fb60 	bl	800d1b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin|STATUS_LED_3_Pin, GPIO_PIN_SET);
 8006af8:	2201      	movs	r2, #1
 8006afa:	2103      	movs	r1, #3
 8006afc:	4875      	ldr	r0, [pc, #468]	@ (8006cd4 <_ZL12MX_GPIO_Initv+0x32c>)
 8006afe:	f006 fb5b 	bl	800d1b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin|STATUS_LED_1_Pin|NS_FLASH_CS_2_Pin, GPIO_PIN_SET);
 8006b02:	2201      	movs	r2, #1
 8006b04:	f44f 4183 	mov.w	r1, #16768	@ 0x4180
 8006b08:	4873      	ldr	r0, [pc, #460]	@ (8006cd8 <_ZL12MX_GPIO_Initv+0x330>)
 8006b0a:	f006 fb55 	bl	800d1b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NERVE_NET_ACK_GPIO_Port, NERVE_NET_ACK_Pin, GPIO_PIN_RESET);
 8006b0e:	2200      	movs	r2, #0
 8006b10:	2180      	movs	r1, #128	@ 0x80
 8006b12:	4872      	ldr	r0, [pc, #456]	@ (8006cdc <_ZL12MX_GPIO_Initv+0x334>)
 8006b14:	f006 fb50 	bl	800d1b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NS_FLASH_CS_1_GPIO_Port, NS_FLASH_CS_1_Pin, GPIO_PIN_SET);
 8006b18:	2201      	movs	r2, #1
 8006b1a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006b1e:	486f      	ldr	r0, [pc, #444]	@ (8006cdc <_ZL12MX_GPIO_Initv+0x334>)
 8006b20:	f006 fb4a 	bl	800d1b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, TIME_MARKER_1_Pin|TIME_MARKER_2_Pin|TIME_MARKER_3_Pin|TIME_MARKER_4_Pin, GPIO_PIN_RESET);
 8006b24:	2200      	movs	r2, #0
 8006b26:	210f      	movs	r1, #15
 8006b28:	486d      	ldr	r0, [pc, #436]	@ (8006ce0 <_ZL12MX_GPIO_Initv+0x338>)
 8006b2a:	f006 fb45 	bl	800d1b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SER_OUT_RCLK_GPIO_Port, SER_OUT_RCLK_Pin, GPIO_PIN_RESET);
 8006b2e:	2200      	movs	r2, #0
 8006b30:	2180      	movs	r1, #128	@ 0x80
 8006b32:	486c      	ldr	r0, [pc, #432]	@ (8006ce4 <_ZL12MX_GPIO_Initv+0x33c>)
 8006b34:	f006 fb40 	bl	800d1b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : INTERCONN_RESET_Pin INTERCONN_REQ_Pin */
  GPIO_InitStruct.Pin = INTERCONN_RESET_Pin|INTERCONN_REQ_Pin;
 8006b38:	2305      	movs	r3, #5
 8006b3a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006b3c:	2301      	movs	r3, #1
 8006b3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006b40:	2301      	movs	r3, #1
 8006b42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8006b44:	2301      	movs	r3, #1
 8006b46:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8006b48:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006b4c:	4619      	mov	r1, r3
 8006b4e:	485e      	ldr	r0, [pc, #376]	@ (8006cc8 <_ZL12MX_GPIO_Initv+0x320>)
 8006b50:	f006 f96a 	bl	800ce28 <HAL_GPIO_Init>

  /*Configure GPIO pin : INTERCONN_ACK_Pin */
  GPIO_InitStruct.Pin = INTERCONN_ACK_Pin;
 8006b54:	2302      	movs	r3, #2
 8006b56:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8006b58:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8006b5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006b5e:	2300      	movs	r3, #0
 8006b60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(INTERCONN_ACK_GPIO_Port, &GPIO_InitStruct);
 8006b62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006b66:	4619      	mov	r1, r3
 8006b68:	4857      	ldr	r0, [pc, #348]	@ (8006cc8 <_ZL12MX_GPIO_Initv+0x320>)
 8006b6a:	f006 f95d 	bl	800ce28 <HAL_GPIO_Init>

  /*Configure GPIO pin : NS_FLASH_CS_4_Pin */
  GPIO_InitStruct.Pin = NS_FLASH_CS_4_Pin;
 8006b6e:	2320      	movs	r3, #32
 8006b70:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006b72:	2301      	movs	r3, #1
 8006b74:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006b76:	2300      	movs	r3, #0
 8006b78:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8006b7a:	2301      	movs	r3, #1
 8006b7c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(NS_FLASH_CS_4_GPIO_Port, &GPIO_InitStruct);
 8006b7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006b82:	4619      	mov	r1, r3
 8006b84:	4851      	ldr	r0, [pc, #324]	@ (8006ccc <_ZL12MX_GPIO_Initv+0x324>)
 8006b86:	f006 f94f 	bl	800ce28 <HAL_GPIO_Init>

  /*Configure GPIO pin : CODEC_NRST_Pin */
  GPIO_InitStruct.Pin = CODEC_NRST_Pin;
 8006b8a:	2320      	movs	r3, #32
 8006b8c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006b8e:	2301      	movs	r3, #1
 8006b90:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006b92:	2301      	movs	r3, #1
 8006b94:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8006b96:	2301      	movs	r3, #1
 8006b98:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CODEC_NRST_GPIO_Port, &GPIO_InitStruct);
 8006b9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006b9e:	4619      	mov	r1, r3
 8006ba0:	484b      	ldr	r0, [pc, #300]	@ (8006cd0 <_ZL12MX_GPIO_Initv+0x328>)
 8006ba2:	f006 f941 	bl	800ce28 <HAL_GPIO_Init>

  /*Configure GPIO pin : NS_FLASH_CS_3_Pin */
  GPIO_InitStruct.Pin = NS_FLASH_CS_3_Pin;
 8006ba6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006baa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006bac:	2301      	movs	r3, #1
 8006bae:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(NS_FLASH_CS_3_GPIO_Port, &GPIO_InitStruct);
 8006bb8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006bbc:	4619      	mov	r1, r3
 8006bbe:	4842      	ldr	r0, [pc, #264]	@ (8006cc8 <_ZL12MX_GPIO_Initv+0x320>)
 8006bc0:	f006 f932 	bl	800ce28 <HAL_GPIO_Init>

  /*Configure GPIO pins : STATUS_LED_4_Pin STATUS_LED_3_Pin */
  GPIO_InitStruct.Pin = STATUS_LED_4_Pin|STATUS_LED_3_Pin;
 8006bc4:	2303      	movs	r3, #3
 8006bc6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8006bc8:	2311      	movs	r3, #17
 8006bca:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006bcc:	2300      	movs	r3, #0
 8006bce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8006bd4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006bd8:	4619      	mov	r1, r3
 8006bda:	483e      	ldr	r0, [pc, #248]	@ (8006cd4 <_ZL12MX_GPIO_Initv+0x32c>)
 8006bdc:	f006 f924 	bl	800ce28 <HAL_GPIO_Init>

  /*Configure GPIO pins : STATUS_LED_2_Pin STATUS_LED_1_Pin */
  GPIO_InitStruct.Pin = STATUS_LED_2_Pin|STATUS_LED_1_Pin;
 8006be0:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8006be4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8006be6:	2311      	movs	r3, #17
 8006be8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006bea:	2300      	movs	r3, #0
 8006bec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006bee:	2300      	movs	r3, #0
 8006bf0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006bf2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006bf6:	4619      	mov	r1, r3
 8006bf8:	4837      	ldr	r0, [pc, #220]	@ (8006cd8 <_ZL12MX_GPIO_Initv+0x330>)
 8006bfa:	f006 f915 	bl	800ce28 <HAL_GPIO_Init>

  /*Configure GPIO pin : NS_FLASH_CS_2_Pin */
  GPIO_InitStruct.Pin = NS_FLASH_CS_2_Pin;
 8006bfe:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8006c02:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006c04:	2301      	movs	r3, #1
 8006c06:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c08:	2300      	movs	r3, #0
 8006c0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(NS_FLASH_CS_2_GPIO_Port, &GPIO_InitStruct);
 8006c10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006c14:	4619      	mov	r1, r3
 8006c16:	4830      	ldr	r0, [pc, #192]	@ (8006cd8 <_ZL12MX_GPIO_Initv+0x330>)
 8006c18:	f006 f906 	bl	800ce28 <HAL_GPIO_Init>

  /*Configure GPIO pins : NERVE_NET_RESET_Pin NERVE_NET_REQ_Pin */
  GPIO_InitStruct.Pin = NERVE_NET_RESET_Pin|NERVE_NET_REQ_Pin;
 8006c1c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8006c20:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8006c22:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8006c26:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c28:	2300      	movs	r3, #0
 8006c2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006c2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006c30:	4619      	mov	r1, r3
 8006c32:	482d      	ldr	r0, [pc, #180]	@ (8006ce8 <_ZL12MX_GPIO_Initv+0x340>)
 8006c34:	f006 f8f8 	bl	800ce28 <HAL_GPIO_Init>

  /*Configure GPIO pins : NERVE_NET_ACK_Pin NS_FLASH_CS_1_Pin */
  GPIO_InitStruct.Pin = NERVE_NET_ACK_Pin|NS_FLASH_CS_1_Pin;
 8006c38:	f44f 6390 	mov.w	r3, #1152	@ 0x480
 8006c3c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006c3e:	2301      	movs	r3, #1
 8006c40:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c42:	2300      	movs	r3, #0
 8006c44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8006c46:	2301      	movs	r3, #1
 8006c48:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8006c4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006c4e:	4619      	mov	r1, r3
 8006c50:	4822      	ldr	r0, [pc, #136]	@ (8006cdc <_ZL12MX_GPIO_Initv+0x334>)
 8006c52:	f006 f8e9 	bl	800ce28 <HAL_GPIO_Init>

  /*Configure GPIO pin : EX_HEART_BEAT_Pin */
  GPIO_InitStruct.Pin = EX_HEART_BEAT_Pin;
 8006c56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006c5a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8006c5c:	2311      	movs	r3, #17
 8006c5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c60:	2300      	movs	r3, #0
 8006c62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006c64:	2300      	movs	r3, #0
 8006c66:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(EX_HEART_BEAT_GPIO_Port, &GPIO_InitStruct);
 8006c68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006c6c:	4619      	mov	r1, r3
 8006c6e:	4817      	ldr	r0, [pc, #92]	@ (8006ccc <_ZL12MX_GPIO_Initv+0x324>)
 8006c70:	f006 f8da 	bl	800ce28 <HAL_GPIO_Init>

  /*Configure GPIO pins : TIME_MARKER_1_Pin TIME_MARKER_2_Pin TIME_MARKER_4_Pin */
  GPIO_InitStruct.Pin = TIME_MARKER_1_Pin|TIME_MARKER_2_Pin|TIME_MARKER_4_Pin;
 8006c74:	230b      	movs	r3, #11
 8006c76:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006c78:	2301      	movs	r3, #1
 8006c7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006c80:	2302      	movs	r3, #2
 8006c82:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006c84:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006c88:	4619      	mov	r1, r3
 8006c8a:	4815      	ldr	r0, [pc, #84]	@ (8006ce0 <_ZL12MX_GPIO_Initv+0x338>)
 8006c8c:	f006 f8cc 	bl	800ce28 <HAL_GPIO_Init>

  /*Configure GPIO pin : TIME_MARKER_3_Pin */
  GPIO_InitStruct.Pin = TIME_MARKER_3_Pin;
 8006c90:	2304      	movs	r3, #4
 8006c92:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006c94:	2301      	movs	r3, #1
 8006c96:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c98:	2300      	movs	r3, #0
 8006c9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(TIME_MARKER_3_GPIO_Port, &GPIO_InitStruct);
 8006ca0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006ca4:	4619      	mov	r1, r3
 8006ca6:	480e      	ldr	r0, [pc, #56]	@ (8006ce0 <_ZL12MX_GPIO_Initv+0x338>)
 8006ca8:	f006 f8be 	bl	800ce28 <HAL_GPIO_Init>

  /*Configure GPIO pin : SER_OUT_RCLK_Pin */
  GPIO_InitStruct.Pin = SER_OUT_RCLK_Pin;
 8006cac:	2380      	movs	r3, #128	@ 0x80
 8006cae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006cb0:	2301      	movs	r3, #1
 8006cb2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006cb8:	2300      	movs	r3, #0
 8006cba:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(SER_OUT_RCLK_GPIO_Port, &GPIO_InitStruct);
 8006cbc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006cc0:	4619      	mov	r1, r3
 8006cc2:	e013      	b.n	8006cec <_ZL12MX_GPIO_Initv+0x344>
 8006cc4:	58024400 	.word	0x58024400
 8006cc8:	58021400 	.word	0x58021400
 8006ccc:	58020000 	.word	0x58020000
 8006cd0:	58020800 	.word	0x58020800
 8006cd4:	58021800 	.word	0x58021800
 8006cd8:	58021000 	.word	0x58021000
 8006cdc:	58021c00 	.word	0x58021c00
 8006ce0:	58020c00 	.word	0x58020c00
 8006ce4:	58022000 	.word	0x58022000
 8006ce8:	58020400 	.word	0x58020400
 8006cec:	480b      	ldr	r0, [pc, #44]	@ (8006d1c <_ZL12MX_GPIO_Initv+0x374>)
 8006cee:	f006 f89b 	bl	800ce28 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(INTERCONN_ACK_EXTI_IRQn, 5, 0);
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	2105      	movs	r1, #5
 8006cf6:	2007      	movs	r0, #7
 8006cf8:	f003 f9ae 	bl	800a058 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(INTERCONN_ACK_EXTI_IRQn);
 8006cfc:	2007      	movs	r0, #7
 8006cfe:	f003 f9c5 	bl	800a08c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(NERVE_NET_RESET_EXTI_IRQn, 5, 0);
 8006d02:	2200      	movs	r2, #0
 8006d04:	2105      	movs	r1, #5
 8006d06:	2028      	movs	r0, #40	@ 0x28
 8006d08:	f003 f9a6 	bl	800a058 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(NERVE_NET_RESET_EXTI_IRQn);
 8006d0c:	2028      	movs	r0, #40	@ 0x28
 8006d0e:	f003 f9bd 	bl	800a08c <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8006d12:	bf00      	nop
 8006d14:	3738      	adds	r7, #56	@ 0x38
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}
 8006d1a:	bf00      	nop
 8006d1c:	58022000 	.word	0x58022000

08006d20 <_ZN12CasualNoises20NerveNetMasterThreadC1Ev>:
	 NerveNetMasterThread() = default;
 8006d20:	b480      	push	{r7}
 8006d22:	b083      	sub	sp, #12
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	615a      	str	r2, [r3, #20]
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2201      	movs	r2, #1
 8006d32:	619a      	str	r2, [r3, #24]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2202      	movs	r2, #2
 8006d38:	61da      	str	r2, [r3, #28]
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	621a      	str	r2, [r3, #32]
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2201      	movs	r2, #1
 8006d44:	625a      	str	r2, [r3, #36]	@ 0x24
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	629a      	str	r2, [r3, #40]	@ 0x28
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2200      	movs	r2, #0
 8006d50:	62da      	str	r2, [r3, #44]	@ 0x2c
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	2200      	movs	r2, #0
 8006d56:	631a      	str	r2, [r3, #48]	@ 0x30
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	635a      	str	r2, [r3, #52]	@ 0x34
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2200      	movs	r2, #0
 8006d62:	639a      	str	r2, [r3, #56]	@ 0x38
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2200      	movs	r2, #0
 8006d68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	641a      	str	r2, [r3, #64]	@ 0x40
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2200      	movs	r2, #0
 8006d76:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	649a      	str	r2, [r3, #72]	@ 0x48
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2200      	movs	r2, #0
 8006d84:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	651a      	str	r2, [r3, #80]	@ 0x50
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2200      	movs	r2, #0
 8006d92:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	2200      	movs	r2, #0
 8006d9a:	659a      	str	r2, [r3, #88]	@ 0x58
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2200      	movs	r2, #0
 8006da0:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2200      	movs	r2, #0
 8006da6:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2200      	movs	r2, #0
 8006dae:	665a      	str	r2, [r3, #100]	@ 0x64
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2200      	movs	r2, #0
 8006db4:	669a      	str	r2, [r3, #104]	@ 0x68
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	4618      	mov	r0, r3
 8006dba:	370c      	adds	r7, #12
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc2:	4770      	bx	lr

08006dc4 <_ZN12CasualNoises19NerveNetSlaveThreadC1Ev>:
	 NerveNetSlaveThread () = default;
 8006dc4:	b480      	push	{r7}
 8006dc6:	b083      	sub	sp, #12
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2201      	movs	r2, #1
 8006dd0:	701a      	strb	r2, [r3, #0]
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	619a      	str	r2, [r3, #24]
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2201      	movs	r2, #1
 8006ddc:	61da      	str	r2, [r3, #28]
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2202      	movs	r2, #2
 8006de2:	621a      	str	r2, [r3, #32]
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2200      	movs	r2, #0
 8006de8:	625a      	str	r2, [r3, #36]	@ 0x24
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2201      	movs	r2, #1
 8006dee:	629a      	str	r2, [r3, #40]	@ 0x28
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2200      	movs	r2, #0
 8006df4:	62da      	str	r2, [r3, #44]	@ 0x2c
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2200      	movs	r2, #0
 8006dfa:	631a      	str	r2, [r3, #48]	@ 0x30
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	635a      	str	r2, [r3, #52]	@ 0x34
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2200      	movs	r2, #0
 8006e06:	639a      	str	r2, [r3, #56]	@ 0x38
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2200      	movs	r2, #0
 8006e12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	2200      	movs	r2, #0
 8006e1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2200      	movs	r2, #0
 8006e22:	645a      	str	r2, [r3, #68]	@ 0x44
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2200      	movs	r2, #0
 8006e28:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2200      	movs	r2, #0
 8006e30:	64da      	str	r2, [r3, #76]	@ 0x4c
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2200      	movs	r2, #0
 8006e36:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	655a      	str	r2, [r3, #84]	@ 0x54
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2200      	movs	r2, #0
 8006e44:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2200      	movs	r2, #0
 8006e52:	661a      	str	r2, [r3, #96]	@ 0x60
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2200      	movs	r2, #0
 8006e58:	665a      	str	r2, [r3, #100]	@ 0x64
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	669a      	str	r2, [r3, #104]	@ 0x68
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2200      	movs	r2, #0
 8006e64:	66da      	str	r2, [r3, #108]	@ 0x6c
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006e6c:	671a      	str	r2, [r3, #112]	@ 0x70
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2200      	movs	r2, #0
 8006e72:	675a      	str	r2, [r3, #116]	@ 0x74
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2200      	movs	r2, #0
 8006e78:	67da      	str	r2, [r3, #124]	@ 0x7c
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	370c      	adds	r7, #12
 8006e80:	46bd      	mov	sp, r7
 8006e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e86:	4770      	bx	lr

08006e88 <_Z16StartDefaultTaskPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b096      	sub	sp, #88	@ 0x58
 8006e8c:	af02      	add	r7, sp, #8
 8006e8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

	// Sweep the status led's as a sign of live...
	displayStatus((eStatusCodes)0x01);
 8006e90:	2001      	movs	r0, #1
 8006e92:	f7fe feef 	bl	8005c74 <_Z13displayStatus12eStatusCodes>
	osDelay(100);
 8006e96:	2064      	movs	r0, #100	@ 0x64
 8006e98:	f00d fbc4 	bl	8014624 <osDelay>
	displayStatus((eStatusCodes)0x02);
 8006e9c:	2002      	movs	r0, #2
 8006e9e:	f7fe fee9 	bl	8005c74 <_Z13displayStatus12eStatusCodes>
	osDelay(100);
 8006ea2:	2064      	movs	r0, #100	@ 0x64
 8006ea4:	f00d fbbe 	bl	8014624 <osDelay>
	displayStatus((eStatusCodes)0x04);
 8006ea8:	2004      	movs	r0, #4
 8006eaa:	f7fe fee3 	bl	8005c74 <_Z13displayStatus12eStatusCodes>
	osDelay(100);
 8006eae:	2064      	movs	r0, #100	@ 0x64
 8006eb0:	f00d fbb8 	bl	8014624 <osDelay>
	displayStatus((eStatusCodes)0x08);
 8006eb4:	2008      	movs	r0, #8
 8006eb6:	f7fe fedd 	bl	8005c74 <_Z13displayStatus12eStatusCodes>
	osDelay(100);
 8006eba:	2064      	movs	r0, #100	@ 0x64
 8006ebc:	f00d fbb2 	bl	8014624 <osDelay>
	displayStatus(scStartingUp);
 8006ec0:	2001      	movs	r0, #1
 8006ec2:	f7fe fed7 	bl	8005c74 <_Z13displayStatus12eStatusCodes>

    // Get the amount of free heap memory
    size_t xFreeHeapSize = xPortGetFreeHeapSize();
 8006ec6:	f010 fb2b 	bl	8017520 <xPortGetFreeHeapSize>
 8006eca:	6478      	str	r0, [r7, #68]	@ 0x44
    UNUSED(xFreeHeapSize);

    // Create a trigger thread to toggle TimeMarker_1
	TaskHandle_t xHandle;
	BaseType_t res = xTaskCreate ( CasualNoises::TriggerThread, "TriggerThread", 32, nullptr,
 8006ecc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006ed0:	9301      	str	r3, [sp, #4]
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	9300      	str	r3, [sp, #0]
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	2220      	movs	r2, #32
 8006eda:	495a      	ldr	r1, [pc, #360]	@ (8007044 <_Z16StartDefaultTaskPv+0x1bc>)
 8006edc:	485a      	ldr	r0, [pc, #360]	@ (8007048 <_Z16StartDefaultTaskPv+0x1c0>)
 8006ede:	f00e fbf3 	bl	80156c8 <xTaskCreate>
 8006ee2:	6438      	str	r0, [r7, #64]	@ 0x40
			TRIGGER_THREAD_PRIORITY, &xHandle );

	// Get a I2S driver for the CS4270
	static CasualNoises::CS4270_DriverParams codecParams;
	codecParams.codecResetPort 	= CODEC_NRST_GPIO_Port;
 8006ee4:	4b59      	ldr	r3, [pc, #356]	@ (800704c <_Z16StartDefaultTaskPv+0x1c4>)
 8006ee6:	4a5a      	ldr	r2, [pc, #360]	@ (8007050 <_Z16StartDefaultTaskPv+0x1c8>)
 8006ee8:	601a      	str	r2, [r3, #0]
	codecParams.codecResetPin	= CODEC_NRST_Pin;
 8006eea:	4b58      	ldr	r3, [pc, #352]	@ (800704c <_Z16StartDefaultTaskPv+0x1c4>)
 8006eec:	2220      	movs	r2, #32
 8006eee:	809a      	strh	r2, [r3, #4]
	codecParams.hi2cHandle		= &hi2c4;
 8006ef0:	4b56      	ldr	r3, [pc, #344]	@ (800704c <_Z16StartDefaultTaskPv+0x1c4>)
 8006ef2:	4a58      	ldr	r2, [pc, #352]	@ (8007054 <_Z16StartDefaultTaskPv+0x1cc>)
 8006ef4:	609a      	str	r2, [r3, #8]
	CasualNoises::Codec_Driver& codecDriverPtr = CasualNoises::CS4270_Driver::CreateDriver ( codecParams );
 8006ef6:	4855      	ldr	r0, [pc, #340]	@ (800704c <_Z16StartDefaultTaskPv+0x1c4>)
 8006ef8:	f7fe fd5e 	bl	80059b8 <_ZN12CasualNoises13CS4270_Driver12CreateDriverERNS_19CS4270_DriverParamsE>
 8006efc:	63f8      	str	r0, [r7, #60]	@ 0x3c
	HAL_StatusTypeDef success = codecDriverPtr.initializeCodec();
 8006efe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8006f06:	4798      	blx	r3
 8006f08:	4603      	mov	r3, r0
 8006f0a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	if (success != HAL_OK)
 8006f0e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d002      	beq.n	8006f1c <_Z16StartDefaultTaskPv+0x94>
		CN_ReportFault(eErrorCodes::CS4270_DriverError);
 8006f16:	2007      	movs	r0, #7
 8006f18:	f7fe fd08 	bl	800592c <_ZL14CN_ReportFault11eErrorCodes>

	// Synthesizer engine parameters & default settings
	CasualNoises::tSynthEngineParams synthEngineParams;
	memset(&synthEngineParams, 0, sizeof(CasualNoises::tSynthEngineParams));
 8006f1c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006f20:	2208      	movs	r2, #8
 8006f22:	2100      	movs	r1, #0
 8006f24:	4618      	mov	r0, r3
 8006f26:	f012 fef5 	bl	8019d14 <memset>
	synthEngineParams.frequency = 110.0;
 8006f2a:	4b4b      	ldr	r3, [pc, #300]	@ (8007058 <_Z16StartDefaultTaskPv+0x1d0>)
 8006f2c:	62bb      	str	r3, [r7, #40]	@ 0x28
	synthEngineParams.bmp		= 60.0;
 8006f2e:	4b4b      	ldr	r3, [pc, #300]	@ (800705c <_Z16StartDefaultTaskPv+0x1d4>)
 8006f30:	62fb      	str	r3, [r7, #44]	@ 0x2c

	// Create an engine thread and run it
	// Note, part of the sNorthSideEngineParams is filled in by the UI thread when starting up
	void ( *nerveNetCallBackPtr ) ( CasualNoises::sNerveNetData* ) = nullptr;
 8006f32:	2300      	movs	r3, #0
 8006f34:	627b      	str	r3, [r7, #36]	@ 0x24
	static CasualNoises::sNorthSideEngineParams engineParams;
	// ... NVM Driver settings
	engineParams.nvmDriverInitData.noOfDevices				= 4;
 8006f36:	4b4a      	ldr	r3, [pc, #296]	@ (8007060 <_Z16StartDefaultTaskPv+0x1d8>)
 8006f38:	2204      	movs	r2, #4
 8006f3a:	801a      	strh	r2, [r3, #0]
	engineParams.nvmDriverInitData.hspix_ptr				= &hspi2;
 8006f3c:	4b48      	ldr	r3, [pc, #288]	@ (8007060 <_Z16StartDefaultTaskPv+0x1d8>)
 8006f3e:	4a49      	ldr	r2, [pc, #292]	@ (8007064 <_Z16StartDefaultTaskPv+0x1dc>)
 8006f40:	635a      	str	r2, [r3, #52]	@ 0x34
	engineParams.nvmDriverInitData.deviceSelectPorts[0]		= NS_FLASH_CS_1_GPIO_Port;
 8006f42:	4b47      	ldr	r3, [pc, #284]	@ (8007060 <_Z16StartDefaultTaskPv+0x1d8>)
 8006f44:	4a48      	ldr	r2, [pc, #288]	@ (8007068 <_Z16StartDefaultTaskPv+0x1e0>)
 8006f46:	605a      	str	r2, [r3, #4]
	engineParams.nvmDriverInitData.deviceSelectPins[0]		= NS_FLASH_CS_1_Pin;
 8006f48:	4b45      	ldr	r3, [pc, #276]	@ (8007060 <_Z16StartDefaultTaskPv+0x1d8>)
 8006f4a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006f4e:	849a      	strh	r2, [r3, #36]	@ 0x24
	engineParams.nvmDriverInitData.deviceSelectPorts[1]		= NS_FLASH_CS_2_GPIO_Port;
 8006f50:	4b43      	ldr	r3, [pc, #268]	@ (8007060 <_Z16StartDefaultTaskPv+0x1d8>)
 8006f52:	4a46      	ldr	r2, [pc, #280]	@ (800706c <_Z16StartDefaultTaskPv+0x1e4>)
 8006f54:	609a      	str	r2, [r3, #8]
	engineParams.nvmDriverInitData.deviceSelectPins[1]		= NS_FLASH_CS_2_Pin;
 8006f56:	4b42      	ldr	r3, [pc, #264]	@ (8007060 <_Z16StartDefaultTaskPv+0x1d8>)
 8006f58:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8006f5c:	84da      	strh	r2, [r3, #38]	@ 0x26
	engineParams.nvmDriverInitData.deviceSelectPorts[2]		= NS_FLASH_CS_3_GPIO_Port;
 8006f5e:	4b40      	ldr	r3, [pc, #256]	@ (8007060 <_Z16StartDefaultTaskPv+0x1d8>)
 8006f60:	4a43      	ldr	r2, [pc, #268]	@ (8007070 <_Z16StartDefaultTaskPv+0x1e8>)
 8006f62:	60da      	str	r2, [r3, #12]
	engineParams.nvmDriverInitData.deviceSelectPins[2]		= NS_FLASH_CS_3_Pin;
 8006f64:	4b3e      	ldr	r3, [pc, #248]	@ (8007060 <_Z16StartDefaultTaskPv+0x1d8>)
 8006f66:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8006f6a:	851a      	strh	r2, [r3, #40]	@ 0x28
	engineParams.nvmDriverInitData.deviceSelectPorts[3]		= NS_FLASH_CS_4_GPIO_Port;
 8006f6c:	4b3c      	ldr	r3, [pc, #240]	@ (8007060 <_Z16StartDefaultTaskPv+0x1d8>)
 8006f6e:	4a41      	ldr	r2, [pc, #260]	@ (8007074 <_Z16StartDefaultTaskPv+0x1ec>)
 8006f70:	611a      	str	r2, [r3, #16]
	engineParams.nvmDriverInitData.deviceSelectPins[3]		= NS_FLASH_CS_4_Pin;
 8006f72:	4b3b      	ldr	r3, [pc, #236]	@ (8007060 <_Z16StartDefaultTaskPv+0x1d8>)
 8006f74:	2220      	movs	r2, #32
 8006f76:	855a      	strh	r2, [r3, #42]	@ 0x2a
	// ... NerveNet data call back handler
	engineParams.nerveNetCallBackPtr   						= &nerveNetCallBackPtr;
 8006f78:	4a39      	ldr	r2, [pc, #228]	@ (8007060 <_Z16StartDefaultTaskPv+0x1d8>)
 8006f7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006f7e:	6453      	str	r3, [r2, #68]	@ 0x44
	// Start North Side engine thread
	res = CasualNoises::StartNorthSideEngineThread ( &engineParams );
 8006f80:	4837      	ldr	r0, [pc, #220]	@ (8007060 <_Z16StartDefaultTaskPv+0x1d8>)
 8006f82:	f010 ff91 	bl	8017ea8 <_ZN12CasualNoises26StartNorthSideEngineThreadEPNS_22sNorthSideEngineParamsE>
 8006f86:	6438      	str	r0, [r7, #64]	@ 0x40
	if (res != pdPASS)
 8006f88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f8a:	2b01      	cmp	r3, #1
 8006f8c:	d006      	beq.n	8006f9c <_Z16StartDefaultTaskPv+0x114>
		CN_ReportFault(eErrorCodes::FreeRTOS_ErrorRes);
 8006f8e:	2002      	movs	r0, #2
 8006f90:	f7fe fccc 	bl	800592c <_ZL14CN_ReportFault11eErrorCodes>

	// Wait until engine thread is running
	while ( ! CasualNoises::gYellowPages.gEngineThreadRunning )
 8006f94:	e002      	b.n	8006f9c <_Z16StartDefaultTaskPv+0x114>
		vTaskDelay ( pdMS_TO_TICKS ( 10 ) );
 8006f96:	200a      	movs	r0, #10
 8006f98:	f00e fcf4 	bl	8015984 <vTaskDelay>
	while ( ! CasualNoises::gYellowPages.gEngineThreadRunning )
 8006f9c:	4b36      	ldr	r3, [pc, #216]	@ (8007078 <_Z16StartDefaultTaskPv+0x1f0>)
 8006f9e:	7a1b      	ldrb	r3, [r3, #8]
 8006fa0:	f083 0301 	eor.w	r3, r3, #1
 8006fa4:	b2db      	uxtb	r3, r3
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d1f5      	bne.n	8006f96 <_Z16StartDefaultTaskPv+0x10e>

	// Start event handler thread
	CasualNoises::EventHandlerThread::sEventHandlerThreadData eventHandlerData;
	eventHandlerData.TimerHandle 			= &htim15;
 8006faa:	4b34      	ldr	r3, [pc, #208]	@ (800707c <_Z16StartDefaultTaskPv+0x1f4>)
 8006fac:	61fb      	str	r3, [r7, #28]
	eventHandlerData.SynthEngineParamsPtr	= &synthEngineParams;
 8006fae:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006fb2:	623b      	str	r3, [r7, #32]
	res = CasualNoises::EventHandlerThread::StartEventHandlerThread(&eventHandlerData);
 8006fb4:	f107 031c 	add.w	r3, r7, #28
 8006fb8:	4618      	mov	r0, r3
 8006fba:	f010 fd4b 	bl	8017a54 <_ZN12CasualNoises18EventHandlerThread23StartEventHandlerThreadEPNS0_23sEventHandlerThreadDataE>
 8006fbe:	6438      	str	r0, [r7, #64]	@ 0x40
	if (res != pdPASS)
 8006fc0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fc2:	2b01      	cmp	r3, #1
 8006fc4:	d002      	beq.n	8006fcc <_Z16StartDefaultTaskPv+0x144>
		CN_ReportFault(eErrorCodes::FreeRTOS_ErrorRes);
 8006fc6:	2002      	movs	r0, #2
 8006fc8:	f7fe fcb0 	bl	800592c <_ZL14CN_ReportFault11eErrorCodes>

	// Create an audio thread and run it
	CasualNoises::NorthSideAudioProcessor* audioProcessorPtr = CasualNoises::NorthSideAudioProcessor::getNorthSideAudioProcessor ();
 8006fcc:	f7fe fe3a 	bl	8005c44 <_ZN12CasualNoises23NorthSideAudioProcessor26getNorthSideAudioProcessorEv>
 8006fd0:	6378      	str	r0, [r7, #52]	@ 0x34
	static CasualNoises::sAudioThreadInitData audioData;
	audioData.audioProcessorPtr		= audioProcessorPtr;
 8006fd2:	4a2b      	ldr	r2, [pc, #172]	@ (8007080 <_Z16StartDefaultTaskPv+0x1f8>)
 8006fd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fd6:	6013      	str	r3, [r2, #0]
	audioData.hi2sHandlePtr 		= &hi2s1;
 8006fd8:	4b29      	ldr	r3, [pc, #164]	@ (8007080 <_Z16StartDefaultTaskPv+0x1f8>)
 8006fda:	4a2a      	ldr	r2, [pc, #168]	@ (8007084 <_Z16StartDefaultTaskPv+0x1fc>)
 8006fdc:	605a      	str	r2, [r3, #4]
	audioData.nerveNetCallBackPtr   = engineParams.nerveNetCallBackPtr;
 8006fde:	4b20      	ldr	r3, [pc, #128]	@ (8007060 <_Z16StartDefaultTaskPv+0x1d8>)
 8006fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fe2:	4a27      	ldr	r2, [pc, #156]	@ (8007080 <_Z16StartDefaultTaskPv+0x1f8>)
 8006fe4:	6093      	str	r3, [r2, #8]
	CasualNoises::StartAudioThread ( &audioData );
 8006fe6:	4826      	ldr	r0, [pc, #152]	@ (8007080 <_Z16StartDefaultTaskPv+0x1f8>)
 8006fe8:	f7fd f9aa 	bl	8004340 <_ZN12CasualNoises16StartAudioThreadEPv>

	// Create an ADC handler thread - CV inputs are also handled by the South Side
	TaskHandle_t xADC_ThreadHandle;
	CasualNoises::sADC_ThreadData ADC_ThreadData;
	ADC_ThreadData.hadc					= &hadc1;
 8006fec:	4b26      	ldr	r3, [pc, #152]	@ (8007088 <_Z16StartDefaultTaskPv+0x200>)
 8006fee:	60fb      	str	r3, [r7, #12]
	ADC_ThreadData.htim 				= &htim8;
 8006ff0:	4b26      	ldr	r3, [pc, #152]	@ (800708c <_Z16StartDefaultTaskPv+0x204>)
 8006ff2:	613b      	str	r3, [r7, #16]
	ADC_ThreadData.ADC_DataHandlerPtr	= audioProcessorPtr;
 8006ff4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d002      	beq.n	8007000 <_Z16StartDefaultTaskPv+0x178>
 8006ffa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ffc:	3304      	adds	r3, #4
 8006ffe:	e000      	b.n	8007002 <_Z16StartDefaultTaskPv+0x17a>
 8007000:	2300      	movs	r3, #0
 8007002:	617b      	str	r3, [r7, #20]
	res = CasualNoises::startADC_Thread((void *)&ADC_ThreadData, &xADC_ThreadHandle);
 8007004:	f107 0218 	add.w	r2, r7, #24
 8007008:	f107 030c 	add.w	r3, r7, #12
 800700c:	4611      	mov	r1, r2
 800700e:	4618      	mov	r0, r3
 8007010:	f7fd f896 	bl	8004140 <_ZN12CasualNoises15startADC_ThreadEPvPP19tskTaskControlBlock>
 8007014:	6438      	str	r0, [r7, #64]	@ 0x40
	if (res != pdPASS)
 8007016:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007018:	2b01      	cmp	r3, #1
 800701a:	d002      	beq.n	8007022 <_Z16StartDefaultTaskPv+0x19a>
		CN_ReportFault(eErrorCodes::UI_ThreadError);
 800701c:	2008      	movs	r0, #8
 800701e:	f7fe fc85 	bl	800592c <_ZL14CN_ReportFault11eErrorCodes>

	// There are no NerveNet threads running
	for (uint32_t i = 0; i < MAX_NO_OF_NERVENET_MASTER_THREADS; ++i)
 8007022:	2300      	movs	r3, #0
 8007024:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007026:	e007      	b.n	8007038 <_Z16StartDefaultTaskPv+0x1b0>
		gNerveNetMasterThreadPtr[i] = nullptr;
 8007028:	4a19      	ldr	r2, [pc, #100]	@ (8007090 <_Z16StartDefaultTaskPv+0x208>)
 800702a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800702c:	2100      	movs	r1, #0
 800702e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (uint32_t i = 0; i < MAX_NO_OF_NERVENET_MASTER_THREADS; ++i)
 8007032:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007034:	3301      	adds	r3, #1
 8007036:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007038:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800703a:	2b00      	cmp	r3, #0
 800703c:	d0f4      	beq.n	8007028 <_Z16StartDefaultTaskPv+0x1a0>
	for (uint32_t i = 0; i < MAX_NO_OF_NERVENET_SLAVE_THREADS; ++i)
 800703e:	2300      	movs	r3, #0
 8007040:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007042:	e02f      	b.n	80070a4 <_Z16StartDefaultTaskPv+0x21c>
 8007044:	0801bc34 	.word	0x0801bc34
 8007048:	08004375 	.word	0x08004375
 800704c:	24004008 	.word	0x24004008
 8007050:	58020800 	.word	0x58020800
 8007054:	240033a4 	.word	0x240033a4
 8007058:	42dc0000 	.word	0x42dc0000
 800705c:	42700000 	.word	0x42700000
 8007060:	24004014 	.word	0x24004014
 8007064:	2400353c 	.word	0x2400353c
 8007068:	58021c00 	.word	0x58021c00
 800706c:	58021000 	.word	0x58021000
 8007070:	58021400 	.word	0x58021400
 8007074:	58020000 	.word	0x58020000
 8007078:	2400f89c 	.word	0x2400f89c
 800707c:	24003ad4 	.word	0x24003ad4
 8007080:	2400405c 	.word	0x2400405c
 8007084:	240033f8 	.word	0x240033f8
 8007088:	240032c8 	.word	0x240032c8
 800708c:	24003a88 	.word	0x24003a88
 8007090:	24003248 	.word	0x24003248
		gNerveNetSlaveThreadPtr[i] = nullptr;
 8007094:	4a74      	ldr	r2, [pc, #464]	@ (8007268 <_Z16StartDefaultTaskPv+0x3e0>)
 8007096:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007098:	2100      	movs	r1, #0
 800709a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (uint32_t i = 0; i < MAX_NO_OF_NERVENET_SLAVE_THREADS; ++i)
 800709e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80070a0:	3301      	adds	r3, #1
 80070a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80070a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d0f4      	beq.n	8007094 <_Z16StartDefaultTaskPv+0x20c>

	// Start NerveNet master thread to interact with the South Side
	static CasualNoises::sNerveNetThreadData nerveNetMasterThreadData;
	memset ( &nerveNetMasterThreadData, 0x00, sizeof ( CasualNoises::sNerveNetThreadData ) );
 80070aa:	2234      	movs	r2, #52	@ 0x34
 80070ac:	2100      	movs	r1, #0
 80070ae:	486f      	ldr	r0, [pc, #444]	@ (800726c <_Z16StartDefaultTaskPv+0x3e4>)
 80070b0:	f012 fe30 	bl	8019d14 <memset>
	nerveNetMasterThreadData.NerveNetThreadNo		= 0;
 80070b4:	4b6d      	ldr	r3, [pc, #436]	@ (800726c <_Z16StartDefaultTaskPv+0x3e4>)
 80070b6:	2200      	movs	r2, #0
 80070b8:	801a      	strh	r2, [r3, #0]
	nerveNetMasterThreadData.NerveNet_REQ_Port		= INTERCONN_REQ_GPIO_Port;
 80070ba:	4b6c      	ldr	r3, [pc, #432]	@ (800726c <_Z16StartDefaultTaskPv+0x3e4>)
 80070bc:	4a6c      	ldr	r2, [pc, #432]	@ (8007270 <_Z16StartDefaultTaskPv+0x3e8>)
 80070be:	605a      	str	r2, [r3, #4]
	nerveNetMasterThreadData.NerveNet_REQ_Pin		= INTERCONN_REQ_Pin;
 80070c0:	4b6a      	ldr	r3, [pc, #424]	@ (800726c <_Z16StartDefaultTaskPv+0x3e4>)
 80070c2:	2204      	movs	r2, #4
 80070c4:	811a      	strh	r2, [r3, #8]
	nerveNetMasterThreadData.NerveNet_ACK_Port		= INTERCONN_ACK_GPIO_Port;
 80070c6:	4b69      	ldr	r3, [pc, #420]	@ (800726c <_Z16StartDefaultTaskPv+0x3e4>)
 80070c8:	4a69      	ldr	r2, [pc, #420]	@ (8007270 <_Z16StartDefaultTaskPv+0x3e8>)
 80070ca:	60da      	str	r2, [r3, #12]
	nerveNetMasterThreadData.NerveNet_ACK_Pin		= INTERCONN_ACK_Pin;
 80070cc:	4b67      	ldr	r3, [pc, #412]	@ (800726c <_Z16StartDefaultTaskPv+0x3e4>)
 80070ce:	2202      	movs	r2, #2
 80070d0:	821a      	strh	r2, [r3, #16]
	nerveNetMasterThreadData.NerveNet_RESET_Port	= INTERCONN_RESET_GPIO_Port;
 80070d2:	4b66      	ldr	r3, [pc, #408]	@ (800726c <_Z16StartDefaultTaskPv+0x3e4>)
 80070d4:	4a66      	ldr	r2, [pc, #408]	@ (8007270 <_Z16StartDefaultTaskPv+0x3e8>)
 80070d6:	615a      	str	r2, [r3, #20]
	nerveNetMasterThreadData.NerveNet_RESET_Pin		= INTERCONN_RESET_Pin;
 80070d8:	4b64      	ldr	r3, [pc, #400]	@ (800726c <_Z16StartDefaultTaskPv+0x3e4>)
 80070da:	2201      	movs	r2, #1
 80070dc:	831a      	strh	r2, [r3, #24]
	nerveNetMasterThreadData.NerveNet_SPI_Ptr		= &hspi5;
 80070de:	4b63      	ldr	r3, [pc, #396]	@ (800726c <_Z16StartDefaultTaskPv+0x3e4>)
 80070e0:	4a64      	ldr	r2, [pc, #400]	@ (8007274 <_Z16StartDefaultTaskPv+0x3ec>)
 80070e2:	61da      	str	r2, [r3, #28]
	nerveNetMasterThreadData.NerveNetThreadQueue	= &CasualNoises::gYellowPages.gNerveNetMasterThreadQueueHandle;
 80070e4:	4b61      	ldr	r3, [pc, #388]	@ (800726c <_Z16StartDefaultTaskPv+0x3e4>)
 80070e6:	4a64      	ldr	r2, [pc, #400]	@ (8007278 <_Z16StartDefaultTaskPv+0x3f0>)
 80070e8:	621a      	str	r2, [r3, #32]
	nerveNetMasterThreadData.NerveNetRunningFlagPtr	= &CasualNoises::gYellowPages.gNetMasterThreadRunning;
 80070ea:	4b60      	ldr	r3, [pc, #384]	@ (800726c <_Z16StartDefaultTaskPv+0x3e4>)
 80070ec:	4a63      	ldr	r2, [pc, #396]	@ (800727c <_Z16StartDefaultTaskPv+0x3f4>)
 80070ee:	625a      	str	r2, [r3, #36]	@ 0x24
	static TaskHandle_t xMasterHandlePtr;
	static CasualNoises::NerveNetMasterThread nerveNetMasterThread;
 80070f0:	4b63      	ldr	r3, [pc, #396]	@ (8007280 <_Z16StartDefaultTaskPv+0x3f8>)
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f3bf 8f5b 	dmb	ish
 80070f8:	f003 0301 	and.w	r3, r3, #1
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	bf0c      	ite	eq
 8007100:	2301      	moveq	r3, #1
 8007102:	2300      	movne	r3, #0
 8007104:	b2db      	uxtb	r3, r3
 8007106:	2b00      	cmp	r3, #0
 8007108:	d010      	beq.n	800712c <_Z16StartDefaultTaskPv+0x2a4>
 800710a:	485d      	ldr	r0, [pc, #372]	@ (8007280 <_Z16StartDefaultTaskPv+0x3f8>)
 800710c:	f010 ff17 	bl	8017f3e <__cxa_guard_acquire>
 8007110:	4603      	mov	r3, r0
 8007112:	2b00      	cmp	r3, #0
 8007114:	bf14      	ite	ne
 8007116:	2301      	movne	r3, #1
 8007118:	2300      	moveq	r3, #0
 800711a:	b2db      	uxtb	r3, r3
 800711c:	2b00      	cmp	r3, #0
 800711e:	d005      	beq.n	800712c <_Z16StartDefaultTaskPv+0x2a4>
 8007120:	4858      	ldr	r0, [pc, #352]	@ (8007284 <_Z16StartDefaultTaskPv+0x3fc>)
 8007122:	f7ff fdfd 	bl	8006d20 <_ZN12CasualNoises20NerveNetMasterThreadC1Ev>
 8007126:	4856      	ldr	r0, [pc, #344]	@ (8007280 <_Z16StartDefaultTaskPv+0x3f8>)
 8007128:	f010 ff15 	bl	8017f56 <__cxa_guard_release>
	res = CasualNoises::startNerveNetMasterThread ( &nerveNetMasterThread, &nerveNetMasterThreadData, &xMasterHandlePtr );
 800712c:	4a56      	ldr	r2, [pc, #344]	@ (8007288 <_Z16StartDefaultTaskPv+0x400>)
 800712e:	494f      	ldr	r1, [pc, #316]	@ (800726c <_Z16StartDefaultTaskPv+0x3e4>)
 8007130:	4854      	ldr	r0, [pc, #336]	@ (8007284 <_Z16StartDefaultTaskPv+0x3fc>)
 8007132:	f7fc fbbb 	bl	80038ac <_ZN12CasualNoises25startNerveNetMasterThreadEPNS_20NerveNetMasterThreadEPvPP19tskTaskControlBlock>
 8007136:	6438      	str	r0, [r7, #64]	@ 0x40
	if ( res != pdPASS )
 8007138:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800713a:	2b01      	cmp	r3, #1
 800713c:	d002      	beq.n	8007144 <_Z16StartDefaultTaskPv+0x2bc>
		CN_ReportFault ( eErrorCodes::NerveNetThread_Error );
 800713e:	2004      	movs	r0, #4
 8007140:	f7fe fbf4 	bl	800592c <_ZL14CN_ReportFault11eErrorCodes>
	CasualNoises::gYellowPages.gNerveNetMasterThreadTaskHandle 	= xMasterHandlePtr;
 8007144:	4b50      	ldr	r3, [pc, #320]	@ (8007288 <_Z16StartDefaultTaskPv+0x400>)
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	4a50      	ldr	r2, [pc, #320]	@ (800728c <_Z16StartDefaultTaskPv+0x404>)
 800714a:	60d3      	str	r3, [r2, #12]

	// Start NerveNet slave thread to interact with the Device Board
	static CasualNoises::sNerveNetThreadData nerveNetSlaveThreadData;
	memset ( &nerveNetSlaveThreadData, 0x00, sizeof ( CasualNoises::sNerveNetThreadData ) );
 800714c:	2234      	movs	r2, #52	@ 0x34
 800714e:	2100      	movs	r1, #0
 8007150:	484f      	ldr	r0, [pc, #316]	@ (8007290 <_Z16StartDefaultTaskPv+0x408>)
 8007152:	f012 fddf 	bl	8019d14 <memset>
	nerveNetSlaveThreadData.NerveNetThreadNo		= 0;
 8007156:	4b4e      	ldr	r3, [pc, #312]	@ (8007290 <_Z16StartDefaultTaskPv+0x408>)
 8007158:	2200      	movs	r2, #0
 800715a:	801a      	strh	r2, [r3, #0]
	nerveNetSlaveThreadData.NerveNet_REQ_Port		= NERVE_NET_REQ_GPIO_Port;
 800715c:	4b4c      	ldr	r3, [pc, #304]	@ (8007290 <_Z16StartDefaultTaskPv+0x408>)
 800715e:	4a4d      	ldr	r2, [pc, #308]	@ (8007294 <_Z16StartDefaultTaskPv+0x40c>)
 8007160:	605a      	str	r2, [r3, #4]
	nerveNetSlaveThreadData.NerveNet_REQ_Pin		= NERVE_NET_REQ_Pin;
 8007162:	4b4b      	ldr	r3, [pc, #300]	@ (8007290 <_Z16StartDefaultTaskPv+0x408>)
 8007164:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007168:	811a      	strh	r2, [r3, #8]
	nerveNetSlaveThreadData.NerveNet_ACK_Port		= NERVE_NET_ACK_GPIO_Port;
 800716a:	4b49      	ldr	r3, [pc, #292]	@ (8007290 <_Z16StartDefaultTaskPv+0x408>)
 800716c:	4a4a      	ldr	r2, [pc, #296]	@ (8007298 <_Z16StartDefaultTaskPv+0x410>)
 800716e:	60da      	str	r2, [r3, #12]
	nerveNetSlaveThreadData.NerveNet_ACK_Pin		= NERVE_NET_ACK_Pin;
 8007170:	4b47      	ldr	r3, [pc, #284]	@ (8007290 <_Z16StartDefaultTaskPv+0x408>)
 8007172:	2280      	movs	r2, #128	@ 0x80
 8007174:	821a      	strh	r2, [r3, #16]
	nerveNetSlaveThreadData.NerveNet_RESET_Port		= NERVE_NET_RESET_GPIO_Port;
 8007176:	4b46      	ldr	r3, [pc, #280]	@ (8007290 <_Z16StartDefaultTaskPv+0x408>)
 8007178:	4a46      	ldr	r2, [pc, #280]	@ (8007294 <_Z16StartDefaultTaskPv+0x40c>)
 800717a:	615a      	str	r2, [r3, #20]
	nerveNetSlaveThreadData.NerveNet_RESET_Pin		= NERVE_NET_RESET_Pin;
 800717c:	4b44      	ldr	r3, [pc, #272]	@ (8007290 <_Z16StartDefaultTaskPv+0x408>)
 800717e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007182:	831a      	strh	r2, [r3, #24]
	nerveNetSlaveThreadData.NerveNet_SPI_Ptr		= &hspi4;
 8007184:	4b42      	ldr	r3, [pc, #264]	@ (8007290 <_Z16StartDefaultTaskPv+0x408>)
 8007186:	4a45      	ldr	r2, [pc, #276]	@ (800729c <_Z16StartDefaultTaskPv+0x414>)
 8007188:	61da      	str	r2, [r3, #28]
	nerveNetSlaveThreadData.NerveNetThreadQueue		= &CasualNoises::gYellowPages.gNerveNetSlaveThreadQueueHandle;
 800718a:	4b41      	ldr	r3, [pc, #260]	@ (8007290 <_Z16StartDefaultTaskPv+0x408>)
 800718c:	4a44      	ldr	r2, [pc, #272]	@ (80072a0 <_Z16StartDefaultTaskPv+0x418>)
 800718e:	621a      	str	r2, [r3, #32]
	nerveNetSlaveThreadData.NerveNetRunningFlagPtr	= &CasualNoises::gYellowPages.gNetSlaveThreadRunning;
 8007190:	4b3f      	ldr	r3, [pc, #252]	@ (8007290 <_Z16StartDefaultTaskPv+0x408>)
 8007192:	4a44      	ldr	r2, [pc, #272]	@ (80072a4 <_Z16StartDefaultTaskPv+0x41c>)
 8007194:	625a      	str	r2, [r3, #36]	@ 0x24
	static TaskHandle_t xSlaveHandlePtr;
	static CasualNoises::NerveNetSlaveThread nerveNetSlaveThread;
 8007196:	4b44      	ldr	r3, [pc, #272]	@ (80072a8 <_Z16StartDefaultTaskPv+0x420>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f3bf 8f5b 	dmb	ish
 800719e:	f003 0301 	and.w	r3, r3, #1
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	bf0c      	ite	eq
 80071a6:	2301      	moveq	r3, #1
 80071a8:	2300      	movne	r3, #0
 80071aa:	b2db      	uxtb	r3, r3
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d010      	beq.n	80071d2 <_Z16StartDefaultTaskPv+0x34a>
 80071b0:	483d      	ldr	r0, [pc, #244]	@ (80072a8 <_Z16StartDefaultTaskPv+0x420>)
 80071b2:	f010 fec4 	bl	8017f3e <__cxa_guard_acquire>
 80071b6:	4603      	mov	r3, r0
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	bf14      	ite	ne
 80071bc:	2301      	movne	r3, #1
 80071be:	2300      	moveq	r3, #0
 80071c0:	b2db      	uxtb	r3, r3
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d005      	beq.n	80071d2 <_Z16StartDefaultTaskPv+0x34a>
 80071c6:	4839      	ldr	r0, [pc, #228]	@ (80072ac <_Z16StartDefaultTaskPv+0x424>)
 80071c8:	f7ff fdfc 	bl	8006dc4 <_ZN12CasualNoises19NerveNetSlaveThreadC1Ev>
 80071cc:	4836      	ldr	r0, [pc, #216]	@ (80072a8 <_Z16StartDefaultTaskPv+0x420>)
 80071ce:	f010 fec2 	bl	8017f56 <__cxa_guard_release>
	res = CasualNoises::startNerveNetSlaveThread ( &nerveNetSlaveThread, &nerveNetSlaveThreadData, &xSlaveHandlePtr );
 80071d2:	4a37      	ldr	r2, [pc, #220]	@ (80072b0 <_Z16StartDefaultTaskPv+0x428>)
 80071d4:	492e      	ldr	r1, [pc, #184]	@ (8007290 <_Z16StartDefaultTaskPv+0x408>)
 80071d6:	4835      	ldr	r0, [pc, #212]	@ (80072ac <_Z16StartDefaultTaskPv+0x424>)
 80071d8:	f7fc fe80 	bl	8003edc <_ZN12CasualNoises24startNerveNetSlaveThreadEPNS_19NerveNetSlaveThreadEPvPP19tskTaskControlBlock>
 80071dc:	6438      	str	r0, [r7, #64]	@ 0x40
	if ( res != pdPASS )
 80071de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80071e0:	2b01      	cmp	r3, #1
 80071e2:	d002      	beq.n	80071ea <_Z16StartDefaultTaskPv+0x362>
		CN_ReportFault ( eErrorCodes::NerveNetThread_Error );
 80071e4:	2004      	movs	r0, #4
 80071e6:	f7fe fba1 	bl	800592c <_ZL14CN_ReportFault11eErrorCodes>
	CasualNoises::gYellowPages.gNerveNetSlaveThreadTaskHandle 	= xSlaveHandlePtr;
 80071ea:	4b31      	ldr	r3, [pc, #196]	@ (80072b0 <_Z16StartDefaultTaskPv+0x428>)
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	4a27      	ldr	r2, [pc, #156]	@ (800728c <_Z16StartDefaultTaskPv+0x404>)
 80071f0:	6193      	str	r3, [r2, #24]
	CasualNoises::DeviceBoardConnection deviceBoardConnection;
 80071f2:	4b30      	ldr	r3, [pc, #192]	@ (80072b4 <_Z16StartDefaultTaskPv+0x42c>)
 80071f4:	60bb      	str	r3, [r7, #8]
	gNerveNetSlaveThreadPtr [ nerveNetSlaveThreadData.NerveNetThreadNo ]->setNerveNetSlaveProcessorPtr( &deviceBoardConnection );
 80071f6:	4b26      	ldr	r3, [pc, #152]	@ (8007290 <_Z16StartDefaultTaskPv+0x408>)
 80071f8:	881b      	ldrh	r3, [r3, #0]
 80071fa:	461a      	mov	r2, r3
 80071fc:	4b1a      	ldr	r3, [pc, #104]	@ (8007268 <_Z16StartDefaultTaskPv+0x3e0>)
 80071fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007202:	f107 0208 	add.w	r2, r7, #8
 8007206:	4611      	mov	r1, r2
 8007208:	4618      	mov	r0, r3
 800720a:	f7fe fd0d 	bl	8005c28 <_ZN12CasualNoises19NerveNetSlaveThread28setNerveNetSlaveProcessorPtrEPNS_22NerveNetSlaveProcessorE>

	/* Infinite loop */
	osDelay ( pdMS_TO_TICKS ( 200 ) );
 800720e:	20c8      	movs	r0, #200	@ 0xc8
 8007210:	f00d fa08 	bl	8014624 <osDelay>
	displayStatus ( scRunning );
 8007214:	2002      	movs	r0, #2
 8007216:	f7fe fd2d 	bl	8005c74 <_Z13displayStatus12eStatusCodes>
	for(;;)
	{
		HAL_GPIO_WritePin ( EX_HEART_BEAT_GPIO_Port, EX_HEART_BEAT_Pin, GPIO_PIN_RESET );
 800721a:	2200      	movs	r2, #0
 800721c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007220:	4825      	ldr	r0, [pc, #148]	@ (80072b8 <_Z16StartDefaultTaskPv+0x430>)
 8007222:	f005 ffc9 	bl	800d1b8 <HAL_GPIO_WritePin>
		osDelay( pdMS_TO_TICKS ( 100 ) );
 8007226:	2064      	movs	r0, #100	@ 0x64
 8007228:	f00d f9fc 	bl	8014624 <osDelay>
		HAL_GPIO_WritePin( EX_HEART_BEAT_GPIO_Port, EX_HEART_BEAT_Pin, GPIO_PIN_SET );
 800722c:	2201      	movs	r2, #1
 800722e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007232:	4821      	ldr	r0, [pc, #132]	@ (80072b8 <_Z16StartDefaultTaskPv+0x430>)
 8007234:	f005 ffc0 	bl	800d1b8 <HAL_GPIO_WritePin>
		osDelay( pdMS_TO_TICKS ( 100 ) );
 8007238:	2064      	movs	r0, #100	@ 0x64
 800723a:	f00d f9f3 	bl	8014624 <osDelay>
		HAL_GPIO_WritePin ( EX_HEART_BEAT_GPIO_Port, EX_HEART_BEAT_Pin, GPIO_PIN_RESET );
 800723e:	2200      	movs	r2, #0
 8007240:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007244:	481c      	ldr	r0, [pc, #112]	@ (80072b8 <_Z16StartDefaultTaskPv+0x430>)
 8007246:	f005 ffb7 	bl	800d1b8 <HAL_GPIO_WritePin>
		osDelay ( pdMS_TO_TICKS ( 100 ) );
 800724a:	2064      	movs	r0, #100	@ 0x64
 800724c:	f00d f9ea 	bl	8014624 <osDelay>
		HAL_GPIO_WritePin ( EX_HEART_BEAT_GPIO_Port, EX_HEART_BEAT_Pin, GPIO_PIN_SET );
 8007250:	2201      	movs	r2, #1
 8007252:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007256:	4818      	ldr	r0, [pc, #96]	@ (80072b8 <_Z16StartDefaultTaskPv+0x430>)
 8007258:	f005 ffae 	bl	800d1b8 <HAL_GPIO_WritePin>
		osDelay ( pdMS_TO_TICKS ( 700 ) );
 800725c:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8007260:	f00d f9e0 	bl	8014624 <osDelay>
		HAL_GPIO_WritePin ( EX_HEART_BEAT_GPIO_Port, EX_HEART_BEAT_Pin, GPIO_PIN_RESET );
 8007264:	bf00      	nop
 8007266:	e7d8      	b.n	800721a <_Z16StartDefaultTaskPv+0x392>
 8007268:	24003254 	.word	0x24003254
 800726c:	24004068 	.word	0x24004068
 8007270:	58021400 	.word	0x58021400
 8007274:	240036d4 	.word	0x240036d4
 8007278:	2400f8ac 	.word	0x2400f8ac
 800727c:	2400f8b0 	.word	0x2400f8b0
 8007280:	2400410c 	.word	0x2400410c
 8007284:	240040a0 	.word	0x240040a0
 8007288:	2400409c 	.word	0x2400409c
 800728c:	2400f89c 	.word	0x2400f89c
 8007290:	24004110 	.word	0x24004110
 8007294:	58020400 	.word	0x58020400
 8007298:	58021c00 	.word	0x58021c00
 800729c:	2400364c 	.word	0x2400364c
 80072a0:	2400f8b8 	.word	0x2400f8b8
 80072a4:	2400f8bc 	.word	0x2400f8bc
 80072a8:	240041c8 	.word	0x240041c8
 80072ac:	24004148 	.word	0x24004148
 80072b0:	24004144 	.word	0x24004144
 80072b4:	0801be7c 	.word	0x0801be7c
 80072b8:	58020000 	.word	0x58020000

080072bc <_ZL10MPU_Configv>:
}

 /* MPU Configuration */

void MPU_Config(void)
{
 80072bc:	b580      	push	{r7, lr}
 80072be:	b084      	sub	sp, #16
 80072c0:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80072c2:	463b      	mov	r3, r7
 80072c4:	2200      	movs	r2, #0
 80072c6:	601a      	str	r2, [r3, #0]
 80072c8:	605a      	str	r2, [r3, #4]
 80072ca:	609a      	str	r2, [r3, #8]
 80072cc:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80072ce:	f002 feeb 	bl	800a0a8 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80072d2:	2301      	movs	r3, #1
 80072d4:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80072d6:	2300      	movs	r3, #0
 80072d8:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30000000;
 80072da:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 80072de:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_256KB;
 80072e0:	2311      	movs	r3, #17
 80072e2:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80072e4:	2387      	movs	r3, #135	@ 0x87
 80072e6:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80072e8:	2300      	movs	r3, #0
 80072ea:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 80072ec:	2303      	movs	r3, #3
 80072ee:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80072f0:	2301      	movs	r3, #1
 80072f2:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80072f4:	2301      	movs	r3, #1
 80072f6:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80072f8:	2300      	movs	r3, #0
 80072fa:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80072fc:	2300      	movs	r3, #0
 80072fe:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8007300:	463b      	mov	r3, r7
 8007302:	4618      	mov	r0, r3
 8007304:	f002 ff08 	bl	800a118 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8007308:	2004      	movs	r0, #4
 800730a:	f002 fee5 	bl	800a0d8 <HAL_MPU_Enable>

}
 800730e:	bf00      	nop
 8007310:	3710      	adds	r7, #16
 8007312:	46bd      	mov	sp, r7
 8007314:	bd80      	pop	{r7, pc}
	...

08007318 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007318:	b580      	push	{r7, lr}
 800731a:	b082      	sub	sp, #8
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  if (htim->Instance == TIM15)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	4a07      	ldr	r2, [pc, #28]	@ (8007344 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8007326:	4293      	cmp	r3, r2
 8007328:	d101      	bne.n	800732e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
	  CasualNoises::EventHandlerThread::eventHandlerTimerInterrupts();
 800732a:	f010 facb 	bl	80178c4 <_ZN12CasualNoises18EventHandlerThread27eventHandlerTimerInterruptsEv>
  }

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	4a05      	ldr	r2, [pc, #20]	@ (8007348 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8007334:	4293      	cmp	r3, r2
 8007336:	d101      	bne.n	800733c <HAL_TIM_PeriodElapsedCallback+0x24>
  {
    HAL_IncTick();
 8007338:	f001 f9b6 	bl	80086a8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800733c:	bf00      	nop
 800733e:	3708      	adds	r7, #8
 8007340:	46bd      	mov	sp, r7
 8007342:	bd80      	pop	{r7, pc}
 8007344:	40014000 	.word	0x40014000
 8007348:	40010000 	.word	0x40010000

0800734c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800734c:	b480      	push	{r7}
 800734e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8007350:	b672      	cpsid	i
}
 8007352:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8007354:	bf00      	nop
 8007356:	e7fd      	b.n	8007354 <Error_Handler+0x8>

08007358 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b082      	sub	sp, #8
 800735c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800735e:	4b0c      	ldr	r3, [pc, #48]	@ (8007390 <HAL_MspInit+0x38>)
 8007360:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007364:	4a0a      	ldr	r2, [pc, #40]	@ (8007390 <HAL_MspInit+0x38>)
 8007366:	f043 0302 	orr.w	r3, r3, #2
 800736a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800736e:	4b08      	ldr	r3, [pc, #32]	@ (8007390 <HAL_MspInit+0x38>)
 8007370:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007374:	f003 0302 	and.w	r3, r3, #2
 8007378:	607b      	str	r3, [r7, #4]
 800737a:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800737c:	2200      	movs	r2, #0
 800737e:	210f      	movs	r1, #15
 8007380:	f06f 0001 	mvn.w	r0, #1
 8007384:	f002 fe68 	bl	800a058 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007388:	bf00      	nop
 800738a:	3708      	adds	r7, #8
 800738c:	46bd      	mov	sp, r7
 800738e:	bd80      	pop	{r7, pc}
 8007390:	58024400 	.word	0x58024400

08007394 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8007394:	b580      	push	{r7, lr}
 8007396:	b0bc      	sub	sp, #240	@ 0xf0
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800739c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80073a0:	2200      	movs	r2, #0
 80073a2:	601a      	str	r2, [r3, #0]
 80073a4:	605a      	str	r2, [r3, #4]
 80073a6:	609a      	str	r2, [r3, #8]
 80073a8:	60da      	str	r2, [r3, #12]
 80073aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80073ac:	f107 0318 	add.w	r3, r7, #24
 80073b0:	22c0      	movs	r2, #192	@ 0xc0
 80073b2:	2100      	movs	r1, #0
 80073b4:	4618      	mov	r0, r3
 80073b6:	f012 fcad 	bl	8019d14 <memset>
  if(hadc->Instance==ADC1)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	4a61      	ldr	r2, [pc, #388]	@ (8007544 <HAL_ADC_MspInit+0x1b0>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	f040 80bb 	bne.w	800753c <HAL_ADC_MspInit+0x1a8>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80073c6:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80073ca:	f04f 0300 	mov.w	r3, #0
 80073ce:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 2;
 80073d2:	2302      	movs	r3, #2
 80073d4:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 12;
 80073d6:	230c      	movs	r3, #12
 80073d8:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 80073da:	2302      	movs	r3, #2
 80073dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80073de:	2302      	movs	r3, #2
 80073e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 80073e2:	2302      	movs	r3, #2
 80073e4:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 80073e6:	23c0      	movs	r3, #192	@ 0xc0
 80073e8:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 80073ea:	2320      	movs	r3, #32
 80073ec:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80073ee:	2300      	movs	r3, #0
 80073f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 80073f2:	2300      	movs	r3, #0
 80073f4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80073f8:	f107 0318 	add.w	r3, r7, #24
 80073fc:	4618      	mov	r0, r3
 80073fe:	f008 f941 	bl	800f684 <HAL_RCCEx_PeriphCLKConfig>
 8007402:	4603      	mov	r3, r0
 8007404:	2b00      	cmp	r3, #0
 8007406:	d001      	beq.n	800740c <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 8007408:	f7ff ffa0 	bl	800734c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800740c:	4b4e      	ldr	r3, [pc, #312]	@ (8007548 <HAL_ADC_MspInit+0x1b4>)
 800740e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007412:	4a4d      	ldr	r2, [pc, #308]	@ (8007548 <HAL_ADC_MspInit+0x1b4>)
 8007414:	f043 0320 	orr.w	r3, r3, #32
 8007418:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800741c:	4b4a      	ldr	r3, [pc, #296]	@ (8007548 <HAL_ADC_MspInit+0x1b4>)
 800741e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007422:	f003 0320 	and.w	r3, r3, #32
 8007426:	617b      	str	r3, [r7, #20]
 8007428:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800742a:	4b47      	ldr	r3, [pc, #284]	@ (8007548 <HAL_ADC_MspInit+0x1b4>)
 800742c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007430:	4a45      	ldr	r2, [pc, #276]	@ (8007548 <HAL_ADC_MspInit+0x1b4>)
 8007432:	f043 0304 	orr.w	r3, r3, #4
 8007436:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800743a:	4b43      	ldr	r3, [pc, #268]	@ (8007548 <HAL_ADC_MspInit+0x1b4>)
 800743c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007440:	f003 0304 	and.w	r3, r3, #4
 8007444:	613b      	str	r3, [r7, #16]
 8007446:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007448:	4b3f      	ldr	r3, [pc, #252]	@ (8007548 <HAL_ADC_MspInit+0x1b4>)
 800744a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800744e:	4a3e      	ldr	r2, [pc, #248]	@ (8007548 <HAL_ADC_MspInit+0x1b4>)
 8007450:	f043 0301 	orr.w	r3, r3, #1
 8007454:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007458:	4b3b      	ldr	r3, [pc, #236]	@ (8007548 <HAL_ADC_MspInit+0x1b4>)
 800745a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800745e:	f003 0301 	and.w	r3, r3, #1
 8007462:	60fb      	str	r3, [r7, #12]
 8007464:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007466:	4b38      	ldr	r3, [pc, #224]	@ (8007548 <HAL_ADC_MspInit+0x1b4>)
 8007468:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800746c:	4a36      	ldr	r2, [pc, #216]	@ (8007548 <HAL_ADC_MspInit+0x1b4>)
 800746e:	f043 0302 	orr.w	r3, r3, #2
 8007472:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007476:	4b34      	ldr	r3, [pc, #208]	@ (8007548 <HAL_ADC_MspInit+0x1b4>)
 8007478:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800747c:	f003 0302 	and.w	r3, r3, #2
 8007480:	60bb      	str	r3, [r7, #8]
 8007482:	68bb      	ldr	r3, [r7, #8]
    PA3     ------> ADC1_INP15
    PA4     ------> ADC1_INP18
    PB0     ------> ADC1_INP9
    PB1     ------> ADC1_INP5
    */
    GPIO_InitStruct.Pin = CV_IN_1_Pin|CV_IN_7_Pin;
 8007484:	2303      	movs	r3, #3
 8007486:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800748a:	2303      	movs	r3, #3
 800748c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007490:	2300      	movs	r3, #0
 8007492:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007496:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800749a:	4619      	mov	r1, r3
 800749c:	482b      	ldr	r0, [pc, #172]	@ (800754c <HAL_ADC_MspInit+0x1b8>)
 800749e:	f005 fcc3 	bl	800ce28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CV_IN_6_Pin|CV_IN_4_Pin|CV_IN_5_Pin|CV_IN_3_Pin
 80074a2:	231f      	movs	r3, #31
 80074a4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                          |_1V_OCT_1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80074a8:	2303      	movs	r3, #3
 80074aa:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80074ae:	2300      	movs	r3, #0
 80074b0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80074b4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80074b8:	4619      	mov	r1, r3
 80074ba:	4825      	ldr	r0, [pc, #148]	@ (8007550 <HAL_ADC_MspInit+0x1bc>)
 80074bc:	f005 fcb4 	bl	800ce28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = _1V_OCT_2_Pin|CV_IN_2_Pin;
 80074c0:	2303      	movs	r3, #3
 80074c2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80074c6:	2303      	movs	r3, #3
 80074c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80074cc:	2300      	movs	r3, #0
 80074ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80074d2:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80074d6:	4619      	mov	r1, r3
 80074d8:	481e      	ldr	r0, [pc, #120]	@ (8007554 <HAL_ADC_MspInit+0x1c0>)
 80074da:	f005 fca5 	bl	800ce28 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream2;
 80074de:	4b1e      	ldr	r3, [pc, #120]	@ (8007558 <HAL_ADC_MspInit+0x1c4>)
 80074e0:	4a1e      	ldr	r2, [pc, #120]	@ (800755c <HAL_ADC_MspInit+0x1c8>)
 80074e2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80074e4:	4b1c      	ldr	r3, [pc, #112]	@ (8007558 <HAL_ADC_MspInit+0x1c4>)
 80074e6:	2209      	movs	r2, #9
 80074e8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80074ea:	4b1b      	ldr	r3, [pc, #108]	@ (8007558 <HAL_ADC_MspInit+0x1c4>)
 80074ec:	2200      	movs	r2, #0
 80074ee:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80074f0:	4b19      	ldr	r3, [pc, #100]	@ (8007558 <HAL_ADC_MspInit+0x1c4>)
 80074f2:	2200      	movs	r2, #0
 80074f4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80074f6:	4b18      	ldr	r3, [pc, #96]	@ (8007558 <HAL_ADC_MspInit+0x1c4>)
 80074f8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80074fc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80074fe:	4b16      	ldr	r3, [pc, #88]	@ (8007558 <HAL_ADC_MspInit+0x1c4>)
 8007500:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007504:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8007506:	4b14      	ldr	r3, [pc, #80]	@ (8007558 <HAL_ADC_MspInit+0x1c4>)
 8007508:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800750c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800750e:	4b12      	ldr	r3, [pc, #72]	@ (8007558 <HAL_ADC_MspInit+0x1c4>)
 8007510:	2200      	movs	r2, #0
 8007512:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8007514:	4b10      	ldr	r3, [pc, #64]	@ (8007558 <HAL_ADC_MspInit+0x1c4>)
 8007516:	2200      	movs	r2, #0
 8007518:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800751a:	4b0f      	ldr	r3, [pc, #60]	@ (8007558 <HAL_ADC_MspInit+0x1c4>)
 800751c:	2200      	movs	r2, #0
 800751e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8007520:	480d      	ldr	r0, [pc, #52]	@ (8007558 <HAL_ADC_MspInit+0x1c4>)
 8007522:	f002 fe39 	bl	800a198 <HAL_DMA_Init>
 8007526:	4603      	mov	r3, r0
 8007528:	2b00      	cmp	r3, #0
 800752a:	d001      	beq.n	8007530 <HAL_ADC_MspInit+0x19c>
    {
      Error_Handler();
 800752c:	f7ff ff0e 	bl	800734c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	4a09      	ldr	r2, [pc, #36]	@ (8007558 <HAL_ADC_MspInit+0x1c4>)
 8007534:	64da      	str	r2, [r3, #76]	@ 0x4c
 8007536:	4a08      	ldr	r2, [pc, #32]	@ (8007558 <HAL_ADC_MspInit+0x1c4>)
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800753c:	bf00      	nop
 800753e:	37f0      	adds	r7, #240	@ 0xf0
 8007540:	46bd      	mov	sp, r7
 8007542:	bd80      	pop	{r7, pc}
 8007544:	40022000 	.word	0x40022000
 8007548:	58024400 	.word	0x58024400
 800754c:	58020800 	.word	0x58020800
 8007550:	58020000 	.word	0x58020000
 8007554:	58020400 	.word	0x58020400
 8007558:	2400332c 	.word	0x2400332c
 800755c:	40020040 	.word	0x40020040

08007560 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8007560:	b580      	push	{r7, lr}
 8007562:	b0bc      	sub	sp, #240	@ 0xf0
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007568:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800756c:	2200      	movs	r2, #0
 800756e:	601a      	str	r2, [r3, #0]
 8007570:	605a      	str	r2, [r3, #4]
 8007572:	609a      	str	r2, [r3, #8]
 8007574:	60da      	str	r2, [r3, #12]
 8007576:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8007578:	f107 0318 	add.w	r3, r7, #24
 800757c:	22c0      	movs	r2, #192	@ 0xc0
 800757e:	2100      	movs	r1, #0
 8007580:	4618      	mov	r0, r3
 8007582:	f012 fbc7 	bl	8019d14 <memset>
  if(hi2c->Instance==I2C4)
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	4a39      	ldr	r2, [pc, #228]	@ (8007670 <HAL_I2C_MspInit+0x110>)
 800758c:	4293      	cmp	r3, r2
 800758e:	d16b      	bne.n	8007668 <HAL_I2C_MspInit+0x108>

    /* USER CODE END I2C4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8007590:	f04f 0210 	mov.w	r2, #16
 8007594:	f04f 0300 	mov.w	r3, #0
 8007598:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 800759c:	2300      	movs	r3, #0
 800759e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80075a2:	f107 0318 	add.w	r3, r7, #24
 80075a6:	4618      	mov	r0, r3
 80075a8:	f008 f86c 	bl	800f684 <HAL_RCCEx_PeriphCLKConfig>
 80075ac:	4603      	mov	r3, r0
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d001      	beq.n	80075b6 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 80075b2:	f7ff fecb 	bl	800734c <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80075b6:	4b2f      	ldr	r3, [pc, #188]	@ (8007674 <HAL_I2C_MspInit+0x114>)
 80075b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80075bc:	4a2d      	ldr	r2, [pc, #180]	@ (8007674 <HAL_I2C_MspInit+0x114>)
 80075be:	f043 0320 	orr.w	r3, r3, #32
 80075c2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80075c6:	4b2b      	ldr	r3, [pc, #172]	@ (8007674 <HAL_I2C_MspInit+0x114>)
 80075c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80075cc:	f003 0320 	and.w	r3, r3, #32
 80075d0:	617b      	str	r3, [r7, #20]
 80075d2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80075d4:	4b27      	ldr	r3, [pc, #156]	@ (8007674 <HAL_I2C_MspInit+0x114>)
 80075d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80075da:	4a26      	ldr	r2, [pc, #152]	@ (8007674 <HAL_I2C_MspInit+0x114>)
 80075dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80075e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80075e4:	4b23      	ldr	r3, [pc, #140]	@ (8007674 <HAL_I2C_MspInit+0x114>)
 80075e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80075ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075ee:	613b      	str	r3, [r7, #16]
 80075f0:	693b      	ldr	r3, [r7, #16]
    /**I2C4 GPIO Configuration
    PF15     ------> I2C4_SDA
    PH11     ------> I2C4_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80075f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80075f6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80075fa:	2312      	movs	r3, #18
 80075fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007600:	2300      	movs	r3, #0
 8007602:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007606:	2300      	movs	r3, #0
 8007608:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 800760c:	2304      	movs	r3, #4
 800760e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8007612:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8007616:	4619      	mov	r1, r3
 8007618:	4817      	ldr	r0, [pc, #92]	@ (8007678 <HAL_I2C_MspInit+0x118>)
 800761a:	f005 fc05 	bl	800ce28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800761e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007622:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007626:	2312      	movs	r3, #18
 8007628:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800762c:	2300      	movs	r3, #0
 800762e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007632:	2300      	movs	r3, #0
 8007634:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8007638:	2304      	movs	r3, #4
 800763a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800763e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8007642:	4619      	mov	r1, r3
 8007644:	480d      	ldr	r0, [pc, #52]	@ (800767c <HAL_I2C_MspInit+0x11c>)
 8007646:	f005 fbef 	bl	800ce28 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 800764a:	4b0a      	ldr	r3, [pc, #40]	@ (8007674 <HAL_I2C_MspInit+0x114>)
 800764c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007650:	4a08      	ldr	r2, [pc, #32]	@ (8007674 <HAL_I2C_MspInit+0x114>)
 8007652:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007656:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800765a:	4b06      	ldr	r3, [pc, #24]	@ (8007674 <HAL_I2C_MspInit+0x114>)
 800765c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007660:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007664:	60fb      	str	r3, [r7, #12]
 8007666:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C4_MspInit 1 */

  }

}
 8007668:	bf00      	nop
 800766a:	37f0      	adds	r7, #240	@ 0xf0
 800766c:	46bd      	mov	sp, r7
 800766e:	bd80      	pop	{r7, pc}
 8007670:	58001c00 	.word	0x58001c00
 8007674:	58024400 	.word	0x58024400
 8007678:	58021400 	.word	0x58021400
 800767c:	58021c00 	.word	0x58021c00

08007680 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8007680:	b580      	push	{r7, lr}
 8007682:	b0be      	sub	sp, #248	@ 0xf8
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007688:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800768c:	2200      	movs	r2, #0
 800768e:	601a      	str	r2, [r3, #0]
 8007690:	605a      	str	r2, [r3, #4]
 8007692:	609a      	str	r2, [r3, #8]
 8007694:	60da      	str	r2, [r3, #12]
 8007696:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8007698:	f107 0320 	add.w	r3, r7, #32
 800769c:	22c0      	movs	r2, #192	@ 0xc0
 800769e:	2100      	movs	r1, #0
 80076a0:	4618      	mov	r0, r3
 80076a2:	f012 fb37 	bl	8019d14 <memset>
  if(hi2s->Instance==SPI1)
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	4a8e      	ldr	r2, [pc, #568]	@ (80078e4 <HAL_I2S_MspInit+0x264>)
 80076ac:	4293      	cmp	r3, r2
 80076ae:	f040 8114 	bne.w	80078da <HAL_I2S_MspInit+0x25a>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80076b2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80076b6:	f04f 0300 	mov.w	r3, #0
 80076ba:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80076be:	2300      	movs	r3, #0
 80076c0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80076c4:	f107 0320 	add.w	r3, r7, #32
 80076c8:	4618      	mov	r0, r3
 80076ca:	f007 ffdb 	bl	800f684 <HAL_RCCEx_PeriphCLKConfig>
 80076ce:	4603      	mov	r3, r0
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d001      	beq.n	80076d8 <HAL_I2S_MspInit+0x58>
    {
      Error_Handler();
 80076d4:	f7ff fe3a 	bl	800734c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80076d8:	4b83      	ldr	r3, [pc, #524]	@ (80078e8 <HAL_I2S_MspInit+0x268>)
 80076da:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80076de:	4a82      	ldr	r2, [pc, #520]	@ (80078e8 <HAL_I2S_MspInit+0x268>)
 80076e0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80076e4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80076e8:	4b7f      	ldr	r3, [pc, #508]	@ (80078e8 <HAL_I2S_MspInit+0x268>)
 80076ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80076ee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80076f2:	61fb      	str	r3, [r7, #28]
 80076f4:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80076f6:	4b7c      	ldr	r3, [pc, #496]	@ (80078e8 <HAL_I2S_MspInit+0x268>)
 80076f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80076fc:	4a7a      	ldr	r2, [pc, #488]	@ (80078e8 <HAL_I2S_MspInit+0x268>)
 80076fe:	f043 0304 	orr.w	r3, r3, #4
 8007702:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007706:	4b78      	ldr	r3, [pc, #480]	@ (80078e8 <HAL_I2S_MspInit+0x268>)
 8007708:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800770c:	f003 0304 	and.w	r3, r3, #4
 8007710:	61bb      	str	r3, [r7, #24]
 8007712:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007714:	4b74      	ldr	r3, [pc, #464]	@ (80078e8 <HAL_I2S_MspInit+0x268>)
 8007716:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800771a:	4a73      	ldr	r2, [pc, #460]	@ (80078e8 <HAL_I2S_MspInit+0x268>)
 800771c:	f043 0301 	orr.w	r3, r3, #1
 8007720:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007724:	4b70      	ldr	r3, [pc, #448]	@ (80078e8 <HAL_I2S_MspInit+0x268>)
 8007726:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800772a:	f003 0301 	and.w	r3, r3, #1
 800772e:	617b      	str	r3, [r7, #20]
 8007730:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007732:	4b6d      	ldr	r3, [pc, #436]	@ (80078e8 <HAL_I2S_MspInit+0x268>)
 8007734:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007738:	4a6b      	ldr	r2, [pc, #428]	@ (80078e8 <HAL_I2S_MspInit+0x268>)
 800773a:	f043 0308 	orr.w	r3, r3, #8
 800773e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007742:	4b69      	ldr	r3, [pc, #420]	@ (80078e8 <HAL_I2S_MspInit+0x268>)
 8007744:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007748:	f003 0308 	and.w	r3, r3, #8
 800774c:	613b      	str	r3, [r7, #16]
 800774e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8007750:	4b65      	ldr	r3, [pc, #404]	@ (80078e8 <HAL_I2S_MspInit+0x268>)
 8007752:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007756:	4a64      	ldr	r2, [pc, #400]	@ (80078e8 <HAL_I2S_MspInit+0x268>)
 8007758:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800775c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007760:	4b61      	ldr	r3, [pc, #388]	@ (80078e8 <HAL_I2S_MspInit+0x268>)
 8007762:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007766:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800776a:	60fb      	str	r3, [r7, #12]
 800776c:	68fb      	ldr	r3, [r7, #12]
    PA15 (JTDI)     ------> I2S1_WS
    PD7     ------> I2S1_SDO
    PG9     ------> I2S1_SDI
    PG11     ------> I2S1_CK
    */
    GPIO_InitStruct.Pin = CODEC_MCLK_Pin;
 800776e:	2310      	movs	r3, #16
 8007770:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007774:	2302      	movs	r3, #2
 8007776:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800777a:	2300      	movs	r3, #0
 800777c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007780:	2300      	movs	r3, #0
 8007782:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8007786:	2305      	movs	r3, #5
 8007788:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(CODEC_MCLK_GPIO_Port, &GPIO_InitStruct);
 800778c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8007790:	4619      	mov	r1, r3
 8007792:	4856      	ldr	r0, [pc, #344]	@ (80078ec <HAL_I2S_MspInit+0x26c>)
 8007794:	f005 fb48 	bl	800ce28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CODEC_LRCK_Pin;
 8007798:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800779c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80077a0:	2302      	movs	r3, #2
 80077a2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077a6:	2300      	movs	r3, #0
 80077a8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80077ac:	2300      	movs	r3, #0
 80077ae:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80077b2:	2305      	movs	r3, #5
 80077b4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(CODEC_LRCK_GPIO_Port, &GPIO_InitStruct);
 80077b8:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80077bc:	4619      	mov	r1, r3
 80077be:	484c      	ldr	r0, [pc, #304]	@ (80078f0 <HAL_I2S_MspInit+0x270>)
 80077c0:	f005 fb32 	bl	800ce28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CODEC_SDOUT_Pin;
 80077c4:	2380      	movs	r3, #128	@ 0x80
 80077c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80077ca:	2302      	movs	r3, #2
 80077cc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077d0:	2300      	movs	r3, #0
 80077d2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80077d6:	2300      	movs	r3, #0
 80077d8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80077dc:	2305      	movs	r3, #5
 80077de:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(CODEC_SDOUT_GPIO_Port, &GPIO_InitStruct);
 80077e2:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80077e6:	4619      	mov	r1, r3
 80077e8:	4842      	ldr	r0, [pc, #264]	@ (80078f4 <HAL_I2S_MspInit+0x274>)
 80077ea:	f005 fb1d 	bl	800ce28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CODEC_SDIN_Pin|CODEC_CK_Pin;
 80077ee:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 80077f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80077f6:	2302      	movs	r3, #2
 80077f8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077fc:	2300      	movs	r3, #0
 80077fe:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007802:	2300      	movs	r3, #0
 8007804:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8007808:	2305      	movs	r3, #5
 800780a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800780e:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8007812:	4619      	mov	r1, r3
 8007814:	4838      	ldr	r0, [pc, #224]	@ (80078f8 <HAL_I2S_MspInit+0x278>)
 8007816:	f005 fb07 	bl	800ce28 <HAL_GPIO_Init>

    /* I2S1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream3;
 800781a:	4b38      	ldr	r3, [pc, #224]	@ (80078fc <HAL_I2S_MspInit+0x27c>)
 800781c:	4a38      	ldr	r2, [pc, #224]	@ (8007900 <HAL_I2S_MspInit+0x280>)
 800781e:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8007820:	4b36      	ldr	r3, [pc, #216]	@ (80078fc <HAL_I2S_MspInit+0x27c>)
 8007822:	2225      	movs	r2, #37	@ 0x25
 8007824:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007826:	4b35      	ldr	r3, [pc, #212]	@ (80078fc <HAL_I2S_MspInit+0x27c>)
 8007828:	2200      	movs	r2, #0
 800782a:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800782c:	4b33      	ldr	r3, [pc, #204]	@ (80078fc <HAL_I2S_MspInit+0x27c>)
 800782e:	2200      	movs	r2, #0
 8007830:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007832:	4b32      	ldr	r3, [pc, #200]	@ (80078fc <HAL_I2S_MspInit+0x27c>)
 8007834:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007838:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800783a:	4b30      	ldr	r3, [pc, #192]	@ (80078fc <HAL_I2S_MspInit+0x27c>)
 800783c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8007840:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8007842:	4b2e      	ldr	r3, [pc, #184]	@ (80078fc <HAL_I2S_MspInit+0x27c>)
 8007844:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8007848:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 800784a:	4b2c      	ldr	r3, [pc, #176]	@ (80078fc <HAL_I2S_MspInit+0x27c>)
 800784c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007850:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8007852:	4b2a      	ldr	r3, [pc, #168]	@ (80078fc <HAL_I2S_MspInit+0x27c>)
 8007854:	2200      	movs	r2, #0
 8007856:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007858:	4b28      	ldr	r3, [pc, #160]	@ (80078fc <HAL_I2S_MspInit+0x27c>)
 800785a:	2200      	movs	r2, #0
 800785c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800785e:	4827      	ldr	r0, [pc, #156]	@ (80078fc <HAL_I2S_MspInit+0x27c>)
 8007860:	f002 fc9a 	bl	800a198 <HAL_DMA_Init>
 8007864:	4603      	mov	r3, r0
 8007866:	2b00      	cmp	r3, #0
 8007868:	d001      	beq.n	800786e <HAL_I2S_MspInit+0x1ee>
    {
      Error_Handler();
 800786a:	f7ff fd6f 	bl	800734c <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi1_rx);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	4a22      	ldr	r2, [pc, #136]	@ (80078fc <HAL_I2S_MspInit+0x27c>)
 8007872:	649a      	str	r2, [r3, #72]	@ 0x48
 8007874:	4a21      	ldr	r2, [pc, #132]	@ (80078fc <HAL_I2S_MspInit+0x27c>)
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Stream4;
 800787a:	4b22      	ldr	r3, [pc, #136]	@ (8007904 <HAL_I2S_MspInit+0x284>)
 800787c:	4a22      	ldr	r2, [pc, #136]	@ (8007908 <HAL_I2S_MspInit+0x288>)
 800787e:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8007880:	4b20      	ldr	r3, [pc, #128]	@ (8007904 <HAL_I2S_MspInit+0x284>)
 8007882:	2226      	movs	r2, #38	@ 0x26
 8007884:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007886:	4b1f      	ldr	r3, [pc, #124]	@ (8007904 <HAL_I2S_MspInit+0x284>)
 8007888:	2240      	movs	r2, #64	@ 0x40
 800788a:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800788c:	4b1d      	ldr	r3, [pc, #116]	@ (8007904 <HAL_I2S_MspInit+0x284>)
 800788e:	2200      	movs	r2, #0
 8007890:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007892:	4b1c      	ldr	r3, [pc, #112]	@ (8007904 <HAL_I2S_MspInit+0x284>)
 8007894:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007898:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800789a:	4b1a      	ldr	r3, [pc, #104]	@ (8007904 <HAL_I2S_MspInit+0x284>)
 800789c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80078a0:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80078a2:	4b18      	ldr	r3, [pc, #96]	@ (8007904 <HAL_I2S_MspInit+0x284>)
 80078a4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80078a8:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 80078aa:	4b16      	ldr	r3, [pc, #88]	@ (8007904 <HAL_I2S_MspInit+0x284>)
 80078ac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80078b0:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80078b2:	4b14      	ldr	r3, [pc, #80]	@ (8007904 <HAL_I2S_MspInit+0x284>)
 80078b4:	2200      	movs	r2, #0
 80078b6:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80078b8:	4b12      	ldr	r3, [pc, #72]	@ (8007904 <HAL_I2S_MspInit+0x284>)
 80078ba:	2200      	movs	r2, #0
 80078bc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80078be:	4811      	ldr	r0, [pc, #68]	@ (8007904 <HAL_I2S_MspInit+0x284>)
 80078c0:	f002 fc6a 	bl	800a198 <HAL_DMA_Init>
 80078c4:	4603      	mov	r3, r0
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d001      	beq.n	80078ce <HAL_I2S_MspInit+0x24e>
    {
      Error_Handler();
 80078ca:	f7ff fd3f 	bl	800734c <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi1_tx);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	4a0c      	ldr	r2, [pc, #48]	@ (8007904 <HAL_I2S_MspInit+0x284>)
 80078d2:	645a      	str	r2, [r3, #68]	@ 0x44
 80078d4:	4a0b      	ldr	r2, [pc, #44]	@ (8007904 <HAL_I2S_MspInit+0x284>)
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80078da:	bf00      	nop
 80078dc:	37f8      	adds	r7, #248	@ 0xf8
 80078de:	46bd      	mov	sp, r7
 80078e0:	bd80      	pop	{r7, pc}
 80078e2:	bf00      	nop
 80078e4:	40013000 	.word	0x40013000
 80078e8:	58024400 	.word	0x58024400
 80078ec:	58020800 	.word	0x58020800
 80078f0:	58020000 	.word	0x58020000
 80078f4:	58020c00 	.word	0x58020c00
 80078f8:	58021800 	.word	0x58021800
 80078fc:	2400344c 	.word	0x2400344c
 8007900:	40020058 	.word	0x40020058
 8007904:	240034c4 	.word	0x240034c4
 8007908:	40020070 	.word	0x40020070

0800790c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b0c2      	sub	sp, #264	@ 0x108
 8007910:	af00      	add	r7, sp, #0
 8007912:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007916:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800791a:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800791c:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8007920:	2200      	movs	r2, #0
 8007922:	601a      	str	r2, [r3, #0]
 8007924:	605a      	str	r2, [r3, #4]
 8007926:	609a      	str	r2, [r3, #8]
 8007928:	60da      	str	r2, [r3, #12]
 800792a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800792c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007930:	22c0      	movs	r2, #192	@ 0xc0
 8007932:	2100      	movs	r1, #0
 8007934:	4618      	mov	r0, r3
 8007936:	f012 f9ed 	bl	8019d14 <memset>
  if(hspi->Instance==SPI2)
 800793a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800793e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	4aaf      	ldr	r2, [pc, #700]	@ (8007c04 <HAL_SPI_MspInit+0x2f8>)
 8007948:	4293      	cmp	r3, r2
 800794a:	d147      	bne.n	80079dc <HAL_SPI_MspInit+0xd0>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 800794c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8007950:	f04f 0300 	mov.w	r3, #0
 8007954:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8007958:	2300      	movs	r3, #0
 800795a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800795e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007962:	4618      	mov	r0, r3
 8007964:	f007 fe8e 	bl	800f684 <HAL_RCCEx_PeriphCLKConfig>
 8007968:	4603      	mov	r3, r0
 800796a:	2b00      	cmp	r3, #0
 800796c:	d001      	beq.n	8007972 <HAL_SPI_MspInit+0x66>
    {
      Error_Handler();
 800796e:	f7ff fced 	bl	800734c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8007972:	4ba5      	ldr	r3, [pc, #660]	@ (8007c08 <HAL_SPI_MspInit+0x2fc>)
 8007974:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007978:	4aa3      	ldr	r2, [pc, #652]	@ (8007c08 <HAL_SPI_MspInit+0x2fc>)
 800797a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800797e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007982:	4ba1      	ldr	r3, [pc, #644]	@ (8007c08 <HAL_SPI_MspInit+0x2fc>)
 8007984:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007988:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800798c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800798e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007990:	4b9d      	ldr	r3, [pc, #628]	@ (8007c08 <HAL_SPI_MspInit+0x2fc>)
 8007992:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007996:	4a9c      	ldr	r2, [pc, #624]	@ (8007c08 <HAL_SPI_MspInit+0x2fc>)
 8007998:	f043 0302 	orr.w	r3, r3, #2
 800799c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80079a0:	4b99      	ldr	r3, [pc, #612]	@ (8007c08 <HAL_SPI_MspInit+0x2fc>)
 80079a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80079a6:	f003 0302 	and.w	r3, r3, #2
 80079aa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80079ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = NS_FLASH_SCK_Pin|NS_FLASH_MISO_Pin|NS_FLASH_MOSI_Pin;
 80079ae:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80079b2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80079b6:	2302      	movs	r3, #2
 80079b8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80079bc:	2300      	movs	r3, #0
 80079be:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80079c2:	2300      	movs	r3, #0
 80079c4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80079c8:	2305      	movs	r3, #5
 80079ca:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80079ce:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80079d2:	4619      	mov	r1, r3
 80079d4:	488d      	ldr	r0, [pc, #564]	@ (8007c0c <HAL_SPI_MspInit+0x300>)
 80079d6:	f005 fa27 	bl	800ce28 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI6_MspInit 1 */

    /* USER CODE END SPI6_MspInit 1 */
  }

}
 80079da:	e280      	b.n	8007ede <HAL_SPI_MspInit+0x5d2>
  else if(hspi->Instance==SPI3)
 80079dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079e0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	4a89      	ldr	r2, [pc, #548]	@ (8007c10 <HAL_SPI_MspInit+0x304>)
 80079ea:	4293      	cmp	r3, r2
 80079ec:	d147      	bne.n	8007a7e <HAL_SPI_MspInit+0x172>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 80079ee:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80079f2:	f04f 0300 	mov.w	r3, #0
 80079f6:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80079fa:	2300      	movs	r3, #0
 80079fc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007a00:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007a04:	4618      	mov	r0, r3
 8007a06:	f007 fe3d 	bl	800f684 <HAL_RCCEx_PeriphCLKConfig>
 8007a0a:	4603      	mov	r3, r0
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d001      	beq.n	8007a14 <HAL_SPI_MspInit+0x108>
      Error_Handler();
 8007a10:	f7ff fc9c 	bl	800734c <Error_Handler>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8007a14:	4b7c      	ldr	r3, [pc, #496]	@ (8007c08 <HAL_SPI_MspInit+0x2fc>)
 8007a16:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007a1a:	4a7b      	ldr	r2, [pc, #492]	@ (8007c08 <HAL_SPI_MspInit+0x2fc>)
 8007a1c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007a20:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007a24:	4b78      	ldr	r3, [pc, #480]	@ (8007c08 <HAL_SPI_MspInit+0x2fc>)
 8007a26:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007a2a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007a2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007a32:	4b75      	ldr	r3, [pc, #468]	@ (8007c08 <HAL_SPI_MspInit+0x2fc>)
 8007a34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007a38:	4a73      	ldr	r2, [pc, #460]	@ (8007c08 <HAL_SPI_MspInit+0x2fc>)
 8007a3a:	f043 0304 	orr.w	r3, r3, #4
 8007a3e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007a42:	4b71      	ldr	r3, [pc, #452]	@ (8007c08 <HAL_SPI_MspInit+0x2fc>)
 8007a44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007a48:	f003 0304 	and.w	r3, r3, #4
 8007a4c:	623b      	str	r3, [r7, #32]
 8007a4e:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = SER_IN_CP_Pin|SER_IN_Q7_Pin|GPIO_PIN_12;
 8007a50:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8007a54:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007a58:	2302      	movs	r3, #2
 8007a5a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007a5e:	2300      	movs	r3, #0
 8007a60:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007a64:	2300      	movs	r3, #0
 8007a66:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8007a6a:	2306      	movs	r3, #6
 8007a6c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007a70:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8007a74:	4619      	mov	r1, r3
 8007a76:	4867      	ldr	r0, [pc, #412]	@ (8007c14 <HAL_SPI_MspInit+0x308>)
 8007a78:	f005 f9d6 	bl	800ce28 <HAL_GPIO_Init>
}
 8007a7c:	e22f      	b.n	8007ede <HAL_SPI_MspInit+0x5d2>
  else if(hspi->Instance==SPI4)
 8007a7e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a82:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	4a63      	ldr	r2, [pc, #396]	@ (8007c18 <HAL_SPI_MspInit+0x30c>)
 8007a8c:	4293      	cmp	r3, r2
 8007a8e:	f040 80cf 	bne.w	8007c30 <HAL_SPI_MspInit+0x324>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 8007a92:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007a96:	f04f 0300 	mov.w	r3, #0
 8007a9a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007aa4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	f007 fdeb 	bl	800f684 <HAL_RCCEx_PeriphCLKConfig>
 8007aae:	4603      	mov	r3, r0
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d001      	beq.n	8007ab8 <HAL_SPI_MspInit+0x1ac>
      Error_Handler();
 8007ab4:	f7ff fc4a 	bl	800734c <Error_Handler>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8007ab8:	4b53      	ldr	r3, [pc, #332]	@ (8007c08 <HAL_SPI_MspInit+0x2fc>)
 8007aba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007abe:	4a52      	ldr	r2, [pc, #328]	@ (8007c08 <HAL_SPI_MspInit+0x2fc>)
 8007ac0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8007ac4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007ac8:	4b4f      	ldr	r3, [pc, #316]	@ (8007c08 <HAL_SPI_MspInit+0x2fc>)
 8007aca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007ace:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007ad2:	61fb      	str	r3, [r7, #28]
 8007ad4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8007ad6:	4b4c      	ldr	r3, [pc, #304]	@ (8007c08 <HAL_SPI_MspInit+0x2fc>)
 8007ad8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007adc:	4a4a      	ldr	r2, [pc, #296]	@ (8007c08 <HAL_SPI_MspInit+0x2fc>)
 8007ade:	f043 0310 	orr.w	r3, r3, #16
 8007ae2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007ae6:	4b48      	ldr	r3, [pc, #288]	@ (8007c08 <HAL_SPI_MspInit+0x2fc>)
 8007ae8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007aec:	f003 0310 	and.w	r3, r3, #16
 8007af0:	61bb      	str	r3, [r7, #24]
 8007af2:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = NERVE_NET_SCK_Pin|NERVE_NET_MISO_Pin|NERVE_NET_MOSI_Pin;
 8007af4:	2364      	movs	r3, #100	@ 0x64
 8007af6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007afa:	2302      	movs	r3, #2
 8007afc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b00:	2300      	movs	r3, #0
 8007b02:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007b06:	2300      	movs	r3, #0
 8007b08:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8007b0c:	2305      	movs	r3, #5
 8007b0e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007b12:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8007b16:	4619      	mov	r1, r3
 8007b18:	4840      	ldr	r0, [pc, #256]	@ (8007c1c <HAL_SPI_MspInit+0x310>)
 8007b1a:	f005 f985 	bl	800ce28 <HAL_GPIO_Init>
    hdma_spi4_rx.Instance = DMA1_Stream5;
 8007b1e:	4b40      	ldr	r3, [pc, #256]	@ (8007c20 <HAL_SPI_MspInit+0x314>)
 8007b20:	4a40      	ldr	r2, [pc, #256]	@ (8007c24 <HAL_SPI_MspInit+0x318>)
 8007b22:	601a      	str	r2, [r3, #0]
    hdma_spi4_rx.Init.Request = DMA_REQUEST_SPI4_RX;
 8007b24:	4b3e      	ldr	r3, [pc, #248]	@ (8007c20 <HAL_SPI_MspInit+0x314>)
 8007b26:	2253      	movs	r2, #83	@ 0x53
 8007b28:	605a      	str	r2, [r3, #4]
    hdma_spi4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007b2a:	4b3d      	ldr	r3, [pc, #244]	@ (8007c20 <HAL_SPI_MspInit+0x314>)
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	609a      	str	r2, [r3, #8]
    hdma_spi4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007b30:	4b3b      	ldr	r3, [pc, #236]	@ (8007c20 <HAL_SPI_MspInit+0x314>)
 8007b32:	2200      	movs	r2, #0
 8007b34:	60da      	str	r2, [r3, #12]
    hdma_spi4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007b36:	4b3a      	ldr	r3, [pc, #232]	@ (8007c20 <HAL_SPI_MspInit+0x314>)
 8007b38:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007b3c:	611a      	str	r2, [r3, #16]
    hdma_spi4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007b3e:	4b38      	ldr	r3, [pc, #224]	@ (8007c20 <HAL_SPI_MspInit+0x314>)
 8007b40:	2200      	movs	r2, #0
 8007b42:	615a      	str	r2, [r3, #20]
    hdma_spi4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007b44:	4b36      	ldr	r3, [pc, #216]	@ (8007c20 <HAL_SPI_MspInit+0x314>)
 8007b46:	2200      	movs	r2, #0
 8007b48:	619a      	str	r2, [r3, #24]
    hdma_spi4_rx.Init.Mode = DMA_NORMAL;
 8007b4a:	4b35      	ldr	r3, [pc, #212]	@ (8007c20 <HAL_SPI_MspInit+0x314>)
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	61da      	str	r2, [r3, #28]
    hdma_spi4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8007b50:	4b33      	ldr	r3, [pc, #204]	@ (8007c20 <HAL_SPI_MspInit+0x314>)
 8007b52:	2200      	movs	r2, #0
 8007b54:	621a      	str	r2, [r3, #32]
    hdma_spi4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007b56:	4b32      	ldr	r3, [pc, #200]	@ (8007c20 <HAL_SPI_MspInit+0x314>)
 8007b58:	2200      	movs	r2, #0
 8007b5a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi4_rx) != HAL_OK)
 8007b5c:	4830      	ldr	r0, [pc, #192]	@ (8007c20 <HAL_SPI_MspInit+0x314>)
 8007b5e:	f002 fb1b 	bl	800a198 <HAL_DMA_Init>
 8007b62:	4603      	mov	r3, r0
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d001      	beq.n	8007b6c <HAL_SPI_MspInit+0x260>
      Error_Handler();
 8007b68:	f7ff fbf0 	bl	800734c <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi4_rx);
 8007b6c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b70:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	4a2a      	ldr	r2, [pc, #168]	@ (8007c20 <HAL_SPI_MspInit+0x314>)
 8007b78:	67da      	str	r2, [r3, #124]	@ 0x7c
 8007b7a:	4a29      	ldr	r2, [pc, #164]	@ (8007c20 <HAL_SPI_MspInit+0x314>)
 8007b7c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b80:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_spi4_tx.Instance = DMA1_Stream6;
 8007b88:	4b27      	ldr	r3, [pc, #156]	@ (8007c28 <HAL_SPI_MspInit+0x31c>)
 8007b8a:	4a28      	ldr	r2, [pc, #160]	@ (8007c2c <HAL_SPI_MspInit+0x320>)
 8007b8c:	601a      	str	r2, [r3, #0]
    hdma_spi4_tx.Init.Request = DMA_REQUEST_SPI4_TX;
 8007b8e:	4b26      	ldr	r3, [pc, #152]	@ (8007c28 <HAL_SPI_MspInit+0x31c>)
 8007b90:	2254      	movs	r2, #84	@ 0x54
 8007b92:	605a      	str	r2, [r3, #4]
    hdma_spi4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007b94:	4b24      	ldr	r3, [pc, #144]	@ (8007c28 <HAL_SPI_MspInit+0x31c>)
 8007b96:	2240      	movs	r2, #64	@ 0x40
 8007b98:	609a      	str	r2, [r3, #8]
    hdma_spi4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007b9a:	4b23      	ldr	r3, [pc, #140]	@ (8007c28 <HAL_SPI_MspInit+0x31c>)
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	60da      	str	r2, [r3, #12]
    hdma_spi4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007ba0:	4b21      	ldr	r3, [pc, #132]	@ (8007c28 <HAL_SPI_MspInit+0x31c>)
 8007ba2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007ba6:	611a      	str	r2, [r3, #16]
    hdma_spi4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007ba8:	4b1f      	ldr	r3, [pc, #124]	@ (8007c28 <HAL_SPI_MspInit+0x31c>)
 8007baa:	2200      	movs	r2, #0
 8007bac:	615a      	str	r2, [r3, #20]
    hdma_spi4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007bae:	4b1e      	ldr	r3, [pc, #120]	@ (8007c28 <HAL_SPI_MspInit+0x31c>)
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	619a      	str	r2, [r3, #24]
    hdma_spi4_tx.Init.Mode = DMA_NORMAL;
 8007bb4:	4b1c      	ldr	r3, [pc, #112]	@ (8007c28 <HAL_SPI_MspInit+0x31c>)
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	61da      	str	r2, [r3, #28]
    hdma_spi4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8007bba:	4b1b      	ldr	r3, [pc, #108]	@ (8007c28 <HAL_SPI_MspInit+0x31c>)
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	621a      	str	r2, [r3, #32]
    hdma_spi4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007bc0:	4b19      	ldr	r3, [pc, #100]	@ (8007c28 <HAL_SPI_MspInit+0x31c>)
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi4_tx) != HAL_OK)
 8007bc6:	4818      	ldr	r0, [pc, #96]	@ (8007c28 <HAL_SPI_MspInit+0x31c>)
 8007bc8:	f002 fae6 	bl	800a198 <HAL_DMA_Init>
 8007bcc:	4603      	mov	r3, r0
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d001      	beq.n	8007bd6 <HAL_SPI_MspInit+0x2ca>
      Error_Handler();
 8007bd2:	f7ff fbbb 	bl	800734c <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi4_tx);
 8007bd6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007bda:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	4a11      	ldr	r2, [pc, #68]	@ (8007c28 <HAL_SPI_MspInit+0x31c>)
 8007be2:	679a      	str	r2, [r3, #120]	@ 0x78
 8007be4:	4a10      	ldr	r2, [pc, #64]	@ (8007c28 <HAL_SPI_MspInit+0x31c>)
 8007be6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007bea:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI4_IRQn, 5, 0);
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	2105      	movs	r1, #5
 8007bf6:	2054      	movs	r0, #84	@ 0x54
 8007bf8:	f002 fa2e 	bl	800a058 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 8007bfc:	2054      	movs	r0, #84	@ 0x54
 8007bfe:	f002 fa45 	bl	800a08c <HAL_NVIC_EnableIRQ>
}
 8007c02:	e16c      	b.n	8007ede <HAL_SPI_MspInit+0x5d2>
 8007c04:	40003800 	.word	0x40003800
 8007c08:	58024400 	.word	0x58024400
 8007c0c:	58020400 	.word	0x58020400
 8007c10:	40003c00 	.word	0x40003c00
 8007c14:	58020800 	.word	0x58020800
 8007c18:	40013400 	.word	0x40013400
 8007c1c:	58021000 	.word	0x58021000
 8007c20:	240037e4 	.word	0x240037e4
 8007c24:	40020088 	.word	0x40020088
 8007c28:	2400385c 	.word	0x2400385c
 8007c2c:	400200a0 	.word	0x400200a0
  else if(hspi->Instance==SPI5)
 8007c30:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c34:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	4aaa      	ldr	r2, [pc, #680]	@ (8007ee8 <HAL_SPI_MspInit+0x5dc>)
 8007c3e:	4293      	cmp	r3, r2
 8007c40:	f040 80ba 	bne.w	8007db8 <HAL_SPI_MspInit+0x4ac>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI5;
 8007c44:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007c48:	f04f 0300 	mov.w	r3, #0
 8007c4c:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8007c50:	2300      	movs	r3, #0
 8007c52:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007c56:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	f007 fd12 	bl	800f684 <HAL_RCCEx_PeriphCLKConfig>
 8007c60:	4603      	mov	r3, r0
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d001      	beq.n	8007c6a <HAL_SPI_MspInit+0x35e>
      Error_Handler();
 8007c66:	f7ff fb71 	bl	800734c <Error_Handler>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8007c6a:	4ba0      	ldr	r3, [pc, #640]	@ (8007eec <HAL_SPI_MspInit+0x5e0>)
 8007c6c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007c70:	4a9e      	ldr	r2, [pc, #632]	@ (8007eec <HAL_SPI_MspInit+0x5e0>)
 8007c72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007c76:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007c7a:	4b9c      	ldr	r3, [pc, #624]	@ (8007eec <HAL_SPI_MspInit+0x5e0>)
 8007c7c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007c80:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007c84:	617b      	str	r3, [r7, #20]
 8007c86:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8007c88:	4b98      	ldr	r3, [pc, #608]	@ (8007eec <HAL_SPI_MspInit+0x5e0>)
 8007c8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007c8e:	4a97      	ldr	r2, [pc, #604]	@ (8007eec <HAL_SPI_MspInit+0x5e0>)
 8007c90:	f043 0320 	orr.w	r3, r3, #32
 8007c94:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007c98:	4b94      	ldr	r3, [pc, #592]	@ (8007eec <HAL_SPI_MspInit+0x5e0>)
 8007c9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007c9e:	f003 0320 	and.w	r3, r3, #32
 8007ca2:	613b      	str	r3, [r7, #16]
 8007ca4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = INTERCONN_SCK_Pin|INTERCONN_MISO_Pin|INTERCONN_MOSI_Pin;
 8007ca6:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8007caa:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007cae:	2302      	movs	r3, #2
 8007cb0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007cba:	2300      	movs	r3, #0
 8007cbc:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8007cc0:	2305      	movs	r3, #5
 8007cc2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8007cc6:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8007cca:	4619      	mov	r1, r3
 8007ccc:	4888      	ldr	r0, [pc, #544]	@ (8007ef0 <HAL_SPI_MspInit+0x5e4>)
 8007cce:	f005 f8ab 	bl	800ce28 <HAL_GPIO_Init>
    hdma_spi5_rx.Instance = DMA1_Stream0;
 8007cd2:	4b88      	ldr	r3, [pc, #544]	@ (8007ef4 <HAL_SPI_MspInit+0x5e8>)
 8007cd4:	4a88      	ldr	r2, [pc, #544]	@ (8007ef8 <HAL_SPI_MspInit+0x5ec>)
 8007cd6:	601a      	str	r2, [r3, #0]
    hdma_spi5_rx.Init.Request = DMA_REQUEST_SPI5_RX;
 8007cd8:	4b86      	ldr	r3, [pc, #536]	@ (8007ef4 <HAL_SPI_MspInit+0x5e8>)
 8007cda:	2255      	movs	r2, #85	@ 0x55
 8007cdc:	605a      	str	r2, [r3, #4]
    hdma_spi5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007cde:	4b85      	ldr	r3, [pc, #532]	@ (8007ef4 <HAL_SPI_MspInit+0x5e8>)
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	609a      	str	r2, [r3, #8]
    hdma_spi5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007ce4:	4b83      	ldr	r3, [pc, #524]	@ (8007ef4 <HAL_SPI_MspInit+0x5e8>)
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	60da      	str	r2, [r3, #12]
    hdma_spi5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007cea:	4b82      	ldr	r3, [pc, #520]	@ (8007ef4 <HAL_SPI_MspInit+0x5e8>)
 8007cec:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007cf0:	611a      	str	r2, [r3, #16]
    hdma_spi5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007cf2:	4b80      	ldr	r3, [pc, #512]	@ (8007ef4 <HAL_SPI_MspInit+0x5e8>)
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	615a      	str	r2, [r3, #20]
    hdma_spi5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007cf8:	4b7e      	ldr	r3, [pc, #504]	@ (8007ef4 <HAL_SPI_MspInit+0x5e8>)
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	619a      	str	r2, [r3, #24]
    hdma_spi5_rx.Init.Mode = DMA_NORMAL;
 8007cfe:	4b7d      	ldr	r3, [pc, #500]	@ (8007ef4 <HAL_SPI_MspInit+0x5e8>)
 8007d00:	2200      	movs	r2, #0
 8007d02:	61da      	str	r2, [r3, #28]
    hdma_spi5_rx.Init.Priority = DMA_PRIORITY_LOW;
 8007d04:	4b7b      	ldr	r3, [pc, #492]	@ (8007ef4 <HAL_SPI_MspInit+0x5e8>)
 8007d06:	2200      	movs	r2, #0
 8007d08:	621a      	str	r2, [r3, #32]
    hdma_spi5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007d0a:	4b7a      	ldr	r3, [pc, #488]	@ (8007ef4 <HAL_SPI_MspInit+0x5e8>)
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi5_rx) != HAL_OK)
 8007d10:	4878      	ldr	r0, [pc, #480]	@ (8007ef4 <HAL_SPI_MspInit+0x5e8>)
 8007d12:	f002 fa41 	bl	800a198 <HAL_DMA_Init>
 8007d16:	4603      	mov	r3, r0
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d001      	beq.n	8007d20 <HAL_SPI_MspInit+0x414>
      Error_Handler();
 8007d1c:	f7ff fb16 	bl	800734c <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi5_rx);
 8007d20:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d24:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4a72      	ldr	r2, [pc, #456]	@ (8007ef4 <HAL_SPI_MspInit+0x5e8>)
 8007d2c:	67da      	str	r2, [r3, #124]	@ 0x7c
 8007d2e:	4a71      	ldr	r2, [pc, #452]	@ (8007ef4 <HAL_SPI_MspInit+0x5e8>)
 8007d30:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d34:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_spi5_tx.Instance = DMA1_Stream1;
 8007d3c:	4b6f      	ldr	r3, [pc, #444]	@ (8007efc <HAL_SPI_MspInit+0x5f0>)
 8007d3e:	4a70      	ldr	r2, [pc, #448]	@ (8007f00 <HAL_SPI_MspInit+0x5f4>)
 8007d40:	601a      	str	r2, [r3, #0]
    hdma_spi5_tx.Init.Request = DMA_REQUEST_SPI5_TX;
 8007d42:	4b6e      	ldr	r3, [pc, #440]	@ (8007efc <HAL_SPI_MspInit+0x5f0>)
 8007d44:	2256      	movs	r2, #86	@ 0x56
 8007d46:	605a      	str	r2, [r3, #4]
    hdma_spi5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007d48:	4b6c      	ldr	r3, [pc, #432]	@ (8007efc <HAL_SPI_MspInit+0x5f0>)
 8007d4a:	2240      	movs	r2, #64	@ 0x40
 8007d4c:	609a      	str	r2, [r3, #8]
    hdma_spi5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007d4e:	4b6b      	ldr	r3, [pc, #428]	@ (8007efc <HAL_SPI_MspInit+0x5f0>)
 8007d50:	2200      	movs	r2, #0
 8007d52:	60da      	str	r2, [r3, #12]
    hdma_spi5_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007d54:	4b69      	ldr	r3, [pc, #420]	@ (8007efc <HAL_SPI_MspInit+0x5f0>)
 8007d56:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007d5a:	611a      	str	r2, [r3, #16]
    hdma_spi5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007d5c:	4b67      	ldr	r3, [pc, #412]	@ (8007efc <HAL_SPI_MspInit+0x5f0>)
 8007d5e:	2200      	movs	r2, #0
 8007d60:	615a      	str	r2, [r3, #20]
    hdma_spi5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007d62:	4b66      	ldr	r3, [pc, #408]	@ (8007efc <HAL_SPI_MspInit+0x5f0>)
 8007d64:	2200      	movs	r2, #0
 8007d66:	619a      	str	r2, [r3, #24]
    hdma_spi5_tx.Init.Mode = DMA_NORMAL;
 8007d68:	4b64      	ldr	r3, [pc, #400]	@ (8007efc <HAL_SPI_MspInit+0x5f0>)
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	61da      	str	r2, [r3, #28]
    hdma_spi5_tx.Init.Priority = DMA_PRIORITY_LOW;
 8007d6e:	4b63      	ldr	r3, [pc, #396]	@ (8007efc <HAL_SPI_MspInit+0x5f0>)
 8007d70:	2200      	movs	r2, #0
 8007d72:	621a      	str	r2, [r3, #32]
    hdma_spi5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007d74:	4b61      	ldr	r3, [pc, #388]	@ (8007efc <HAL_SPI_MspInit+0x5f0>)
 8007d76:	2200      	movs	r2, #0
 8007d78:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi5_tx) != HAL_OK)
 8007d7a:	4860      	ldr	r0, [pc, #384]	@ (8007efc <HAL_SPI_MspInit+0x5f0>)
 8007d7c:	f002 fa0c 	bl	800a198 <HAL_DMA_Init>
 8007d80:	4603      	mov	r3, r0
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d001      	beq.n	8007d8a <HAL_SPI_MspInit+0x47e>
      Error_Handler();
 8007d86:	f7ff fae1 	bl	800734c <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi5_tx);
 8007d8a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d8e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	4a59      	ldr	r2, [pc, #356]	@ (8007efc <HAL_SPI_MspInit+0x5f0>)
 8007d96:	679a      	str	r2, [r3, #120]	@ 0x78
 8007d98:	4a58      	ldr	r2, [pc, #352]	@ (8007efc <HAL_SPI_MspInit+0x5f0>)
 8007d9a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d9e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI5_IRQn, 5, 0);
 8007da6:	2200      	movs	r2, #0
 8007da8:	2105      	movs	r1, #5
 8007daa:	2055      	movs	r0, #85	@ 0x55
 8007dac:	f002 f954 	bl	800a058 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI5_IRQn);
 8007db0:	2055      	movs	r0, #85	@ 0x55
 8007db2:	f002 f96b 	bl	800a08c <HAL_NVIC_EnableIRQ>
}
 8007db6:	e092      	b.n	8007ede <HAL_SPI_MspInit+0x5d2>
  else if(hspi->Instance==SPI6)
 8007db8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007dbc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	4a4f      	ldr	r2, [pc, #316]	@ (8007f04 <HAL_SPI_MspInit+0x5f8>)
 8007dc6:	4293      	cmp	r3, r2
 8007dc8:	f040 8089 	bne.w	8007ede <HAL_SPI_MspInit+0x5d2>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI6;
 8007dcc:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8007dd0:	f04f 0300 	mov.w	r3, #0
 8007dd4:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi6ClockSelection = RCC_SPI6CLKSOURCE_D3PCLK1;
 8007dd8:	2300      	movs	r3, #0
 8007dda:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007dde:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007de2:	4618      	mov	r0, r3
 8007de4:	f007 fc4e 	bl	800f684 <HAL_RCCEx_PeriphCLKConfig>
 8007de8:	4603      	mov	r3, r0
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d001      	beq.n	8007df2 <HAL_SPI_MspInit+0x4e6>
      Error_Handler();
 8007dee:	f7ff faad 	bl	800734c <Error_Handler>
    __HAL_RCC_SPI6_CLK_ENABLE();
 8007df2:	4b3e      	ldr	r3, [pc, #248]	@ (8007eec <HAL_SPI_MspInit+0x5e0>)
 8007df4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007df8:	4a3c      	ldr	r2, [pc, #240]	@ (8007eec <HAL_SPI_MspInit+0x5e0>)
 8007dfa:	f043 0320 	orr.w	r3, r3, #32
 8007dfe:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8007e02:	4b3a      	ldr	r3, [pc, #232]	@ (8007eec <HAL_SPI_MspInit+0x5e0>)
 8007e04:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007e08:	f003 0320 	and.w	r3, r3, #32
 8007e0c:	60fb      	str	r3, [r7, #12]
 8007e0e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8007e10:	4b36      	ldr	r3, [pc, #216]	@ (8007eec <HAL_SPI_MspInit+0x5e0>)
 8007e12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007e16:	4a35      	ldr	r2, [pc, #212]	@ (8007eec <HAL_SPI_MspInit+0x5e0>)
 8007e18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e1c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007e20:	4b32      	ldr	r3, [pc, #200]	@ (8007eec <HAL_SPI_MspInit+0x5e0>)
 8007e22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007e26:	f003 0240 	and.w	r2, r3, #64	@ 0x40
 8007e2a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e2e:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8007e32:	601a      	str	r2, [r3, #0]
 8007e34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e38:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8007e3c:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_12|SER_OUT_SCK_Pin|SER_OUT_SER_Pin;
 8007e3e:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8007e42:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007e46:	2302      	movs	r3, #2
 8007e48:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007e52:	2300      	movs	r3, #0
 8007e54:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI6;
 8007e58:	2305      	movs	r3, #5
 8007e5a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8007e5e:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8007e62:	4619      	mov	r1, r3
 8007e64:	4828      	ldr	r0, [pc, #160]	@ (8007f08 <HAL_SPI_MspInit+0x5fc>)
 8007e66:	f004 ffdf 	bl	800ce28 <HAL_GPIO_Init>
    hdma_spi6_tx.Instance = BDMA_Channel0;
 8007e6a:	4b28      	ldr	r3, [pc, #160]	@ (8007f0c <HAL_SPI_MspInit+0x600>)
 8007e6c:	4a28      	ldr	r2, [pc, #160]	@ (8007f10 <HAL_SPI_MspInit+0x604>)
 8007e6e:	601a      	str	r2, [r3, #0]
    hdma_spi6_tx.Init.Request = BDMA_REQUEST_SPI6_TX;
 8007e70:	4b26      	ldr	r3, [pc, #152]	@ (8007f0c <HAL_SPI_MspInit+0x600>)
 8007e72:	220c      	movs	r2, #12
 8007e74:	605a      	str	r2, [r3, #4]
    hdma_spi6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007e76:	4b25      	ldr	r3, [pc, #148]	@ (8007f0c <HAL_SPI_MspInit+0x600>)
 8007e78:	2240      	movs	r2, #64	@ 0x40
 8007e7a:	609a      	str	r2, [r3, #8]
    hdma_spi6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007e7c:	4b23      	ldr	r3, [pc, #140]	@ (8007f0c <HAL_SPI_MspInit+0x600>)
 8007e7e:	2200      	movs	r2, #0
 8007e80:	60da      	str	r2, [r3, #12]
    hdma_spi6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007e82:	4b22      	ldr	r3, [pc, #136]	@ (8007f0c <HAL_SPI_MspInit+0x600>)
 8007e84:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007e88:	611a      	str	r2, [r3, #16]
    hdma_spi6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007e8a:	4b20      	ldr	r3, [pc, #128]	@ (8007f0c <HAL_SPI_MspInit+0x600>)
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	615a      	str	r2, [r3, #20]
    hdma_spi6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007e90:	4b1e      	ldr	r3, [pc, #120]	@ (8007f0c <HAL_SPI_MspInit+0x600>)
 8007e92:	2200      	movs	r2, #0
 8007e94:	619a      	str	r2, [r3, #24]
    hdma_spi6_tx.Init.Mode = DMA_NORMAL;
 8007e96:	4b1d      	ldr	r3, [pc, #116]	@ (8007f0c <HAL_SPI_MspInit+0x600>)
 8007e98:	2200      	movs	r2, #0
 8007e9a:	61da      	str	r2, [r3, #28]
    hdma_spi6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8007e9c:	4b1b      	ldr	r3, [pc, #108]	@ (8007f0c <HAL_SPI_MspInit+0x600>)
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi6_tx) != HAL_OK)
 8007ea2:	481a      	ldr	r0, [pc, #104]	@ (8007f0c <HAL_SPI_MspInit+0x600>)
 8007ea4:	f002 f978 	bl	800a198 <HAL_DMA_Init>
 8007ea8:	4603      	mov	r3, r0
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d001      	beq.n	8007eb2 <HAL_SPI_MspInit+0x5a6>
      Error_Handler();
 8007eae:	f7ff fa4d 	bl	800734c <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi6_tx);
 8007eb2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007eb6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	4a13      	ldr	r2, [pc, #76]	@ (8007f0c <HAL_SPI_MspInit+0x600>)
 8007ebe:	679a      	str	r2, [r3, #120]	@ 0x78
 8007ec0:	4a12      	ldr	r2, [pc, #72]	@ (8007f0c <HAL_SPI_MspInit+0x600>)
 8007ec2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ec6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI6_IRQn, 5, 0);
 8007ece:	2200      	movs	r2, #0
 8007ed0:	2105      	movs	r1, #5
 8007ed2:	2056      	movs	r0, #86	@ 0x56
 8007ed4:	f002 f8c0 	bl	800a058 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI6_IRQn);
 8007ed8:	2056      	movs	r0, #86	@ 0x56
 8007eda:	f002 f8d7 	bl	800a08c <HAL_NVIC_EnableIRQ>
}
 8007ede:	bf00      	nop
 8007ee0:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	bd80      	pop	{r7, pc}
 8007ee8:	40015000 	.word	0x40015000
 8007eec:	58024400 	.word	0x58024400
 8007ef0:	58021400 	.word	0x58021400
 8007ef4:	240038d4 	.word	0x240038d4
 8007ef8:	40020010 	.word	0x40020010
 8007efc:	2400394c 	.word	0x2400394c
 8007f00:	40020028 	.word	0x40020028
 8007f04:	58001400 	.word	0x58001400
 8007f08:	58021800 	.word	0x58021800
 8007f0c:	240039c4 	.word	0x240039c4
 8007f10:	58025408 	.word	0x58025408

08007f14 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b086      	sub	sp, #24
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f24:	d10f      	bne.n	8007f46 <HAL_TIM_Base_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8007f26:	4b26      	ldr	r3, [pc, #152]	@ (8007fc0 <HAL_TIM_Base_MspInit+0xac>)
 8007f28:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007f2c:	4a24      	ldr	r2, [pc, #144]	@ (8007fc0 <HAL_TIM_Base_MspInit+0xac>)
 8007f2e:	f043 0301 	orr.w	r3, r3, #1
 8007f32:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007f36:	4b22      	ldr	r3, [pc, #136]	@ (8007fc0 <HAL_TIM_Base_MspInit+0xac>)
 8007f38:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007f3c:	f003 0301 	and.w	r3, r3, #1
 8007f40:	617b      	str	r3, [r7, #20]
 8007f42:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM15_MspInit 1 */

    /* USER CODE END TIM15_MspInit 1 */
  }

}
 8007f44:	e038      	b.n	8007fb8 <HAL_TIM_Base_MspInit+0xa4>
  else if(htim_base->Instance==TIM8)
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	4a1e      	ldr	r2, [pc, #120]	@ (8007fc4 <HAL_TIM_Base_MspInit+0xb0>)
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d117      	bne.n	8007f80 <HAL_TIM_Base_MspInit+0x6c>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8007f50:	4b1b      	ldr	r3, [pc, #108]	@ (8007fc0 <HAL_TIM_Base_MspInit+0xac>)
 8007f52:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f56:	4a1a      	ldr	r2, [pc, #104]	@ (8007fc0 <HAL_TIM_Base_MspInit+0xac>)
 8007f58:	f043 0302 	orr.w	r3, r3, #2
 8007f5c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007f60:	4b17      	ldr	r3, [pc, #92]	@ (8007fc0 <HAL_TIM_Base_MspInit+0xac>)
 8007f62:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f66:	f003 0302 	and.w	r3, r3, #2
 8007f6a:	613b      	str	r3, [r7, #16]
 8007f6c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 5, 0);
 8007f6e:	2200      	movs	r2, #0
 8007f70:	2105      	movs	r1, #5
 8007f72:	202b      	movs	r0, #43	@ 0x2b
 8007f74:	f002 f870 	bl	800a058 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8007f78:	202b      	movs	r0, #43	@ 0x2b
 8007f7a:	f002 f887 	bl	800a08c <HAL_NVIC_EnableIRQ>
}
 8007f7e:	e01b      	b.n	8007fb8 <HAL_TIM_Base_MspInit+0xa4>
  else if(htim_base->Instance==TIM15)
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	4a10      	ldr	r2, [pc, #64]	@ (8007fc8 <HAL_TIM_Base_MspInit+0xb4>)
 8007f86:	4293      	cmp	r3, r2
 8007f88:	d116      	bne.n	8007fb8 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8007f8a:	4b0d      	ldr	r3, [pc, #52]	@ (8007fc0 <HAL_TIM_Base_MspInit+0xac>)
 8007f8c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f90:	4a0b      	ldr	r2, [pc, #44]	@ (8007fc0 <HAL_TIM_Base_MspInit+0xac>)
 8007f92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007f96:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007f9a:	4b09      	ldr	r3, [pc, #36]	@ (8007fc0 <HAL_TIM_Base_MspInit+0xac>)
 8007f9c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007fa0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007fa4:	60fb      	str	r3, [r7, #12]
 8007fa6:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM15_IRQn, 5, 0);
 8007fa8:	2200      	movs	r2, #0
 8007faa:	2105      	movs	r1, #5
 8007fac:	2074      	movs	r0, #116	@ 0x74
 8007fae:	f002 f853 	bl	800a058 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM15_IRQn);
 8007fb2:	2074      	movs	r0, #116	@ 0x74
 8007fb4:	f002 f86a 	bl	800a08c <HAL_NVIC_EnableIRQ>
}
 8007fb8:	bf00      	nop
 8007fba:	3718      	adds	r7, #24
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	bd80      	pop	{r7, pc}
 8007fc0:	58024400 	.word	0x58024400
 8007fc4:	40010400 	.word	0x40010400
 8007fc8:	40014000 	.word	0x40014000

08007fcc <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8007fcc:	b580      	push	{r7, lr}
 8007fce:	b0ba      	sub	sp, #232	@ 0xe8
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007fd4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8007fd8:	2200      	movs	r2, #0
 8007fda:	601a      	str	r2, [r3, #0]
 8007fdc:	605a      	str	r2, [r3, #4]
 8007fde:	609a      	str	r2, [r3, #8]
 8007fe0:	60da      	str	r2, [r3, #12]
 8007fe2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8007fe4:	f107 0310 	add.w	r3, r7, #16
 8007fe8:	22c0      	movs	r2, #192	@ 0xc0
 8007fea:	2100      	movs	r1, #0
 8007fec:	4618      	mov	r0, r3
 8007fee:	f011 fe91 	bl	8019d14 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	4a28      	ldr	r2, [pc, #160]	@ (8008098 <HAL_PCD_MspInit+0xcc>)
 8007ff8:	4293      	cmp	r3, r2
 8007ffa:	d149      	bne.n	8008090 <HAL_PCD_MspInit+0xc4>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8007ffc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8008000:	f04f 0300 	mov.w	r3, #0
 8008004:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8008008:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800800c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8008010:	f107 0310 	add.w	r3, r7, #16
 8008014:	4618      	mov	r0, r3
 8008016:	f007 fb35 	bl	800f684 <HAL_RCCEx_PeriphCLKConfig>
 800801a:	4603      	mov	r3, r0
 800801c:	2b00      	cmp	r3, #0
 800801e:	d001      	beq.n	8008024 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8008020:	f7ff f994 	bl	800734c <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8008024:	f006 faf6 	bl	800e614 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008028:	4b1c      	ldr	r3, [pc, #112]	@ (800809c <HAL_PCD_MspInit+0xd0>)
 800802a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800802e:	4a1b      	ldr	r2, [pc, #108]	@ (800809c <HAL_PCD_MspInit+0xd0>)
 8008030:	f043 0301 	orr.w	r3, r3, #1
 8008034:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8008038:	4b18      	ldr	r3, [pc, #96]	@ (800809c <HAL_PCD_MspInit+0xd0>)
 800803a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800803e:	f003 0301 	and.w	r3, r3, #1
 8008042:	60fb      	str	r3, [r7, #12]
 8008044:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_D__Pin|USB_D_A12_Pin;
 8008046:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800804a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800804e:	2302      	movs	r3, #2
 8008050:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008054:	2300      	movs	r3, #0
 8008056:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800805a:	2300      	movs	r3, #0
 800805c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8008060:	230a      	movs	r3, #10
 8008062:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008066:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800806a:	4619      	mov	r1, r3
 800806c:	480c      	ldr	r0, [pc, #48]	@ (80080a0 <HAL_PCD_MspInit+0xd4>)
 800806e:	f004 fedb 	bl	800ce28 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008072:	4b0a      	ldr	r3, [pc, #40]	@ (800809c <HAL_PCD_MspInit+0xd0>)
 8008074:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008078:	4a08      	ldr	r2, [pc, #32]	@ (800809c <HAL_PCD_MspInit+0xd0>)
 800807a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800807e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8008082:	4b06      	ldr	r3, [pc, #24]	@ (800809c <HAL_PCD_MspInit+0xd0>)
 8008084:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008088:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800808c:	60bb      	str	r3, [r7, #8]
 800808e:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8008090:	bf00      	nop
 8008092:	37e8      	adds	r7, #232	@ 0xe8
 8008094:	46bd      	mov	sp, r7
 8008096:	bd80      	pop	{r7, pc}
 8008098:	40080000 	.word	0x40080000
 800809c:	58024400 	.word	0x58024400
 80080a0:	58020000 	.word	0x58020000

080080a4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b08e      	sub	sp, #56	@ 0x38
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2b0f      	cmp	r3, #15
 80080b0:	d844      	bhi.n	800813c <HAL_InitTick+0x98>
   {
     HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 80080b2:	2200      	movs	r2, #0
 80080b4:	6879      	ldr	r1, [r7, #4]
 80080b6:	2019      	movs	r0, #25
 80080b8:	f001 ffce 	bl	800a058 <HAL_NVIC_SetPriority>

     /* Enable the TIM1 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80080bc:	2019      	movs	r0, #25
 80080be:	f001 ffe5 	bl	800a08c <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 80080c2:	4a24      	ldr	r2, [pc, #144]	@ (8008154 <HAL_InitTick+0xb0>)
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80080c8:	4b23      	ldr	r3, [pc, #140]	@ (8008158 <HAL_InitTick+0xb4>)
 80080ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80080ce:	4a22      	ldr	r2, [pc, #136]	@ (8008158 <HAL_InitTick+0xb4>)
 80080d0:	f043 0301 	orr.w	r3, r3, #1
 80080d4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80080d8:	4b1f      	ldr	r3, [pc, #124]	@ (8008158 <HAL_InitTick+0xb4>)
 80080da:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80080de:	f003 0301 	and.w	r3, r3, #1
 80080e2:	60bb      	str	r3, [r7, #8]
 80080e4:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80080e6:	f107 020c 	add.w	r2, r7, #12
 80080ea:	f107 0310 	add.w	r3, r7, #16
 80080ee:	4611      	mov	r1, r2
 80080f0:	4618      	mov	r0, r3
 80080f2:	f007 fa85 	bl	800f600 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80080f6:	f007 fa6d 	bl	800f5d4 <HAL_RCC_GetPCLK2Freq>
 80080fa:	4603      	mov	r3, r0
 80080fc:	005b      	lsls	r3, r3, #1
 80080fe:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8008100:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008102:	4a16      	ldr	r2, [pc, #88]	@ (800815c <HAL_InitTick+0xb8>)
 8008104:	fba2 2303 	umull	r2, r3, r2, r3
 8008108:	0c9b      	lsrs	r3, r3, #18
 800810a:	3b01      	subs	r3, #1
 800810c:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800810e:	4b14      	ldr	r3, [pc, #80]	@ (8008160 <HAL_InitTick+0xbc>)
 8008110:	4a14      	ldr	r2, [pc, #80]	@ (8008164 <HAL_InitTick+0xc0>)
 8008112:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8008114:	4b12      	ldr	r3, [pc, #72]	@ (8008160 <HAL_InitTick+0xbc>)
 8008116:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800811a:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800811c:	4a10      	ldr	r2, [pc, #64]	@ (8008160 <HAL_InitTick+0xbc>)
 800811e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008120:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8008122:	4b0f      	ldr	r3, [pc, #60]	@ (8008160 <HAL_InitTick+0xbc>)
 8008124:	2200      	movs	r2, #0
 8008126:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008128:	4b0d      	ldr	r3, [pc, #52]	@ (8008160 <HAL_InitTick+0xbc>)
 800812a:	2200      	movs	r2, #0
 800812c:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800812e:	480c      	ldr	r0, [pc, #48]	@ (8008160 <HAL_InitTick+0xbc>)
 8008130:	f00b f8ff 	bl	8013332 <HAL_TIM_Base_Init>
 8008134:	4603      	mov	r3, r0
 8008136:	2b00      	cmp	r3, #0
 8008138:	d107      	bne.n	800814a <HAL_InitTick+0xa6>
 800813a:	e001      	b.n	8008140 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 800813c:	2301      	movs	r3, #1
 800813e:	e005      	b.n	800814c <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8008140:	4807      	ldr	r0, [pc, #28]	@ (8008160 <HAL_InitTick+0xbc>)
 8008142:	f00b f9bd 	bl	80134c0 <HAL_TIM_Base_Start_IT>
 8008146:	4603      	mov	r3, r0
 8008148:	e000      	b.n	800814c <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 800814a:	2301      	movs	r3, #1
}
 800814c:	4618      	mov	r0, r3
 800814e:	3738      	adds	r7, #56	@ 0x38
 8008150:	46bd      	mov	sp, r7
 8008152:	bd80      	pop	{r7, pc}
 8008154:	24000010 	.word	0x24000010
 8008158:	58024400 	.word	0x58024400
 800815c:	431bde83 	.word	0x431bde83
 8008160:	240041cc 	.word	0x240041cc
 8008164:	40010000 	.word	0x40010000

08008168 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008168:	b480      	push	{r7}
 800816a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800816c:	bf00      	nop
 800816e:	e7fd      	b.n	800816c <NMI_Handler+0x4>

08008170 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008170:	b480      	push	{r7}
 8008172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008174:	bf00      	nop
 8008176:	e7fd      	b.n	8008174 <HardFault_Handler+0x4>

08008178 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008178:	b480      	push	{r7}
 800817a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800817c:	bf00      	nop
 800817e:	e7fd      	b.n	800817c <MemManage_Handler+0x4>

08008180 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008180:	b480      	push	{r7}
 8008182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008184:	bf00      	nop
 8008186:	e7fd      	b.n	8008184 <BusFault_Handler+0x4>

08008188 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008188:	b480      	push	{r7}
 800818a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800818c:	bf00      	nop
 800818e:	e7fd      	b.n	800818c <UsageFault_Handler+0x4>

08008190 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008190:	b480      	push	{r7}
 8008192:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8008194:	bf00      	nop
 8008196:	46bd      	mov	sp, r7
 8008198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800819c:	4770      	bx	lr

0800819e <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800819e:	b580      	push	{r7, lr}
 80081a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INTERCONN_ACK_Pin);
 80081a2:	2002      	movs	r0, #2
 80081a4:	f005 f821 	bl	800d1ea <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80081a8:	bf00      	nop
 80081aa:	bd80      	pop	{r7, pc}

080081ac <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80081ac:	b580      	push	{r7, lr}
 80081ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi5_rx);
 80081b0:	4802      	ldr	r0, [pc, #8]	@ (80081bc <DMA1_Stream0_IRQHandler+0x10>)
 80081b2:	f003 fb1b 	bl	800b7ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80081b6:	bf00      	nop
 80081b8:	bd80      	pop	{r7, pc}
 80081ba:	bf00      	nop
 80081bc:	240038d4 	.word	0x240038d4

080081c0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80081c0:	b580      	push	{r7, lr}
 80081c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi5_tx);
 80081c4:	4802      	ldr	r0, [pc, #8]	@ (80081d0 <DMA1_Stream1_IRQHandler+0x10>)
 80081c6:	f003 fb11 	bl	800b7ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80081ca:	bf00      	nop
 80081cc:	bd80      	pop	{r7, pc}
 80081ce:	bf00      	nop
 80081d0:	2400394c 	.word	0x2400394c

080081d4 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80081d4:	b580      	push	{r7, lr}
 80081d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80081d8:	4802      	ldr	r0, [pc, #8]	@ (80081e4 <DMA1_Stream2_IRQHandler+0x10>)
 80081da:	f003 fb07 	bl	800b7ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80081de:	bf00      	nop
 80081e0:	bd80      	pop	{r7, pc}
 80081e2:	bf00      	nop
 80081e4:	2400332c 	.word	0x2400332c

080081e8 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80081e8:	b580      	push	{r7, lr}
 80081ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80081ec:	4802      	ldr	r0, [pc, #8]	@ (80081f8 <DMA1_Stream3_IRQHandler+0x10>)
 80081ee:	f003 fafd 	bl	800b7ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80081f2:	bf00      	nop
 80081f4:	bd80      	pop	{r7, pc}
 80081f6:	bf00      	nop
 80081f8:	2400344c 	.word	0x2400344c

080081fc <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80081fc:	b580      	push	{r7, lr}
 80081fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8008200:	4802      	ldr	r0, [pc, #8]	@ (800820c <DMA1_Stream4_IRQHandler+0x10>)
 8008202:	f003 faf3 	bl	800b7ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8008206:	bf00      	nop
 8008208:	bd80      	pop	{r7, pc}
 800820a:	bf00      	nop
 800820c:	240034c4 	.word	0x240034c4

08008210 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_rx);
 8008214:	4802      	ldr	r0, [pc, #8]	@ (8008220 <DMA1_Stream5_IRQHandler+0x10>)
 8008216:	f003 fae9 	bl	800b7ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800821a:	bf00      	nop
 800821c:	bd80      	pop	{r7, pc}
 800821e:	bf00      	nop
 8008220:	240037e4 	.word	0x240037e4

08008224 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8008224:	b580      	push	{r7, lr}
 8008226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_tx);
 8008228:	4802      	ldr	r0, [pc, #8]	@ (8008234 <DMA1_Stream6_IRQHandler+0x10>)
 800822a:	f003 fadf 	bl	800b7ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800822e:	bf00      	nop
 8008230:	bd80      	pop	{r7, pc}
 8008232:	bf00      	nop
 8008234:	2400385c 	.word	0x2400385c

08008238 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8008238:	b580      	push	{r7, lr}
 800823a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800823c:	4802      	ldr	r0, [pc, #8]	@ (8008248 <TIM1_UP_IRQHandler+0x10>)
 800823e:	f00b f9b7 	bl	80135b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8008242:	bf00      	nop
 8008244:	bd80      	pop	{r7, pc}
 8008246:	bf00      	nop
 8008248:	240041cc 	.word	0x240041cc

0800824c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800824c:	b580      	push	{r7, lr}
 800824e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NERVE_NET_RESET_Pin);
 8008250:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8008254:	f004 ffc9 	bl	800d1ea <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(NERVE_NET_REQ_Pin);
 8008258:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800825c:	f004 ffc5 	bl	800d1ea <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8008260:	bf00      	nop
 8008262:	bd80      	pop	{r7, pc}

08008264 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8008264:	b580      	push	{r7, lr}
 8008266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8008268:	4802      	ldr	r0, [pc, #8]	@ (8008274 <TIM8_BRK_TIM12_IRQHandler+0x10>)
 800826a:	f00b f9a1 	bl	80135b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 800826e:	bf00      	nop
 8008270:	bd80      	pop	{r7, pc}
 8008272:	bf00      	nop
 8008274:	24003a88 	.word	0x24003a88

08008278 <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 8008278:	b580      	push	{r7, lr}
 800827a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 800827c:	4802      	ldr	r0, [pc, #8]	@ (8008288 <SPI4_IRQHandler+0x10>)
 800827e:	f00a fd15 	bl	8012cac <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 8008282:	bf00      	nop
 8008284:	bd80      	pop	{r7, pc}
 8008286:	bf00      	nop
 8008288:	2400364c 	.word	0x2400364c

0800828c <SPI5_IRQHandler>:

/**
  * @brief This function handles SPI5 global interrupt.
  */
void SPI5_IRQHandler(void)
{
 800828c:	b580      	push	{r7, lr}
 800828e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI5_IRQn 0 */

  /* USER CODE END SPI5_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi5);
 8008290:	4802      	ldr	r0, [pc, #8]	@ (800829c <SPI5_IRQHandler+0x10>)
 8008292:	f00a fd0b 	bl	8012cac <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI5_IRQn 1 */

  /* USER CODE END SPI5_IRQn 1 */
}
 8008296:	bf00      	nop
 8008298:	bd80      	pop	{r7, pc}
 800829a:	bf00      	nop
 800829c:	240036d4 	.word	0x240036d4

080082a0 <SPI6_IRQHandler>:

/**
  * @brief This function handles SPI6 global interrupt.
  */
void SPI6_IRQHandler(void)
{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI6_IRQn 0 */

  /* USER CODE END SPI6_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi6);
 80082a4:	4802      	ldr	r0, [pc, #8]	@ (80082b0 <SPI6_IRQHandler+0x10>)
 80082a6:	f00a fd01 	bl	8012cac <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI6_IRQn 1 */

  /* USER CODE END SPI6_IRQn 1 */
}
 80082aa:	bf00      	nop
 80082ac:	bd80      	pop	{r7, pc}
 80082ae:	bf00      	nop
 80082b0:	2400375c 	.word	0x2400375c

080082b4 <TIM15_IRQHandler>:

/**
  * @brief This function handles TIM15 global interrupt.
  */
void TIM15_IRQHandler(void)
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM15_IRQn 0 */

  /* USER CODE END TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 80082b8:	4802      	ldr	r0, [pc, #8]	@ (80082c4 <TIM15_IRQHandler+0x10>)
 80082ba:	f00b f979 	bl	80135b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM15_IRQn 1 */

  /* USER CODE END TIM15_IRQn 1 */
}
 80082be:	bf00      	nop
 80082c0:	bd80      	pop	{r7, pc}
 80082c2:	bf00      	nop
 80082c4:	24003ad4 	.word	0x24003ad4

080082c8 <BDMA_Channel0_IRQHandler>:

/**
  * @brief This function handles BDMA channel0 global interrupt.
  */
void BDMA_Channel0_IRQHandler(void)
{
 80082c8:	b580      	push	{r7, lr}
 80082ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BDMA_Channel0_IRQn 0 */

  /* USER CODE END BDMA_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi6_tx);
 80082cc:	4802      	ldr	r0, [pc, #8]	@ (80082d8 <BDMA_Channel0_IRQHandler+0x10>)
 80082ce:	f003 fa8d 	bl	800b7ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN BDMA_Channel0_IRQn 1 */

  /* USER CODE END BDMA_Channel0_IRQn 1 */
}
 80082d2:	bf00      	nop
 80082d4:	bd80      	pop	{r7, pc}
 80082d6:	bf00      	nop
 80082d8:	240039c4 	.word	0x240039c4

080082dc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80082dc:	b480      	push	{r7}
 80082de:	af00      	add	r7, sp, #0
  return 1;
 80082e0:	2301      	movs	r3, #1
}
 80082e2:	4618      	mov	r0, r3
 80082e4:	46bd      	mov	sp, r7
 80082e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ea:	4770      	bx	lr

080082ec <_kill>:

int _kill(int pid, int sig)
{
 80082ec:	b580      	push	{r7, lr}
 80082ee:	b082      	sub	sp, #8
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
 80082f4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80082f6:	f011 fd69 	bl	8019dcc <__errno>
 80082fa:	4603      	mov	r3, r0
 80082fc:	2216      	movs	r2, #22
 80082fe:	601a      	str	r2, [r3, #0]
  return -1;
 8008300:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8008304:	4618      	mov	r0, r3
 8008306:	3708      	adds	r7, #8
 8008308:	46bd      	mov	sp, r7
 800830a:	bd80      	pop	{r7, pc}

0800830c <_exit>:

void _exit (int status)
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b082      	sub	sp, #8
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8008314:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8008318:	6878      	ldr	r0, [r7, #4]
 800831a:	f7ff ffe7 	bl	80082ec <_kill>
  while (1) {}    /* Make sure we hang here */
 800831e:	bf00      	nop
 8008320:	e7fd      	b.n	800831e <_exit+0x12>

08008322 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008322:	b580      	push	{r7, lr}
 8008324:	b086      	sub	sp, #24
 8008326:	af00      	add	r7, sp, #0
 8008328:	60f8      	str	r0, [r7, #12]
 800832a:	60b9      	str	r1, [r7, #8]
 800832c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800832e:	2300      	movs	r3, #0
 8008330:	617b      	str	r3, [r7, #20]
 8008332:	e00a      	b.n	800834a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8008334:	f3af 8000 	nop.w
 8008338:	4601      	mov	r1, r0
 800833a:	68bb      	ldr	r3, [r7, #8]
 800833c:	1c5a      	adds	r2, r3, #1
 800833e:	60ba      	str	r2, [r7, #8]
 8008340:	b2ca      	uxtb	r2, r1
 8008342:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008344:	697b      	ldr	r3, [r7, #20]
 8008346:	3301      	adds	r3, #1
 8008348:	617b      	str	r3, [r7, #20]
 800834a:	697a      	ldr	r2, [r7, #20]
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	429a      	cmp	r2, r3
 8008350:	dbf0      	blt.n	8008334 <_read+0x12>
  }

  return len;
 8008352:	687b      	ldr	r3, [r7, #4]
}
 8008354:	4618      	mov	r0, r3
 8008356:	3718      	adds	r7, #24
 8008358:	46bd      	mov	sp, r7
 800835a:	bd80      	pop	{r7, pc}

0800835c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800835c:	b580      	push	{r7, lr}
 800835e:	b086      	sub	sp, #24
 8008360:	af00      	add	r7, sp, #0
 8008362:	60f8      	str	r0, [r7, #12]
 8008364:	60b9      	str	r1, [r7, #8]
 8008366:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008368:	2300      	movs	r3, #0
 800836a:	617b      	str	r3, [r7, #20]
 800836c:	e009      	b.n	8008382 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800836e:	68bb      	ldr	r3, [r7, #8]
 8008370:	1c5a      	adds	r2, r3, #1
 8008372:	60ba      	str	r2, [r7, #8]
 8008374:	781b      	ldrb	r3, [r3, #0]
 8008376:	4618      	mov	r0, r3
 8008378:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800837c:	697b      	ldr	r3, [r7, #20]
 800837e:	3301      	adds	r3, #1
 8008380:	617b      	str	r3, [r7, #20]
 8008382:	697a      	ldr	r2, [r7, #20]
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	429a      	cmp	r2, r3
 8008388:	dbf1      	blt.n	800836e <_write+0x12>
  }
  return len;
 800838a:	687b      	ldr	r3, [r7, #4]
}
 800838c:	4618      	mov	r0, r3
 800838e:	3718      	adds	r7, #24
 8008390:	46bd      	mov	sp, r7
 8008392:	bd80      	pop	{r7, pc}

08008394 <_close>:

int _close(int file)
{
 8008394:	b480      	push	{r7}
 8008396:	b083      	sub	sp, #12
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800839c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80083a0:	4618      	mov	r0, r3
 80083a2:	370c      	adds	r7, #12
 80083a4:	46bd      	mov	sp, r7
 80083a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083aa:	4770      	bx	lr

080083ac <_fstat>:


int _fstat(int file, struct stat *st)
{
 80083ac:	b480      	push	{r7}
 80083ae:	b083      	sub	sp, #12
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]
 80083b4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80083b6:	683b      	ldr	r3, [r7, #0]
 80083b8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80083bc:	605a      	str	r2, [r3, #4]
  return 0;
 80083be:	2300      	movs	r3, #0
}
 80083c0:	4618      	mov	r0, r3
 80083c2:	370c      	adds	r7, #12
 80083c4:	46bd      	mov	sp, r7
 80083c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ca:	4770      	bx	lr

080083cc <_isatty>:

int _isatty(int file)
{
 80083cc:	b480      	push	{r7}
 80083ce:	b083      	sub	sp, #12
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80083d4:	2301      	movs	r3, #1
}
 80083d6:	4618      	mov	r0, r3
 80083d8:	370c      	adds	r7, #12
 80083da:	46bd      	mov	sp, r7
 80083dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e0:	4770      	bx	lr

080083e2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80083e2:	b480      	push	{r7}
 80083e4:	b085      	sub	sp, #20
 80083e6:	af00      	add	r7, sp, #0
 80083e8:	60f8      	str	r0, [r7, #12]
 80083ea:	60b9      	str	r1, [r7, #8]
 80083ec:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80083ee:	2300      	movs	r3, #0
}
 80083f0:	4618      	mov	r0, r3
 80083f2:	3714      	adds	r7, #20
 80083f4:	46bd      	mov	sp, r7
 80083f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fa:	4770      	bx	lr

080083fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80083fc:	b580      	push	{r7, lr}
 80083fe:	b086      	sub	sp, #24
 8008400:	af00      	add	r7, sp, #0
 8008402:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8008404:	4a14      	ldr	r2, [pc, #80]	@ (8008458 <_sbrk+0x5c>)
 8008406:	4b15      	ldr	r3, [pc, #84]	@ (800845c <_sbrk+0x60>)
 8008408:	1ad3      	subs	r3, r2, r3
 800840a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800840c:	697b      	ldr	r3, [r7, #20]
 800840e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8008410:	4b13      	ldr	r3, [pc, #76]	@ (8008460 <_sbrk+0x64>)
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d102      	bne.n	800841e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8008418:	4b11      	ldr	r3, [pc, #68]	@ (8008460 <_sbrk+0x64>)
 800841a:	4a12      	ldr	r2, [pc, #72]	@ (8008464 <_sbrk+0x68>)
 800841c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800841e:	4b10      	ldr	r3, [pc, #64]	@ (8008460 <_sbrk+0x64>)
 8008420:	681a      	ldr	r2, [r3, #0]
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	4413      	add	r3, r2
 8008426:	693a      	ldr	r2, [r7, #16]
 8008428:	429a      	cmp	r2, r3
 800842a:	d207      	bcs.n	800843c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800842c:	f011 fcce 	bl	8019dcc <__errno>
 8008430:	4603      	mov	r3, r0
 8008432:	220c      	movs	r2, #12
 8008434:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8008436:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800843a:	e009      	b.n	8008450 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800843c:	4b08      	ldr	r3, [pc, #32]	@ (8008460 <_sbrk+0x64>)
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8008442:	4b07      	ldr	r3, [pc, #28]	@ (8008460 <_sbrk+0x64>)
 8008444:	681a      	ldr	r2, [r3, #0]
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	4413      	add	r3, r2
 800844a:	4a05      	ldr	r2, [pc, #20]	@ (8008460 <_sbrk+0x64>)
 800844c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800844e:	68fb      	ldr	r3, [r7, #12]
}
 8008450:	4618      	mov	r0, r3
 8008452:	3718      	adds	r7, #24
 8008454:	46bd      	mov	sp, r7
 8008456:	bd80      	pop	{r7, pc}
 8008458:	24080000 	.word	0x24080000
 800845c:	00000400 	.word	0x00000400
 8008460:	24004218 	.word	0x24004218
 8008464:	2400fab0 	.word	0x2400fab0

08008468 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8008468:	b480      	push	{r7}
 800846a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800846c:	4b43      	ldr	r3, [pc, #268]	@ (800857c <SystemInit+0x114>)
 800846e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008472:	4a42      	ldr	r2, [pc, #264]	@ (800857c <SystemInit+0x114>)
 8008474:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008478:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800847c:	4b40      	ldr	r3, [pc, #256]	@ (8008580 <SystemInit+0x118>)
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	f003 030f 	and.w	r3, r3, #15
 8008484:	2b06      	cmp	r3, #6
 8008486:	d807      	bhi.n	8008498 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8008488:	4b3d      	ldr	r3, [pc, #244]	@ (8008580 <SystemInit+0x118>)
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f023 030f 	bic.w	r3, r3, #15
 8008490:	4a3b      	ldr	r2, [pc, #236]	@ (8008580 <SystemInit+0x118>)
 8008492:	f043 0307 	orr.w	r3, r3, #7
 8008496:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8008498:	4b3a      	ldr	r3, [pc, #232]	@ (8008584 <SystemInit+0x11c>)
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	4a39      	ldr	r2, [pc, #228]	@ (8008584 <SystemInit+0x11c>)
 800849e:	f043 0301 	orr.w	r3, r3, #1
 80084a2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80084a4:	4b37      	ldr	r3, [pc, #220]	@ (8008584 <SystemInit+0x11c>)
 80084a6:	2200      	movs	r2, #0
 80084a8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80084aa:	4b36      	ldr	r3, [pc, #216]	@ (8008584 <SystemInit+0x11c>)
 80084ac:	681a      	ldr	r2, [r3, #0]
 80084ae:	4935      	ldr	r1, [pc, #212]	@ (8008584 <SystemInit+0x11c>)
 80084b0:	4b35      	ldr	r3, [pc, #212]	@ (8008588 <SystemInit+0x120>)
 80084b2:	4013      	ands	r3, r2
 80084b4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80084b6:	4b32      	ldr	r3, [pc, #200]	@ (8008580 <SystemInit+0x118>)
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	f003 0308 	and.w	r3, r3, #8
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d007      	beq.n	80084d2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80084c2:	4b2f      	ldr	r3, [pc, #188]	@ (8008580 <SystemInit+0x118>)
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	f023 030f 	bic.w	r3, r3, #15
 80084ca:	4a2d      	ldr	r2, [pc, #180]	@ (8008580 <SystemInit+0x118>)
 80084cc:	f043 0307 	orr.w	r3, r3, #7
 80084d0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80084d2:	4b2c      	ldr	r3, [pc, #176]	@ (8008584 <SystemInit+0x11c>)
 80084d4:	2200      	movs	r2, #0
 80084d6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80084d8:	4b2a      	ldr	r3, [pc, #168]	@ (8008584 <SystemInit+0x11c>)
 80084da:	2200      	movs	r2, #0
 80084dc:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80084de:	4b29      	ldr	r3, [pc, #164]	@ (8008584 <SystemInit+0x11c>)
 80084e0:	2200      	movs	r2, #0
 80084e2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80084e4:	4b27      	ldr	r3, [pc, #156]	@ (8008584 <SystemInit+0x11c>)
 80084e6:	4a29      	ldr	r2, [pc, #164]	@ (800858c <SystemInit+0x124>)
 80084e8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80084ea:	4b26      	ldr	r3, [pc, #152]	@ (8008584 <SystemInit+0x11c>)
 80084ec:	4a28      	ldr	r2, [pc, #160]	@ (8008590 <SystemInit+0x128>)
 80084ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80084f0:	4b24      	ldr	r3, [pc, #144]	@ (8008584 <SystemInit+0x11c>)
 80084f2:	4a28      	ldr	r2, [pc, #160]	@ (8008594 <SystemInit+0x12c>)
 80084f4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80084f6:	4b23      	ldr	r3, [pc, #140]	@ (8008584 <SystemInit+0x11c>)
 80084f8:	2200      	movs	r2, #0
 80084fa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80084fc:	4b21      	ldr	r3, [pc, #132]	@ (8008584 <SystemInit+0x11c>)
 80084fe:	4a25      	ldr	r2, [pc, #148]	@ (8008594 <SystemInit+0x12c>)
 8008500:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8008502:	4b20      	ldr	r3, [pc, #128]	@ (8008584 <SystemInit+0x11c>)
 8008504:	2200      	movs	r2, #0
 8008506:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8008508:	4b1e      	ldr	r3, [pc, #120]	@ (8008584 <SystemInit+0x11c>)
 800850a:	4a22      	ldr	r2, [pc, #136]	@ (8008594 <SystemInit+0x12c>)
 800850c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800850e:	4b1d      	ldr	r3, [pc, #116]	@ (8008584 <SystemInit+0x11c>)
 8008510:	2200      	movs	r2, #0
 8008512:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8008514:	4b1b      	ldr	r3, [pc, #108]	@ (8008584 <SystemInit+0x11c>)
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	4a1a      	ldr	r2, [pc, #104]	@ (8008584 <SystemInit+0x11c>)
 800851a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800851e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8008520:	4b18      	ldr	r3, [pc, #96]	@ (8008584 <SystemInit+0x11c>)
 8008522:	2200      	movs	r2, #0
 8008524:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8008526:	4b1c      	ldr	r3, [pc, #112]	@ (8008598 <SystemInit+0x130>)
 8008528:	681a      	ldr	r2, [r3, #0]
 800852a:	4b1c      	ldr	r3, [pc, #112]	@ (800859c <SystemInit+0x134>)
 800852c:	4013      	ands	r3, r2
 800852e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008532:	d202      	bcs.n	800853a <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8008534:	4b1a      	ldr	r3, [pc, #104]	@ (80085a0 <SystemInit+0x138>)
 8008536:	2201      	movs	r2, #1
 8008538:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800853a:	4b12      	ldr	r3, [pc, #72]	@ (8008584 <SystemInit+0x11c>)
 800853c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8008540:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008544:	2b00      	cmp	r3, #0
 8008546:	d113      	bne.n	8008570 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8008548:	4b0e      	ldr	r3, [pc, #56]	@ (8008584 <SystemInit+0x11c>)
 800854a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800854e:	4a0d      	ldr	r2, [pc, #52]	@ (8008584 <SystemInit+0x11c>)
 8008550:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008554:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8008558:	4b12      	ldr	r3, [pc, #72]	@ (80085a4 <SystemInit+0x13c>)
 800855a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800855e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8008560:	4b08      	ldr	r3, [pc, #32]	@ (8008584 <SystemInit+0x11c>)
 8008562:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8008566:	4a07      	ldr	r2, [pc, #28]	@ (8008584 <SystemInit+0x11c>)
 8008568:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800856c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8008570:	bf00      	nop
 8008572:	46bd      	mov	sp, r7
 8008574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008578:	4770      	bx	lr
 800857a:	bf00      	nop
 800857c:	e000ed00 	.word	0xe000ed00
 8008580:	52002000 	.word	0x52002000
 8008584:	58024400 	.word	0x58024400
 8008588:	eaf6ed7f 	.word	0xeaf6ed7f
 800858c:	02020200 	.word	0x02020200
 8008590:	01ff0000 	.word	0x01ff0000
 8008594:	01010280 	.word	0x01010280
 8008598:	5c001000 	.word	0x5c001000
 800859c:	ffff0000 	.word	0xffff0000
 80085a0:	51008108 	.word	0x51008108
 80085a4:	52004000 	.word	0x52004000

080085a8 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80085a8:	b480      	push	{r7}
 80085aa:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80085ac:	4b09      	ldr	r3, [pc, #36]	@ (80085d4 <ExitRun0Mode+0x2c>)
 80085ae:	68db      	ldr	r3, [r3, #12]
 80085b0:	4a08      	ldr	r2, [pc, #32]	@ (80085d4 <ExitRun0Mode+0x2c>)
 80085b2:	f043 0302 	orr.w	r3, r3, #2
 80085b6:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
 while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80085b8:	bf00      	nop
 80085ba:	4b06      	ldr	r3, [pc, #24]	@ (80085d4 <ExitRun0Mode+0x2c>)
 80085bc:	685b      	ldr	r3, [r3, #4]
 80085be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d0f9      	beq.n	80085ba <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80085c6:	bf00      	nop
 80085c8:	bf00      	nop
 80085ca:	46bd      	mov	sp, r7
 80085cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d0:	4770      	bx	lr
 80085d2:	bf00      	nop
 80085d4:	58024800 	.word	0x58024800

080085d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
   ldr   sp, =_estack      /* set stack pointer */
 80085d8:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8008614 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80085dc:	f7ff ffe4 	bl	80085a8 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80085e0:	f7ff ff42 	bl	8008468 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80085e4:	480c      	ldr	r0, [pc, #48]	@ (8008618 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80085e6:	490d      	ldr	r1, [pc, #52]	@ (800861c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80085e8:	4a0d      	ldr	r2, [pc, #52]	@ (8008620 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80085ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80085ec:	e002      	b.n	80085f4 <LoopCopyDataInit>

080085ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80085ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80085f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80085f2:	3304      	adds	r3, #4

080085f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80085f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80085f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80085f8:	d3f9      	bcc.n	80085ee <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80085fa:	4a0a      	ldr	r2, [pc, #40]	@ (8008624 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80085fc:	4c0a      	ldr	r4, [pc, #40]	@ (8008628 <LoopFillZerobss+0x22>)
  movs r3, #0
 80085fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008600:	e001      	b.n	8008606 <LoopFillZerobss>

08008602 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008602:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008604:	3204      	adds	r2, #4

08008606 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008606:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008608:	d3fb      	bcc.n	8008602 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800860a:	f011 fbe5 	bl	8019dd8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800860e:	f7fd fbbd 	bl	8005d8c <main>
  bx  lr
 8008612:	4770      	bx	lr
   ldr   sp, =_estack      /* set stack pointer */
 8008614:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8008618:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800861c:	24000208 	.word	0x24000208
  ldr r2, =_sidata
 8008620:	0801c9b8 	.word	0x0801c9b8
  ldr r2, =_sbss
 8008624:	24000208 	.word	0x24000208
  ldr r4, =_ebss
 8008628:	2400faac 	.word	0x2400faac

0800862c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800862c:	e7fe      	b.n	800862c <ADC3_IRQHandler>
	...

08008630 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008630:	b580      	push	{r7, lr}
 8008632:	b082      	sub	sp, #8
 8008634:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008636:	2003      	movs	r0, #3
 8008638:	f001 fd03 	bl	800a042 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800863c:	f006 fe0a 	bl	800f254 <HAL_RCC_GetSysClockFreq>
 8008640:	4602      	mov	r2, r0
 8008642:	4b15      	ldr	r3, [pc, #84]	@ (8008698 <HAL_Init+0x68>)
 8008644:	699b      	ldr	r3, [r3, #24]
 8008646:	0a1b      	lsrs	r3, r3, #8
 8008648:	f003 030f 	and.w	r3, r3, #15
 800864c:	4913      	ldr	r1, [pc, #76]	@ (800869c <HAL_Init+0x6c>)
 800864e:	5ccb      	ldrb	r3, [r1, r3]
 8008650:	f003 031f 	and.w	r3, r3, #31
 8008654:	fa22 f303 	lsr.w	r3, r2, r3
 8008658:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800865a:	4b0f      	ldr	r3, [pc, #60]	@ (8008698 <HAL_Init+0x68>)
 800865c:	699b      	ldr	r3, [r3, #24]
 800865e:	f003 030f 	and.w	r3, r3, #15
 8008662:	4a0e      	ldr	r2, [pc, #56]	@ (800869c <HAL_Init+0x6c>)
 8008664:	5cd3      	ldrb	r3, [r2, r3]
 8008666:	f003 031f 	and.w	r3, r3, #31
 800866a:	687a      	ldr	r2, [r7, #4]
 800866c:	fa22 f303 	lsr.w	r3, r2, r3
 8008670:	4a0b      	ldr	r2, [pc, #44]	@ (80086a0 <HAL_Init+0x70>)
 8008672:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008674:	4a0b      	ldr	r2, [pc, #44]	@ (80086a4 <HAL_Init+0x74>)
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800867a:	200f      	movs	r0, #15
 800867c:	f7ff fd12 	bl	80080a4 <HAL_InitTick>
 8008680:	4603      	mov	r3, r0
 8008682:	2b00      	cmp	r3, #0
 8008684:	d001      	beq.n	800868a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8008686:	2301      	movs	r3, #1
 8008688:	e002      	b.n	8008690 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800868a:	f7fe fe65 	bl	8007358 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800868e:	2300      	movs	r3, #0
}
 8008690:	4618      	mov	r0, r3
 8008692:	3708      	adds	r7, #8
 8008694:	46bd      	mov	sp, r7
 8008696:	bd80      	pop	{r7, pc}
 8008698:	58024400 	.word	0x58024400
 800869c:	0801be5c 	.word	0x0801be5c
 80086a0:	2400000c 	.word	0x2400000c
 80086a4:	24000008 	.word	0x24000008

080086a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80086a8:	b480      	push	{r7}
 80086aa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80086ac:	4b06      	ldr	r3, [pc, #24]	@ (80086c8 <HAL_IncTick+0x20>)
 80086ae:	781b      	ldrb	r3, [r3, #0]
 80086b0:	461a      	mov	r2, r3
 80086b2:	4b06      	ldr	r3, [pc, #24]	@ (80086cc <HAL_IncTick+0x24>)
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	4413      	add	r3, r2
 80086b8:	4a04      	ldr	r2, [pc, #16]	@ (80086cc <HAL_IncTick+0x24>)
 80086ba:	6013      	str	r3, [r2, #0]
}
 80086bc:	bf00      	nop
 80086be:	46bd      	mov	sp, r7
 80086c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c4:	4770      	bx	lr
 80086c6:	bf00      	nop
 80086c8:	24000014 	.word	0x24000014
 80086cc:	2400421c 	.word	0x2400421c

080086d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80086d0:	b480      	push	{r7}
 80086d2:	af00      	add	r7, sp, #0
  return uwTick;
 80086d4:	4b03      	ldr	r3, [pc, #12]	@ (80086e4 <HAL_GetTick+0x14>)
 80086d6:	681b      	ldr	r3, [r3, #0]
}
 80086d8:	4618      	mov	r0, r3
 80086da:	46bd      	mov	sp, r7
 80086dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e0:	4770      	bx	lr
 80086e2:	bf00      	nop
 80086e4:	2400421c 	.word	0x2400421c

080086e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80086e8:	b580      	push	{r7, lr}
 80086ea:	b084      	sub	sp, #16
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80086f0:	f7ff ffee 	bl	80086d0 <HAL_GetTick>
 80086f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008700:	d005      	beq.n	800870e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8008702:	4b0a      	ldr	r3, [pc, #40]	@ (800872c <HAL_Delay+0x44>)
 8008704:	781b      	ldrb	r3, [r3, #0]
 8008706:	461a      	mov	r2, r3
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	4413      	add	r3, r2
 800870c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800870e:	bf00      	nop
 8008710:	f7ff ffde 	bl	80086d0 <HAL_GetTick>
 8008714:	4602      	mov	r2, r0
 8008716:	68bb      	ldr	r3, [r7, #8]
 8008718:	1ad3      	subs	r3, r2, r3
 800871a:	68fa      	ldr	r2, [r7, #12]
 800871c:	429a      	cmp	r2, r3
 800871e:	d8f7      	bhi.n	8008710 <HAL_Delay+0x28>
  {
  }
}
 8008720:	bf00      	nop
 8008722:	bf00      	nop
 8008724:	3710      	adds	r7, #16
 8008726:	46bd      	mov	sp, r7
 8008728:	bd80      	pop	{r7, pc}
 800872a:	bf00      	nop
 800872c:	24000014 	.word	0x24000014

08008730 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8008730:	b480      	push	{r7}
 8008732:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8008734:	4b03      	ldr	r3, [pc, #12]	@ (8008744 <HAL_GetREVID+0x14>)
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	0c1b      	lsrs	r3, r3, #16
}
 800873a:	4618      	mov	r0, r3
 800873c:	46bd      	mov	sp, r7
 800873e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008742:	4770      	bx	lr
 8008744:	5c001000 	.word	0x5c001000

08008748 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8008748:	b480      	push	{r7}
 800874a:	b083      	sub	sp, #12
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]
 8008750:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	689b      	ldr	r3, [r3, #8]
 8008756:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800875a:	683b      	ldr	r3, [r7, #0]
 800875c:	431a      	orrs	r2, r3
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	609a      	str	r2, [r3, #8]
}
 8008762:	bf00      	nop
 8008764:	370c      	adds	r7, #12
 8008766:	46bd      	mov	sp, r7
 8008768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876c:	4770      	bx	lr

0800876e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800876e:	b480      	push	{r7}
 8008770:	b083      	sub	sp, #12
 8008772:	af00      	add	r7, sp, #0
 8008774:	6078      	str	r0, [r7, #4]
 8008776:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	689b      	ldr	r3, [r3, #8]
 800877c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8008780:	683b      	ldr	r3, [r7, #0]
 8008782:	431a      	orrs	r2, r3
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	609a      	str	r2, [r3, #8]
}
 8008788:	bf00      	nop
 800878a:	370c      	adds	r7, #12
 800878c:	46bd      	mov	sp, r7
 800878e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008792:	4770      	bx	lr

08008794 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008794:	b480      	push	{r7}
 8008796:	b083      	sub	sp, #12
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	689b      	ldr	r3, [r3, #8]
 80087a0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80087a4:	4618      	mov	r0, r3
 80087a6:	370c      	adds	r7, #12
 80087a8:	46bd      	mov	sp, r7
 80087aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ae:	4770      	bx	lr

080087b0 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80087b0:	b480      	push	{r7}
 80087b2:	b087      	sub	sp, #28
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
 80087b8:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 80087ba:	683b      	ldr	r3, [r7, #0]
 80087bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d107      	bne.n	80087d4 <LL_ADC_SetChannelPreselection+0x24>
 80087c4:	683b      	ldr	r3, [r7, #0]
 80087c6:	0e9b      	lsrs	r3, r3, #26
 80087c8:	f003 031f 	and.w	r3, r3, #31
 80087cc:	2201      	movs	r2, #1
 80087ce:	fa02 f303 	lsl.w	r3, r2, r3
 80087d2:	e015      	b.n	8008800 <LL_ADC_SetChannelPreselection+0x50>
 80087d4:	683b      	ldr	r3, [r7, #0]
 80087d6:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80087d8:	693b      	ldr	r3, [r7, #16]
 80087da:	fa93 f3a3 	rbit	r3, r3
 80087de:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80087e4:	697b      	ldr	r3, [r7, #20]
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d101      	bne.n	80087ee <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 80087ea:	2320      	movs	r3, #32
 80087ec:	e003      	b.n	80087f6 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 80087ee:	697b      	ldr	r3, [r7, #20]
 80087f0:	fab3 f383 	clz	r3, r3
 80087f4:	b2db      	uxtb	r3, r3
 80087f6:	f003 031f 	and.w	r3, r3, #31
 80087fa:	2201      	movs	r2, #1
 80087fc:	fa02 f303 	lsl.w	r3, r2, r3
 8008800:	687a      	ldr	r2, [r7, #4]
 8008802:	69d2      	ldr	r2, [r2, #28]
 8008804:	431a      	orrs	r2, r3
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 800880a:	bf00      	nop
 800880c:	371c      	adds	r7, #28
 800880e:	46bd      	mov	sp, r7
 8008810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008814:	4770      	bx	lr

08008816 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8008816:	b480      	push	{r7}
 8008818:	b087      	sub	sp, #28
 800881a:	af00      	add	r7, sp, #0
 800881c:	60f8      	str	r0, [r7, #12]
 800881e:	60b9      	str	r1, [r7, #8]
 8008820:	607a      	str	r2, [r7, #4]
 8008822:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	3360      	adds	r3, #96	@ 0x60
 8008828:	461a      	mov	r2, r3
 800882a:	68bb      	ldr	r3, [r7, #8]
 800882c:	009b      	lsls	r3, r3, #2
 800882e:	4413      	add	r3, r2
 8008830:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8008832:	697b      	ldr	r3, [r7, #20]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8008840:	683b      	ldr	r3, [r7, #0]
 8008842:	430b      	orrs	r3, r1
 8008844:	431a      	orrs	r2, r3
 8008846:	697b      	ldr	r3, [r7, #20]
 8008848:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800884a:	bf00      	nop
 800884c:	371c      	adds	r7, #28
 800884e:	46bd      	mov	sp, r7
 8008850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008854:	4770      	bx	lr

08008856 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8008856:	b480      	push	{r7}
 8008858:	b085      	sub	sp, #20
 800885a:	af00      	add	r7, sp, #0
 800885c:	60f8      	str	r0, [r7, #12]
 800885e:	60b9      	str	r1, [r7, #8]
 8008860:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	691b      	ldr	r3, [r3, #16]
 8008866:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 800886a:	68bb      	ldr	r3, [r7, #8]
 800886c:	f003 031f 	and.w	r3, r3, #31
 8008870:	6879      	ldr	r1, [r7, #4]
 8008872:	fa01 f303 	lsl.w	r3, r1, r3
 8008876:	431a      	orrs	r2, r3
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	611a      	str	r2, [r3, #16]
}
 800887c:	bf00      	nop
 800887e:	3714      	adds	r7, #20
 8008880:	46bd      	mov	sp, r7
 8008882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008886:	4770      	bx	lr

08008888 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8008888:	b480      	push	{r7}
 800888a:	b087      	sub	sp, #28
 800888c:	af00      	add	r7, sp, #0
 800888e:	60f8      	str	r0, [r7, #12]
 8008890:	60b9      	str	r1, [r7, #8]
 8008892:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	3360      	adds	r3, #96	@ 0x60
 8008898:	461a      	mov	r2, r3
 800889a:	68bb      	ldr	r3, [r7, #8]
 800889c:	009b      	lsls	r3, r3, #2
 800889e:	4413      	add	r3, r2
 80088a0:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80088a2:	697b      	ldr	r3, [r7, #20]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	431a      	orrs	r2, r3
 80088ae:	697b      	ldr	r3, [r7, #20]
 80088b0:	601a      	str	r2, [r3, #0]
  }
}
 80088b2:	bf00      	nop
 80088b4:	371c      	adds	r7, #28
 80088b6:	46bd      	mov	sp, r7
 80088b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088bc:	4770      	bx	lr

080088be <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80088be:	b480      	push	{r7}
 80088c0:	b083      	sub	sp, #12
 80088c2:	af00      	add	r7, sp, #0
 80088c4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	68db      	ldr	r3, [r3, #12]
 80088ca:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d101      	bne.n	80088d6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80088d2:	2301      	movs	r3, #1
 80088d4:	e000      	b.n	80088d8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80088d6:	2300      	movs	r3, #0
}
 80088d8:	4618      	mov	r0, r3
 80088da:	370c      	adds	r7, #12
 80088dc:	46bd      	mov	sp, r7
 80088de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e2:	4770      	bx	lr

080088e4 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80088e4:	b480      	push	{r7}
 80088e6:	b087      	sub	sp, #28
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	60f8      	str	r0, [r7, #12]
 80088ec:	60b9      	str	r1, [r7, #8]
 80088ee:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	3330      	adds	r3, #48	@ 0x30
 80088f4:	461a      	mov	r2, r3
 80088f6:	68bb      	ldr	r3, [r7, #8]
 80088f8:	0a1b      	lsrs	r3, r3, #8
 80088fa:	009b      	lsls	r3, r3, #2
 80088fc:	f003 030c 	and.w	r3, r3, #12
 8008900:	4413      	add	r3, r2
 8008902:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008904:	697b      	ldr	r3, [r7, #20]
 8008906:	681a      	ldr	r2, [r3, #0]
 8008908:	68bb      	ldr	r3, [r7, #8]
 800890a:	f003 031f 	and.w	r3, r3, #31
 800890e:	211f      	movs	r1, #31
 8008910:	fa01 f303 	lsl.w	r3, r1, r3
 8008914:	43db      	mvns	r3, r3
 8008916:	401a      	ands	r2, r3
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	0e9b      	lsrs	r3, r3, #26
 800891c:	f003 011f 	and.w	r1, r3, #31
 8008920:	68bb      	ldr	r3, [r7, #8]
 8008922:	f003 031f 	and.w	r3, r3, #31
 8008926:	fa01 f303 	lsl.w	r3, r1, r3
 800892a:	431a      	orrs	r2, r3
 800892c:	697b      	ldr	r3, [r7, #20]
 800892e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8008930:	bf00      	nop
 8008932:	371c      	adds	r7, #28
 8008934:	46bd      	mov	sp, r7
 8008936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893a:	4770      	bx	lr

0800893c <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 800893c:	b480      	push	{r7}
 800893e:	b083      	sub	sp, #12
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
 8008944:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	68db      	ldr	r3, [r3, #12]
 800894a:	f023 0203 	bic.w	r2, r3, #3
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	431a      	orrs	r2, r3
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	60da      	str	r2, [r3, #12]
}
 8008956:	bf00      	nop
 8008958:	370c      	adds	r7, #12
 800895a:	46bd      	mov	sp, r7
 800895c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008960:	4770      	bx	lr

08008962 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8008962:	b480      	push	{r7}
 8008964:	b087      	sub	sp, #28
 8008966:	af00      	add	r7, sp, #0
 8008968:	60f8      	str	r0, [r7, #12]
 800896a:	60b9      	str	r1, [r7, #8]
 800896c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	3314      	adds	r3, #20
 8008972:	461a      	mov	r2, r3
 8008974:	68bb      	ldr	r3, [r7, #8]
 8008976:	0e5b      	lsrs	r3, r3, #25
 8008978:	009b      	lsls	r3, r3, #2
 800897a:	f003 0304 	and.w	r3, r3, #4
 800897e:	4413      	add	r3, r2
 8008980:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008982:	697b      	ldr	r3, [r7, #20]
 8008984:	681a      	ldr	r2, [r3, #0]
 8008986:	68bb      	ldr	r3, [r7, #8]
 8008988:	0d1b      	lsrs	r3, r3, #20
 800898a:	f003 031f 	and.w	r3, r3, #31
 800898e:	2107      	movs	r1, #7
 8008990:	fa01 f303 	lsl.w	r3, r1, r3
 8008994:	43db      	mvns	r3, r3
 8008996:	401a      	ands	r2, r3
 8008998:	68bb      	ldr	r3, [r7, #8]
 800899a:	0d1b      	lsrs	r3, r3, #20
 800899c:	f003 031f 	and.w	r3, r3, #31
 80089a0:	6879      	ldr	r1, [r7, #4]
 80089a2:	fa01 f303 	lsl.w	r3, r1, r3
 80089a6:	431a      	orrs	r2, r3
 80089a8:	697b      	ldr	r3, [r7, #20]
 80089aa:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80089ac:	bf00      	nop
 80089ae:	371c      	adds	r7, #28
 80089b0:	46bd      	mov	sp, r7
 80089b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b6:	4770      	bx	lr

080089b8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80089b8:	b480      	push	{r7}
 80089ba:	b085      	sub	sp, #20
 80089bc:	af00      	add	r7, sp, #0
 80089be:	60f8      	str	r0, [r7, #12]
 80089c0:	60b9      	str	r1, [r7, #8]
 80089c2:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80089ca:	68bb      	ldr	r3, [r7, #8]
 80089cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80089d0:	43db      	mvns	r3, r3
 80089d2:	401a      	ands	r2, r3
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	f003 0318 	and.w	r3, r3, #24
 80089da:	4908      	ldr	r1, [pc, #32]	@ (80089fc <LL_ADC_SetChannelSingleDiff+0x44>)
 80089dc:	40d9      	lsrs	r1, r3
 80089de:	68bb      	ldr	r3, [r7, #8]
 80089e0:	400b      	ands	r3, r1
 80089e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80089e6:	431a      	orrs	r2, r3
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80089ee:	bf00      	nop
 80089f0:	3714      	adds	r7, #20
 80089f2:	46bd      	mov	sp, r7
 80089f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f8:	4770      	bx	lr
 80089fa:	bf00      	nop
 80089fc:	000fffff 	.word	0x000fffff

08008a00 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008a00:	b480      	push	{r7}
 8008a02:	b083      	sub	sp, #12
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	689b      	ldr	r3, [r3, #8]
 8008a0c:	f003 031f 	and.w	r3, r3, #31
}
 8008a10:	4618      	mov	r0, r3
 8008a12:	370c      	adds	r7, #12
 8008a14:	46bd      	mov	sp, r7
 8008a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1a:	4770      	bx	lr

08008a1c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8008a1c:	b480      	push	{r7}
 8008a1e:	b083      	sub	sp, #12
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	689a      	ldr	r2, [r3, #8]
 8008a28:	4b04      	ldr	r3, [pc, #16]	@ (8008a3c <LL_ADC_DisableDeepPowerDown+0x20>)
 8008a2a:	4013      	ands	r3, r2
 8008a2c:	687a      	ldr	r2, [r7, #4]
 8008a2e:	6093      	str	r3, [r2, #8]
}
 8008a30:	bf00      	nop
 8008a32:	370c      	adds	r7, #12
 8008a34:	46bd      	mov	sp, r7
 8008a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3a:	4770      	bx	lr
 8008a3c:	5fffffc0 	.word	0x5fffffc0

08008a40 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8008a40:	b480      	push	{r7}
 8008a42:	b083      	sub	sp, #12
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	689b      	ldr	r3, [r3, #8]
 8008a4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008a50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a54:	d101      	bne.n	8008a5a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8008a56:	2301      	movs	r3, #1
 8008a58:	e000      	b.n	8008a5c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8008a5a:	2300      	movs	r3, #0
}
 8008a5c:	4618      	mov	r0, r3
 8008a5e:	370c      	adds	r7, #12
 8008a60:	46bd      	mov	sp, r7
 8008a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a66:	4770      	bx	lr

08008a68 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8008a68:	b480      	push	{r7}
 8008a6a:	b083      	sub	sp, #12
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	689a      	ldr	r2, [r3, #8]
 8008a74:	4b05      	ldr	r3, [pc, #20]	@ (8008a8c <LL_ADC_EnableInternalRegulator+0x24>)
 8008a76:	4013      	ands	r3, r2
 8008a78:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8008a80:	bf00      	nop
 8008a82:	370c      	adds	r7, #12
 8008a84:	46bd      	mov	sp, r7
 8008a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a8a:	4770      	bx	lr
 8008a8c:	6fffffc0 	.word	0x6fffffc0

08008a90 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8008a90:	b480      	push	{r7}
 8008a92:	b083      	sub	sp, #12
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	689b      	ldr	r3, [r3, #8]
 8008a9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008aa0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008aa4:	d101      	bne.n	8008aaa <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8008aa6:	2301      	movs	r3, #1
 8008aa8:	e000      	b.n	8008aac <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8008aaa:	2300      	movs	r3, #0
}
 8008aac:	4618      	mov	r0, r3
 8008aae:	370c      	adds	r7, #12
 8008ab0:	46bd      	mov	sp, r7
 8008ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab6:	4770      	bx	lr

08008ab8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8008ab8:	b480      	push	{r7}
 8008aba:	b083      	sub	sp, #12
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	689a      	ldr	r2, [r3, #8]
 8008ac4:	4b05      	ldr	r3, [pc, #20]	@ (8008adc <LL_ADC_Enable+0x24>)
 8008ac6:	4013      	ands	r3, r2
 8008ac8:	f043 0201 	orr.w	r2, r3, #1
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8008ad0:	bf00      	nop
 8008ad2:	370c      	adds	r7, #12
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ada:	4770      	bx	lr
 8008adc:	7fffffc0 	.word	0x7fffffc0

08008ae0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8008ae0:	b480      	push	{r7}
 8008ae2:	b083      	sub	sp, #12
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	689a      	ldr	r2, [r3, #8]
 8008aec:	4b05      	ldr	r3, [pc, #20]	@ (8008b04 <LL_ADC_Disable+0x24>)
 8008aee:	4013      	ands	r3, r2
 8008af0:	f043 0202 	orr.w	r2, r3, #2
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8008af8:	bf00      	nop
 8008afa:	370c      	adds	r7, #12
 8008afc:	46bd      	mov	sp, r7
 8008afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b02:	4770      	bx	lr
 8008b04:	7fffffc0 	.word	0x7fffffc0

08008b08 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8008b08:	b480      	push	{r7}
 8008b0a:	b083      	sub	sp, #12
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	689b      	ldr	r3, [r3, #8]
 8008b14:	f003 0301 	and.w	r3, r3, #1
 8008b18:	2b01      	cmp	r3, #1
 8008b1a:	d101      	bne.n	8008b20 <LL_ADC_IsEnabled+0x18>
 8008b1c:	2301      	movs	r3, #1
 8008b1e:	e000      	b.n	8008b22 <LL_ADC_IsEnabled+0x1a>
 8008b20:	2300      	movs	r3, #0
}
 8008b22:	4618      	mov	r0, r3
 8008b24:	370c      	adds	r7, #12
 8008b26:	46bd      	mov	sp, r7
 8008b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2c:	4770      	bx	lr

08008b2e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8008b2e:	b480      	push	{r7}
 8008b30:	b083      	sub	sp, #12
 8008b32:	af00      	add	r7, sp, #0
 8008b34:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	689b      	ldr	r3, [r3, #8]
 8008b3a:	f003 0302 	and.w	r3, r3, #2
 8008b3e:	2b02      	cmp	r3, #2
 8008b40:	d101      	bne.n	8008b46 <LL_ADC_IsDisableOngoing+0x18>
 8008b42:	2301      	movs	r3, #1
 8008b44:	e000      	b.n	8008b48 <LL_ADC_IsDisableOngoing+0x1a>
 8008b46:	2300      	movs	r3, #0
}
 8008b48:	4618      	mov	r0, r3
 8008b4a:	370c      	adds	r7, #12
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b52:	4770      	bx	lr

08008b54 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8008b54:	b480      	push	{r7}
 8008b56:	b083      	sub	sp, #12
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	689a      	ldr	r2, [r3, #8]
 8008b60:	4b05      	ldr	r3, [pc, #20]	@ (8008b78 <LL_ADC_REG_StartConversion+0x24>)
 8008b62:	4013      	ands	r3, r2
 8008b64:	f043 0204 	orr.w	r2, r3, #4
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8008b6c:	bf00      	nop
 8008b6e:	370c      	adds	r7, #12
 8008b70:	46bd      	mov	sp, r7
 8008b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b76:	4770      	bx	lr
 8008b78:	7fffffc0 	.word	0x7fffffc0

08008b7c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8008b7c:	b480      	push	{r7}
 8008b7e:	b083      	sub	sp, #12
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	689b      	ldr	r3, [r3, #8]
 8008b88:	f003 0304 	and.w	r3, r3, #4
 8008b8c:	2b04      	cmp	r3, #4
 8008b8e:	d101      	bne.n	8008b94 <LL_ADC_REG_IsConversionOngoing+0x18>
 8008b90:	2301      	movs	r3, #1
 8008b92:	e000      	b.n	8008b96 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8008b94:	2300      	movs	r3, #0
}
 8008b96:	4618      	mov	r0, r3
 8008b98:	370c      	adds	r7, #12
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba0:	4770      	bx	lr

08008ba2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8008ba2:	b480      	push	{r7}
 8008ba4:	b083      	sub	sp, #12
 8008ba6:	af00      	add	r7, sp, #0
 8008ba8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	689b      	ldr	r3, [r3, #8]
 8008bae:	f003 0308 	and.w	r3, r3, #8
 8008bb2:	2b08      	cmp	r3, #8
 8008bb4:	d101      	bne.n	8008bba <LL_ADC_INJ_IsConversionOngoing+0x18>
 8008bb6:	2301      	movs	r3, #1
 8008bb8:	e000      	b.n	8008bbc <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8008bba:	2300      	movs	r3, #0
}
 8008bbc:	4618      	mov	r0, r3
 8008bbe:	370c      	adds	r7, #12
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc6:	4770      	bx	lr

08008bc8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8008bc8:	b590      	push	{r4, r7, lr}
 8008bca:	b089      	sub	sp, #36	@ 0x24
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8008bd4:	2300      	movs	r3, #0
 8008bd6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d101      	bne.n	8008be2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8008bde:	2301      	movs	r3, #1
 8008be0:	e18f      	b.n	8008f02 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	68db      	ldr	r3, [r3, #12]
 8008be6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d109      	bne.n	8008c04 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8008bf0:	6878      	ldr	r0, [r7, #4]
 8008bf2:	f7fe fbcf 	bl	8007394 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	2200      	movs	r2, #0
 8008bfa:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2200      	movs	r2, #0
 8008c00:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	4618      	mov	r0, r3
 8008c0a:	f7ff ff19 	bl	8008a40 <LL_ADC_IsDeepPowerDownEnabled>
 8008c0e:	4603      	mov	r3, r0
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d004      	beq.n	8008c1e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	4618      	mov	r0, r3
 8008c1a:	f7ff feff 	bl	8008a1c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	4618      	mov	r0, r3
 8008c24:	f7ff ff34 	bl	8008a90 <LL_ADC_IsInternalRegulatorEnabled>
 8008c28:	4603      	mov	r3, r0
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d114      	bne.n	8008c58 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	4618      	mov	r0, r3
 8008c34:	f7ff ff18 	bl	8008a68 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008c38:	4b87      	ldr	r3, [pc, #540]	@ (8008e58 <HAL_ADC_Init+0x290>)
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	099b      	lsrs	r3, r3, #6
 8008c3e:	4a87      	ldr	r2, [pc, #540]	@ (8008e5c <HAL_ADC_Init+0x294>)
 8008c40:	fba2 2303 	umull	r2, r3, r2, r3
 8008c44:	099b      	lsrs	r3, r3, #6
 8008c46:	3301      	adds	r3, #1
 8008c48:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8008c4a:	e002      	b.n	8008c52 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8008c4c:	68bb      	ldr	r3, [r7, #8]
 8008c4e:	3b01      	subs	r3, #1
 8008c50:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8008c52:	68bb      	ldr	r3, [r7, #8]
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d1f9      	bne.n	8008c4c <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	f7ff ff17 	bl	8008a90 <LL_ADC_IsInternalRegulatorEnabled>
 8008c62:	4603      	mov	r3, r0
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d10d      	bne.n	8008c84 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c6c:	f043 0210 	orr.w	r2, r3, #16
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c78:	f043 0201 	orr.w	r2, r3, #1
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8008c80:	2301      	movs	r3, #1
 8008c82:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	4618      	mov	r0, r3
 8008c8a:	f7ff ff77 	bl	8008b7c <LL_ADC_REG_IsConversionOngoing>
 8008c8e:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c94:	f003 0310 	and.w	r3, r3, #16
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	f040 8129 	bne.w	8008ef0 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8008c9e:	697b      	ldr	r3, [r7, #20]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	f040 8125 	bne.w	8008ef0 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008caa:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8008cae:	f043 0202 	orr.w	r2, r3, #2
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	4618      	mov	r0, r3
 8008cbc:	f7ff ff24 	bl	8008b08 <LL_ADC_IsEnabled>
 8008cc0:	4603      	mov	r3, r0
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d136      	bne.n	8008d34 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	4a65      	ldr	r2, [pc, #404]	@ (8008e60 <HAL_ADC_Init+0x298>)
 8008ccc:	4293      	cmp	r3, r2
 8008cce:	d004      	beq.n	8008cda <HAL_ADC_Init+0x112>
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	4a63      	ldr	r2, [pc, #396]	@ (8008e64 <HAL_ADC_Init+0x29c>)
 8008cd6:	4293      	cmp	r3, r2
 8008cd8:	d10e      	bne.n	8008cf8 <HAL_ADC_Init+0x130>
 8008cda:	4861      	ldr	r0, [pc, #388]	@ (8008e60 <HAL_ADC_Init+0x298>)
 8008cdc:	f7ff ff14 	bl	8008b08 <LL_ADC_IsEnabled>
 8008ce0:	4604      	mov	r4, r0
 8008ce2:	4860      	ldr	r0, [pc, #384]	@ (8008e64 <HAL_ADC_Init+0x29c>)
 8008ce4:	f7ff ff10 	bl	8008b08 <LL_ADC_IsEnabled>
 8008ce8:	4603      	mov	r3, r0
 8008cea:	4323      	orrs	r3, r4
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	bf0c      	ite	eq
 8008cf0:	2301      	moveq	r3, #1
 8008cf2:	2300      	movne	r3, #0
 8008cf4:	b2db      	uxtb	r3, r3
 8008cf6:	e008      	b.n	8008d0a <HAL_ADC_Init+0x142>
 8008cf8:	485b      	ldr	r0, [pc, #364]	@ (8008e68 <HAL_ADC_Init+0x2a0>)
 8008cfa:	f7ff ff05 	bl	8008b08 <LL_ADC_IsEnabled>
 8008cfe:	4603      	mov	r3, r0
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	bf0c      	ite	eq
 8008d04:	2301      	moveq	r3, #1
 8008d06:	2300      	movne	r3, #0
 8008d08:	b2db      	uxtb	r3, r3
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d012      	beq.n	8008d34 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	4a53      	ldr	r2, [pc, #332]	@ (8008e60 <HAL_ADC_Init+0x298>)
 8008d14:	4293      	cmp	r3, r2
 8008d16:	d004      	beq.n	8008d22 <HAL_ADC_Init+0x15a>
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	4a51      	ldr	r2, [pc, #324]	@ (8008e64 <HAL_ADC_Init+0x29c>)
 8008d1e:	4293      	cmp	r3, r2
 8008d20:	d101      	bne.n	8008d26 <HAL_ADC_Init+0x15e>
 8008d22:	4a52      	ldr	r2, [pc, #328]	@ (8008e6c <HAL_ADC_Init+0x2a4>)
 8008d24:	e000      	b.n	8008d28 <HAL_ADC_Init+0x160>
 8008d26:	4a52      	ldr	r2, [pc, #328]	@ (8008e70 <HAL_ADC_Init+0x2a8>)
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	685b      	ldr	r3, [r3, #4]
 8008d2c:	4619      	mov	r1, r3
 8008d2e:	4610      	mov	r0, r2
 8008d30:	f7ff fd0a 	bl	8008748 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8008d34:	f7ff fcfc 	bl	8008730 <HAL_GetREVID>
 8008d38:	4603      	mov	r3, r0
 8008d3a:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008d3e:	4293      	cmp	r3, r2
 8008d40:	d914      	bls.n	8008d6c <HAL_ADC_Init+0x1a4>
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	689b      	ldr	r3, [r3, #8]
 8008d46:	2b10      	cmp	r3, #16
 8008d48:	d110      	bne.n	8008d6c <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	7d5b      	ldrb	r3, [r3, #21]
 8008d4e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8008d54:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8008d5a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	7f1b      	ldrb	r3, [r3, #28]
 8008d60:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8008d62:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8008d64:	f043 030c 	orr.w	r3, r3, #12
 8008d68:	61bb      	str	r3, [r7, #24]
 8008d6a:	e00d      	b.n	8008d88 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	7d5b      	ldrb	r3, [r3, #21]
 8008d70:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8008d76:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8008d7c:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	7f1b      	ldrb	r3, [r3, #28]
 8008d82:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8008d84:	4313      	orrs	r3, r2
 8008d86:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	7f1b      	ldrb	r3, [r3, #28]
 8008d8c:	2b01      	cmp	r3, #1
 8008d8e:	d106      	bne.n	8008d9e <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	6a1b      	ldr	r3, [r3, #32]
 8008d94:	3b01      	subs	r3, #1
 8008d96:	045b      	lsls	r3, r3, #17
 8008d98:	69ba      	ldr	r2, [r7, #24]
 8008d9a:	4313      	orrs	r3, r2
 8008d9c:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d009      	beq.n	8008dba <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008daa:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008db2:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8008db4:	69ba      	ldr	r2, [r7, #24]
 8008db6:	4313      	orrs	r3, r2
 8008db8:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	68da      	ldr	r2, [r3, #12]
 8008dc0:	4b2c      	ldr	r3, [pc, #176]	@ (8008e74 <HAL_ADC_Init+0x2ac>)
 8008dc2:	4013      	ands	r3, r2
 8008dc4:	687a      	ldr	r2, [r7, #4]
 8008dc6:	6812      	ldr	r2, [r2, #0]
 8008dc8:	69b9      	ldr	r1, [r7, #24]
 8008dca:	430b      	orrs	r3, r1
 8008dcc:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	f7ff fed2 	bl	8008b7c <LL_ADC_REG_IsConversionOngoing>
 8008dd8:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	4618      	mov	r0, r3
 8008de0:	f7ff fedf 	bl	8008ba2 <LL_ADC_INJ_IsConversionOngoing>
 8008de4:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8008de6:	693b      	ldr	r3, [r7, #16]
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d15f      	bne.n	8008eac <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d15c      	bne.n	8008eac <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	7d1b      	ldrb	r3, [r3, #20]
 8008df6:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8008dfc:	4313      	orrs	r3, r2
 8008dfe:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	68da      	ldr	r2, [r3, #12]
 8008e06:	4b1c      	ldr	r3, [pc, #112]	@ (8008e78 <HAL_ADC_Init+0x2b0>)
 8008e08:	4013      	ands	r3, r2
 8008e0a:	687a      	ldr	r2, [r7, #4]
 8008e0c:	6812      	ldr	r2, [r2, #0]
 8008e0e:	69b9      	ldr	r1, [r7, #24]
 8008e10:	430b      	orrs	r3, r1
 8008e12:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8008e1a:	2b01      	cmp	r3, #1
 8008e1c:	d130      	bne.n	8008e80 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e22:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	691a      	ldr	r2, [r3, #16]
 8008e2a:	4b14      	ldr	r3, [pc, #80]	@ (8008e7c <HAL_ADC_Init+0x2b4>)
 8008e2c:	4013      	ands	r3, r2
 8008e2e:	687a      	ldr	r2, [r7, #4]
 8008e30:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008e32:	3a01      	subs	r2, #1
 8008e34:	0411      	lsls	r1, r2, #16
 8008e36:	687a      	ldr	r2, [r7, #4]
 8008e38:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8008e3a:	4311      	orrs	r1, r2
 8008e3c:	687a      	ldr	r2, [r7, #4]
 8008e3e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8008e40:	4311      	orrs	r1, r2
 8008e42:	687a      	ldr	r2, [r7, #4]
 8008e44:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008e46:	430a      	orrs	r2, r1
 8008e48:	431a      	orrs	r2, r3
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	f042 0201 	orr.w	r2, r2, #1
 8008e52:	611a      	str	r2, [r3, #16]
 8008e54:	e01c      	b.n	8008e90 <HAL_ADC_Init+0x2c8>
 8008e56:	bf00      	nop
 8008e58:	24000008 	.word	0x24000008
 8008e5c:	053e2d63 	.word	0x053e2d63
 8008e60:	40022000 	.word	0x40022000
 8008e64:	40022100 	.word	0x40022100
 8008e68:	58026000 	.word	0x58026000
 8008e6c:	40022300 	.word	0x40022300
 8008e70:	58026300 	.word	0x58026300
 8008e74:	fff0c003 	.word	0xfff0c003
 8008e78:	ffffbffc 	.word	0xffffbffc
 8008e7c:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	691a      	ldr	r2, [r3, #16]
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	f022 0201 	bic.w	r2, r2, #1
 8008e8e:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	691b      	ldr	r3, [r3, #16]
 8008e96:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	430a      	orrs	r2, r1
 8008ea4:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8008ea6:	6878      	ldr	r0, [r7, #4]
 8008ea8:	f000 fd76 	bl	8009998 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	68db      	ldr	r3, [r3, #12]
 8008eb0:	2b01      	cmp	r3, #1
 8008eb2:	d10c      	bne.n	8008ece <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008eba:	f023 010f 	bic.w	r1, r3, #15
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	699b      	ldr	r3, [r3, #24]
 8008ec2:	1e5a      	subs	r2, r3, #1
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	430a      	orrs	r2, r1
 8008eca:	631a      	str	r2, [r3, #48]	@ 0x30
 8008ecc:	e007      	b.n	8008ede <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	f022 020f 	bic.w	r2, r2, #15
 8008edc:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ee2:	f023 0303 	bic.w	r3, r3, #3
 8008ee6:	f043 0201 	orr.w	r2, r3, #1
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	655a      	str	r2, [r3, #84]	@ 0x54
 8008eee:	e007      	b.n	8008f00 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ef4:	f043 0210 	orr.w	r2, r3, #16
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8008efc:	2301      	movs	r3, #1
 8008efe:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8008f00:	7ffb      	ldrb	r3, [r7, #31]
}
 8008f02:	4618      	mov	r0, r3
 8008f04:	3724      	adds	r7, #36	@ 0x24
 8008f06:	46bd      	mov	sp, r7
 8008f08:	bd90      	pop	{r4, r7, pc}
 8008f0a:	bf00      	nop

08008f0c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8008f0c:	b580      	push	{r7, lr}
 8008f0e:	b086      	sub	sp, #24
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	60f8      	str	r0, [r7, #12]
 8008f14:	60b9      	str	r1, [r7, #8]
 8008f16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	4a55      	ldr	r2, [pc, #340]	@ (8009074 <HAL_ADC_Start_DMA+0x168>)
 8008f1e:	4293      	cmp	r3, r2
 8008f20:	d004      	beq.n	8008f2c <HAL_ADC_Start_DMA+0x20>
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	4a54      	ldr	r2, [pc, #336]	@ (8009078 <HAL_ADC_Start_DMA+0x16c>)
 8008f28:	4293      	cmp	r3, r2
 8008f2a:	d101      	bne.n	8008f30 <HAL_ADC_Start_DMA+0x24>
 8008f2c:	4b53      	ldr	r3, [pc, #332]	@ (800907c <HAL_ADC_Start_DMA+0x170>)
 8008f2e:	e000      	b.n	8008f32 <HAL_ADC_Start_DMA+0x26>
 8008f30:	4b53      	ldr	r3, [pc, #332]	@ (8009080 <HAL_ADC_Start_DMA+0x174>)
 8008f32:	4618      	mov	r0, r3
 8008f34:	f7ff fd64 	bl	8008a00 <LL_ADC_GetMultimode>
 8008f38:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	4618      	mov	r0, r3
 8008f40:	f7ff fe1c 	bl	8008b7c <LL_ADC_REG_IsConversionOngoing>
 8008f44:	4603      	mov	r3, r0
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	f040 808c 	bne.w	8009064 <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008f52:	2b01      	cmp	r3, #1
 8008f54:	d101      	bne.n	8008f5a <HAL_ADC_Start_DMA+0x4e>
 8008f56:	2302      	movs	r3, #2
 8008f58:	e087      	b.n	800906a <HAL_ADC_Start_DMA+0x15e>
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	2201      	movs	r2, #1
 8008f5e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008f62:	693b      	ldr	r3, [r7, #16]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d005      	beq.n	8008f74 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8008f68:	693b      	ldr	r3, [r7, #16]
 8008f6a:	2b05      	cmp	r3, #5
 8008f6c:	d002      	beq.n	8008f74 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8008f6e:	693b      	ldr	r3, [r7, #16]
 8008f70:	2b09      	cmp	r3, #9
 8008f72:	d170      	bne.n	8009056 <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8008f74:	68f8      	ldr	r0, [r7, #12]
 8008f76:	f000 fb91 	bl	800969c <ADC_Enable>
 8008f7a:	4603      	mov	r3, r0
 8008f7c:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8008f7e:	7dfb      	ldrb	r3, [r7, #23]
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d163      	bne.n	800904c <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008f88:	4b3e      	ldr	r3, [pc, #248]	@ (8009084 <HAL_ADC_Start_DMA+0x178>)
 8008f8a:	4013      	ands	r3, r2
 8008f8c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	4a37      	ldr	r2, [pc, #220]	@ (8009078 <HAL_ADC_Start_DMA+0x16c>)
 8008f9a:	4293      	cmp	r3, r2
 8008f9c:	d002      	beq.n	8008fa4 <HAL_ADC_Start_DMA+0x98>
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	e000      	b.n	8008fa6 <HAL_ADC_Start_DMA+0x9a>
 8008fa4:	4b33      	ldr	r3, [pc, #204]	@ (8009074 <HAL_ADC_Start_DMA+0x168>)
 8008fa6:	68fa      	ldr	r2, [r7, #12]
 8008fa8:	6812      	ldr	r2, [r2, #0]
 8008faa:	4293      	cmp	r3, r2
 8008fac:	d002      	beq.n	8008fb4 <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008fae:	693b      	ldr	r3, [r7, #16]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d105      	bne.n	8008fc0 <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008fb8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008fc4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d006      	beq.n	8008fda <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fd0:	f023 0206 	bic.w	r2, r3, #6
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	659a      	str	r2, [r3, #88]	@ 0x58
 8008fd8:	e002      	b.n	8008fe0 <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	2200      	movs	r2, #0
 8008fde:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008fe4:	4a28      	ldr	r2, [pc, #160]	@ (8009088 <HAL_ADC_Start_DMA+0x17c>)
 8008fe6:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008fec:	4a27      	ldr	r2, [pc, #156]	@ (800908c <HAL_ADC_Start_DMA+0x180>)
 8008fee:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ff4:	4a26      	ldr	r2, [pc, #152]	@ (8009090 <HAL_ADC_Start_DMA+0x184>)
 8008ff6:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	221c      	movs	r2, #28
 8008ffe:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	2200      	movs	r2, #0
 8009004:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	685a      	ldr	r2, [r3, #4]
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	f042 0210 	orr.w	r2, r2, #16
 8009016:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	681a      	ldr	r2, [r3, #0]
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009020:	4619      	mov	r1, r3
 8009022:	4610      	mov	r0, r2
 8009024:	f7ff fc8a 	bl	800893c <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	3340      	adds	r3, #64	@ 0x40
 8009032:	4619      	mov	r1, r3
 8009034:	68ba      	ldr	r2, [r7, #8]
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	f001 fc0a 	bl	800a850 <HAL_DMA_Start_IT>
 800903c:	4603      	mov	r3, r0
 800903e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	4618      	mov	r0, r3
 8009046:	f7ff fd85 	bl	8008b54 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800904a:	e00d      	b.n	8009068 <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	2200      	movs	r2, #0
 8009050:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      if (tmp_hal_status == HAL_OK)
 8009054:	e008      	b.n	8009068 <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8009056:	2301      	movs	r3, #1
 8009058:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	2200      	movs	r2, #0
 800905e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8009062:	e001      	b.n	8009068 <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8009064:	2302      	movs	r3, #2
 8009066:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8009068:	7dfb      	ldrb	r3, [r7, #23]
}
 800906a:	4618      	mov	r0, r3
 800906c:	3718      	adds	r7, #24
 800906e:	46bd      	mov	sp, r7
 8009070:	bd80      	pop	{r7, pc}
 8009072:	bf00      	nop
 8009074:	40022000 	.word	0x40022000
 8009078:	40022100 	.word	0x40022100
 800907c:	40022300 	.word	0x40022300
 8009080:	58026300 	.word	0x58026300
 8009084:	fffff0fe 	.word	0xfffff0fe
 8009088:	0800986f 	.word	0x0800986f
 800908c:	08009947 	.word	0x08009947
 8009090:	08009963 	.word	0x08009963

08009094 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8009094:	b480      	push	{r7}
 8009096:	b083      	sub	sp, #12
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800909c:	bf00      	nop
 800909e:	370c      	adds	r7, #12
 80090a0:	46bd      	mov	sp, r7
 80090a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a6:	4770      	bx	lr

080090a8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80090a8:	b480      	push	{r7}
 80090aa:	b083      	sub	sp, #12
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80090b0:	bf00      	nop
 80090b2:	370c      	adds	r7, #12
 80090b4:	46bd      	mov	sp, r7
 80090b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ba:	4770      	bx	lr

080090bc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80090bc:	b590      	push	{r4, r7, lr}
 80090be:	b08d      	sub	sp, #52	@ 0x34
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	6078      	str	r0, [r7, #4]
 80090c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80090c6:	2300      	movs	r3, #0
 80090c8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80090cc:	2300      	movs	r3, #0
 80090ce:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	68db      	ldr	r3, [r3, #12]
 80090d4:	4a65      	ldr	r2, [pc, #404]	@ (800926c <HAL_ADC_ConfigChannel+0x1b0>)
 80090d6:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80090de:	2b01      	cmp	r3, #1
 80090e0:	d101      	bne.n	80090e6 <HAL_ADC_ConfigChannel+0x2a>
 80090e2:	2302      	movs	r3, #2
 80090e4:	e2c7      	b.n	8009676 <HAL_ADC_ConfigChannel+0x5ba>
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	2201      	movs	r2, #1
 80090ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	4618      	mov	r0, r3
 80090f4:	f7ff fd42 	bl	8008b7c <LL_ADC_REG_IsConversionOngoing>
 80090f8:	4603      	mov	r3, r0
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	f040 82ac 	bne.w	8009658 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	2b00      	cmp	r3, #0
 8009106:	db2c      	blt.n	8009162 <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8009108:	683b      	ldr	r3, [r7, #0]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009110:	2b00      	cmp	r3, #0
 8009112:	d108      	bne.n	8009126 <HAL_ADC_ConfigChannel+0x6a>
 8009114:	683b      	ldr	r3, [r7, #0]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	0e9b      	lsrs	r3, r3, #26
 800911a:	f003 031f 	and.w	r3, r3, #31
 800911e:	2201      	movs	r2, #1
 8009120:	fa02 f303 	lsl.w	r3, r2, r3
 8009124:	e016      	b.n	8009154 <HAL_ADC_ConfigChannel+0x98>
 8009126:	683b      	ldr	r3, [r7, #0]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800912c:	697b      	ldr	r3, [r7, #20]
 800912e:	fa93 f3a3 	rbit	r3, r3
 8009132:	613b      	str	r3, [r7, #16]
  return result;
 8009134:	693b      	ldr	r3, [r7, #16]
 8009136:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8009138:	69bb      	ldr	r3, [r7, #24]
 800913a:	2b00      	cmp	r3, #0
 800913c:	d101      	bne.n	8009142 <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 800913e:	2320      	movs	r3, #32
 8009140:	e003      	b.n	800914a <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8009142:	69bb      	ldr	r3, [r7, #24]
 8009144:	fab3 f383 	clz	r3, r3
 8009148:	b2db      	uxtb	r3, r3
 800914a:	f003 031f 	and.w	r3, r3, #31
 800914e:	2201      	movs	r2, #1
 8009150:	fa02 f303 	lsl.w	r3, r2, r3
 8009154:	687a      	ldr	r2, [r7, #4]
 8009156:	6812      	ldr	r2, [r2, #0]
 8009158:	69d1      	ldr	r1, [r2, #28]
 800915a:	687a      	ldr	r2, [r7, #4]
 800915c:	6812      	ldr	r2, [r2, #0]
 800915e:	430b      	orrs	r3, r1
 8009160:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	6818      	ldr	r0, [r3, #0]
 8009166:	683b      	ldr	r3, [r7, #0]
 8009168:	6859      	ldr	r1, [r3, #4]
 800916a:	683b      	ldr	r3, [r7, #0]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	461a      	mov	r2, r3
 8009170:	f7ff fbb8 	bl	80088e4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	4618      	mov	r0, r3
 800917a:	f7ff fcff 	bl	8008b7c <LL_ADC_REG_IsConversionOngoing>
 800917e:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	4618      	mov	r0, r3
 8009186:	f7ff fd0c 	bl	8008ba2 <LL_ADC_INJ_IsConversionOngoing>
 800918a:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800918c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800918e:	2b00      	cmp	r3, #0
 8009190:	f040 80b8 	bne.w	8009304 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8009194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009196:	2b00      	cmp	r3, #0
 8009198:	f040 80b4 	bne.w	8009304 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	6818      	ldr	r0, [r3, #0]
 80091a0:	683b      	ldr	r3, [r7, #0]
 80091a2:	6819      	ldr	r1, [r3, #0]
 80091a4:	683b      	ldr	r3, [r7, #0]
 80091a6:	689b      	ldr	r3, [r3, #8]
 80091a8:	461a      	mov	r2, r3
 80091aa:	f7ff fbda 	bl	8008962 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80091ae:	4b30      	ldr	r3, [pc, #192]	@ (8009270 <HAL_ADC_ConfigChannel+0x1b4>)
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80091b6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80091ba:	d10b      	bne.n	80091d4 <HAL_ADC_ConfigChannel+0x118>
 80091bc:	683b      	ldr	r3, [r7, #0]
 80091be:	695a      	ldr	r2, [r3, #20]
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	68db      	ldr	r3, [r3, #12]
 80091c6:	089b      	lsrs	r3, r3, #2
 80091c8:	f003 0307 	and.w	r3, r3, #7
 80091cc:	005b      	lsls	r3, r3, #1
 80091ce:	fa02 f303 	lsl.w	r3, r2, r3
 80091d2:	e01d      	b.n	8009210 <HAL_ADC_ConfigChannel+0x154>
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	68db      	ldr	r3, [r3, #12]
 80091da:	f003 0310 	and.w	r3, r3, #16
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d10b      	bne.n	80091fa <HAL_ADC_ConfigChannel+0x13e>
 80091e2:	683b      	ldr	r3, [r7, #0]
 80091e4:	695a      	ldr	r2, [r3, #20]
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	68db      	ldr	r3, [r3, #12]
 80091ec:	089b      	lsrs	r3, r3, #2
 80091ee:	f003 0307 	and.w	r3, r3, #7
 80091f2:	005b      	lsls	r3, r3, #1
 80091f4:	fa02 f303 	lsl.w	r3, r2, r3
 80091f8:	e00a      	b.n	8009210 <HAL_ADC_ConfigChannel+0x154>
 80091fa:	683b      	ldr	r3, [r7, #0]
 80091fc:	695a      	ldr	r2, [r3, #20]
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	68db      	ldr	r3, [r3, #12]
 8009204:	089b      	lsrs	r3, r3, #2
 8009206:	f003 0304 	and.w	r3, r3, #4
 800920a:	005b      	lsls	r3, r3, #1
 800920c:	fa02 f303 	lsl.w	r3, r2, r3
 8009210:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8009212:	683b      	ldr	r3, [r7, #0]
 8009214:	691b      	ldr	r3, [r3, #16]
 8009216:	2b04      	cmp	r3, #4
 8009218:	d02c      	beq.n	8009274 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	6818      	ldr	r0, [r3, #0]
 800921e:	683b      	ldr	r3, [r7, #0]
 8009220:	6919      	ldr	r1, [r3, #16]
 8009222:	683b      	ldr	r3, [r7, #0]
 8009224:	681a      	ldr	r2, [r3, #0]
 8009226:	6a3b      	ldr	r3, [r7, #32]
 8009228:	f7ff faf5 	bl	8008816 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	6818      	ldr	r0, [r3, #0]
 8009230:	683b      	ldr	r3, [r7, #0]
 8009232:	6919      	ldr	r1, [r3, #16]
 8009234:	683b      	ldr	r3, [r7, #0]
 8009236:	7e5b      	ldrb	r3, [r3, #25]
 8009238:	2b01      	cmp	r3, #1
 800923a:	d102      	bne.n	8009242 <HAL_ADC_ConfigChannel+0x186>
 800923c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009240:	e000      	b.n	8009244 <HAL_ADC_ConfigChannel+0x188>
 8009242:	2300      	movs	r3, #0
 8009244:	461a      	mov	r2, r3
 8009246:	f7ff fb1f 	bl	8008888 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	6818      	ldr	r0, [r3, #0]
 800924e:	683b      	ldr	r3, [r7, #0]
 8009250:	6919      	ldr	r1, [r3, #16]
 8009252:	683b      	ldr	r3, [r7, #0]
 8009254:	7e1b      	ldrb	r3, [r3, #24]
 8009256:	2b01      	cmp	r3, #1
 8009258:	d102      	bne.n	8009260 <HAL_ADC_ConfigChannel+0x1a4>
 800925a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800925e:	e000      	b.n	8009262 <HAL_ADC_ConfigChannel+0x1a6>
 8009260:	2300      	movs	r3, #0
 8009262:	461a      	mov	r2, r3
 8009264:	f7ff faf7 	bl	8008856 <LL_ADC_SetDataRightShift>
 8009268:	e04c      	b.n	8009304 <HAL_ADC_ConfigChannel+0x248>
 800926a:	bf00      	nop
 800926c:	47ff0000 	.word	0x47ff0000
 8009270:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800927a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800927e:	683b      	ldr	r3, [r7, #0]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	069b      	lsls	r3, r3, #26
 8009284:	429a      	cmp	r2, r3
 8009286:	d107      	bne.n	8009298 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8009296:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800929e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	069b      	lsls	r3, r3, #26
 80092a8:	429a      	cmp	r2, r3
 80092aa:	d107      	bne.n	80092bc <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80092ba:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80092c2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80092c6:	683b      	ldr	r3, [r7, #0]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	069b      	lsls	r3, r3, #26
 80092cc:	429a      	cmp	r2, r3
 80092ce:	d107      	bne.n	80092e0 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80092de:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80092e6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80092ea:	683b      	ldr	r3, [r7, #0]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	069b      	lsls	r3, r3, #26
 80092f0:	429a      	cmp	r2, r3
 80092f2:	d107      	bne.n	8009304 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8009302:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	4618      	mov	r0, r3
 800930a:	f7ff fbfd 	bl	8008b08 <LL_ADC_IsEnabled>
 800930e:	4603      	mov	r3, r0
 8009310:	2b00      	cmp	r3, #0
 8009312:	f040 81aa 	bne.w	800966a <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	6818      	ldr	r0, [r3, #0]
 800931a:	683b      	ldr	r3, [r7, #0]
 800931c:	6819      	ldr	r1, [r3, #0]
 800931e:	683b      	ldr	r3, [r7, #0]
 8009320:	68db      	ldr	r3, [r3, #12]
 8009322:	461a      	mov	r2, r3
 8009324:	f7ff fb48 	bl	80089b8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	68db      	ldr	r3, [r3, #12]
 800932c:	4a87      	ldr	r2, [pc, #540]	@ (800954c <HAL_ADC_ConfigChannel+0x490>)
 800932e:	4293      	cmp	r3, r2
 8009330:	f040 809a 	bne.w	8009468 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681a      	ldr	r2, [r3, #0]
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	4984      	ldr	r1, [pc, #528]	@ (8009550 <HAL_ADC_ConfigChannel+0x494>)
 800933e:	428b      	cmp	r3, r1
 8009340:	d147      	bne.n	80093d2 <HAL_ADC_ConfigChannel+0x316>
 8009342:	683b      	ldr	r3, [r7, #0]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	4983      	ldr	r1, [pc, #524]	@ (8009554 <HAL_ADC_ConfigChannel+0x498>)
 8009348:	428b      	cmp	r3, r1
 800934a:	d040      	beq.n	80093ce <HAL_ADC_ConfigChannel+0x312>
 800934c:	683b      	ldr	r3, [r7, #0]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	4981      	ldr	r1, [pc, #516]	@ (8009558 <HAL_ADC_ConfigChannel+0x49c>)
 8009352:	428b      	cmp	r3, r1
 8009354:	d039      	beq.n	80093ca <HAL_ADC_ConfigChannel+0x30e>
 8009356:	683b      	ldr	r3, [r7, #0]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	4980      	ldr	r1, [pc, #512]	@ (800955c <HAL_ADC_ConfigChannel+0x4a0>)
 800935c:	428b      	cmp	r3, r1
 800935e:	d032      	beq.n	80093c6 <HAL_ADC_ConfigChannel+0x30a>
 8009360:	683b      	ldr	r3, [r7, #0]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	497e      	ldr	r1, [pc, #504]	@ (8009560 <HAL_ADC_ConfigChannel+0x4a4>)
 8009366:	428b      	cmp	r3, r1
 8009368:	d02b      	beq.n	80093c2 <HAL_ADC_ConfigChannel+0x306>
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	497d      	ldr	r1, [pc, #500]	@ (8009564 <HAL_ADC_ConfigChannel+0x4a8>)
 8009370:	428b      	cmp	r3, r1
 8009372:	d024      	beq.n	80093be <HAL_ADC_ConfigChannel+0x302>
 8009374:	683b      	ldr	r3, [r7, #0]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	497b      	ldr	r1, [pc, #492]	@ (8009568 <HAL_ADC_ConfigChannel+0x4ac>)
 800937a:	428b      	cmp	r3, r1
 800937c:	d01d      	beq.n	80093ba <HAL_ADC_ConfigChannel+0x2fe>
 800937e:	683b      	ldr	r3, [r7, #0]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	497a      	ldr	r1, [pc, #488]	@ (800956c <HAL_ADC_ConfigChannel+0x4b0>)
 8009384:	428b      	cmp	r3, r1
 8009386:	d016      	beq.n	80093b6 <HAL_ADC_ConfigChannel+0x2fa>
 8009388:	683b      	ldr	r3, [r7, #0]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	4978      	ldr	r1, [pc, #480]	@ (8009570 <HAL_ADC_ConfigChannel+0x4b4>)
 800938e:	428b      	cmp	r3, r1
 8009390:	d00f      	beq.n	80093b2 <HAL_ADC_ConfigChannel+0x2f6>
 8009392:	683b      	ldr	r3, [r7, #0]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	4977      	ldr	r1, [pc, #476]	@ (8009574 <HAL_ADC_ConfigChannel+0x4b8>)
 8009398:	428b      	cmp	r3, r1
 800939a:	d008      	beq.n	80093ae <HAL_ADC_ConfigChannel+0x2f2>
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	4975      	ldr	r1, [pc, #468]	@ (8009578 <HAL_ADC_ConfigChannel+0x4bc>)
 80093a2:	428b      	cmp	r3, r1
 80093a4:	d101      	bne.n	80093aa <HAL_ADC_ConfigChannel+0x2ee>
 80093a6:	4b75      	ldr	r3, [pc, #468]	@ (800957c <HAL_ADC_ConfigChannel+0x4c0>)
 80093a8:	e05a      	b.n	8009460 <HAL_ADC_ConfigChannel+0x3a4>
 80093aa:	2300      	movs	r3, #0
 80093ac:	e058      	b.n	8009460 <HAL_ADC_ConfigChannel+0x3a4>
 80093ae:	4b74      	ldr	r3, [pc, #464]	@ (8009580 <HAL_ADC_ConfigChannel+0x4c4>)
 80093b0:	e056      	b.n	8009460 <HAL_ADC_ConfigChannel+0x3a4>
 80093b2:	4b74      	ldr	r3, [pc, #464]	@ (8009584 <HAL_ADC_ConfigChannel+0x4c8>)
 80093b4:	e054      	b.n	8009460 <HAL_ADC_ConfigChannel+0x3a4>
 80093b6:	4b6e      	ldr	r3, [pc, #440]	@ (8009570 <HAL_ADC_ConfigChannel+0x4b4>)
 80093b8:	e052      	b.n	8009460 <HAL_ADC_ConfigChannel+0x3a4>
 80093ba:	4b6c      	ldr	r3, [pc, #432]	@ (800956c <HAL_ADC_ConfigChannel+0x4b0>)
 80093bc:	e050      	b.n	8009460 <HAL_ADC_ConfigChannel+0x3a4>
 80093be:	4b72      	ldr	r3, [pc, #456]	@ (8009588 <HAL_ADC_ConfigChannel+0x4cc>)
 80093c0:	e04e      	b.n	8009460 <HAL_ADC_ConfigChannel+0x3a4>
 80093c2:	4b72      	ldr	r3, [pc, #456]	@ (800958c <HAL_ADC_ConfigChannel+0x4d0>)
 80093c4:	e04c      	b.n	8009460 <HAL_ADC_ConfigChannel+0x3a4>
 80093c6:	4b72      	ldr	r3, [pc, #456]	@ (8009590 <HAL_ADC_ConfigChannel+0x4d4>)
 80093c8:	e04a      	b.n	8009460 <HAL_ADC_ConfigChannel+0x3a4>
 80093ca:	4b72      	ldr	r3, [pc, #456]	@ (8009594 <HAL_ADC_ConfigChannel+0x4d8>)
 80093cc:	e048      	b.n	8009460 <HAL_ADC_ConfigChannel+0x3a4>
 80093ce:	2301      	movs	r3, #1
 80093d0:	e046      	b.n	8009460 <HAL_ADC_ConfigChannel+0x3a4>
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	4970      	ldr	r1, [pc, #448]	@ (8009598 <HAL_ADC_ConfigChannel+0x4dc>)
 80093d8:	428b      	cmp	r3, r1
 80093da:	d140      	bne.n	800945e <HAL_ADC_ConfigChannel+0x3a2>
 80093dc:	683b      	ldr	r3, [r7, #0]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	495c      	ldr	r1, [pc, #368]	@ (8009554 <HAL_ADC_ConfigChannel+0x498>)
 80093e2:	428b      	cmp	r3, r1
 80093e4:	d039      	beq.n	800945a <HAL_ADC_ConfigChannel+0x39e>
 80093e6:	683b      	ldr	r3, [r7, #0]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	495b      	ldr	r1, [pc, #364]	@ (8009558 <HAL_ADC_ConfigChannel+0x49c>)
 80093ec:	428b      	cmp	r3, r1
 80093ee:	d032      	beq.n	8009456 <HAL_ADC_ConfigChannel+0x39a>
 80093f0:	683b      	ldr	r3, [r7, #0]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	4959      	ldr	r1, [pc, #356]	@ (800955c <HAL_ADC_ConfigChannel+0x4a0>)
 80093f6:	428b      	cmp	r3, r1
 80093f8:	d02b      	beq.n	8009452 <HAL_ADC_ConfigChannel+0x396>
 80093fa:	683b      	ldr	r3, [r7, #0]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	4958      	ldr	r1, [pc, #352]	@ (8009560 <HAL_ADC_ConfigChannel+0x4a4>)
 8009400:	428b      	cmp	r3, r1
 8009402:	d024      	beq.n	800944e <HAL_ADC_ConfigChannel+0x392>
 8009404:	683b      	ldr	r3, [r7, #0]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	4956      	ldr	r1, [pc, #344]	@ (8009564 <HAL_ADC_ConfigChannel+0x4a8>)
 800940a:	428b      	cmp	r3, r1
 800940c:	d01d      	beq.n	800944a <HAL_ADC_ConfigChannel+0x38e>
 800940e:	683b      	ldr	r3, [r7, #0]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	4955      	ldr	r1, [pc, #340]	@ (8009568 <HAL_ADC_ConfigChannel+0x4ac>)
 8009414:	428b      	cmp	r3, r1
 8009416:	d016      	beq.n	8009446 <HAL_ADC_ConfigChannel+0x38a>
 8009418:	683b      	ldr	r3, [r7, #0]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	4953      	ldr	r1, [pc, #332]	@ (800956c <HAL_ADC_ConfigChannel+0x4b0>)
 800941e:	428b      	cmp	r3, r1
 8009420:	d00f      	beq.n	8009442 <HAL_ADC_ConfigChannel+0x386>
 8009422:	683b      	ldr	r3, [r7, #0]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	4952      	ldr	r1, [pc, #328]	@ (8009570 <HAL_ADC_ConfigChannel+0x4b4>)
 8009428:	428b      	cmp	r3, r1
 800942a:	d008      	beq.n	800943e <HAL_ADC_ConfigChannel+0x382>
 800942c:	683b      	ldr	r3, [r7, #0]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	4951      	ldr	r1, [pc, #324]	@ (8009578 <HAL_ADC_ConfigChannel+0x4bc>)
 8009432:	428b      	cmp	r3, r1
 8009434:	d101      	bne.n	800943a <HAL_ADC_ConfigChannel+0x37e>
 8009436:	4b51      	ldr	r3, [pc, #324]	@ (800957c <HAL_ADC_ConfigChannel+0x4c0>)
 8009438:	e012      	b.n	8009460 <HAL_ADC_ConfigChannel+0x3a4>
 800943a:	2300      	movs	r3, #0
 800943c:	e010      	b.n	8009460 <HAL_ADC_ConfigChannel+0x3a4>
 800943e:	4b51      	ldr	r3, [pc, #324]	@ (8009584 <HAL_ADC_ConfigChannel+0x4c8>)
 8009440:	e00e      	b.n	8009460 <HAL_ADC_ConfigChannel+0x3a4>
 8009442:	4b4b      	ldr	r3, [pc, #300]	@ (8009570 <HAL_ADC_ConfigChannel+0x4b4>)
 8009444:	e00c      	b.n	8009460 <HAL_ADC_ConfigChannel+0x3a4>
 8009446:	4b49      	ldr	r3, [pc, #292]	@ (800956c <HAL_ADC_ConfigChannel+0x4b0>)
 8009448:	e00a      	b.n	8009460 <HAL_ADC_ConfigChannel+0x3a4>
 800944a:	4b4f      	ldr	r3, [pc, #316]	@ (8009588 <HAL_ADC_ConfigChannel+0x4cc>)
 800944c:	e008      	b.n	8009460 <HAL_ADC_ConfigChannel+0x3a4>
 800944e:	4b4f      	ldr	r3, [pc, #316]	@ (800958c <HAL_ADC_ConfigChannel+0x4d0>)
 8009450:	e006      	b.n	8009460 <HAL_ADC_ConfigChannel+0x3a4>
 8009452:	4b4f      	ldr	r3, [pc, #316]	@ (8009590 <HAL_ADC_ConfigChannel+0x4d4>)
 8009454:	e004      	b.n	8009460 <HAL_ADC_ConfigChannel+0x3a4>
 8009456:	4b4f      	ldr	r3, [pc, #316]	@ (8009594 <HAL_ADC_ConfigChannel+0x4d8>)
 8009458:	e002      	b.n	8009460 <HAL_ADC_ConfigChannel+0x3a4>
 800945a:	2301      	movs	r3, #1
 800945c:	e000      	b.n	8009460 <HAL_ADC_ConfigChannel+0x3a4>
 800945e:	2300      	movs	r3, #0
 8009460:	4619      	mov	r1, r3
 8009462:	4610      	mov	r0, r2
 8009464:	f7ff f9a4 	bl	80087b0 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8009468:	683b      	ldr	r3, [r7, #0]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	2b00      	cmp	r3, #0
 800946e:	f280 80fc 	bge.w	800966a <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	4a36      	ldr	r2, [pc, #216]	@ (8009550 <HAL_ADC_ConfigChannel+0x494>)
 8009478:	4293      	cmp	r3, r2
 800947a:	d004      	beq.n	8009486 <HAL_ADC_ConfigChannel+0x3ca>
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	4a45      	ldr	r2, [pc, #276]	@ (8009598 <HAL_ADC_ConfigChannel+0x4dc>)
 8009482:	4293      	cmp	r3, r2
 8009484:	d101      	bne.n	800948a <HAL_ADC_ConfigChannel+0x3ce>
 8009486:	4b45      	ldr	r3, [pc, #276]	@ (800959c <HAL_ADC_ConfigChannel+0x4e0>)
 8009488:	e000      	b.n	800948c <HAL_ADC_ConfigChannel+0x3d0>
 800948a:	4b45      	ldr	r3, [pc, #276]	@ (80095a0 <HAL_ADC_ConfigChannel+0x4e4>)
 800948c:	4618      	mov	r0, r3
 800948e:	f7ff f981 	bl	8008794 <LL_ADC_GetCommonPathInternalCh>
 8009492:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	4a2d      	ldr	r2, [pc, #180]	@ (8009550 <HAL_ADC_ConfigChannel+0x494>)
 800949a:	4293      	cmp	r3, r2
 800949c:	d004      	beq.n	80094a8 <HAL_ADC_ConfigChannel+0x3ec>
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	4a3d      	ldr	r2, [pc, #244]	@ (8009598 <HAL_ADC_ConfigChannel+0x4dc>)
 80094a4:	4293      	cmp	r3, r2
 80094a6:	d10e      	bne.n	80094c6 <HAL_ADC_ConfigChannel+0x40a>
 80094a8:	4829      	ldr	r0, [pc, #164]	@ (8009550 <HAL_ADC_ConfigChannel+0x494>)
 80094aa:	f7ff fb2d 	bl	8008b08 <LL_ADC_IsEnabled>
 80094ae:	4604      	mov	r4, r0
 80094b0:	4839      	ldr	r0, [pc, #228]	@ (8009598 <HAL_ADC_ConfigChannel+0x4dc>)
 80094b2:	f7ff fb29 	bl	8008b08 <LL_ADC_IsEnabled>
 80094b6:	4603      	mov	r3, r0
 80094b8:	4323      	orrs	r3, r4
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	bf0c      	ite	eq
 80094be:	2301      	moveq	r3, #1
 80094c0:	2300      	movne	r3, #0
 80094c2:	b2db      	uxtb	r3, r3
 80094c4:	e008      	b.n	80094d8 <HAL_ADC_ConfigChannel+0x41c>
 80094c6:	4837      	ldr	r0, [pc, #220]	@ (80095a4 <HAL_ADC_ConfigChannel+0x4e8>)
 80094c8:	f7ff fb1e 	bl	8008b08 <LL_ADC_IsEnabled>
 80094cc:	4603      	mov	r3, r0
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	bf0c      	ite	eq
 80094d2:	2301      	moveq	r3, #1
 80094d4:	2300      	movne	r3, #0
 80094d6:	b2db      	uxtb	r3, r3
 80094d8:	2b00      	cmp	r3, #0
 80094da:	f000 80b3 	beq.w	8009644 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80094de:	683b      	ldr	r3, [r7, #0]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	4a31      	ldr	r2, [pc, #196]	@ (80095a8 <HAL_ADC_ConfigChannel+0x4ec>)
 80094e4:	4293      	cmp	r3, r2
 80094e6:	d165      	bne.n	80095b4 <HAL_ADC_ConfigChannel+0x4f8>
 80094e8:	69fb      	ldr	r3, [r7, #28]
 80094ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d160      	bne.n	80095b4 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	4a2b      	ldr	r2, [pc, #172]	@ (80095a4 <HAL_ADC_ConfigChannel+0x4e8>)
 80094f8:	4293      	cmp	r3, r2
 80094fa:	f040 80b6 	bne.w	800966a <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	4a13      	ldr	r2, [pc, #76]	@ (8009550 <HAL_ADC_ConfigChannel+0x494>)
 8009504:	4293      	cmp	r3, r2
 8009506:	d004      	beq.n	8009512 <HAL_ADC_ConfigChannel+0x456>
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	4a22      	ldr	r2, [pc, #136]	@ (8009598 <HAL_ADC_ConfigChannel+0x4dc>)
 800950e:	4293      	cmp	r3, r2
 8009510:	d101      	bne.n	8009516 <HAL_ADC_ConfigChannel+0x45a>
 8009512:	4a22      	ldr	r2, [pc, #136]	@ (800959c <HAL_ADC_ConfigChannel+0x4e0>)
 8009514:	e000      	b.n	8009518 <HAL_ADC_ConfigChannel+0x45c>
 8009516:	4a22      	ldr	r2, [pc, #136]	@ (80095a0 <HAL_ADC_ConfigChannel+0x4e4>)
 8009518:	69fb      	ldr	r3, [r7, #28]
 800951a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800951e:	4619      	mov	r1, r3
 8009520:	4610      	mov	r0, r2
 8009522:	f7ff f924 	bl	800876e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8009526:	4b21      	ldr	r3, [pc, #132]	@ (80095ac <HAL_ADC_ConfigChannel+0x4f0>)
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	099b      	lsrs	r3, r3, #6
 800952c:	4a20      	ldr	r2, [pc, #128]	@ (80095b0 <HAL_ADC_ConfigChannel+0x4f4>)
 800952e:	fba2 2303 	umull	r2, r3, r2, r3
 8009532:	099b      	lsrs	r3, r3, #6
 8009534:	3301      	adds	r3, #1
 8009536:	005b      	lsls	r3, r3, #1
 8009538:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800953a:	e002      	b.n	8009542 <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	3b01      	subs	r3, #1
 8009540:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	2b00      	cmp	r3, #0
 8009546:	d1f9      	bne.n	800953c <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009548:	e08f      	b.n	800966a <HAL_ADC_ConfigChannel+0x5ae>
 800954a:	bf00      	nop
 800954c:	47ff0000 	.word	0x47ff0000
 8009550:	40022000 	.word	0x40022000
 8009554:	04300002 	.word	0x04300002
 8009558:	08600004 	.word	0x08600004
 800955c:	0c900008 	.word	0x0c900008
 8009560:	10c00010 	.word	0x10c00010
 8009564:	14f00020 	.word	0x14f00020
 8009568:	2a000400 	.word	0x2a000400
 800956c:	2e300800 	.word	0x2e300800
 8009570:	32601000 	.word	0x32601000
 8009574:	43210000 	.word	0x43210000
 8009578:	4b840000 	.word	0x4b840000
 800957c:	4fb80000 	.word	0x4fb80000
 8009580:	47520000 	.word	0x47520000
 8009584:	36902000 	.word	0x36902000
 8009588:	25b00200 	.word	0x25b00200
 800958c:	21800100 	.word	0x21800100
 8009590:	1d500080 	.word	0x1d500080
 8009594:	19200040 	.word	0x19200040
 8009598:	40022100 	.word	0x40022100
 800959c:	40022300 	.word	0x40022300
 80095a0:	58026300 	.word	0x58026300
 80095a4:	58026000 	.word	0x58026000
 80095a8:	cb840000 	.word	0xcb840000
 80095ac:	24000008 	.word	0x24000008
 80095b0:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80095b4:	683b      	ldr	r3, [r7, #0]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	4a31      	ldr	r2, [pc, #196]	@ (8009680 <HAL_ADC_ConfigChannel+0x5c4>)
 80095ba:	4293      	cmp	r3, r2
 80095bc:	d11e      	bne.n	80095fc <HAL_ADC_ConfigChannel+0x540>
 80095be:	69fb      	ldr	r3, [r7, #28]
 80095c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d119      	bne.n	80095fc <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	4a2d      	ldr	r2, [pc, #180]	@ (8009684 <HAL_ADC_ConfigChannel+0x5c8>)
 80095ce:	4293      	cmp	r3, r2
 80095d0:	d14b      	bne.n	800966a <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	4a2c      	ldr	r2, [pc, #176]	@ (8009688 <HAL_ADC_ConfigChannel+0x5cc>)
 80095d8:	4293      	cmp	r3, r2
 80095da:	d004      	beq.n	80095e6 <HAL_ADC_ConfigChannel+0x52a>
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	4a2a      	ldr	r2, [pc, #168]	@ (800968c <HAL_ADC_ConfigChannel+0x5d0>)
 80095e2:	4293      	cmp	r3, r2
 80095e4:	d101      	bne.n	80095ea <HAL_ADC_ConfigChannel+0x52e>
 80095e6:	4a2a      	ldr	r2, [pc, #168]	@ (8009690 <HAL_ADC_ConfigChannel+0x5d4>)
 80095e8:	e000      	b.n	80095ec <HAL_ADC_ConfigChannel+0x530>
 80095ea:	4a2a      	ldr	r2, [pc, #168]	@ (8009694 <HAL_ADC_ConfigChannel+0x5d8>)
 80095ec:	69fb      	ldr	r3, [r7, #28]
 80095ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80095f2:	4619      	mov	r1, r3
 80095f4:	4610      	mov	r0, r2
 80095f6:	f7ff f8ba 	bl	800876e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80095fa:	e036      	b.n	800966a <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80095fc:	683b      	ldr	r3, [r7, #0]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	4a25      	ldr	r2, [pc, #148]	@ (8009698 <HAL_ADC_ConfigChannel+0x5dc>)
 8009602:	4293      	cmp	r3, r2
 8009604:	d131      	bne.n	800966a <HAL_ADC_ConfigChannel+0x5ae>
 8009606:	69fb      	ldr	r3, [r7, #28]
 8009608:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800960c:	2b00      	cmp	r3, #0
 800960e:	d12c      	bne.n	800966a <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	4a1b      	ldr	r2, [pc, #108]	@ (8009684 <HAL_ADC_ConfigChannel+0x5c8>)
 8009616:	4293      	cmp	r3, r2
 8009618:	d127      	bne.n	800966a <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	4a1a      	ldr	r2, [pc, #104]	@ (8009688 <HAL_ADC_ConfigChannel+0x5cc>)
 8009620:	4293      	cmp	r3, r2
 8009622:	d004      	beq.n	800962e <HAL_ADC_ConfigChannel+0x572>
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	4a18      	ldr	r2, [pc, #96]	@ (800968c <HAL_ADC_ConfigChannel+0x5d0>)
 800962a:	4293      	cmp	r3, r2
 800962c:	d101      	bne.n	8009632 <HAL_ADC_ConfigChannel+0x576>
 800962e:	4a18      	ldr	r2, [pc, #96]	@ (8009690 <HAL_ADC_ConfigChannel+0x5d4>)
 8009630:	e000      	b.n	8009634 <HAL_ADC_ConfigChannel+0x578>
 8009632:	4a18      	ldr	r2, [pc, #96]	@ (8009694 <HAL_ADC_ConfigChannel+0x5d8>)
 8009634:	69fb      	ldr	r3, [r7, #28]
 8009636:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800963a:	4619      	mov	r1, r3
 800963c:	4610      	mov	r0, r2
 800963e:	f7ff f896 	bl	800876e <LL_ADC_SetCommonPathInternalCh>
 8009642:	e012      	b.n	800966a <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009648:	f043 0220 	orr.w	r2, r3, #32
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8009650:	2301      	movs	r3, #1
 8009652:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8009656:	e008      	b.n	800966a <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800965c:	f043 0220 	orr.w	r2, r3, #32
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8009664:	2301      	movs	r3, #1
 8009666:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	2200      	movs	r2, #0
 800966e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8009672:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009676:	4618      	mov	r0, r3
 8009678:	3734      	adds	r7, #52	@ 0x34
 800967a:	46bd      	mov	sp, r7
 800967c:	bd90      	pop	{r4, r7, pc}
 800967e:	bf00      	nop
 8009680:	c7520000 	.word	0xc7520000
 8009684:	58026000 	.word	0x58026000
 8009688:	40022000 	.word	0x40022000
 800968c:	40022100 	.word	0x40022100
 8009690:	40022300 	.word	0x40022300
 8009694:	58026300 	.word	0x58026300
 8009698:	cfb80000 	.word	0xcfb80000

0800969c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800969c:	b580      	push	{r7, lr}
 800969e:	b084      	sub	sp, #16
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	4618      	mov	r0, r3
 80096aa:	f7ff fa2d 	bl	8008b08 <LL_ADC_IsEnabled>
 80096ae:	4603      	mov	r3, r0
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d16e      	bne.n	8009792 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	689a      	ldr	r2, [r3, #8]
 80096ba:	4b38      	ldr	r3, [pc, #224]	@ (800979c <ADC_Enable+0x100>)
 80096bc:	4013      	ands	r3, r2
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d00d      	beq.n	80096de <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80096c6:	f043 0210 	orr.w	r2, r3, #16
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096d2:	f043 0201 	orr.w	r2, r3, #1
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80096da:	2301      	movs	r3, #1
 80096dc:	e05a      	b.n	8009794 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	4618      	mov	r0, r3
 80096e4:	f7ff f9e8 	bl	8008ab8 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80096e8:	f7fe fff2 	bl	80086d0 <HAL_GetTick>
 80096ec:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	4a2b      	ldr	r2, [pc, #172]	@ (80097a0 <ADC_Enable+0x104>)
 80096f4:	4293      	cmp	r3, r2
 80096f6:	d004      	beq.n	8009702 <ADC_Enable+0x66>
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	4a29      	ldr	r2, [pc, #164]	@ (80097a4 <ADC_Enable+0x108>)
 80096fe:	4293      	cmp	r3, r2
 8009700:	d101      	bne.n	8009706 <ADC_Enable+0x6a>
 8009702:	4b29      	ldr	r3, [pc, #164]	@ (80097a8 <ADC_Enable+0x10c>)
 8009704:	e000      	b.n	8009708 <ADC_Enable+0x6c>
 8009706:	4b29      	ldr	r3, [pc, #164]	@ (80097ac <ADC_Enable+0x110>)
 8009708:	4618      	mov	r0, r3
 800970a:	f7ff f979 	bl	8008a00 <LL_ADC_GetMultimode>
 800970e:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	4a23      	ldr	r2, [pc, #140]	@ (80097a4 <ADC_Enable+0x108>)
 8009716:	4293      	cmp	r3, r2
 8009718:	d002      	beq.n	8009720 <ADC_Enable+0x84>
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	e000      	b.n	8009722 <ADC_Enable+0x86>
 8009720:	4b1f      	ldr	r3, [pc, #124]	@ (80097a0 <ADC_Enable+0x104>)
 8009722:	687a      	ldr	r2, [r7, #4]
 8009724:	6812      	ldr	r2, [r2, #0]
 8009726:	4293      	cmp	r3, r2
 8009728:	d02c      	beq.n	8009784 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800972a:	68bb      	ldr	r3, [r7, #8]
 800972c:	2b00      	cmp	r3, #0
 800972e:	d130      	bne.n	8009792 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8009730:	e028      	b.n	8009784 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	4618      	mov	r0, r3
 8009738:	f7ff f9e6 	bl	8008b08 <LL_ADC_IsEnabled>
 800973c:	4603      	mov	r3, r0
 800973e:	2b00      	cmp	r3, #0
 8009740:	d104      	bne.n	800974c <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	4618      	mov	r0, r3
 8009748:	f7ff f9b6 	bl	8008ab8 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800974c:	f7fe ffc0 	bl	80086d0 <HAL_GetTick>
 8009750:	4602      	mov	r2, r0
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	1ad3      	subs	r3, r2, r3
 8009756:	2b02      	cmp	r3, #2
 8009758:	d914      	bls.n	8009784 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	f003 0301 	and.w	r3, r3, #1
 8009764:	2b01      	cmp	r3, #1
 8009766:	d00d      	beq.n	8009784 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800976c:	f043 0210 	orr.w	r2, r3, #16
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009778:	f043 0201 	orr.w	r2, r3, #1
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 8009780:	2301      	movs	r3, #1
 8009782:	e007      	b.n	8009794 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	f003 0301 	and.w	r3, r3, #1
 800978e:	2b01      	cmp	r3, #1
 8009790:	d1cf      	bne.n	8009732 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8009792:	2300      	movs	r3, #0
}
 8009794:	4618      	mov	r0, r3
 8009796:	3710      	adds	r7, #16
 8009798:	46bd      	mov	sp, r7
 800979a:	bd80      	pop	{r7, pc}
 800979c:	8000003f 	.word	0x8000003f
 80097a0:	40022000 	.word	0x40022000
 80097a4:	40022100 	.word	0x40022100
 80097a8:	40022300 	.word	0x40022300
 80097ac:	58026300 	.word	0x58026300

080097b0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80097b0:	b580      	push	{r7, lr}
 80097b2:	b084      	sub	sp, #16
 80097b4:	af00      	add	r7, sp, #0
 80097b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	4618      	mov	r0, r3
 80097be:	f7ff f9b6 	bl	8008b2e <LL_ADC_IsDisableOngoing>
 80097c2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	4618      	mov	r0, r3
 80097ca:	f7ff f99d 	bl	8008b08 <LL_ADC_IsEnabled>
 80097ce:	4603      	mov	r3, r0
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d047      	beq.n	8009864 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d144      	bne.n	8009864 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	689b      	ldr	r3, [r3, #8]
 80097e0:	f003 030d 	and.w	r3, r3, #13
 80097e4:	2b01      	cmp	r3, #1
 80097e6:	d10c      	bne.n	8009802 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	4618      	mov	r0, r3
 80097ee:	f7ff f977 	bl	8008ae0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	2203      	movs	r2, #3
 80097f8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80097fa:	f7fe ff69 	bl	80086d0 <HAL_GetTick>
 80097fe:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8009800:	e029      	b.n	8009856 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009806:	f043 0210 	orr.w	r2, r3, #16
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009812:	f043 0201 	orr.w	r2, r3, #1
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 800981a:	2301      	movs	r3, #1
 800981c:	e023      	b.n	8009866 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800981e:	f7fe ff57 	bl	80086d0 <HAL_GetTick>
 8009822:	4602      	mov	r2, r0
 8009824:	68bb      	ldr	r3, [r7, #8]
 8009826:	1ad3      	subs	r3, r2, r3
 8009828:	2b02      	cmp	r3, #2
 800982a:	d914      	bls.n	8009856 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	689b      	ldr	r3, [r3, #8]
 8009832:	f003 0301 	and.w	r3, r3, #1
 8009836:	2b00      	cmp	r3, #0
 8009838:	d00d      	beq.n	8009856 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800983e:	f043 0210 	orr.w	r2, r3, #16
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800984a:	f043 0201 	orr.w	r2, r3, #1
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8009852:	2301      	movs	r3, #1
 8009854:	e007      	b.n	8009866 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	689b      	ldr	r3, [r3, #8]
 800985c:	f003 0301 	and.w	r3, r3, #1
 8009860:	2b00      	cmp	r3, #0
 8009862:	d1dc      	bne.n	800981e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8009864:	2300      	movs	r3, #0
}
 8009866:	4618      	mov	r0, r3
 8009868:	3710      	adds	r7, #16
 800986a:	46bd      	mov	sp, r7
 800986c:	bd80      	pop	{r7, pc}

0800986e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800986e:	b580      	push	{r7, lr}
 8009870:	b084      	sub	sp, #16
 8009872:	af00      	add	r7, sp, #0
 8009874:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800987a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009880:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009884:	2b00      	cmp	r3, #0
 8009886:	d14b      	bne.n	8009920 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800988c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	f003 0308 	and.w	r3, r3, #8
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d021      	beq.n	80098e6 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	4618      	mov	r0, r3
 80098a8:	f7ff f809 	bl	80088be <LL_ADC_REG_IsTriggerSourceSWStart>
 80098ac:	4603      	mov	r3, r0
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d032      	beq.n	8009918 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	68db      	ldr	r3, [r3, #12]
 80098b8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d12b      	bne.n	8009918 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098c4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d11f      	bne.n	8009918 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098dc:	f043 0201 	orr.w	r2, r3, #1
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	655a      	str	r2, [r3, #84]	@ 0x54
 80098e4:	e018      	b.n	8009918 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	68db      	ldr	r3, [r3, #12]
 80098ec:	f003 0303 	and.w	r3, r3, #3
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d111      	bne.n	8009918 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098f8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009904:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009908:	2b00      	cmp	r3, #0
 800990a:	d105      	bne.n	8009918 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009910:	f043 0201 	orr.w	r2, r3, #1
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8009918:	68f8      	ldr	r0, [r7, #12]
 800991a:	f7fa fec1 	bl	80046a0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800991e:	e00e      	b.n	800993e <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009924:	f003 0310 	and.w	r3, r3, #16
 8009928:	2b00      	cmp	r3, #0
 800992a:	d003      	beq.n	8009934 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800992c:	68f8      	ldr	r0, [r7, #12]
 800992e:	f7ff fbbb 	bl	80090a8 <HAL_ADC_ErrorCallback>
}
 8009932:	e004      	b.n	800993e <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009938:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800993a:	6878      	ldr	r0, [r7, #4]
 800993c:	4798      	blx	r3
}
 800993e:	bf00      	nop
 8009940:	3710      	adds	r7, #16
 8009942:	46bd      	mov	sp, r7
 8009944:	bd80      	pop	{r7, pc}

08009946 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8009946:	b580      	push	{r7, lr}
 8009948:	b084      	sub	sp, #16
 800994a:	af00      	add	r7, sp, #0
 800994c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009952:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8009954:	68f8      	ldr	r0, [r7, #12]
 8009956:	f7ff fb9d 	bl	8009094 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800995a:	bf00      	nop
 800995c:	3710      	adds	r7, #16
 800995e:	46bd      	mov	sp, r7
 8009960:	bd80      	pop	{r7, pc}

08009962 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8009962:	b580      	push	{r7, lr}
 8009964:	b084      	sub	sp, #16
 8009966:	af00      	add	r7, sp, #0
 8009968:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800996e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009974:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009980:	f043 0204 	orr.w	r2, r3, #4
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8009988:	68f8      	ldr	r0, [r7, #12]
 800998a:	f7ff fb8d 	bl	80090a8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800998e:	bf00      	nop
 8009990:	3710      	adds	r7, #16
 8009992:	46bd      	mov	sp, r7
 8009994:	bd80      	pop	{r7, pc}
	...

08009998 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8009998:	b580      	push	{r7, lr}
 800999a:	b084      	sub	sp, #16
 800999c:	af00      	add	r7, sp, #0
 800999e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	4a7a      	ldr	r2, [pc, #488]	@ (8009b90 <ADC_ConfigureBoostMode+0x1f8>)
 80099a6:	4293      	cmp	r3, r2
 80099a8:	d004      	beq.n	80099b4 <ADC_ConfigureBoostMode+0x1c>
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	4a79      	ldr	r2, [pc, #484]	@ (8009b94 <ADC_ConfigureBoostMode+0x1fc>)
 80099b0:	4293      	cmp	r3, r2
 80099b2:	d109      	bne.n	80099c8 <ADC_ConfigureBoostMode+0x30>
 80099b4:	4b78      	ldr	r3, [pc, #480]	@ (8009b98 <ADC_ConfigureBoostMode+0x200>)
 80099b6:	689b      	ldr	r3, [r3, #8]
 80099b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80099bc:	2b00      	cmp	r3, #0
 80099be:	bf14      	ite	ne
 80099c0:	2301      	movne	r3, #1
 80099c2:	2300      	moveq	r3, #0
 80099c4:	b2db      	uxtb	r3, r3
 80099c6:	e008      	b.n	80099da <ADC_ConfigureBoostMode+0x42>
 80099c8:	4b74      	ldr	r3, [pc, #464]	@ (8009b9c <ADC_ConfigureBoostMode+0x204>)
 80099ca:	689b      	ldr	r3, [r3, #8]
 80099cc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	bf14      	ite	ne
 80099d4:	2301      	movne	r3, #1
 80099d6:	2300      	moveq	r3, #0
 80099d8:	b2db      	uxtb	r3, r3
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d01c      	beq.n	8009a18 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80099de:	f005 fdb3 	bl	800f548 <HAL_RCC_GetHCLKFreq>
 80099e2:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	685b      	ldr	r3, [r3, #4]
 80099e8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80099ec:	d010      	beq.n	8009a10 <ADC_ConfigureBoostMode+0x78>
 80099ee:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80099f2:	d873      	bhi.n	8009adc <ADC_ConfigureBoostMode+0x144>
 80099f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80099f8:	d002      	beq.n	8009a00 <ADC_ConfigureBoostMode+0x68>
 80099fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80099fe:	d16d      	bne.n	8009adc <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	685b      	ldr	r3, [r3, #4]
 8009a04:	0c1b      	lsrs	r3, r3, #16
 8009a06:	68fa      	ldr	r2, [r7, #12]
 8009a08:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a0c:	60fb      	str	r3, [r7, #12]
        break;
 8009a0e:	e068      	b.n	8009ae2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	089b      	lsrs	r3, r3, #2
 8009a14:	60fb      	str	r3, [r7, #12]
        break;
 8009a16:	e064      	b.n	8009ae2 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8009a18:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8009a1c:	f04f 0100 	mov.w	r1, #0
 8009a20:	f007 f83a 	bl	8010a98 <HAL_RCCEx_GetPeriphCLKFreq>
 8009a24:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	685b      	ldr	r3, [r3, #4]
 8009a2a:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8009a2e:	d051      	beq.n	8009ad4 <ADC_ConfigureBoostMode+0x13c>
 8009a30:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8009a34:	d854      	bhi.n	8009ae0 <ADC_ConfigureBoostMode+0x148>
 8009a36:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8009a3a:	d047      	beq.n	8009acc <ADC_ConfigureBoostMode+0x134>
 8009a3c:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8009a40:	d84e      	bhi.n	8009ae0 <ADC_ConfigureBoostMode+0x148>
 8009a42:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8009a46:	d03d      	beq.n	8009ac4 <ADC_ConfigureBoostMode+0x12c>
 8009a48:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8009a4c:	d848      	bhi.n	8009ae0 <ADC_ConfigureBoostMode+0x148>
 8009a4e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009a52:	d033      	beq.n	8009abc <ADC_ConfigureBoostMode+0x124>
 8009a54:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009a58:	d842      	bhi.n	8009ae0 <ADC_ConfigureBoostMode+0x148>
 8009a5a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8009a5e:	d029      	beq.n	8009ab4 <ADC_ConfigureBoostMode+0x11c>
 8009a60:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8009a64:	d83c      	bhi.n	8009ae0 <ADC_ConfigureBoostMode+0x148>
 8009a66:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8009a6a:	d01a      	beq.n	8009aa2 <ADC_ConfigureBoostMode+0x10a>
 8009a6c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8009a70:	d836      	bhi.n	8009ae0 <ADC_ConfigureBoostMode+0x148>
 8009a72:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8009a76:	d014      	beq.n	8009aa2 <ADC_ConfigureBoostMode+0x10a>
 8009a78:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8009a7c:	d830      	bhi.n	8009ae0 <ADC_ConfigureBoostMode+0x148>
 8009a7e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009a82:	d00e      	beq.n	8009aa2 <ADC_ConfigureBoostMode+0x10a>
 8009a84:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009a88:	d82a      	bhi.n	8009ae0 <ADC_ConfigureBoostMode+0x148>
 8009a8a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8009a8e:	d008      	beq.n	8009aa2 <ADC_ConfigureBoostMode+0x10a>
 8009a90:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8009a94:	d824      	bhi.n	8009ae0 <ADC_ConfigureBoostMode+0x148>
 8009a96:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009a9a:	d002      	beq.n	8009aa2 <ADC_ConfigureBoostMode+0x10a>
 8009a9c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8009aa0:	d11e      	bne.n	8009ae0 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	685b      	ldr	r3, [r3, #4]
 8009aa6:	0c9b      	lsrs	r3, r3, #18
 8009aa8:	005b      	lsls	r3, r3, #1
 8009aaa:	68fa      	ldr	r2, [r7, #12]
 8009aac:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ab0:	60fb      	str	r3, [r7, #12]
        break;
 8009ab2:	e016      	b.n	8009ae2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	091b      	lsrs	r3, r3, #4
 8009ab8:	60fb      	str	r3, [r7, #12]
        break;
 8009aba:	e012      	b.n	8009ae2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	095b      	lsrs	r3, r3, #5
 8009ac0:	60fb      	str	r3, [r7, #12]
        break;
 8009ac2:	e00e      	b.n	8009ae2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	099b      	lsrs	r3, r3, #6
 8009ac8:	60fb      	str	r3, [r7, #12]
        break;
 8009aca:	e00a      	b.n	8009ae2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	09db      	lsrs	r3, r3, #7
 8009ad0:	60fb      	str	r3, [r7, #12]
        break;
 8009ad2:	e006      	b.n	8009ae2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	0a1b      	lsrs	r3, r3, #8
 8009ad8:	60fb      	str	r3, [r7, #12]
        break;
 8009ada:	e002      	b.n	8009ae2 <ADC_ConfigureBoostMode+0x14a>
        break;
 8009adc:	bf00      	nop
 8009ade:	e000      	b.n	8009ae2 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8009ae0:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8009ae2:	f7fe fe25 	bl	8008730 <HAL_GetREVID>
 8009ae6:	4603      	mov	r3, r0
 8009ae8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8009aec:	4293      	cmp	r3, r2
 8009aee:	d815      	bhi.n	8009b1c <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	4a2b      	ldr	r2, [pc, #172]	@ (8009ba0 <ADC_ConfigureBoostMode+0x208>)
 8009af4:	4293      	cmp	r3, r2
 8009af6:	d908      	bls.n	8009b0a <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	689a      	ldr	r2, [r3, #8]
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009b06:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8009b08:	e03e      	b.n	8009b88 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	689a      	ldr	r2, [r3, #8]
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009b18:	609a      	str	r2, [r3, #8]
}
 8009b1a:	e035      	b.n	8009b88 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	085b      	lsrs	r3, r3, #1
 8009b20:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	4a1f      	ldr	r2, [pc, #124]	@ (8009ba4 <ADC_ConfigureBoostMode+0x20c>)
 8009b26:	4293      	cmp	r3, r2
 8009b28:	d808      	bhi.n	8009b3c <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	689a      	ldr	r2, [r3, #8]
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8009b38:	609a      	str	r2, [r3, #8]
}
 8009b3a:	e025      	b.n	8009b88 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	4a1a      	ldr	r2, [pc, #104]	@ (8009ba8 <ADC_ConfigureBoostMode+0x210>)
 8009b40:	4293      	cmp	r3, r2
 8009b42:	d80a      	bhi.n	8009b5a <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	689b      	ldr	r3, [r3, #8]
 8009b4a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009b56:	609a      	str	r2, [r3, #8]
}
 8009b58:	e016      	b.n	8009b88 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	4a13      	ldr	r2, [pc, #76]	@ (8009bac <ADC_ConfigureBoostMode+0x214>)
 8009b5e:	4293      	cmp	r3, r2
 8009b60:	d80a      	bhi.n	8009b78 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	689b      	ldr	r3, [r3, #8]
 8009b68:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009b74:	609a      	str	r2, [r3, #8]
}
 8009b76:	e007      	b.n	8009b88 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	689a      	ldr	r2, [r3, #8]
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8009b86:	609a      	str	r2, [r3, #8]
}
 8009b88:	bf00      	nop
 8009b8a:	3710      	adds	r7, #16
 8009b8c:	46bd      	mov	sp, r7
 8009b8e:	bd80      	pop	{r7, pc}
 8009b90:	40022000 	.word	0x40022000
 8009b94:	40022100 	.word	0x40022100
 8009b98:	40022300 	.word	0x40022300
 8009b9c:	58026300 	.word	0x58026300
 8009ba0:	01312d00 	.word	0x01312d00
 8009ba4:	005f5e10 	.word	0x005f5e10
 8009ba8:	00bebc20 	.word	0x00bebc20
 8009bac:	017d7840 	.word	0x017d7840

08009bb0 <LL_ADC_IsEnabled>:
{
 8009bb0:	b480      	push	{r7}
 8009bb2:	b083      	sub	sp, #12
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	689b      	ldr	r3, [r3, #8]
 8009bbc:	f003 0301 	and.w	r3, r3, #1
 8009bc0:	2b01      	cmp	r3, #1
 8009bc2:	d101      	bne.n	8009bc8 <LL_ADC_IsEnabled+0x18>
 8009bc4:	2301      	movs	r3, #1
 8009bc6:	e000      	b.n	8009bca <LL_ADC_IsEnabled+0x1a>
 8009bc8:	2300      	movs	r3, #0
}
 8009bca:	4618      	mov	r0, r3
 8009bcc:	370c      	adds	r7, #12
 8009bce:	46bd      	mov	sp, r7
 8009bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bd4:	4770      	bx	lr
	...

08009bd8 <LL_ADC_StartCalibration>:
{
 8009bd8:	b480      	push	{r7}
 8009bda:	b085      	sub	sp, #20
 8009bdc:	af00      	add	r7, sp, #0
 8009bde:	60f8      	str	r0, [r7, #12]
 8009be0:	60b9      	str	r1, [r7, #8]
 8009be2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	689a      	ldr	r2, [r3, #8]
 8009be8:	4b09      	ldr	r3, [pc, #36]	@ (8009c10 <LL_ADC_StartCalibration+0x38>)
 8009bea:	4013      	ands	r3, r2
 8009bec:	68ba      	ldr	r2, [r7, #8]
 8009bee:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 8009bf2:	687a      	ldr	r2, [r7, #4]
 8009bf4:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8009bf8:	430a      	orrs	r2, r1
 8009bfa:	4313      	orrs	r3, r2
 8009bfc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	609a      	str	r2, [r3, #8]
}
 8009c04:	bf00      	nop
 8009c06:	3714      	adds	r7, #20
 8009c08:	46bd      	mov	sp, r7
 8009c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c0e:	4770      	bx	lr
 8009c10:	3ffeffc0 	.word	0x3ffeffc0

08009c14 <LL_ADC_IsCalibrationOnGoing>:
{
 8009c14:	b480      	push	{r7}
 8009c16:	b083      	sub	sp, #12
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	689b      	ldr	r3, [r3, #8]
 8009c20:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009c24:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009c28:	d101      	bne.n	8009c2e <LL_ADC_IsCalibrationOnGoing+0x1a>
 8009c2a:	2301      	movs	r3, #1
 8009c2c:	e000      	b.n	8009c30 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8009c2e:	2300      	movs	r3, #0
}
 8009c30:	4618      	mov	r0, r3
 8009c32:	370c      	adds	r7, #12
 8009c34:	46bd      	mov	sp, r7
 8009c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c3a:	4770      	bx	lr

08009c3c <LL_ADC_REG_IsConversionOngoing>:
{
 8009c3c:	b480      	push	{r7}
 8009c3e:	b083      	sub	sp, #12
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	689b      	ldr	r3, [r3, #8]
 8009c48:	f003 0304 	and.w	r3, r3, #4
 8009c4c:	2b04      	cmp	r3, #4
 8009c4e:	d101      	bne.n	8009c54 <LL_ADC_REG_IsConversionOngoing+0x18>
 8009c50:	2301      	movs	r3, #1
 8009c52:	e000      	b.n	8009c56 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8009c54:	2300      	movs	r3, #0
}
 8009c56:	4618      	mov	r0, r3
 8009c58:	370c      	adds	r7, #12
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c60:	4770      	bx	lr
	...

08009c64 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8009c64:	b580      	push	{r7, lr}
 8009c66:	b086      	sub	sp, #24
 8009c68:	af00      	add	r7, sp, #0
 8009c6a:	60f8      	str	r0, [r7, #12]
 8009c6c:	60b9      	str	r1, [r7, #8]
 8009c6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8009c70:	2300      	movs	r3, #0
 8009c72:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009c7a:	2b01      	cmp	r3, #1
 8009c7c:	d101      	bne.n	8009c82 <HAL_ADCEx_Calibration_Start+0x1e>
 8009c7e:	2302      	movs	r3, #2
 8009c80:	e04c      	b.n	8009d1c <HAL_ADCEx_Calibration_Start+0xb8>
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	2201      	movs	r2, #1
 8009c86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8009c8a:	68f8      	ldr	r0, [r7, #12]
 8009c8c:	f7ff fd90 	bl	80097b0 <ADC_Disable>
 8009c90:	4603      	mov	r3, r0
 8009c92:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8009c94:	7dfb      	ldrb	r3, [r7, #23]
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d135      	bne.n	8009d06 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009c9e:	4b21      	ldr	r3, [pc, #132]	@ (8009d24 <HAL_ADCEx_Calibration_Start+0xc0>)
 8009ca0:	4013      	ands	r3, r2
 8009ca2:	f043 0202 	orr.w	r2, r3, #2
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	687a      	ldr	r2, [r7, #4]
 8009cb0:	68b9      	ldr	r1, [r7, #8]
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	f7ff ff90 	bl	8009bd8 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8009cb8:	e014      	b.n	8009ce4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8009cba:	693b      	ldr	r3, [r7, #16]
 8009cbc:	3301      	adds	r3, #1
 8009cbe:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8009cc0:	693b      	ldr	r3, [r7, #16]
 8009cc2:	4a19      	ldr	r2, [pc, #100]	@ (8009d28 <HAL_ADCEx_Calibration_Start+0xc4>)
 8009cc4:	4293      	cmp	r3, r2
 8009cc6:	d30d      	bcc.n	8009ce4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ccc:	f023 0312 	bic.w	r3, r3, #18
 8009cd0:	f043 0210 	orr.w	r2, r3, #16
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	2200      	movs	r2, #0
 8009cdc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8009ce0:	2301      	movs	r3, #1
 8009ce2:	e01b      	b.n	8009d1c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	4618      	mov	r0, r3
 8009cea:	f7ff ff93 	bl	8009c14 <LL_ADC_IsCalibrationOnGoing>
 8009cee:	4603      	mov	r3, r0
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d1e2      	bne.n	8009cba <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009cf8:	f023 0303 	bic.w	r3, r3, #3
 8009cfc:	f043 0201 	orr.w	r2, r3, #1
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	655a      	str	r2, [r3, #84]	@ 0x54
 8009d04:	e005      	b.n	8009d12 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d0a:	f043 0210 	orr.w	r2, r3, #16
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	2200      	movs	r2, #0
 8009d16:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8009d1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	3718      	adds	r7, #24
 8009d20:	46bd      	mov	sp, r7
 8009d22:	bd80      	pop	{r7, pc}
 8009d24:	ffffeefd 	.word	0xffffeefd
 8009d28:	25c3f800 	.word	0x25c3f800

08009d2c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8009d2c:	b590      	push	{r4, r7, lr}
 8009d2e:	b09f      	sub	sp, #124	@ 0x7c
 8009d30:	af00      	add	r7, sp, #0
 8009d32:	6078      	str	r0, [r7, #4]
 8009d34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009d36:	2300      	movs	r3, #0
 8009d38:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009d42:	2b01      	cmp	r3, #1
 8009d44:	d101      	bne.n	8009d4a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8009d46:	2302      	movs	r3, #2
 8009d48:	e0be      	b.n	8009ec8 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	2201      	movs	r2, #1
 8009d4e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8009d52:	2300      	movs	r3, #0
 8009d54:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8009d56:	2300      	movs	r3, #0
 8009d58:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	4a5c      	ldr	r2, [pc, #368]	@ (8009ed0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8009d60:	4293      	cmp	r3, r2
 8009d62:	d102      	bne.n	8009d6a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8009d64:	4b5b      	ldr	r3, [pc, #364]	@ (8009ed4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8009d66:	60bb      	str	r3, [r7, #8]
 8009d68:	e001      	b.n	8009d6e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8009d6a:	2300      	movs	r3, #0
 8009d6c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8009d6e:	68bb      	ldr	r3, [r7, #8]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d10b      	bne.n	8009d8c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d78:	f043 0220 	orr.w	r2, r3, #32
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	2200      	movs	r2, #0
 8009d84:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8009d88:	2301      	movs	r3, #1
 8009d8a:	e09d      	b.n	8009ec8 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8009d8c:	68bb      	ldr	r3, [r7, #8]
 8009d8e:	4618      	mov	r0, r3
 8009d90:	f7ff ff54 	bl	8009c3c <LL_ADC_REG_IsConversionOngoing>
 8009d94:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	4618      	mov	r0, r3
 8009d9c:	f7ff ff4e 	bl	8009c3c <LL_ADC_REG_IsConversionOngoing>
 8009da0:	4603      	mov	r3, r0
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d17f      	bne.n	8009ea6 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8009da6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d17c      	bne.n	8009ea6 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	4a47      	ldr	r2, [pc, #284]	@ (8009ed0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8009db2:	4293      	cmp	r3, r2
 8009db4:	d004      	beq.n	8009dc0 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	4a46      	ldr	r2, [pc, #280]	@ (8009ed4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8009dbc:	4293      	cmp	r3, r2
 8009dbe:	d101      	bne.n	8009dc4 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8009dc0:	4b45      	ldr	r3, [pc, #276]	@ (8009ed8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8009dc2:	e000      	b.n	8009dc6 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8009dc4:	4b45      	ldr	r3, [pc, #276]	@ (8009edc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8009dc6:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8009dc8:	683b      	ldr	r3, [r7, #0]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d039      	beq.n	8009e44 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8009dd0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009dd2:	689b      	ldr	r3, [r3, #8]
 8009dd4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009dd8:	683b      	ldr	r3, [r7, #0]
 8009dda:	685b      	ldr	r3, [r3, #4]
 8009ddc:	431a      	orrs	r2, r3
 8009dde:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009de0:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	4a3a      	ldr	r2, [pc, #232]	@ (8009ed0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8009de8:	4293      	cmp	r3, r2
 8009dea:	d004      	beq.n	8009df6 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	4a38      	ldr	r2, [pc, #224]	@ (8009ed4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8009df2:	4293      	cmp	r3, r2
 8009df4:	d10e      	bne.n	8009e14 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8009df6:	4836      	ldr	r0, [pc, #216]	@ (8009ed0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8009df8:	f7ff feda 	bl	8009bb0 <LL_ADC_IsEnabled>
 8009dfc:	4604      	mov	r4, r0
 8009dfe:	4835      	ldr	r0, [pc, #212]	@ (8009ed4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8009e00:	f7ff fed6 	bl	8009bb0 <LL_ADC_IsEnabled>
 8009e04:	4603      	mov	r3, r0
 8009e06:	4323      	orrs	r3, r4
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	bf0c      	ite	eq
 8009e0c:	2301      	moveq	r3, #1
 8009e0e:	2300      	movne	r3, #0
 8009e10:	b2db      	uxtb	r3, r3
 8009e12:	e008      	b.n	8009e26 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8009e14:	4832      	ldr	r0, [pc, #200]	@ (8009ee0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8009e16:	f7ff fecb 	bl	8009bb0 <LL_ADC_IsEnabled>
 8009e1a:	4603      	mov	r3, r0
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	bf0c      	ite	eq
 8009e20:	2301      	moveq	r3, #1
 8009e22:	2300      	movne	r3, #0
 8009e24:	b2db      	uxtb	r3, r3
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d047      	beq.n	8009eba <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8009e2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e2c:	689a      	ldr	r2, [r3, #8]
 8009e2e:	4b2d      	ldr	r3, [pc, #180]	@ (8009ee4 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8009e30:	4013      	ands	r3, r2
 8009e32:	683a      	ldr	r2, [r7, #0]
 8009e34:	6811      	ldr	r1, [r2, #0]
 8009e36:	683a      	ldr	r2, [r7, #0]
 8009e38:	6892      	ldr	r2, [r2, #8]
 8009e3a:	430a      	orrs	r2, r1
 8009e3c:	431a      	orrs	r2, r3
 8009e3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e40:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8009e42:	e03a      	b.n	8009eba <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8009e44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e46:	689b      	ldr	r3, [r3, #8]
 8009e48:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009e4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e4e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	4a1e      	ldr	r2, [pc, #120]	@ (8009ed0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8009e56:	4293      	cmp	r3, r2
 8009e58:	d004      	beq.n	8009e64 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	4a1d      	ldr	r2, [pc, #116]	@ (8009ed4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8009e60:	4293      	cmp	r3, r2
 8009e62:	d10e      	bne.n	8009e82 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8009e64:	481a      	ldr	r0, [pc, #104]	@ (8009ed0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8009e66:	f7ff fea3 	bl	8009bb0 <LL_ADC_IsEnabled>
 8009e6a:	4604      	mov	r4, r0
 8009e6c:	4819      	ldr	r0, [pc, #100]	@ (8009ed4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8009e6e:	f7ff fe9f 	bl	8009bb0 <LL_ADC_IsEnabled>
 8009e72:	4603      	mov	r3, r0
 8009e74:	4323      	orrs	r3, r4
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	bf0c      	ite	eq
 8009e7a:	2301      	moveq	r3, #1
 8009e7c:	2300      	movne	r3, #0
 8009e7e:	b2db      	uxtb	r3, r3
 8009e80:	e008      	b.n	8009e94 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8009e82:	4817      	ldr	r0, [pc, #92]	@ (8009ee0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8009e84:	f7ff fe94 	bl	8009bb0 <LL_ADC_IsEnabled>
 8009e88:	4603      	mov	r3, r0
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	bf0c      	ite	eq
 8009e8e:	2301      	moveq	r3, #1
 8009e90:	2300      	movne	r3, #0
 8009e92:	b2db      	uxtb	r3, r3
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d010      	beq.n	8009eba <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8009e98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e9a:	689a      	ldr	r2, [r3, #8]
 8009e9c:	4b11      	ldr	r3, [pc, #68]	@ (8009ee4 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8009e9e:	4013      	ands	r3, r2
 8009ea0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009ea2:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8009ea4:	e009      	b.n	8009eba <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009eaa:	f043 0220 	orr.w	r2, r3, #32
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8009eb2:	2301      	movs	r3, #1
 8009eb4:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8009eb8:	e000      	b.n	8009ebc <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8009eba:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	2200      	movs	r2, #0
 8009ec0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8009ec4:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8009ec8:	4618      	mov	r0, r3
 8009eca:	377c      	adds	r7, #124	@ 0x7c
 8009ecc:	46bd      	mov	sp, r7
 8009ece:	bd90      	pop	{r4, r7, pc}
 8009ed0:	40022000 	.word	0x40022000
 8009ed4:	40022100 	.word	0x40022100
 8009ed8:	40022300 	.word	0x40022300
 8009edc:	58026300 	.word	0x58026300
 8009ee0:	58026000 	.word	0x58026000
 8009ee4:	fffff0e0 	.word	0xfffff0e0

08009ee8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009ee8:	b480      	push	{r7}
 8009eea:	b085      	sub	sp, #20
 8009eec:	af00      	add	r7, sp, #0
 8009eee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	f003 0307 	and.w	r3, r3, #7
 8009ef6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009ef8:	4b0b      	ldr	r3, [pc, #44]	@ (8009f28 <__NVIC_SetPriorityGrouping+0x40>)
 8009efa:	68db      	ldr	r3, [r3, #12]
 8009efc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009efe:	68ba      	ldr	r2, [r7, #8]
 8009f00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8009f04:	4013      	ands	r3, r2
 8009f06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009f0c:	68bb      	ldr	r3, [r7, #8]
 8009f0e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8009f10:	4b06      	ldr	r3, [pc, #24]	@ (8009f2c <__NVIC_SetPriorityGrouping+0x44>)
 8009f12:	4313      	orrs	r3, r2
 8009f14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8009f16:	4a04      	ldr	r2, [pc, #16]	@ (8009f28 <__NVIC_SetPriorityGrouping+0x40>)
 8009f18:	68bb      	ldr	r3, [r7, #8]
 8009f1a:	60d3      	str	r3, [r2, #12]
}
 8009f1c:	bf00      	nop
 8009f1e:	3714      	adds	r7, #20
 8009f20:	46bd      	mov	sp, r7
 8009f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f26:	4770      	bx	lr
 8009f28:	e000ed00 	.word	0xe000ed00
 8009f2c:	05fa0000 	.word	0x05fa0000

08009f30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8009f30:	b480      	push	{r7}
 8009f32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009f34:	4b04      	ldr	r3, [pc, #16]	@ (8009f48 <__NVIC_GetPriorityGrouping+0x18>)
 8009f36:	68db      	ldr	r3, [r3, #12]
 8009f38:	0a1b      	lsrs	r3, r3, #8
 8009f3a:	f003 0307 	and.w	r3, r3, #7
}
 8009f3e:	4618      	mov	r0, r3
 8009f40:	46bd      	mov	sp, r7
 8009f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f46:	4770      	bx	lr
 8009f48:	e000ed00 	.word	0xe000ed00

08009f4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009f4c:	b480      	push	{r7}
 8009f4e:	b083      	sub	sp, #12
 8009f50:	af00      	add	r7, sp, #0
 8009f52:	4603      	mov	r3, r0
 8009f54:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8009f56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	db0b      	blt.n	8009f76 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009f5e:	88fb      	ldrh	r3, [r7, #6]
 8009f60:	f003 021f 	and.w	r2, r3, #31
 8009f64:	4907      	ldr	r1, [pc, #28]	@ (8009f84 <__NVIC_EnableIRQ+0x38>)
 8009f66:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009f6a:	095b      	lsrs	r3, r3, #5
 8009f6c:	2001      	movs	r0, #1
 8009f6e:	fa00 f202 	lsl.w	r2, r0, r2
 8009f72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8009f76:	bf00      	nop
 8009f78:	370c      	adds	r7, #12
 8009f7a:	46bd      	mov	sp, r7
 8009f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f80:	4770      	bx	lr
 8009f82:	bf00      	nop
 8009f84:	e000e100 	.word	0xe000e100

08009f88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8009f88:	b480      	push	{r7}
 8009f8a:	b083      	sub	sp, #12
 8009f8c:	af00      	add	r7, sp, #0
 8009f8e:	4603      	mov	r3, r0
 8009f90:	6039      	str	r1, [r7, #0]
 8009f92:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8009f94:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	db0a      	blt.n	8009fb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009f9c:	683b      	ldr	r3, [r7, #0]
 8009f9e:	b2da      	uxtb	r2, r3
 8009fa0:	490c      	ldr	r1, [pc, #48]	@ (8009fd4 <__NVIC_SetPriority+0x4c>)
 8009fa2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009fa6:	0112      	lsls	r2, r2, #4
 8009fa8:	b2d2      	uxtb	r2, r2
 8009faa:	440b      	add	r3, r1
 8009fac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8009fb0:	e00a      	b.n	8009fc8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009fb2:	683b      	ldr	r3, [r7, #0]
 8009fb4:	b2da      	uxtb	r2, r3
 8009fb6:	4908      	ldr	r1, [pc, #32]	@ (8009fd8 <__NVIC_SetPriority+0x50>)
 8009fb8:	88fb      	ldrh	r3, [r7, #6]
 8009fba:	f003 030f 	and.w	r3, r3, #15
 8009fbe:	3b04      	subs	r3, #4
 8009fc0:	0112      	lsls	r2, r2, #4
 8009fc2:	b2d2      	uxtb	r2, r2
 8009fc4:	440b      	add	r3, r1
 8009fc6:	761a      	strb	r2, [r3, #24]
}
 8009fc8:	bf00      	nop
 8009fca:	370c      	adds	r7, #12
 8009fcc:	46bd      	mov	sp, r7
 8009fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd2:	4770      	bx	lr
 8009fd4:	e000e100 	.word	0xe000e100
 8009fd8:	e000ed00 	.word	0xe000ed00

08009fdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009fdc:	b480      	push	{r7}
 8009fde:	b089      	sub	sp, #36	@ 0x24
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	60f8      	str	r0, [r7, #12]
 8009fe4:	60b9      	str	r1, [r7, #8]
 8009fe6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	f003 0307 	and.w	r3, r3, #7
 8009fee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009ff0:	69fb      	ldr	r3, [r7, #28]
 8009ff2:	f1c3 0307 	rsb	r3, r3, #7
 8009ff6:	2b04      	cmp	r3, #4
 8009ff8:	bf28      	it	cs
 8009ffa:	2304      	movcs	r3, #4
 8009ffc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009ffe:	69fb      	ldr	r3, [r7, #28]
 800a000:	3304      	adds	r3, #4
 800a002:	2b06      	cmp	r3, #6
 800a004:	d902      	bls.n	800a00c <NVIC_EncodePriority+0x30>
 800a006:	69fb      	ldr	r3, [r7, #28]
 800a008:	3b03      	subs	r3, #3
 800a00a:	e000      	b.n	800a00e <NVIC_EncodePriority+0x32>
 800a00c:	2300      	movs	r3, #0
 800a00e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a010:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a014:	69bb      	ldr	r3, [r7, #24]
 800a016:	fa02 f303 	lsl.w	r3, r2, r3
 800a01a:	43da      	mvns	r2, r3
 800a01c:	68bb      	ldr	r3, [r7, #8]
 800a01e:	401a      	ands	r2, r3
 800a020:	697b      	ldr	r3, [r7, #20]
 800a022:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a024:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800a028:	697b      	ldr	r3, [r7, #20]
 800a02a:	fa01 f303 	lsl.w	r3, r1, r3
 800a02e:	43d9      	mvns	r1, r3
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a034:	4313      	orrs	r3, r2
         );
}
 800a036:	4618      	mov	r0, r3
 800a038:	3724      	adds	r7, #36	@ 0x24
 800a03a:	46bd      	mov	sp, r7
 800a03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a040:	4770      	bx	lr

0800a042 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a042:	b580      	push	{r7, lr}
 800a044:	b082      	sub	sp, #8
 800a046:	af00      	add	r7, sp, #0
 800a048:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a04a:	6878      	ldr	r0, [r7, #4]
 800a04c:	f7ff ff4c 	bl	8009ee8 <__NVIC_SetPriorityGrouping>
}
 800a050:	bf00      	nop
 800a052:	3708      	adds	r7, #8
 800a054:	46bd      	mov	sp, r7
 800a056:	bd80      	pop	{r7, pc}

0800a058 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a058:	b580      	push	{r7, lr}
 800a05a:	b086      	sub	sp, #24
 800a05c:	af00      	add	r7, sp, #0
 800a05e:	4603      	mov	r3, r0
 800a060:	60b9      	str	r1, [r7, #8]
 800a062:	607a      	str	r2, [r7, #4]
 800a064:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800a066:	f7ff ff63 	bl	8009f30 <__NVIC_GetPriorityGrouping>
 800a06a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a06c:	687a      	ldr	r2, [r7, #4]
 800a06e:	68b9      	ldr	r1, [r7, #8]
 800a070:	6978      	ldr	r0, [r7, #20]
 800a072:	f7ff ffb3 	bl	8009fdc <NVIC_EncodePriority>
 800a076:	4602      	mov	r2, r0
 800a078:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a07c:	4611      	mov	r1, r2
 800a07e:	4618      	mov	r0, r3
 800a080:	f7ff ff82 	bl	8009f88 <__NVIC_SetPriority>
}
 800a084:	bf00      	nop
 800a086:	3718      	adds	r7, #24
 800a088:	46bd      	mov	sp, r7
 800a08a:	bd80      	pop	{r7, pc}

0800a08c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a08c:	b580      	push	{r7, lr}
 800a08e:	b082      	sub	sp, #8
 800a090:	af00      	add	r7, sp, #0
 800a092:	4603      	mov	r3, r0
 800a094:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a096:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a09a:	4618      	mov	r0, r3
 800a09c:	f7ff ff56 	bl	8009f4c <__NVIC_EnableIRQ>
}
 800a0a0:	bf00      	nop
 800a0a2:	3708      	adds	r7, #8
 800a0a4:	46bd      	mov	sp, r7
 800a0a6:	bd80      	pop	{r7, pc}

0800a0a8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800a0a8:	b480      	push	{r7}
 800a0aa:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 800a0ac:	f3bf 8f5f 	dmb	sy
}
 800a0b0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800a0b2:	4b07      	ldr	r3, [pc, #28]	@ (800a0d0 <HAL_MPU_Disable+0x28>)
 800a0b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0b6:	4a06      	ldr	r2, [pc, #24]	@ (800a0d0 <HAL_MPU_Disable+0x28>)
 800a0b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a0bc:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800a0be:	4b05      	ldr	r3, [pc, #20]	@ (800a0d4 <HAL_MPU_Disable+0x2c>)
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	605a      	str	r2, [r3, #4]
}
 800a0c4:	bf00      	nop
 800a0c6:	46bd      	mov	sp, r7
 800a0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0cc:	4770      	bx	lr
 800a0ce:	bf00      	nop
 800a0d0:	e000ed00 	.word	0xe000ed00
 800a0d4:	e000ed90 	.word	0xe000ed90

0800a0d8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800a0d8:	b480      	push	{r7}
 800a0da:	b083      	sub	sp, #12
 800a0dc:	af00      	add	r7, sp, #0
 800a0de:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 800a0e0:	4a0b      	ldr	r2, [pc, #44]	@ (800a110 <HAL_MPU_Enable+0x38>)
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	f043 0301 	orr.w	r3, r3, #1
 800a0e8:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800a0ea:	4b0a      	ldr	r3, [pc, #40]	@ (800a114 <HAL_MPU_Enable+0x3c>)
 800a0ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0ee:	4a09      	ldr	r2, [pc, #36]	@ (800a114 <HAL_MPU_Enable+0x3c>)
 800a0f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a0f4:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800a0f6:	f3bf 8f4f 	dsb	sy
}
 800a0fa:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a0fc:	f3bf 8f6f 	isb	sy
}
 800a100:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800a102:	bf00      	nop
 800a104:	370c      	adds	r7, #12
 800a106:	46bd      	mov	sp, r7
 800a108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10c:	4770      	bx	lr
 800a10e:	bf00      	nop
 800a110:	e000ed90 	.word	0xe000ed90
 800a114:	e000ed00 	.word	0xe000ed00

0800a118 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 800a118:	b480      	push	{r7}
 800a11a:	b083      	sub	sp, #12
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	785a      	ldrb	r2, [r3, #1]
 800a124:	4b1b      	ldr	r3, [pc, #108]	@ (800a194 <HAL_MPU_ConfigRegion+0x7c>)
 800a126:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800a128:	4b1a      	ldr	r3, [pc, #104]	@ (800a194 <HAL_MPU_ConfigRegion+0x7c>)
 800a12a:	691b      	ldr	r3, [r3, #16]
 800a12c:	4a19      	ldr	r2, [pc, #100]	@ (800a194 <HAL_MPU_ConfigRegion+0x7c>)
 800a12e:	f023 0301 	bic.w	r3, r3, #1
 800a132:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 800a134:	4a17      	ldr	r2, [pc, #92]	@ (800a194 <HAL_MPU_ConfigRegion+0x7c>)
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	685b      	ldr	r3, [r3, #4]
 800a13a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	7b1b      	ldrb	r3, [r3, #12]
 800a140:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	7adb      	ldrb	r3, [r3, #11]
 800a146:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800a148:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	7a9b      	ldrb	r3, [r3, #10]
 800a14e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800a150:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	7b5b      	ldrb	r3, [r3, #13]
 800a156:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800a158:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	7b9b      	ldrb	r3, [r3, #14]
 800a15e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800a160:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	7bdb      	ldrb	r3, [r3, #15]
 800a166:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800a168:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	7a5b      	ldrb	r3, [r3, #9]
 800a16e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800a170:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	7a1b      	ldrb	r3, [r3, #8]
 800a176:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800a178:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800a17a:	687a      	ldr	r2, [r7, #4]
 800a17c:	7812      	ldrb	r2, [r2, #0]
 800a17e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800a180:	4a04      	ldr	r2, [pc, #16]	@ (800a194 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800a182:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800a184:	6113      	str	r3, [r2, #16]
}
 800a186:	bf00      	nop
 800a188:	370c      	adds	r7, #12
 800a18a:	46bd      	mov	sp, r7
 800a18c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a190:	4770      	bx	lr
 800a192:	bf00      	nop
 800a194:	e000ed90 	.word	0xe000ed90

0800a198 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a198:	b580      	push	{r7, lr}
 800a19a:	b086      	sub	sp, #24
 800a19c:	af00      	add	r7, sp, #0
 800a19e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 800a1a0:	f7fe fa96 	bl	80086d0 <HAL_GetTick>
 800a1a4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d101      	bne.n	800a1b0 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800a1ac:	2301      	movs	r3, #1
 800a1ae:	e316      	b.n	800a7de <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	4a66      	ldr	r2, [pc, #408]	@ (800a350 <HAL_DMA_Init+0x1b8>)
 800a1b6:	4293      	cmp	r3, r2
 800a1b8:	d04a      	beq.n	800a250 <HAL_DMA_Init+0xb8>
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	4a65      	ldr	r2, [pc, #404]	@ (800a354 <HAL_DMA_Init+0x1bc>)
 800a1c0:	4293      	cmp	r3, r2
 800a1c2:	d045      	beq.n	800a250 <HAL_DMA_Init+0xb8>
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	4a63      	ldr	r2, [pc, #396]	@ (800a358 <HAL_DMA_Init+0x1c0>)
 800a1ca:	4293      	cmp	r3, r2
 800a1cc:	d040      	beq.n	800a250 <HAL_DMA_Init+0xb8>
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	4a62      	ldr	r2, [pc, #392]	@ (800a35c <HAL_DMA_Init+0x1c4>)
 800a1d4:	4293      	cmp	r3, r2
 800a1d6:	d03b      	beq.n	800a250 <HAL_DMA_Init+0xb8>
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	4a60      	ldr	r2, [pc, #384]	@ (800a360 <HAL_DMA_Init+0x1c8>)
 800a1de:	4293      	cmp	r3, r2
 800a1e0:	d036      	beq.n	800a250 <HAL_DMA_Init+0xb8>
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	4a5f      	ldr	r2, [pc, #380]	@ (800a364 <HAL_DMA_Init+0x1cc>)
 800a1e8:	4293      	cmp	r3, r2
 800a1ea:	d031      	beq.n	800a250 <HAL_DMA_Init+0xb8>
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	4a5d      	ldr	r2, [pc, #372]	@ (800a368 <HAL_DMA_Init+0x1d0>)
 800a1f2:	4293      	cmp	r3, r2
 800a1f4:	d02c      	beq.n	800a250 <HAL_DMA_Init+0xb8>
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	4a5c      	ldr	r2, [pc, #368]	@ (800a36c <HAL_DMA_Init+0x1d4>)
 800a1fc:	4293      	cmp	r3, r2
 800a1fe:	d027      	beq.n	800a250 <HAL_DMA_Init+0xb8>
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	4a5a      	ldr	r2, [pc, #360]	@ (800a370 <HAL_DMA_Init+0x1d8>)
 800a206:	4293      	cmp	r3, r2
 800a208:	d022      	beq.n	800a250 <HAL_DMA_Init+0xb8>
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	4a59      	ldr	r2, [pc, #356]	@ (800a374 <HAL_DMA_Init+0x1dc>)
 800a210:	4293      	cmp	r3, r2
 800a212:	d01d      	beq.n	800a250 <HAL_DMA_Init+0xb8>
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	4a57      	ldr	r2, [pc, #348]	@ (800a378 <HAL_DMA_Init+0x1e0>)
 800a21a:	4293      	cmp	r3, r2
 800a21c:	d018      	beq.n	800a250 <HAL_DMA_Init+0xb8>
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	4a56      	ldr	r2, [pc, #344]	@ (800a37c <HAL_DMA_Init+0x1e4>)
 800a224:	4293      	cmp	r3, r2
 800a226:	d013      	beq.n	800a250 <HAL_DMA_Init+0xb8>
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	4a54      	ldr	r2, [pc, #336]	@ (800a380 <HAL_DMA_Init+0x1e8>)
 800a22e:	4293      	cmp	r3, r2
 800a230:	d00e      	beq.n	800a250 <HAL_DMA_Init+0xb8>
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	4a53      	ldr	r2, [pc, #332]	@ (800a384 <HAL_DMA_Init+0x1ec>)
 800a238:	4293      	cmp	r3, r2
 800a23a:	d009      	beq.n	800a250 <HAL_DMA_Init+0xb8>
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	4a51      	ldr	r2, [pc, #324]	@ (800a388 <HAL_DMA_Init+0x1f0>)
 800a242:	4293      	cmp	r3, r2
 800a244:	d004      	beq.n	800a250 <HAL_DMA_Init+0xb8>
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	4a50      	ldr	r2, [pc, #320]	@ (800a38c <HAL_DMA_Init+0x1f4>)
 800a24c:	4293      	cmp	r3, r2
 800a24e:	d101      	bne.n	800a254 <HAL_DMA_Init+0xbc>
 800a250:	2301      	movs	r3, #1
 800a252:	e000      	b.n	800a256 <HAL_DMA_Init+0xbe>
 800a254:	2300      	movs	r3, #0
 800a256:	2b00      	cmp	r3, #0
 800a258:	f000 813b 	beq.w	800a4d2 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	2202      	movs	r2, #2
 800a260:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	2200      	movs	r2, #0
 800a268:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	4a37      	ldr	r2, [pc, #220]	@ (800a350 <HAL_DMA_Init+0x1b8>)
 800a272:	4293      	cmp	r3, r2
 800a274:	d04a      	beq.n	800a30c <HAL_DMA_Init+0x174>
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	4a36      	ldr	r2, [pc, #216]	@ (800a354 <HAL_DMA_Init+0x1bc>)
 800a27c:	4293      	cmp	r3, r2
 800a27e:	d045      	beq.n	800a30c <HAL_DMA_Init+0x174>
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	4a34      	ldr	r2, [pc, #208]	@ (800a358 <HAL_DMA_Init+0x1c0>)
 800a286:	4293      	cmp	r3, r2
 800a288:	d040      	beq.n	800a30c <HAL_DMA_Init+0x174>
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	4a33      	ldr	r2, [pc, #204]	@ (800a35c <HAL_DMA_Init+0x1c4>)
 800a290:	4293      	cmp	r3, r2
 800a292:	d03b      	beq.n	800a30c <HAL_DMA_Init+0x174>
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	4a31      	ldr	r2, [pc, #196]	@ (800a360 <HAL_DMA_Init+0x1c8>)
 800a29a:	4293      	cmp	r3, r2
 800a29c:	d036      	beq.n	800a30c <HAL_DMA_Init+0x174>
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	4a30      	ldr	r2, [pc, #192]	@ (800a364 <HAL_DMA_Init+0x1cc>)
 800a2a4:	4293      	cmp	r3, r2
 800a2a6:	d031      	beq.n	800a30c <HAL_DMA_Init+0x174>
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	4a2e      	ldr	r2, [pc, #184]	@ (800a368 <HAL_DMA_Init+0x1d0>)
 800a2ae:	4293      	cmp	r3, r2
 800a2b0:	d02c      	beq.n	800a30c <HAL_DMA_Init+0x174>
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	4a2d      	ldr	r2, [pc, #180]	@ (800a36c <HAL_DMA_Init+0x1d4>)
 800a2b8:	4293      	cmp	r3, r2
 800a2ba:	d027      	beq.n	800a30c <HAL_DMA_Init+0x174>
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	4a2b      	ldr	r2, [pc, #172]	@ (800a370 <HAL_DMA_Init+0x1d8>)
 800a2c2:	4293      	cmp	r3, r2
 800a2c4:	d022      	beq.n	800a30c <HAL_DMA_Init+0x174>
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	4a2a      	ldr	r2, [pc, #168]	@ (800a374 <HAL_DMA_Init+0x1dc>)
 800a2cc:	4293      	cmp	r3, r2
 800a2ce:	d01d      	beq.n	800a30c <HAL_DMA_Init+0x174>
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	4a28      	ldr	r2, [pc, #160]	@ (800a378 <HAL_DMA_Init+0x1e0>)
 800a2d6:	4293      	cmp	r3, r2
 800a2d8:	d018      	beq.n	800a30c <HAL_DMA_Init+0x174>
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	4a27      	ldr	r2, [pc, #156]	@ (800a37c <HAL_DMA_Init+0x1e4>)
 800a2e0:	4293      	cmp	r3, r2
 800a2e2:	d013      	beq.n	800a30c <HAL_DMA_Init+0x174>
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	4a25      	ldr	r2, [pc, #148]	@ (800a380 <HAL_DMA_Init+0x1e8>)
 800a2ea:	4293      	cmp	r3, r2
 800a2ec:	d00e      	beq.n	800a30c <HAL_DMA_Init+0x174>
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	4a24      	ldr	r2, [pc, #144]	@ (800a384 <HAL_DMA_Init+0x1ec>)
 800a2f4:	4293      	cmp	r3, r2
 800a2f6:	d009      	beq.n	800a30c <HAL_DMA_Init+0x174>
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	4a22      	ldr	r2, [pc, #136]	@ (800a388 <HAL_DMA_Init+0x1f0>)
 800a2fe:	4293      	cmp	r3, r2
 800a300:	d004      	beq.n	800a30c <HAL_DMA_Init+0x174>
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	4a21      	ldr	r2, [pc, #132]	@ (800a38c <HAL_DMA_Init+0x1f4>)
 800a308:	4293      	cmp	r3, r2
 800a30a:	d108      	bne.n	800a31e <HAL_DMA_Init+0x186>
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	681a      	ldr	r2, [r3, #0]
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	f022 0201 	bic.w	r2, r2, #1
 800a31a:	601a      	str	r2, [r3, #0]
 800a31c:	e007      	b.n	800a32e <HAL_DMA_Init+0x196>
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	681a      	ldr	r2, [r3, #0]
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	f022 0201 	bic.w	r2, r2, #1
 800a32c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800a32e:	e02f      	b.n	800a390 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800a330:	f7fe f9ce 	bl	80086d0 <HAL_GetTick>
 800a334:	4602      	mov	r2, r0
 800a336:	693b      	ldr	r3, [r7, #16]
 800a338:	1ad3      	subs	r3, r2, r3
 800a33a:	2b05      	cmp	r3, #5
 800a33c:	d928      	bls.n	800a390 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	2220      	movs	r2, #32
 800a342:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	2203      	movs	r2, #3
 800a348:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 800a34c:	2301      	movs	r3, #1
 800a34e:	e246      	b.n	800a7de <HAL_DMA_Init+0x646>
 800a350:	40020010 	.word	0x40020010
 800a354:	40020028 	.word	0x40020028
 800a358:	40020040 	.word	0x40020040
 800a35c:	40020058 	.word	0x40020058
 800a360:	40020070 	.word	0x40020070
 800a364:	40020088 	.word	0x40020088
 800a368:	400200a0 	.word	0x400200a0
 800a36c:	400200b8 	.word	0x400200b8
 800a370:	40020410 	.word	0x40020410
 800a374:	40020428 	.word	0x40020428
 800a378:	40020440 	.word	0x40020440
 800a37c:	40020458 	.word	0x40020458
 800a380:	40020470 	.word	0x40020470
 800a384:	40020488 	.word	0x40020488
 800a388:	400204a0 	.word	0x400204a0
 800a38c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	f003 0301 	and.w	r3, r3, #1
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d1c8      	bne.n	800a330 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800a3a6:	697a      	ldr	r2, [r7, #20]
 800a3a8:	4b83      	ldr	r3, [pc, #524]	@ (800a5b8 <HAL_DMA_Init+0x420>)
 800a3aa:	4013      	ands	r3, r2
 800a3ac:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800a3b6:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	691b      	ldr	r3, [r3, #16]
 800a3bc:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a3c2:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	699b      	ldr	r3, [r3, #24]
 800a3c8:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a3ce:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	6a1b      	ldr	r3, [r3, #32]
 800a3d4:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800a3d6:	697a      	ldr	r2, [r7, #20]
 800a3d8:	4313      	orrs	r3, r2
 800a3da:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3e0:	2b04      	cmp	r3, #4
 800a3e2:	d107      	bne.n	800a3f4 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3ec:	4313      	orrs	r3, r2
 800a3ee:	697a      	ldr	r2, [r7, #20]
 800a3f0:	4313      	orrs	r3, r2
 800a3f2:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800a3f4:	4b71      	ldr	r3, [pc, #452]	@ (800a5bc <HAL_DMA_Init+0x424>)
 800a3f6:	681a      	ldr	r2, [r3, #0]
 800a3f8:	4b71      	ldr	r3, [pc, #452]	@ (800a5c0 <HAL_DMA_Init+0x428>)
 800a3fa:	4013      	ands	r3, r2
 800a3fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a400:	d328      	bcc.n	800a454 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	685b      	ldr	r3, [r3, #4]
 800a406:	2b28      	cmp	r3, #40	@ 0x28
 800a408:	d903      	bls.n	800a412 <HAL_DMA_Init+0x27a>
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	685b      	ldr	r3, [r3, #4]
 800a40e:	2b2e      	cmp	r3, #46	@ 0x2e
 800a410:	d917      	bls.n	800a442 <HAL_DMA_Init+0x2aa>
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	685b      	ldr	r3, [r3, #4]
 800a416:	2b3e      	cmp	r3, #62	@ 0x3e
 800a418:	d903      	bls.n	800a422 <HAL_DMA_Init+0x28a>
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	685b      	ldr	r3, [r3, #4]
 800a41e:	2b42      	cmp	r3, #66	@ 0x42
 800a420:	d90f      	bls.n	800a442 <HAL_DMA_Init+0x2aa>
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	685b      	ldr	r3, [r3, #4]
 800a426:	2b46      	cmp	r3, #70	@ 0x46
 800a428:	d903      	bls.n	800a432 <HAL_DMA_Init+0x29a>
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	685b      	ldr	r3, [r3, #4]
 800a42e:	2b48      	cmp	r3, #72	@ 0x48
 800a430:	d907      	bls.n	800a442 <HAL_DMA_Init+0x2aa>
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	685b      	ldr	r3, [r3, #4]
 800a436:	2b4e      	cmp	r3, #78	@ 0x4e
 800a438:	d905      	bls.n	800a446 <HAL_DMA_Init+0x2ae>
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	685b      	ldr	r3, [r3, #4]
 800a43e:	2b52      	cmp	r3, #82	@ 0x52
 800a440:	d801      	bhi.n	800a446 <HAL_DMA_Init+0x2ae>
 800a442:	2301      	movs	r3, #1
 800a444:	e000      	b.n	800a448 <HAL_DMA_Init+0x2b0>
 800a446:	2300      	movs	r3, #0
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d003      	beq.n	800a454 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800a44c:	697b      	ldr	r3, [r7, #20]
 800a44e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a452:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	697a      	ldr	r2, [r7, #20]
 800a45a:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	695b      	ldr	r3, [r3, #20]
 800a462:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800a464:	697b      	ldr	r3, [r7, #20]
 800a466:	f023 0307 	bic.w	r3, r3, #7
 800a46a:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a470:	697a      	ldr	r2, [r7, #20]
 800a472:	4313      	orrs	r3, r2
 800a474:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a47a:	2b04      	cmp	r3, #4
 800a47c:	d117      	bne.n	800a4ae <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a482:	697a      	ldr	r2, [r7, #20]
 800a484:	4313      	orrs	r3, r2
 800a486:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d00e      	beq.n	800a4ae <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800a490:	6878      	ldr	r0, [r7, #4]
 800a492:	f002 fb3f 	bl	800cb14 <DMA_CheckFifoParam>
 800a496:	4603      	mov	r3, r0
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d008      	beq.n	800a4ae <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	2240      	movs	r2, #64	@ 0x40
 800a4a0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	2201      	movs	r2, #1
 800a4a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 800a4aa:	2301      	movs	r3, #1
 800a4ac:	e197      	b.n	800a7de <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	697a      	ldr	r2, [r7, #20]
 800a4b4:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800a4b6:	6878      	ldr	r0, [r7, #4]
 800a4b8:	f002 fa7a 	bl	800c9b0 <DMA_CalcBaseAndBitshift>
 800a4bc:	4603      	mov	r3, r0
 800a4be:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a4c4:	f003 031f 	and.w	r3, r3, #31
 800a4c8:	223f      	movs	r2, #63	@ 0x3f
 800a4ca:	409a      	lsls	r2, r3
 800a4cc:	68bb      	ldr	r3, [r7, #8]
 800a4ce:	609a      	str	r2, [r3, #8]
 800a4d0:	e0cd      	b.n	800a66e <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	4a3b      	ldr	r2, [pc, #236]	@ (800a5c4 <HAL_DMA_Init+0x42c>)
 800a4d8:	4293      	cmp	r3, r2
 800a4da:	d022      	beq.n	800a522 <HAL_DMA_Init+0x38a>
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	4a39      	ldr	r2, [pc, #228]	@ (800a5c8 <HAL_DMA_Init+0x430>)
 800a4e2:	4293      	cmp	r3, r2
 800a4e4:	d01d      	beq.n	800a522 <HAL_DMA_Init+0x38a>
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	4a38      	ldr	r2, [pc, #224]	@ (800a5cc <HAL_DMA_Init+0x434>)
 800a4ec:	4293      	cmp	r3, r2
 800a4ee:	d018      	beq.n	800a522 <HAL_DMA_Init+0x38a>
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	4a36      	ldr	r2, [pc, #216]	@ (800a5d0 <HAL_DMA_Init+0x438>)
 800a4f6:	4293      	cmp	r3, r2
 800a4f8:	d013      	beq.n	800a522 <HAL_DMA_Init+0x38a>
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	4a35      	ldr	r2, [pc, #212]	@ (800a5d4 <HAL_DMA_Init+0x43c>)
 800a500:	4293      	cmp	r3, r2
 800a502:	d00e      	beq.n	800a522 <HAL_DMA_Init+0x38a>
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	4a33      	ldr	r2, [pc, #204]	@ (800a5d8 <HAL_DMA_Init+0x440>)
 800a50a:	4293      	cmp	r3, r2
 800a50c:	d009      	beq.n	800a522 <HAL_DMA_Init+0x38a>
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	4a32      	ldr	r2, [pc, #200]	@ (800a5dc <HAL_DMA_Init+0x444>)
 800a514:	4293      	cmp	r3, r2
 800a516:	d004      	beq.n	800a522 <HAL_DMA_Init+0x38a>
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	4a30      	ldr	r2, [pc, #192]	@ (800a5e0 <HAL_DMA_Init+0x448>)
 800a51e:	4293      	cmp	r3, r2
 800a520:	d101      	bne.n	800a526 <HAL_DMA_Init+0x38e>
 800a522:	2301      	movs	r3, #1
 800a524:	e000      	b.n	800a528 <HAL_DMA_Init+0x390>
 800a526:	2300      	movs	r3, #0
 800a528:	2b00      	cmp	r3, #0
 800a52a:	f000 8097 	beq.w	800a65c <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	4a24      	ldr	r2, [pc, #144]	@ (800a5c4 <HAL_DMA_Init+0x42c>)
 800a534:	4293      	cmp	r3, r2
 800a536:	d021      	beq.n	800a57c <HAL_DMA_Init+0x3e4>
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	4a22      	ldr	r2, [pc, #136]	@ (800a5c8 <HAL_DMA_Init+0x430>)
 800a53e:	4293      	cmp	r3, r2
 800a540:	d01c      	beq.n	800a57c <HAL_DMA_Init+0x3e4>
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	4a21      	ldr	r2, [pc, #132]	@ (800a5cc <HAL_DMA_Init+0x434>)
 800a548:	4293      	cmp	r3, r2
 800a54a:	d017      	beq.n	800a57c <HAL_DMA_Init+0x3e4>
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	4a1f      	ldr	r2, [pc, #124]	@ (800a5d0 <HAL_DMA_Init+0x438>)
 800a552:	4293      	cmp	r3, r2
 800a554:	d012      	beq.n	800a57c <HAL_DMA_Init+0x3e4>
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	4a1e      	ldr	r2, [pc, #120]	@ (800a5d4 <HAL_DMA_Init+0x43c>)
 800a55c:	4293      	cmp	r3, r2
 800a55e:	d00d      	beq.n	800a57c <HAL_DMA_Init+0x3e4>
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	4a1c      	ldr	r2, [pc, #112]	@ (800a5d8 <HAL_DMA_Init+0x440>)
 800a566:	4293      	cmp	r3, r2
 800a568:	d008      	beq.n	800a57c <HAL_DMA_Init+0x3e4>
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	4a1b      	ldr	r2, [pc, #108]	@ (800a5dc <HAL_DMA_Init+0x444>)
 800a570:	4293      	cmp	r3, r2
 800a572:	d003      	beq.n	800a57c <HAL_DMA_Init+0x3e4>
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	4a19      	ldr	r2, [pc, #100]	@ (800a5e0 <HAL_DMA_Init+0x448>)
 800a57a:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	2202      	movs	r2, #2
 800a580:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	2200      	movs	r2, #0
 800a588:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800a594:	697a      	ldr	r2, [r7, #20]
 800a596:	4b13      	ldr	r3, [pc, #76]	@ (800a5e4 <HAL_DMA_Init+0x44c>)
 800a598:	4013      	ands	r3, r2
 800a59a:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	689b      	ldr	r3, [r3, #8]
 800a5a0:	2b40      	cmp	r3, #64	@ 0x40
 800a5a2:	d021      	beq.n	800a5e8 <HAL_DMA_Init+0x450>
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	689b      	ldr	r3, [r3, #8]
 800a5a8:	2b80      	cmp	r3, #128	@ 0x80
 800a5aa:	d102      	bne.n	800a5b2 <HAL_DMA_Init+0x41a>
 800a5ac:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800a5b0:	e01b      	b.n	800a5ea <HAL_DMA_Init+0x452>
 800a5b2:	2300      	movs	r3, #0
 800a5b4:	e019      	b.n	800a5ea <HAL_DMA_Init+0x452>
 800a5b6:	bf00      	nop
 800a5b8:	fe10803f 	.word	0xfe10803f
 800a5bc:	5c001000 	.word	0x5c001000
 800a5c0:	ffff0000 	.word	0xffff0000
 800a5c4:	58025408 	.word	0x58025408
 800a5c8:	5802541c 	.word	0x5802541c
 800a5cc:	58025430 	.word	0x58025430
 800a5d0:	58025444 	.word	0x58025444
 800a5d4:	58025458 	.word	0x58025458
 800a5d8:	5802546c 	.word	0x5802546c
 800a5dc:	58025480 	.word	0x58025480
 800a5e0:	58025494 	.word	0x58025494
 800a5e4:	fffe000f 	.word	0xfffe000f
 800a5e8:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800a5ea:	687a      	ldr	r2, [r7, #4]
 800a5ec:	68d2      	ldr	r2, [r2, #12]
 800a5ee:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800a5f0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	691b      	ldr	r3, [r3, #16]
 800a5f6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800a5f8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	695b      	ldr	r3, [r3, #20]
 800a5fe:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800a600:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	699b      	ldr	r3, [r3, #24]
 800a606:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800a608:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	69db      	ldr	r3, [r3, #28]
 800a60e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800a610:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	6a1b      	ldr	r3, [r3, #32]
 800a616:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800a618:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800a61a:	697a      	ldr	r2, [r7, #20]
 800a61c:	4313      	orrs	r3, r2
 800a61e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	697a      	ldr	r2, [r7, #20]
 800a626:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	461a      	mov	r2, r3
 800a62e:	4b6e      	ldr	r3, [pc, #440]	@ (800a7e8 <HAL_DMA_Init+0x650>)
 800a630:	4413      	add	r3, r2
 800a632:	4a6e      	ldr	r2, [pc, #440]	@ (800a7ec <HAL_DMA_Init+0x654>)
 800a634:	fba2 2303 	umull	r2, r3, r2, r3
 800a638:	091b      	lsrs	r3, r3, #4
 800a63a:	009a      	lsls	r2, r3, #2
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800a640:	6878      	ldr	r0, [r7, #4]
 800a642:	f002 f9b5 	bl	800c9b0 <DMA_CalcBaseAndBitshift>
 800a646:	4603      	mov	r3, r0
 800a648:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a64e:	f003 031f 	and.w	r3, r3, #31
 800a652:	2201      	movs	r2, #1
 800a654:	409a      	lsls	r2, r3
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	605a      	str	r2, [r3, #4]
 800a65a:	e008      	b.n	800a66e <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	2240      	movs	r2, #64	@ 0x40
 800a660:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	2203      	movs	r2, #3
 800a666:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800a66a:	2301      	movs	r3, #1
 800a66c:	e0b7      	b.n	800a7de <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	4a5f      	ldr	r2, [pc, #380]	@ (800a7f0 <HAL_DMA_Init+0x658>)
 800a674:	4293      	cmp	r3, r2
 800a676:	d072      	beq.n	800a75e <HAL_DMA_Init+0x5c6>
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	4a5d      	ldr	r2, [pc, #372]	@ (800a7f4 <HAL_DMA_Init+0x65c>)
 800a67e:	4293      	cmp	r3, r2
 800a680:	d06d      	beq.n	800a75e <HAL_DMA_Init+0x5c6>
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	4a5c      	ldr	r2, [pc, #368]	@ (800a7f8 <HAL_DMA_Init+0x660>)
 800a688:	4293      	cmp	r3, r2
 800a68a:	d068      	beq.n	800a75e <HAL_DMA_Init+0x5c6>
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	4a5a      	ldr	r2, [pc, #360]	@ (800a7fc <HAL_DMA_Init+0x664>)
 800a692:	4293      	cmp	r3, r2
 800a694:	d063      	beq.n	800a75e <HAL_DMA_Init+0x5c6>
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	4a59      	ldr	r2, [pc, #356]	@ (800a800 <HAL_DMA_Init+0x668>)
 800a69c:	4293      	cmp	r3, r2
 800a69e:	d05e      	beq.n	800a75e <HAL_DMA_Init+0x5c6>
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	4a57      	ldr	r2, [pc, #348]	@ (800a804 <HAL_DMA_Init+0x66c>)
 800a6a6:	4293      	cmp	r3, r2
 800a6a8:	d059      	beq.n	800a75e <HAL_DMA_Init+0x5c6>
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	4a56      	ldr	r2, [pc, #344]	@ (800a808 <HAL_DMA_Init+0x670>)
 800a6b0:	4293      	cmp	r3, r2
 800a6b2:	d054      	beq.n	800a75e <HAL_DMA_Init+0x5c6>
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	4a54      	ldr	r2, [pc, #336]	@ (800a80c <HAL_DMA_Init+0x674>)
 800a6ba:	4293      	cmp	r3, r2
 800a6bc:	d04f      	beq.n	800a75e <HAL_DMA_Init+0x5c6>
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	4a53      	ldr	r2, [pc, #332]	@ (800a810 <HAL_DMA_Init+0x678>)
 800a6c4:	4293      	cmp	r3, r2
 800a6c6:	d04a      	beq.n	800a75e <HAL_DMA_Init+0x5c6>
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	4a51      	ldr	r2, [pc, #324]	@ (800a814 <HAL_DMA_Init+0x67c>)
 800a6ce:	4293      	cmp	r3, r2
 800a6d0:	d045      	beq.n	800a75e <HAL_DMA_Init+0x5c6>
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	4a50      	ldr	r2, [pc, #320]	@ (800a818 <HAL_DMA_Init+0x680>)
 800a6d8:	4293      	cmp	r3, r2
 800a6da:	d040      	beq.n	800a75e <HAL_DMA_Init+0x5c6>
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	4a4e      	ldr	r2, [pc, #312]	@ (800a81c <HAL_DMA_Init+0x684>)
 800a6e2:	4293      	cmp	r3, r2
 800a6e4:	d03b      	beq.n	800a75e <HAL_DMA_Init+0x5c6>
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	4a4d      	ldr	r2, [pc, #308]	@ (800a820 <HAL_DMA_Init+0x688>)
 800a6ec:	4293      	cmp	r3, r2
 800a6ee:	d036      	beq.n	800a75e <HAL_DMA_Init+0x5c6>
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	4a4b      	ldr	r2, [pc, #300]	@ (800a824 <HAL_DMA_Init+0x68c>)
 800a6f6:	4293      	cmp	r3, r2
 800a6f8:	d031      	beq.n	800a75e <HAL_DMA_Init+0x5c6>
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	4a4a      	ldr	r2, [pc, #296]	@ (800a828 <HAL_DMA_Init+0x690>)
 800a700:	4293      	cmp	r3, r2
 800a702:	d02c      	beq.n	800a75e <HAL_DMA_Init+0x5c6>
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	4a48      	ldr	r2, [pc, #288]	@ (800a82c <HAL_DMA_Init+0x694>)
 800a70a:	4293      	cmp	r3, r2
 800a70c:	d027      	beq.n	800a75e <HAL_DMA_Init+0x5c6>
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	4a47      	ldr	r2, [pc, #284]	@ (800a830 <HAL_DMA_Init+0x698>)
 800a714:	4293      	cmp	r3, r2
 800a716:	d022      	beq.n	800a75e <HAL_DMA_Init+0x5c6>
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	4a45      	ldr	r2, [pc, #276]	@ (800a834 <HAL_DMA_Init+0x69c>)
 800a71e:	4293      	cmp	r3, r2
 800a720:	d01d      	beq.n	800a75e <HAL_DMA_Init+0x5c6>
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	4a44      	ldr	r2, [pc, #272]	@ (800a838 <HAL_DMA_Init+0x6a0>)
 800a728:	4293      	cmp	r3, r2
 800a72a:	d018      	beq.n	800a75e <HAL_DMA_Init+0x5c6>
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	4a42      	ldr	r2, [pc, #264]	@ (800a83c <HAL_DMA_Init+0x6a4>)
 800a732:	4293      	cmp	r3, r2
 800a734:	d013      	beq.n	800a75e <HAL_DMA_Init+0x5c6>
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	4a41      	ldr	r2, [pc, #260]	@ (800a840 <HAL_DMA_Init+0x6a8>)
 800a73c:	4293      	cmp	r3, r2
 800a73e:	d00e      	beq.n	800a75e <HAL_DMA_Init+0x5c6>
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	4a3f      	ldr	r2, [pc, #252]	@ (800a844 <HAL_DMA_Init+0x6ac>)
 800a746:	4293      	cmp	r3, r2
 800a748:	d009      	beq.n	800a75e <HAL_DMA_Init+0x5c6>
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	4a3e      	ldr	r2, [pc, #248]	@ (800a848 <HAL_DMA_Init+0x6b0>)
 800a750:	4293      	cmp	r3, r2
 800a752:	d004      	beq.n	800a75e <HAL_DMA_Init+0x5c6>
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	4a3c      	ldr	r2, [pc, #240]	@ (800a84c <HAL_DMA_Init+0x6b4>)
 800a75a:	4293      	cmp	r3, r2
 800a75c:	d101      	bne.n	800a762 <HAL_DMA_Init+0x5ca>
 800a75e:	2301      	movs	r3, #1
 800a760:	e000      	b.n	800a764 <HAL_DMA_Init+0x5cc>
 800a762:	2300      	movs	r3, #0
 800a764:	2b00      	cmp	r3, #0
 800a766:	d032      	beq.n	800a7ce <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800a768:	6878      	ldr	r0, [r7, #4]
 800a76a:	f002 fa4f 	bl	800cc0c <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	689b      	ldr	r3, [r3, #8]
 800a772:	2b80      	cmp	r3, #128	@ 0x80
 800a774:	d102      	bne.n	800a77c <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	2200      	movs	r2, #0
 800a77a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	685a      	ldr	r2, [r3, #4]
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a784:	b2d2      	uxtb	r2, r2
 800a786:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a78c:	687a      	ldr	r2, [r7, #4]
 800a78e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800a790:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	685b      	ldr	r3, [r3, #4]
 800a796:	2b00      	cmp	r3, #0
 800a798:	d010      	beq.n	800a7bc <HAL_DMA_Init+0x624>
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	685b      	ldr	r3, [r3, #4]
 800a79e:	2b08      	cmp	r3, #8
 800a7a0:	d80c      	bhi.n	800a7bc <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800a7a2:	6878      	ldr	r0, [r7, #4]
 800a7a4:	f002 facc 	bl	800cd40 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a7ac:	2200      	movs	r2, #0
 800a7ae:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a7b4:	687a      	ldr	r2, [r7, #4]
 800a7b6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800a7b8:	605a      	str	r2, [r3, #4]
 800a7ba:	e008      	b.n	800a7ce <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	2200      	movs	r2, #0
 800a7c0:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	2200      	movs	r2, #0
 800a7c6:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	2200      	movs	r2, #0
 800a7cc:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	2200      	movs	r2, #0
 800a7d2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	2201      	movs	r2, #1
 800a7d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800a7dc:	2300      	movs	r3, #0
}
 800a7de:	4618      	mov	r0, r3
 800a7e0:	3718      	adds	r7, #24
 800a7e2:	46bd      	mov	sp, r7
 800a7e4:	bd80      	pop	{r7, pc}
 800a7e6:	bf00      	nop
 800a7e8:	a7fdabf8 	.word	0xa7fdabf8
 800a7ec:	cccccccd 	.word	0xcccccccd
 800a7f0:	40020010 	.word	0x40020010
 800a7f4:	40020028 	.word	0x40020028
 800a7f8:	40020040 	.word	0x40020040
 800a7fc:	40020058 	.word	0x40020058
 800a800:	40020070 	.word	0x40020070
 800a804:	40020088 	.word	0x40020088
 800a808:	400200a0 	.word	0x400200a0
 800a80c:	400200b8 	.word	0x400200b8
 800a810:	40020410 	.word	0x40020410
 800a814:	40020428 	.word	0x40020428
 800a818:	40020440 	.word	0x40020440
 800a81c:	40020458 	.word	0x40020458
 800a820:	40020470 	.word	0x40020470
 800a824:	40020488 	.word	0x40020488
 800a828:	400204a0 	.word	0x400204a0
 800a82c:	400204b8 	.word	0x400204b8
 800a830:	58025408 	.word	0x58025408
 800a834:	5802541c 	.word	0x5802541c
 800a838:	58025430 	.word	0x58025430
 800a83c:	58025444 	.word	0x58025444
 800a840:	58025458 	.word	0x58025458
 800a844:	5802546c 	.word	0x5802546c
 800a848:	58025480 	.word	0x58025480
 800a84c:	58025494 	.word	0x58025494

0800a850 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a850:	b580      	push	{r7, lr}
 800a852:	b086      	sub	sp, #24
 800a854:	af00      	add	r7, sp, #0
 800a856:	60f8      	str	r0, [r7, #12]
 800a858:	60b9      	str	r1, [r7, #8]
 800a85a:	607a      	str	r2, [r7, #4]
 800a85c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a85e:	2300      	movs	r3, #0
 800a860:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	2b00      	cmp	r3, #0
 800a866:	d101      	bne.n	800a86c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 800a868:	2301      	movs	r3, #1
 800a86a:	e226      	b.n	800acba <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800a872:	2b01      	cmp	r3, #1
 800a874:	d101      	bne.n	800a87a <HAL_DMA_Start_IT+0x2a>
 800a876:	2302      	movs	r3, #2
 800a878:	e21f      	b.n	800acba <HAL_DMA_Start_IT+0x46a>
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	2201      	movs	r2, #1
 800a87e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800a888:	b2db      	uxtb	r3, r3
 800a88a:	2b01      	cmp	r3, #1
 800a88c:	f040 820a 	bne.w	800aca4 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	2202      	movs	r2, #2
 800a894:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	2200      	movs	r2, #0
 800a89c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	4a68      	ldr	r2, [pc, #416]	@ (800aa44 <HAL_DMA_Start_IT+0x1f4>)
 800a8a4:	4293      	cmp	r3, r2
 800a8a6:	d04a      	beq.n	800a93e <HAL_DMA_Start_IT+0xee>
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	4a66      	ldr	r2, [pc, #408]	@ (800aa48 <HAL_DMA_Start_IT+0x1f8>)
 800a8ae:	4293      	cmp	r3, r2
 800a8b0:	d045      	beq.n	800a93e <HAL_DMA_Start_IT+0xee>
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	4a65      	ldr	r2, [pc, #404]	@ (800aa4c <HAL_DMA_Start_IT+0x1fc>)
 800a8b8:	4293      	cmp	r3, r2
 800a8ba:	d040      	beq.n	800a93e <HAL_DMA_Start_IT+0xee>
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	4a63      	ldr	r2, [pc, #396]	@ (800aa50 <HAL_DMA_Start_IT+0x200>)
 800a8c2:	4293      	cmp	r3, r2
 800a8c4:	d03b      	beq.n	800a93e <HAL_DMA_Start_IT+0xee>
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	4a62      	ldr	r2, [pc, #392]	@ (800aa54 <HAL_DMA_Start_IT+0x204>)
 800a8cc:	4293      	cmp	r3, r2
 800a8ce:	d036      	beq.n	800a93e <HAL_DMA_Start_IT+0xee>
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	4a60      	ldr	r2, [pc, #384]	@ (800aa58 <HAL_DMA_Start_IT+0x208>)
 800a8d6:	4293      	cmp	r3, r2
 800a8d8:	d031      	beq.n	800a93e <HAL_DMA_Start_IT+0xee>
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	4a5f      	ldr	r2, [pc, #380]	@ (800aa5c <HAL_DMA_Start_IT+0x20c>)
 800a8e0:	4293      	cmp	r3, r2
 800a8e2:	d02c      	beq.n	800a93e <HAL_DMA_Start_IT+0xee>
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	4a5d      	ldr	r2, [pc, #372]	@ (800aa60 <HAL_DMA_Start_IT+0x210>)
 800a8ea:	4293      	cmp	r3, r2
 800a8ec:	d027      	beq.n	800a93e <HAL_DMA_Start_IT+0xee>
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	4a5c      	ldr	r2, [pc, #368]	@ (800aa64 <HAL_DMA_Start_IT+0x214>)
 800a8f4:	4293      	cmp	r3, r2
 800a8f6:	d022      	beq.n	800a93e <HAL_DMA_Start_IT+0xee>
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	4a5a      	ldr	r2, [pc, #360]	@ (800aa68 <HAL_DMA_Start_IT+0x218>)
 800a8fe:	4293      	cmp	r3, r2
 800a900:	d01d      	beq.n	800a93e <HAL_DMA_Start_IT+0xee>
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	4a59      	ldr	r2, [pc, #356]	@ (800aa6c <HAL_DMA_Start_IT+0x21c>)
 800a908:	4293      	cmp	r3, r2
 800a90a:	d018      	beq.n	800a93e <HAL_DMA_Start_IT+0xee>
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	4a57      	ldr	r2, [pc, #348]	@ (800aa70 <HAL_DMA_Start_IT+0x220>)
 800a912:	4293      	cmp	r3, r2
 800a914:	d013      	beq.n	800a93e <HAL_DMA_Start_IT+0xee>
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	4a56      	ldr	r2, [pc, #344]	@ (800aa74 <HAL_DMA_Start_IT+0x224>)
 800a91c:	4293      	cmp	r3, r2
 800a91e:	d00e      	beq.n	800a93e <HAL_DMA_Start_IT+0xee>
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	4a54      	ldr	r2, [pc, #336]	@ (800aa78 <HAL_DMA_Start_IT+0x228>)
 800a926:	4293      	cmp	r3, r2
 800a928:	d009      	beq.n	800a93e <HAL_DMA_Start_IT+0xee>
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	4a53      	ldr	r2, [pc, #332]	@ (800aa7c <HAL_DMA_Start_IT+0x22c>)
 800a930:	4293      	cmp	r3, r2
 800a932:	d004      	beq.n	800a93e <HAL_DMA_Start_IT+0xee>
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	4a51      	ldr	r2, [pc, #324]	@ (800aa80 <HAL_DMA_Start_IT+0x230>)
 800a93a:	4293      	cmp	r3, r2
 800a93c:	d108      	bne.n	800a950 <HAL_DMA_Start_IT+0x100>
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	681a      	ldr	r2, [r3, #0]
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	f022 0201 	bic.w	r2, r2, #1
 800a94c:	601a      	str	r2, [r3, #0]
 800a94e:	e007      	b.n	800a960 <HAL_DMA_Start_IT+0x110>
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	681a      	ldr	r2, [r3, #0]
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	f022 0201 	bic.w	r2, r2, #1
 800a95e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800a960:	683b      	ldr	r3, [r7, #0]
 800a962:	687a      	ldr	r2, [r7, #4]
 800a964:	68b9      	ldr	r1, [r7, #8]
 800a966:	68f8      	ldr	r0, [r7, #12]
 800a968:	f001 fe76 	bl	800c658 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	4a34      	ldr	r2, [pc, #208]	@ (800aa44 <HAL_DMA_Start_IT+0x1f4>)
 800a972:	4293      	cmp	r3, r2
 800a974:	d04a      	beq.n	800aa0c <HAL_DMA_Start_IT+0x1bc>
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	4a33      	ldr	r2, [pc, #204]	@ (800aa48 <HAL_DMA_Start_IT+0x1f8>)
 800a97c:	4293      	cmp	r3, r2
 800a97e:	d045      	beq.n	800aa0c <HAL_DMA_Start_IT+0x1bc>
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	4a31      	ldr	r2, [pc, #196]	@ (800aa4c <HAL_DMA_Start_IT+0x1fc>)
 800a986:	4293      	cmp	r3, r2
 800a988:	d040      	beq.n	800aa0c <HAL_DMA_Start_IT+0x1bc>
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	4a30      	ldr	r2, [pc, #192]	@ (800aa50 <HAL_DMA_Start_IT+0x200>)
 800a990:	4293      	cmp	r3, r2
 800a992:	d03b      	beq.n	800aa0c <HAL_DMA_Start_IT+0x1bc>
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	4a2e      	ldr	r2, [pc, #184]	@ (800aa54 <HAL_DMA_Start_IT+0x204>)
 800a99a:	4293      	cmp	r3, r2
 800a99c:	d036      	beq.n	800aa0c <HAL_DMA_Start_IT+0x1bc>
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	4a2d      	ldr	r2, [pc, #180]	@ (800aa58 <HAL_DMA_Start_IT+0x208>)
 800a9a4:	4293      	cmp	r3, r2
 800a9a6:	d031      	beq.n	800aa0c <HAL_DMA_Start_IT+0x1bc>
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	4a2b      	ldr	r2, [pc, #172]	@ (800aa5c <HAL_DMA_Start_IT+0x20c>)
 800a9ae:	4293      	cmp	r3, r2
 800a9b0:	d02c      	beq.n	800aa0c <HAL_DMA_Start_IT+0x1bc>
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	4a2a      	ldr	r2, [pc, #168]	@ (800aa60 <HAL_DMA_Start_IT+0x210>)
 800a9b8:	4293      	cmp	r3, r2
 800a9ba:	d027      	beq.n	800aa0c <HAL_DMA_Start_IT+0x1bc>
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	4a28      	ldr	r2, [pc, #160]	@ (800aa64 <HAL_DMA_Start_IT+0x214>)
 800a9c2:	4293      	cmp	r3, r2
 800a9c4:	d022      	beq.n	800aa0c <HAL_DMA_Start_IT+0x1bc>
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	4a27      	ldr	r2, [pc, #156]	@ (800aa68 <HAL_DMA_Start_IT+0x218>)
 800a9cc:	4293      	cmp	r3, r2
 800a9ce:	d01d      	beq.n	800aa0c <HAL_DMA_Start_IT+0x1bc>
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	4a25      	ldr	r2, [pc, #148]	@ (800aa6c <HAL_DMA_Start_IT+0x21c>)
 800a9d6:	4293      	cmp	r3, r2
 800a9d8:	d018      	beq.n	800aa0c <HAL_DMA_Start_IT+0x1bc>
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	4a24      	ldr	r2, [pc, #144]	@ (800aa70 <HAL_DMA_Start_IT+0x220>)
 800a9e0:	4293      	cmp	r3, r2
 800a9e2:	d013      	beq.n	800aa0c <HAL_DMA_Start_IT+0x1bc>
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	4a22      	ldr	r2, [pc, #136]	@ (800aa74 <HAL_DMA_Start_IT+0x224>)
 800a9ea:	4293      	cmp	r3, r2
 800a9ec:	d00e      	beq.n	800aa0c <HAL_DMA_Start_IT+0x1bc>
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	4a21      	ldr	r2, [pc, #132]	@ (800aa78 <HAL_DMA_Start_IT+0x228>)
 800a9f4:	4293      	cmp	r3, r2
 800a9f6:	d009      	beq.n	800aa0c <HAL_DMA_Start_IT+0x1bc>
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	4a1f      	ldr	r2, [pc, #124]	@ (800aa7c <HAL_DMA_Start_IT+0x22c>)
 800a9fe:	4293      	cmp	r3, r2
 800aa00:	d004      	beq.n	800aa0c <HAL_DMA_Start_IT+0x1bc>
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	4a1e      	ldr	r2, [pc, #120]	@ (800aa80 <HAL_DMA_Start_IT+0x230>)
 800aa08:	4293      	cmp	r3, r2
 800aa0a:	d101      	bne.n	800aa10 <HAL_DMA_Start_IT+0x1c0>
 800aa0c:	2301      	movs	r3, #1
 800aa0e:	e000      	b.n	800aa12 <HAL_DMA_Start_IT+0x1c2>
 800aa10:	2300      	movs	r3, #0
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d036      	beq.n	800aa84 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	f023 021e 	bic.w	r2, r3, #30
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	f042 0216 	orr.w	r2, r2, #22
 800aa28:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d03e      	beq.n	800aab0 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	681a      	ldr	r2, [r3, #0]
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	f042 0208 	orr.w	r2, r2, #8
 800aa40:	601a      	str	r2, [r3, #0]
 800aa42:	e035      	b.n	800aab0 <HAL_DMA_Start_IT+0x260>
 800aa44:	40020010 	.word	0x40020010
 800aa48:	40020028 	.word	0x40020028
 800aa4c:	40020040 	.word	0x40020040
 800aa50:	40020058 	.word	0x40020058
 800aa54:	40020070 	.word	0x40020070
 800aa58:	40020088 	.word	0x40020088
 800aa5c:	400200a0 	.word	0x400200a0
 800aa60:	400200b8 	.word	0x400200b8
 800aa64:	40020410 	.word	0x40020410
 800aa68:	40020428 	.word	0x40020428
 800aa6c:	40020440 	.word	0x40020440
 800aa70:	40020458 	.word	0x40020458
 800aa74:	40020470 	.word	0x40020470
 800aa78:	40020488 	.word	0x40020488
 800aa7c:	400204a0 	.word	0x400204a0
 800aa80:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	f023 020e 	bic.w	r2, r3, #14
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	f042 020a 	orr.w	r2, r2, #10
 800aa96:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d007      	beq.n	800aab0 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	681a      	ldr	r2, [r3, #0]
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	f042 0204 	orr.w	r2, r2, #4
 800aaae:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	4a83      	ldr	r2, [pc, #524]	@ (800acc4 <HAL_DMA_Start_IT+0x474>)
 800aab6:	4293      	cmp	r3, r2
 800aab8:	d072      	beq.n	800aba0 <HAL_DMA_Start_IT+0x350>
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	4a82      	ldr	r2, [pc, #520]	@ (800acc8 <HAL_DMA_Start_IT+0x478>)
 800aac0:	4293      	cmp	r3, r2
 800aac2:	d06d      	beq.n	800aba0 <HAL_DMA_Start_IT+0x350>
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	4a80      	ldr	r2, [pc, #512]	@ (800accc <HAL_DMA_Start_IT+0x47c>)
 800aaca:	4293      	cmp	r3, r2
 800aacc:	d068      	beq.n	800aba0 <HAL_DMA_Start_IT+0x350>
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	4a7f      	ldr	r2, [pc, #508]	@ (800acd0 <HAL_DMA_Start_IT+0x480>)
 800aad4:	4293      	cmp	r3, r2
 800aad6:	d063      	beq.n	800aba0 <HAL_DMA_Start_IT+0x350>
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	4a7d      	ldr	r2, [pc, #500]	@ (800acd4 <HAL_DMA_Start_IT+0x484>)
 800aade:	4293      	cmp	r3, r2
 800aae0:	d05e      	beq.n	800aba0 <HAL_DMA_Start_IT+0x350>
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	4a7c      	ldr	r2, [pc, #496]	@ (800acd8 <HAL_DMA_Start_IT+0x488>)
 800aae8:	4293      	cmp	r3, r2
 800aaea:	d059      	beq.n	800aba0 <HAL_DMA_Start_IT+0x350>
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	4a7a      	ldr	r2, [pc, #488]	@ (800acdc <HAL_DMA_Start_IT+0x48c>)
 800aaf2:	4293      	cmp	r3, r2
 800aaf4:	d054      	beq.n	800aba0 <HAL_DMA_Start_IT+0x350>
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	4a79      	ldr	r2, [pc, #484]	@ (800ace0 <HAL_DMA_Start_IT+0x490>)
 800aafc:	4293      	cmp	r3, r2
 800aafe:	d04f      	beq.n	800aba0 <HAL_DMA_Start_IT+0x350>
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	4a77      	ldr	r2, [pc, #476]	@ (800ace4 <HAL_DMA_Start_IT+0x494>)
 800ab06:	4293      	cmp	r3, r2
 800ab08:	d04a      	beq.n	800aba0 <HAL_DMA_Start_IT+0x350>
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	4a76      	ldr	r2, [pc, #472]	@ (800ace8 <HAL_DMA_Start_IT+0x498>)
 800ab10:	4293      	cmp	r3, r2
 800ab12:	d045      	beq.n	800aba0 <HAL_DMA_Start_IT+0x350>
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	4a74      	ldr	r2, [pc, #464]	@ (800acec <HAL_DMA_Start_IT+0x49c>)
 800ab1a:	4293      	cmp	r3, r2
 800ab1c:	d040      	beq.n	800aba0 <HAL_DMA_Start_IT+0x350>
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	4a73      	ldr	r2, [pc, #460]	@ (800acf0 <HAL_DMA_Start_IT+0x4a0>)
 800ab24:	4293      	cmp	r3, r2
 800ab26:	d03b      	beq.n	800aba0 <HAL_DMA_Start_IT+0x350>
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	4a71      	ldr	r2, [pc, #452]	@ (800acf4 <HAL_DMA_Start_IT+0x4a4>)
 800ab2e:	4293      	cmp	r3, r2
 800ab30:	d036      	beq.n	800aba0 <HAL_DMA_Start_IT+0x350>
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	4a70      	ldr	r2, [pc, #448]	@ (800acf8 <HAL_DMA_Start_IT+0x4a8>)
 800ab38:	4293      	cmp	r3, r2
 800ab3a:	d031      	beq.n	800aba0 <HAL_DMA_Start_IT+0x350>
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	4a6e      	ldr	r2, [pc, #440]	@ (800acfc <HAL_DMA_Start_IT+0x4ac>)
 800ab42:	4293      	cmp	r3, r2
 800ab44:	d02c      	beq.n	800aba0 <HAL_DMA_Start_IT+0x350>
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	4a6d      	ldr	r2, [pc, #436]	@ (800ad00 <HAL_DMA_Start_IT+0x4b0>)
 800ab4c:	4293      	cmp	r3, r2
 800ab4e:	d027      	beq.n	800aba0 <HAL_DMA_Start_IT+0x350>
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	4a6b      	ldr	r2, [pc, #428]	@ (800ad04 <HAL_DMA_Start_IT+0x4b4>)
 800ab56:	4293      	cmp	r3, r2
 800ab58:	d022      	beq.n	800aba0 <HAL_DMA_Start_IT+0x350>
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	4a6a      	ldr	r2, [pc, #424]	@ (800ad08 <HAL_DMA_Start_IT+0x4b8>)
 800ab60:	4293      	cmp	r3, r2
 800ab62:	d01d      	beq.n	800aba0 <HAL_DMA_Start_IT+0x350>
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	4a68      	ldr	r2, [pc, #416]	@ (800ad0c <HAL_DMA_Start_IT+0x4bc>)
 800ab6a:	4293      	cmp	r3, r2
 800ab6c:	d018      	beq.n	800aba0 <HAL_DMA_Start_IT+0x350>
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	4a67      	ldr	r2, [pc, #412]	@ (800ad10 <HAL_DMA_Start_IT+0x4c0>)
 800ab74:	4293      	cmp	r3, r2
 800ab76:	d013      	beq.n	800aba0 <HAL_DMA_Start_IT+0x350>
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	4a65      	ldr	r2, [pc, #404]	@ (800ad14 <HAL_DMA_Start_IT+0x4c4>)
 800ab7e:	4293      	cmp	r3, r2
 800ab80:	d00e      	beq.n	800aba0 <HAL_DMA_Start_IT+0x350>
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	4a64      	ldr	r2, [pc, #400]	@ (800ad18 <HAL_DMA_Start_IT+0x4c8>)
 800ab88:	4293      	cmp	r3, r2
 800ab8a:	d009      	beq.n	800aba0 <HAL_DMA_Start_IT+0x350>
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	4a62      	ldr	r2, [pc, #392]	@ (800ad1c <HAL_DMA_Start_IT+0x4cc>)
 800ab92:	4293      	cmp	r3, r2
 800ab94:	d004      	beq.n	800aba0 <HAL_DMA_Start_IT+0x350>
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	4a61      	ldr	r2, [pc, #388]	@ (800ad20 <HAL_DMA_Start_IT+0x4d0>)
 800ab9c:	4293      	cmp	r3, r2
 800ab9e:	d101      	bne.n	800aba4 <HAL_DMA_Start_IT+0x354>
 800aba0:	2301      	movs	r3, #1
 800aba2:	e000      	b.n	800aba6 <HAL_DMA_Start_IT+0x356>
 800aba4:	2300      	movs	r3, #0
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d01a      	beq.n	800abe0 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d007      	beq.n	800abc8 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800abbc:	681a      	ldr	r2, [r3, #0]
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800abc2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800abc6:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d007      	beq.n	800abe0 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800abd4:	681a      	ldr	r2, [r3, #0]
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800abda:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800abde:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	4a37      	ldr	r2, [pc, #220]	@ (800acc4 <HAL_DMA_Start_IT+0x474>)
 800abe6:	4293      	cmp	r3, r2
 800abe8:	d04a      	beq.n	800ac80 <HAL_DMA_Start_IT+0x430>
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	4a36      	ldr	r2, [pc, #216]	@ (800acc8 <HAL_DMA_Start_IT+0x478>)
 800abf0:	4293      	cmp	r3, r2
 800abf2:	d045      	beq.n	800ac80 <HAL_DMA_Start_IT+0x430>
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	4a34      	ldr	r2, [pc, #208]	@ (800accc <HAL_DMA_Start_IT+0x47c>)
 800abfa:	4293      	cmp	r3, r2
 800abfc:	d040      	beq.n	800ac80 <HAL_DMA_Start_IT+0x430>
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	4a33      	ldr	r2, [pc, #204]	@ (800acd0 <HAL_DMA_Start_IT+0x480>)
 800ac04:	4293      	cmp	r3, r2
 800ac06:	d03b      	beq.n	800ac80 <HAL_DMA_Start_IT+0x430>
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	4a31      	ldr	r2, [pc, #196]	@ (800acd4 <HAL_DMA_Start_IT+0x484>)
 800ac0e:	4293      	cmp	r3, r2
 800ac10:	d036      	beq.n	800ac80 <HAL_DMA_Start_IT+0x430>
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	4a30      	ldr	r2, [pc, #192]	@ (800acd8 <HAL_DMA_Start_IT+0x488>)
 800ac18:	4293      	cmp	r3, r2
 800ac1a:	d031      	beq.n	800ac80 <HAL_DMA_Start_IT+0x430>
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	4a2e      	ldr	r2, [pc, #184]	@ (800acdc <HAL_DMA_Start_IT+0x48c>)
 800ac22:	4293      	cmp	r3, r2
 800ac24:	d02c      	beq.n	800ac80 <HAL_DMA_Start_IT+0x430>
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	4a2d      	ldr	r2, [pc, #180]	@ (800ace0 <HAL_DMA_Start_IT+0x490>)
 800ac2c:	4293      	cmp	r3, r2
 800ac2e:	d027      	beq.n	800ac80 <HAL_DMA_Start_IT+0x430>
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	4a2b      	ldr	r2, [pc, #172]	@ (800ace4 <HAL_DMA_Start_IT+0x494>)
 800ac36:	4293      	cmp	r3, r2
 800ac38:	d022      	beq.n	800ac80 <HAL_DMA_Start_IT+0x430>
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	4a2a      	ldr	r2, [pc, #168]	@ (800ace8 <HAL_DMA_Start_IT+0x498>)
 800ac40:	4293      	cmp	r3, r2
 800ac42:	d01d      	beq.n	800ac80 <HAL_DMA_Start_IT+0x430>
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	4a28      	ldr	r2, [pc, #160]	@ (800acec <HAL_DMA_Start_IT+0x49c>)
 800ac4a:	4293      	cmp	r3, r2
 800ac4c:	d018      	beq.n	800ac80 <HAL_DMA_Start_IT+0x430>
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	4a27      	ldr	r2, [pc, #156]	@ (800acf0 <HAL_DMA_Start_IT+0x4a0>)
 800ac54:	4293      	cmp	r3, r2
 800ac56:	d013      	beq.n	800ac80 <HAL_DMA_Start_IT+0x430>
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	4a25      	ldr	r2, [pc, #148]	@ (800acf4 <HAL_DMA_Start_IT+0x4a4>)
 800ac5e:	4293      	cmp	r3, r2
 800ac60:	d00e      	beq.n	800ac80 <HAL_DMA_Start_IT+0x430>
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	4a24      	ldr	r2, [pc, #144]	@ (800acf8 <HAL_DMA_Start_IT+0x4a8>)
 800ac68:	4293      	cmp	r3, r2
 800ac6a:	d009      	beq.n	800ac80 <HAL_DMA_Start_IT+0x430>
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	4a22      	ldr	r2, [pc, #136]	@ (800acfc <HAL_DMA_Start_IT+0x4ac>)
 800ac72:	4293      	cmp	r3, r2
 800ac74:	d004      	beq.n	800ac80 <HAL_DMA_Start_IT+0x430>
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	4a21      	ldr	r2, [pc, #132]	@ (800ad00 <HAL_DMA_Start_IT+0x4b0>)
 800ac7c:	4293      	cmp	r3, r2
 800ac7e:	d108      	bne.n	800ac92 <HAL_DMA_Start_IT+0x442>
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	681a      	ldr	r2, [r3, #0]
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	f042 0201 	orr.w	r2, r2, #1
 800ac8e:	601a      	str	r2, [r3, #0]
 800ac90:	e012      	b.n	800acb8 <HAL_DMA_Start_IT+0x468>
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	681a      	ldr	r2, [r3, #0]
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	f042 0201 	orr.w	r2, r2, #1
 800aca0:	601a      	str	r2, [r3, #0]
 800aca2:	e009      	b.n	800acb8 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800acaa:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	2200      	movs	r2, #0
 800acb0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 800acb4:	2301      	movs	r3, #1
 800acb6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800acb8:	7dfb      	ldrb	r3, [r7, #23]
}
 800acba:	4618      	mov	r0, r3
 800acbc:	3718      	adds	r7, #24
 800acbe:	46bd      	mov	sp, r7
 800acc0:	bd80      	pop	{r7, pc}
 800acc2:	bf00      	nop
 800acc4:	40020010 	.word	0x40020010
 800acc8:	40020028 	.word	0x40020028
 800accc:	40020040 	.word	0x40020040
 800acd0:	40020058 	.word	0x40020058
 800acd4:	40020070 	.word	0x40020070
 800acd8:	40020088 	.word	0x40020088
 800acdc:	400200a0 	.word	0x400200a0
 800ace0:	400200b8 	.word	0x400200b8
 800ace4:	40020410 	.word	0x40020410
 800ace8:	40020428 	.word	0x40020428
 800acec:	40020440 	.word	0x40020440
 800acf0:	40020458 	.word	0x40020458
 800acf4:	40020470 	.word	0x40020470
 800acf8:	40020488 	.word	0x40020488
 800acfc:	400204a0 	.word	0x400204a0
 800ad00:	400204b8 	.word	0x400204b8
 800ad04:	58025408 	.word	0x58025408
 800ad08:	5802541c 	.word	0x5802541c
 800ad0c:	58025430 	.word	0x58025430
 800ad10:	58025444 	.word	0x58025444
 800ad14:	58025458 	.word	0x58025458
 800ad18:	5802546c 	.word	0x5802546c
 800ad1c:	58025480 	.word	0x58025480
 800ad20:	58025494 	.word	0x58025494

0800ad24 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800ad24:	b580      	push	{r7, lr}
 800ad26:	b086      	sub	sp, #24
 800ad28:	af00      	add	r7, sp, #0
 800ad2a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 800ad2c:	f7fd fcd0 	bl	80086d0 <HAL_GetTick>
 800ad30:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d101      	bne.n	800ad3c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 800ad38:	2301      	movs	r3, #1
 800ad3a:	e2dc      	b.n	800b2f6 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800ad42:	b2db      	uxtb	r3, r3
 800ad44:	2b02      	cmp	r3, #2
 800ad46:	d008      	beq.n	800ad5a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	2280      	movs	r2, #128	@ 0x80
 800ad4c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	2200      	movs	r2, #0
 800ad52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800ad56:	2301      	movs	r3, #1
 800ad58:	e2cd      	b.n	800b2f6 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	4a76      	ldr	r2, [pc, #472]	@ (800af38 <HAL_DMA_Abort+0x214>)
 800ad60:	4293      	cmp	r3, r2
 800ad62:	d04a      	beq.n	800adfa <HAL_DMA_Abort+0xd6>
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	4a74      	ldr	r2, [pc, #464]	@ (800af3c <HAL_DMA_Abort+0x218>)
 800ad6a:	4293      	cmp	r3, r2
 800ad6c:	d045      	beq.n	800adfa <HAL_DMA_Abort+0xd6>
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	4a73      	ldr	r2, [pc, #460]	@ (800af40 <HAL_DMA_Abort+0x21c>)
 800ad74:	4293      	cmp	r3, r2
 800ad76:	d040      	beq.n	800adfa <HAL_DMA_Abort+0xd6>
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	4a71      	ldr	r2, [pc, #452]	@ (800af44 <HAL_DMA_Abort+0x220>)
 800ad7e:	4293      	cmp	r3, r2
 800ad80:	d03b      	beq.n	800adfa <HAL_DMA_Abort+0xd6>
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	4a70      	ldr	r2, [pc, #448]	@ (800af48 <HAL_DMA_Abort+0x224>)
 800ad88:	4293      	cmp	r3, r2
 800ad8a:	d036      	beq.n	800adfa <HAL_DMA_Abort+0xd6>
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	4a6e      	ldr	r2, [pc, #440]	@ (800af4c <HAL_DMA_Abort+0x228>)
 800ad92:	4293      	cmp	r3, r2
 800ad94:	d031      	beq.n	800adfa <HAL_DMA_Abort+0xd6>
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	4a6d      	ldr	r2, [pc, #436]	@ (800af50 <HAL_DMA_Abort+0x22c>)
 800ad9c:	4293      	cmp	r3, r2
 800ad9e:	d02c      	beq.n	800adfa <HAL_DMA_Abort+0xd6>
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	4a6b      	ldr	r2, [pc, #428]	@ (800af54 <HAL_DMA_Abort+0x230>)
 800ada6:	4293      	cmp	r3, r2
 800ada8:	d027      	beq.n	800adfa <HAL_DMA_Abort+0xd6>
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	4a6a      	ldr	r2, [pc, #424]	@ (800af58 <HAL_DMA_Abort+0x234>)
 800adb0:	4293      	cmp	r3, r2
 800adb2:	d022      	beq.n	800adfa <HAL_DMA_Abort+0xd6>
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	4a68      	ldr	r2, [pc, #416]	@ (800af5c <HAL_DMA_Abort+0x238>)
 800adba:	4293      	cmp	r3, r2
 800adbc:	d01d      	beq.n	800adfa <HAL_DMA_Abort+0xd6>
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	4a67      	ldr	r2, [pc, #412]	@ (800af60 <HAL_DMA_Abort+0x23c>)
 800adc4:	4293      	cmp	r3, r2
 800adc6:	d018      	beq.n	800adfa <HAL_DMA_Abort+0xd6>
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	4a65      	ldr	r2, [pc, #404]	@ (800af64 <HAL_DMA_Abort+0x240>)
 800adce:	4293      	cmp	r3, r2
 800add0:	d013      	beq.n	800adfa <HAL_DMA_Abort+0xd6>
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	4a64      	ldr	r2, [pc, #400]	@ (800af68 <HAL_DMA_Abort+0x244>)
 800add8:	4293      	cmp	r3, r2
 800adda:	d00e      	beq.n	800adfa <HAL_DMA_Abort+0xd6>
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	4a62      	ldr	r2, [pc, #392]	@ (800af6c <HAL_DMA_Abort+0x248>)
 800ade2:	4293      	cmp	r3, r2
 800ade4:	d009      	beq.n	800adfa <HAL_DMA_Abort+0xd6>
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	4a61      	ldr	r2, [pc, #388]	@ (800af70 <HAL_DMA_Abort+0x24c>)
 800adec:	4293      	cmp	r3, r2
 800adee:	d004      	beq.n	800adfa <HAL_DMA_Abort+0xd6>
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	4a5f      	ldr	r2, [pc, #380]	@ (800af74 <HAL_DMA_Abort+0x250>)
 800adf6:	4293      	cmp	r3, r2
 800adf8:	d101      	bne.n	800adfe <HAL_DMA_Abort+0xda>
 800adfa:	2301      	movs	r3, #1
 800adfc:	e000      	b.n	800ae00 <HAL_DMA_Abort+0xdc>
 800adfe:	2300      	movs	r3, #0
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d013      	beq.n	800ae2c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	681a      	ldr	r2, [r3, #0]
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	f022 021e 	bic.w	r2, r2, #30
 800ae12:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	695a      	ldr	r2, [r3, #20]
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800ae22:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	617b      	str	r3, [r7, #20]
 800ae2a:	e00a      	b.n	800ae42 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	681a      	ldr	r2, [r3, #0]
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	f022 020e 	bic.w	r2, r2, #14
 800ae3a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	4a3c      	ldr	r2, [pc, #240]	@ (800af38 <HAL_DMA_Abort+0x214>)
 800ae48:	4293      	cmp	r3, r2
 800ae4a:	d072      	beq.n	800af32 <HAL_DMA_Abort+0x20e>
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	4a3a      	ldr	r2, [pc, #232]	@ (800af3c <HAL_DMA_Abort+0x218>)
 800ae52:	4293      	cmp	r3, r2
 800ae54:	d06d      	beq.n	800af32 <HAL_DMA_Abort+0x20e>
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	4a39      	ldr	r2, [pc, #228]	@ (800af40 <HAL_DMA_Abort+0x21c>)
 800ae5c:	4293      	cmp	r3, r2
 800ae5e:	d068      	beq.n	800af32 <HAL_DMA_Abort+0x20e>
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	4a37      	ldr	r2, [pc, #220]	@ (800af44 <HAL_DMA_Abort+0x220>)
 800ae66:	4293      	cmp	r3, r2
 800ae68:	d063      	beq.n	800af32 <HAL_DMA_Abort+0x20e>
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	4a36      	ldr	r2, [pc, #216]	@ (800af48 <HAL_DMA_Abort+0x224>)
 800ae70:	4293      	cmp	r3, r2
 800ae72:	d05e      	beq.n	800af32 <HAL_DMA_Abort+0x20e>
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	4a34      	ldr	r2, [pc, #208]	@ (800af4c <HAL_DMA_Abort+0x228>)
 800ae7a:	4293      	cmp	r3, r2
 800ae7c:	d059      	beq.n	800af32 <HAL_DMA_Abort+0x20e>
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	4a33      	ldr	r2, [pc, #204]	@ (800af50 <HAL_DMA_Abort+0x22c>)
 800ae84:	4293      	cmp	r3, r2
 800ae86:	d054      	beq.n	800af32 <HAL_DMA_Abort+0x20e>
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	4a31      	ldr	r2, [pc, #196]	@ (800af54 <HAL_DMA_Abort+0x230>)
 800ae8e:	4293      	cmp	r3, r2
 800ae90:	d04f      	beq.n	800af32 <HAL_DMA_Abort+0x20e>
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	4a30      	ldr	r2, [pc, #192]	@ (800af58 <HAL_DMA_Abort+0x234>)
 800ae98:	4293      	cmp	r3, r2
 800ae9a:	d04a      	beq.n	800af32 <HAL_DMA_Abort+0x20e>
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	4a2e      	ldr	r2, [pc, #184]	@ (800af5c <HAL_DMA_Abort+0x238>)
 800aea2:	4293      	cmp	r3, r2
 800aea4:	d045      	beq.n	800af32 <HAL_DMA_Abort+0x20e>
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	4a2d      	ldr	r2, [pc, #180]	@ (800af60 <HAL_DMA_Abort+0x23c>)
 800aeac:	4293      	cmp	r3, r2
 800aeae:	d040      	beq.n	800af32 <HAL_DMA_Abort+0x20e>
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	4a2b      	ldr	r2, [pc, #172]	@ (800af64 <HAL_DMA_Abort+0x240>)
 800aeb6:	4293      	cmp	r3, r2
 800aeb8:	d03b      	beq.n	800af32 <HAL_DMA_Abort+0x20e>
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	4a2a      	ldr	r2, [pc, #168]	@ (800af68 <HAL_DMA_Abort+0x244>)
 800aec0:	4293      	cmp	r3, r2
 800aec2:	d036      	beq.n	800af32 <HAL_DMA_Abort+0x20e>
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	4a28      	ldr	r2, [pc, #160]	@ (800af6c <HAL_DMA_Abort+0x248>)
 800aeca:	4293      	cmp	r3, r2
 800aecc:	d031      	beq.n	800af32 <HAL_DMA_Abort+0x20e>
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	4a27      	ldr	r2, [pc, #156]	@ (800af70 <HAL_DMA_Abort+0x24c>)
 800aed4:	4293      	cmp	r3, r2
 800aed6:	d02c      	beq.n	800af32 <HAL_DMA_Abort+0x20e>
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	4a25      	ldr	r2, [pc, #148]	@ (800af74 <HAL_DMA_Abort+0x250>)
 800aede:	4293      	cmp	r3, r2
 800aee0:	d027      	beq.n	800af32 <HAL_DMA_Abort+0x20e>
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	4a24      	ldr	r2, [pc, #144]	@ (800af78 <HAL_DMA_Abort+0x254>)
 800aee8:	4293      	cmp	r3, r2
 800aeea:	d022      	beq.n	800af32 <HAL_DMA_Abort+0x20e>
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	4a22      	ldr	r2, [pc, #136]	@ (800af7c <HAL_DMA_Abort+0x258>)
 800aef2:	4293      	cmp	r3, r2
 800aef4:	d01d      	beq.n	800af32 <HAL_DMA_Abort+0x20e>
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	4a21      	ldr	r2, [pc, #132]	@ (800af80 <HAL_DMA_Abort+0x25c>)
 800aefc:	4293      	cmp	r3, r2
 800aefe:	d018      	beq.n	800af32 <HAL_DMA_Abort+0x20e>
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	4a1f      	ldr	r2, [pc, #124]	@ (800af84 <HAL_DMA_Abort+0x260>)
 800af06:	4293      	cmp	r3, r2
 800af08:	d013      	beq.n	800af32 <HAL_DMA_Abort+0x20e>
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	4a1e      	ldr	r2, [pc, #120]	@ (800af88 <HAL_DMA_Abort+0x264>)
 800af10:	4293      	cmp	r3, r2
 800af12:	d00e      	beq.n	800af32 <HAL_DMA_Abort+0x20e>
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	4a1c      	ldr	r2, [pc, #112]	@ (800af8c <HAL_DMA_Abort+0x268>)
 800af1a:	4293      	cmp	r3, r2
 800af1c:	d009      	beq.n	800af32 <HAL_DMA_Abort+0x20e>
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	4a1b      	ldr	r2, [pc, #108]	@ (800af90 <HAL_DMA_Abort+0x26c>)
 800af24:	4293      	cmp	r3, r2
 800af26:	d004      	beq.n	800af32 <HAL_DMA_Abort+0x20e>
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	4a19      	ldr	r2, [pc, #100]	@ (800af94 <HAL_DMA_Abort+0x270>)
 800af2e:	4293      	cmp	r3, r2
 800af30:	d132      	bne.n	800af98 <HAL_DMA_Abort+0x274>
 800af32:	2301      	movs	r3, #1
 800af34:	e031      	b.n	800af9a <HAL_DMA_Abort+0x276>
 800af36:	bf00      	nop
 800af38:	40020010 	.word	0x40020010
 800af3c:	40020028 	.word	0x40020028
 800af40:	40020040 	.word	0x40020040
 800af44:	40020058 	.word	0x40020058
 800af48:	40020070 	.word	0x40020070
 800af4c:	40020088 	.word	0x40020088
 800af50:	400200a0 	.word	0x400200a0
 800af54:	400200b8 	.word	0x400200b8
 800af58:	40020410 	.word	0x40020410
 800af5c:	40020428 	.word	0x40020428
 800af60:	40020440 	.word	0x40020440
 800af64:	40020458 	.word	0x40020458
 800af68:	40020470 	.word	0x40020470
 800af6c:	40020488 	.word	0x40020488
 800af70:	400204a0 	.word	0x400204a0
 800af74:	400204b8 	.word	0x400204b8
 800af78:	58025408 	.word	0x58025408
 800af7c:	5802541c 	.word	0x5802541c
 800af80:	58025430 	.word	0x58025430
 800af84:	58025444 	.word	0x58025444
 800af88:	58025458 	.word	0x58025458
 800af8c:	5802546c 	.word	0x5802546c
 800af90:	58025480 	.word	0x58025480
 800af94:	58025494 	.word	0x58025494
 800af98:	2300      	movs	r3, #0
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d007      	beq.n	800afae <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800afa2:	681a      	ldr	r2, [r3, #0]
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800afa8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800afac:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	4a6d      	ldr	r2, [pc, #436]	@ (800b168 <HAL_DMA_Abort+0x444>)
 800afb4:	4293      	cmp	r3, r2
 800afb6:	d04a      	beq.n	800b04e <HAL_DMA_Abort+0x32a>
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	4a6b      	ldr	r2, [pc, #428]	@ (800b16c <HAL_DMA_Abort+0x448>)
 800afbe:	4293      	cmp	r3, r2
 800afc0:	d045      	beq.n	800b04e <HAL_DMA_Abort+0x32a>
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	4a6a      	ldr	r2, [pc, #424]	@ (800b170 <HAL_DMA_Abort+0x44c>)
 800afc8:	4293      	cmp	r3, r2
 800afca:	d040      	beq.n	800b04e <HAL_DMA_Abort+0x32a>
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	4a68      	ldr	r2, [pc, #416]	@ (800b174 <HAL_DMA_Abort+0x450>)
 800afd2:	4293      	cmp	r3, r2
 800afd4:	d03b      	beq.n	800b04e <HAL_DMA_Abort+0x32a>
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	4a67      	ldr	r2, [pc, #412]	@ (800b178 <HAL_DMA_Abort+0x454>)
 800afdc:	4293      	cmp	r3, r2
 800afde:	d036      	beq.n	800b04e <HAL_DMA_Abort+0x32a>
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	4a65      	ldr	r2, [pc, #404]	@ (800b17c <HAL_DMA_Abort+0x458>)
 800afe6:	4293      	cmp	r3, r2
 800afe8:	d031      	beq.n	800b04e <HAL_DMA_Abort+0x32a>
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	4a64      	ldr	r2, [pc, #400]	@ (800b180 <HAL_DMA_Abort+0x45c>)
 800aff0:	4293      	cmp	r3, r2
 800aff2:	d02c      	beq.n	800b04e <HAL_DMA_Abort+0x32a>
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	4a62      	ldr	r2, [pc, #392]	@ (800b184 <HAL_DMA_Abort+0x460>)
 800affa:	4293      	cmp	r3, r2
 800affc:	d027      	beq.n	800b04e <HAL_DMA_Abort+0x32a>
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	4a61      	ldr	r2, [pc, #388]	@ (800b188 <HAL_DMA_Abort+0x464>)
 800b004:	4293      	cmp	r3, r2
 800b006:	d022      	beq.n	800b04e <HAL_DMA_Abort+0x32a>
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	4a5f      	ldr	r2, [pc, #380]	@ (800b18c <HAL_DMA_Abort+0x468>)
 800b00e:	4293      	cmp	r3, r2
 800b010:	d01d      	beq.n	800b04e <HAL_DMA_Abort+0x32a>
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	4a5e      	ldr	r2, [pc, #376]	@ (800b190 <HAL_DMA_Abort+0x46c>)
 800b018:	4293      	cmp	r3, r2
 800b01a:	d018      	beq.n	800b04e <HAL_DMA_Abort+0x32a>
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	4a5c      	ldr	r2, [pc, #368]	@ (800b194 <HAL_DMA_Abort+0x470>)
 800b022:	4293      	cmp	r3, r2
 800b024:	d013      	beq.n	800b04e <HAL_DMA_Abort+0x32a>
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	4a5b      	ldr	r2, [pc, #364]	@ (800b198 <HAL_DMA_Abort+0x474>)
 800b02c:	4293      	cmp	r3, r2
 800b02e:	d00e      	beq.n	800b04e <HAL_DMA_Abort+0x32a>
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	4a59      	ldr	r2, [pc, #356]	@ (800b19c <HAL_DMA_Abort+0x478>)
 800b036:	4293      	cmp	r3, r2
 800b038:	d009      	beq.n	800b04e <HAL_DMA_Abort+0x32a>
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	4a58      	ldr	r2, [pc, #352]	@ (800b1a0 <HAL_DMA_Abort+0x47c>)
 800b040:	4293      	cmp	r3, r2
 800b042:	d004      	beq.n	800b04e <HAL_DMA_Abort+0x32a>
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	4a56      	ldr	r2, [pc, #344]	@ (800b1a4 <HAL_DMA_Abort+0x480>)
 800b04a:	4293      	cmp	r3, r2
 800b04c:	d108      	bne.n	800b060 <HAL_DMA_Abort+0x33c>
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	681a      	ldr	r2, [r3, #0]
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	f022 0201 	bic.w	r2, r2, #1
 800b05c:	601a      	str	r2, [r3, #0]
 800b05e:	e007      	b.n	800b070 <HAL_DMA_Abort+0x34c>
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	681a      	ldr	r2, [r3, #0]
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	f022 0201 	bic.w	r2, r2, #1
 800b06e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800b070:	e013      	b.n	800b09a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800b072:	f7fd fb2d 	bl	80086d0 <HAL_GetTick>
 800b076:	4602      	mov	r2, r0
 800b078:	693b      	ldr	r3, [r7, #16]
 800b07a:	1ad3      	subs	r3, r2, r3
 800b07c:	2b05      	cmp	r3, #5
 800b07e:	d90c      	bls.n	800b09a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	2220      	movs	r2, #32
 800b084:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	2203      	movs	r2, #3
 800b08a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	2200      	movs	r2, #0
 800b092:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 800b096:	2301      	movs	r3, #1
 800b098:	e12d      	b.n	800b2f6 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800b09a:	697b      	ldr	r3, [r7, #20]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	f003 0301 	and.w	r3, r3, #1
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d1e5      	bne.n	800b072 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	4a2f      	ldr	r2, [pc, #188]	@ (800b168 <HAL_DMA_Abort+0x444>)
 800b0ac:	4293      	cmp	r3, r2
 800b0ae:	d04a      	beq.n	800b146 <HAL_DMA_Abort+0x422>
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	4a2d      	ldr	r2, [pc, #180]	@ (800b16c <HAL_DMA_Abort+0x448>)
 800b0b6:	4293      	cmp	r3, r2
 800b0b8:	d045      	beq.n	800b146 <HAL_DMA_Abort+0x422>
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	4a2c      	ldr	r2, [pc, #176]	@ (800b170 <HAL_DMA_Abort+0x44c>)
 800b0c0:	4293      	cmp	r3, r2
 800b0c2:	d040      	beq.n	800b146 <HAL_DMA_Abort+0x422>
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	4a2a      	ldr	r2, [pc, #168]	@ (800b174 <HAL_DMA_Abort+0x450>)
 800b0ca:	4293      	cmp	r3, r2
 800b0cc:	d03b      	beq.n	800b146 <HAL_DMA_Abort+0x422>
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	4a29      	ldr	r2, [pc, #164]	@ (800b178 <HAL_DMA_Abort+0x454>)
 800b0d4:	4293      	cmp	r3, r2
 800b0d6:	d036      	beq.n	800b146 <HAL_DMA_Abort+0x422>
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	4a27      	ldr	r2, [pc, #156]	@ (800b17c <HAL_DMA_Abort+0x458>)
 800b0de:	4293      	cmp	r3, r2
 800b0e0:	d031      	beq.n	800b146 <HAL_DMA_Abort+0x422>
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	4a26      	ldr	r2, [pc, #152]	@ (800b180 <HAL_DMA_Abort+0x45c>)
 800b0e8:	4293      	cmp	r3, r2
 800b0ea:	d02c      	beq.n	800b146 <HAL_DMA_Abort+0x422>
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	4a24      	ldr	r2, [pc, #144]	@ (800b184 <HAL_DMA_Abort+0x460>)
 800b0f2:	4293      	cmp	r3, r2
 800b0f4:	d027      	beq.n	800b146 <HAL_DMA_Abort+0x422>
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	4a23      	ldr	r2, [pc, #140]	@ (800b188 <HAL_DMA_Abort+0x464>)
 800b0fc:	4293      	cmp	r3, r2
 800b0fe:	d022      	beq.n	800b146 <HAL_DMA_Abort+0x422>
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	4a21      	ldr	r2, [pc, #132]	@ (800b18c <HAL_DMA_Abort+0x468>)
 800b106:	4293      	cmp	r3, r2
 800b108:	d01d      	beq.n	800b146 <HAL_DMA_Abort+0x422>
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	4a20      	ldr	r2, [pc, #128]	@ (800b190 <HAL_DMA_Abort+0x46c>)
 800b110:	4293      	cmp	r3, r2
 800b112:	d018      	beq.n	800b146 <HAL_DMA_Abort+0x422>
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	4a1e      	ldr	r2, [pc, #120]	@ (800b194 <HAL_DMA_Abort+0x470>)
 800b11a:	4293      	cmp	r3, r2
 800b11c:	d013      	beq.n	800b146 <HAL_DMA_Abort+0x422>
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	4a1d      	ldr	r2, [pc, #116]	@ (800b198 <HAL_DMA_Abort+0x474>)
 800b124:	4293      	cmp	r3, r2
 800b126:	d00e      	beq.n	800b146 <HAL_DMA_Abort+0x422>
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	4a1b      	ldr	r2, [pc, #108]	@ (800b19c <HAL_DMA_Abort+0x478>)
 800b12e:	4293      	cmp	r3, r2
 800b130:	d009      	beq.n	800b146 <HAL_DMA_Abort+0x422>
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	4a1a      	ldr	r2, [pc, #104]	@ (800b1a0 <HAL_DMA_Abort+0x47c>)
 800b138:	4293      	cmp	r3, r2
 800b13a:	d004      	beq.n	800b146 <HAL_DMA_Abort+0x422>
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	4a18      	ldr	r2, [pc, #96]	@ (800b1a4 <HAL_DMA_Abort+0x480>)
 800b142:	4293      	cmp	r3, r2
 800b144:	d101      	bne.n	800b14a <HAL_DMA_Abort+0x426>
 800b146:	2301      	movs	r3, #1
 800b148:	e000      	b.n	800b14c <HAL_DMA_Abort+0x428>
 800b14a:	2300      	movs	r3, #0
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d02b      	beq.n	800b1a8 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b154:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b15a:	f003 031f 	and.w	r3, r3, #31
 800b15e:	223f      	movs	r2, #63	@ 0x3f
 800b160:	409a      	lsls	r2, r3
 800b162:	68bb      	ldr	r3, [r7, #8]
 800b164:	609a      	str	r2, [r3, #8]
 800b166:	e02a      	b.n	800b1be <HAL_DMA_Abort+0x49a>
 800b168:	40020010 	.word	0x40020010
 800b16c:	40020028 	.word	0x40020028
 800b170:	40020040 	.word	0x40020040
 800b174:	40020058 	.word	0x40020058
 800b178:	40020070 	.word	0x40020070
 800b17c:	40020088 	.word	0x40020088
 800b180:	400200a0 	.word	0x400200a0
 800b184:	400200b8 	.word	0x400200b8
 800b188:	40020410 	.word	0x40020410
 800b18c:	40020428 	.word	0x40020428
 800b190:	40020440 	.word	0x40020440
 800b194:	40020458 	.word	0x40020458
 800b198:	40020470 	.word	0x40020470
 800b19c:	40020488 	.word	0x40020488
 800b1a0:	400204a0 	.word	0x400204a0
 800b1a4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b1ac:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b1b2:	f003 031f 	and.w	r3, r3, #31
 800b1b6:	2201      	movs	r2, #1
 800b1b8:	409a      	lsls	r2, r3
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	4a4f      	ldr	r2, [pc, #316]	@ (800b300 <HAL_DMA_Abort+0x5dc>)
 800b1c4:	4293      	cmp	r3, r2
 800b1c6:	d072      	beq.n	800b2ae <HAL_DMA_Abort+0x58a>
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	4a4d      	ldr	r2, [pc, #308]	@ (800b304 <HAL_DMA_Abort+0x5e0>)
 800b1ce:	4293      	cmp	r3, r2
 800b1d0:	d06d      	beq.n	800b2ae <HAL_DMA_Abort+0x58a>
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	4a4c      	ldr	r2, [pc, #304]	@ (800b308 <HAL_DMA_Abort+0x5e4>)
 800b1d8:	4293      	cmp	r3, r2
 800b1da:	d068      	beq.n	800b2ae <HAL_DMA_Abort+0x58a>
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	681b      	ldr	r3, [r3, #0]
 800b1e0:	4a4a      	ldr	r2, [pc, #296]	@ (800b30c <HAL_DMA_Abort+0x5e8>)
 800b1e2:	4293      	cmp	r3, r2
 800b1e4:	d063      	beq.n	800b2ae <HAL_DMA_Abort+0x58a>
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	4a49      	ldr	r2, [pc, #292]	@ (800b310 <HAL_DMA_Abort+0x5ec>)
 800b1ec:	4293      	cmp	r3, r2
 800b1ee:	d05e      	beq.n	800b2ae <HAL_DMA_Abort+0x58a>
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	4a47      	ldr	r2, [pc, #284]	@ (800b314 <HAL_DMA_Abort+0x5f0>)
 800b1f6:	4293      	cmp	r3, r2
 800b1f8:	d059      	beq.n	800b2ae <HAL_DMA_Abort+0x58a>
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	4a46      	ldr	r2, [pc, #280]	@ (800b318 <HAL_DMA_Abort+0x5f4>)
 800b200:	4293      	cmp	r3, r2
 800b202:	d054      	beq.n	800b2ae <HAL_DMA_Abort+0x58a>
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	4a44      	ldr	r2, [pc, #272]	@ (800b31c <HAL_DMA_Abort+0x5f8>)
 800b20a:	4293      	cmp	r3, r2
 800b20c:	d04f      	beq.n	800b2ae <HAL_DMA_Abort+0x58a>
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	4a43      	ldr	r2, [pc, #268]	@ (800b320 <HAL_DMA_Abort+0x5fc>)
 800b214:	4293      	cmp	r3, r2
 800b216:	d04a      	beq.n	800b2ae <HAL_DMA_Abort+0x58a>
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	4a41      	ldr	r2, [pc, #260]	@ (800b324 <HAL_DMA_Abort+0x600>)
 800b21e:	4293      	cmp	r3, r2
 800b220:	d045      	beq.n	800b2ae <HAL_DMA_Abort+0x58a>
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	4a40      	ldr	r2, [pc, #256]	@ (800b328 <HAL_DMA_Abort+0x604>)
 800b228:	4293      	cmp	r3, r2
 800b22a:	d040      	beq.n	800b2ae <HAL_DMA_Abort+0x58a>
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	4a3e      	ldr	r2, [pc, #248]	@ (800b32c <HAL_DMA_Abort+0x608>)
 800b232:	4293      	cmp	r3, r2
 800b234:	d03b      	beq.n	800b2ae <HAL_DMA_Abort+0x58a>
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	4a3d      	ldr	r2, [pc, #244]	@ (800b330 <HAL_DMA_Abort+0x60c>)
 800b23c:	4293      	cmp	r3, r2
 800b23e:	d036      	beq.n	800b2ae <HAL_DMA_Abort+0x58a>
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	4a3b      	ldr	r2, [pc, #236]	@ (800b334 <HAL_DMA_Abort+0x610>)
 800b246:	4293      	cmp	r3, r2
 800b248:	d031      	beq.n	800b2ae <HAL_DMA_Abort+0x58a>
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	4a3a      	ldr	r2, [pc, #232]	@ (800b338 <HAL_DMA_Abort+0x614>)
 800b250:	4293      	cmp	r3, r2
 800b252:	d02c      	beq.n	800b2ae <HAL_DMA_Abort+0x58a>
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	4a38      	ldr	r2, [pc, #224]	@ (800b33c <HAL_DMA_Abort+0x618>)
 800b25a:	4293      	cmp	r3, r2
 800b25c:	d027      	beq.n	800b2ae <HAL_DMA_Abort+0x58a>
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	4a37      	ldr	r2, [pc, #220]	@ (800b340 <HAL_DMA_Abort+0x61c>)
 800b264:	4293      	cmp	r3, r2
 800b266:	d022      	beq.n	800b2ae <HAL_DMA_Abort+0x58a>
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	4a35      	ldr	r2, [pc, #212]	@ (800b344 <HAL_DMA_Abort+0x620>)
 800b26e:	4293      	cmp	r3, r2
 800b270:	d01d      	beq.n	800b2ae <HAL_DMA_Abort+0x58a>
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	4a34      	ldr	r2, [pc, #208]	@ (800b348 <HAL_DMA_Abort+0x624>)
 800b278:	4293      	cmp	r3, r2
 800b27a:	d018      	beq.n	800b2ae <HAL_DMA_Abort+0x58a>
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	4a32      	ldr	r2, [pc, #200]	@ (800b34c <HAL_DMA_Abort+0x628>)
 800b282:	4293      	cmp	r3, r2
 800b284:	d013      	beq.n	800b2ae <HAL_DMA_Abort+0x58a>
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	4a31      	ldr	r2, [pc, #196]	@ (800b350 <HAL_DMA_Abort+0x62c>)
 800b28c:	4293      	cmp	r3, r2
 800b28e:	d00e      	beq.n	800b2ae <HAL_DMA_Abort+0x58a>
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	4a2f      	ldr	r2, [pc, #188]	@ (800b354 <HAL_DMA_Abort+0x630>)
 800b296:	4293      	cmp	r3, r2
 800b298:	d009      	beq.n	800b2ae <HAL_DMA_Abort+0x58a>
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	4a2e      	ldr	r2, [pc, #184]	@ (800b358 <HAL_DMA_Abort+0x634>)
 800b2a0:	4293      	cmp	r3, r2
 800b2a2:	d004      	beq.n	800b2ae <HAL_DMA_Abort+0x58a>
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	4a2c      	ldr	r2, [pc, #176]	@ (800b35c <HAL_DMA_Abort+0x638>)
 800b2aa:	4293      	cmp	r3, r2
 800b2ac:	d101      	bne.n	800b2b2 <HAL_DMA_Abort+0x58e>
 800b2ae:	2301      	movs	r3, #1
 800b2b0:	e000      	b.n	800b2b4 <HAL_DMA_Abort+0x590>
 800b2b2:	2300      	movs	r3, #0
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d015      	beq.n	800b2e4 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b2bc:	687a      	ldr	r2, [r7, #4]
 800b2be:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800b2c0:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d00c      	beq.n	800b2e4 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b2ce:	681a      	ldr	r2, [r3, #0]
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b2d4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b2d8:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b2de:	687a      	ldr	r2, [r7, #4]
 800b2e0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800b2e2:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	2201      	movs	r2, #1
 800b2e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	2200      	movs	r2, #0
 800b2f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 800b2f4:	2300      	movs	r3, #0
}
 800b2f6:	4618      	mov	r0, r3
 800b2f8:	3718      	adds	r7, #24
 800b2fa:	46bd      	mov	sp, r7
 800b2fc:	bd80      	pop	{r7, pc}
 800b2fe:	bf00      	nop
 800b300:	40020010 	.word	0x40020010
 800b304:	40020028 	.word	0x40020028
 800b308:	40020040 	.word	0x40020040
 800b30c:	40020058 	.word	0x40020058
 800b310:	40020070 	.word	0x40020070
 800b314:	40020088 	.word	0x40020088
 800b318:	400200a0 	.word	0x400200a0
 800b31c:	400200b8 	.word	0x400200b8
 800b320:	40020410 	.word	0x40020410
 800b324:	40020428 	.word	0x40020428
 800b328:	40020440 	.word	0x40020440
 800b32c:	40020458 	.word	0x40020458
 800b330:	40020470 	.word	0x40020470
 800b334:	40020488 	.word	0x40020488
 800b338:	400204a0 	.word	0x400204a0
 800b33c:	400204b8 	.word	0x400204b8
 800b340:	58025408 	.word	0x58025408
 800b344:	5802541c 	.word	0x5802541c
 800b348:	58025430 	.word	0x58025430
 800b34c:	58025444 	.word	0x58025444
 800b350:	58025458 	.word	0x58025458
 800b354:	5802546c 	.word	0x5802546c
 800b358:	58025480 	.word	0x58025480
 800b35c:	58025494 	.word	0x58025494

0800b360 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800b360:	b580      	push	{r7, lr}
 800b362:	b084      	sub	sp, #16
 800b364:	af00      	add	r7, sp, #0
 800b366:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d101      	bne.n	800b372 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800b36e:	2301      	movs	r3, #1
 800b370:	e237      	b.n	800b7e2 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800b378:	b2db      	uxtb	r3, r3
 800b37a:	2b02      	cmp	r3, #2
 800b37c:	d004      	beq.n	800b388 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	2280      	movs	r2, #128	@ 0x80
 800b382:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800b384:	2301      	movs	r3, #1
 800b386:	e22c      	b.n	800b7e2 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	4a5c      	ldr	r2, [pc, #368]	@ (800b500 <HAL_DMA_Abort_IT+0x1a0>)
 800b38e:	4293      	cmp	r3, r2
 800b390:	d04a      	beq.n	800b428 <HAL_DMA_Abort_IT+0xc8>
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	4a5b      	ldr	r2, [pc, #364]	@ (800b504 <HAL_DMA_Abort_IT+0x1a4>)
 800b398:	4293      	cmp	r3, r2
 800b39a:	d045      	beq.n	800b428 <HAL_DMA_Abort_IT+0xc8>
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	4a59      	ldr	r2, [pc, #356]	@ (800b508 <HAL_DMA_Abort_IT+0x1a8>)
 800b3a2:	4293      	cmp	r3, r2
 800b3a4:	d040      	beq.n	800b428 <HAL_DMA_Abort_IT+0xc8>
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	4a58      	ldr	r2, [pc, #352]	@ (800b50c <HAL_DMA_Abort_IT+0x1ac>)
 800b3ac:	4293      	cmp	r3, r2
 800b3ae:	d03b      	beq.n	800b428 <HAL_DMA_Abort_IT+0xc8>
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	4a56      	ldr	r2, [pc, #344]	@ (800b510 <HAL_DMA_Abort_IT+0x1b0>)
 800b3b6:	4293      	cmp	r3, r2
 800b3b8:	d036      	beq.n	800b428 <HAL_DMA_Abort_IT+0xc8>
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	4a55      	ldr	r2, [pc, #340]	@ (800b514 <HAL_DMA_Abort_IT+0x1b4>)
 800b3c0:	4293      	cmp	r3, r2
 800b3c2:	d031      	beq.n	800b428 <HAL_DMA_Abort_IT+0xc8>
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	4a53      	ldr	r2, [pc, #332]	@ (800b518 <HAL_DMA_Abort_IT+0x1b8>)
 800b3ca:	4293      	cmp	r3, r2
 800b3cc:	d02c      	beq.n	800b428 <HAL_DMA_Abort_IT+0xc8>
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	4a52      	ldr	r2, [pc, #328]	@ (800b51c <HAL_DMA_Abort_IT+0x1bc>)
 800b3d4:	4293      	cmp	r3, r2
 800b3d6:	d027      	beq.n	800b428 <HAL_DMA_Abort_IT+0xc8>
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	4a50      	ldr	r2, [pc, #320]	@ (800b520 <HAL_DMA_Abort_IT+0x1c0>)
 800b3de:	4293      	cmp	r3, r2
 800b3e0:	d022      	beq.n	800b428 <HAL_DMA_Abort_IT+0xc8>
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	4a4f      	ldr	r2, [pc, #316]	@ (800b524 <HAL_DMA_Abort_IT+0x1c4>)
 800b3e8:	4293      	cmp	r3, r2
 800b3ea:	d01d      	beq.n	800b428 <HAL_DMA_Abort_IT+0xc8>
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	4a4d      	ldr	r2, [pc, #308]	@ (800b528 <HAL_DMA_Abort_IT+0x1c8>)
 800b3f2:	4293      	cmp	r3, r2
 800b3f4:	d018      	beq.n	800b428 <HAL_DMA_Abort_IT+0xc8>
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	4a4c      	ldr	r2, [pc, #304]	@ (800b52c <HAL_DMA_Abort_IT+0x1cc>)
 800b3fc:	4293      	cmp	r3, r2
 800b3fe:	d013      	beq.n	800b428 <HAL_DMA_Abort_IT+0xc8>
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	4a4a      	ldr	r2, [pc, #296]	@ (800b530 <HAL_DMA_Abort_IT+0x1d0>)
 800b406:	4293      	cmp	r3, r2
 800b408:	d00e      	beq.n	800b428 <HAL_DMA_Abort_IT+0xc8>
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	4a49      	ldr	r2, [pc, #292]	@ (800b534 <HAL_DMA_Abort_IT+0x1d4>)
 800b410:	4293      	cmp	r3, r2
 800b412:	d009      	beq.n	800b428 <HAL_DMA_Abort_IT+0xc8>
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	4a47      	ldr	r2, [pc, #284]	@ (800b538 <HAL_DMA_Abort_IT+0x1d8>)
 800b41a:	4293      	cmp	r3, r2
 800b41c:	d004      	beq.n	800b428 <HAL_DMA_Abort_IT+0xc8>
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	4a46      	ldr	r2, [pc, #280]	@ (800b53c <HAL_DMA_Abort_IT+0x1dc>)
 800b424:	4293      	cmp	r3, r2
 800b426:	d101      	bne.n	800b42c <HAL_DMA_Abort_IT+0xcc>
 800b428:	2301      	movs	r3, #1
 800b42a:	e000      	b.n	800b42e <HAL_DMA_Abort_IT+0xce>
 800b42c:	2300      	movs	r3, #0
 800b42e:	2b00      	cmp	r3, #0
 800b430:	f000 8086 	beq.w	800b540 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	2204      	movs	r2, #4
 800b438:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	4a2f      	ldr	r2, [pc, #188]	@ (800b500 <HAL_DMA_Abort_IT+0x1a0>)
 800b442:	4293      	cmp	r3, r2
 800b444:	d04a      	beq.n	800b4dc <HAL_DMA_Abort_IT+0x17c>
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	4a2e      	ldr	r2, [pc, #184]	@ (800b504 <HAL_DMA_Abort_IT+0x1a4>)
 800b44c:	4293      	cmp	r3, r2
 800b44e:	d045      	beq.n	800b4dc <HAL_DMA_Abort_IT+0x17c>
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	4a2c      	ldr	r2, [pc, #176]	@ (800b508 <HAL_DMA_Abort_IT+0x1a8>)
 800b456:	4293      	cmp	r3, r2
 800b458:	d040      	beq.n	800b4dc <HAL_DMA_Abort_IT+0x17c>
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	4a2b      	ldr	r2, [pc, #172]	@ (800b50c <HAL_DMA_Abort_IT+0x1ac>)
 800b460:	4293      	cmp	r3, r2
 800b462:	d03b      	beq.n	800b4dc <HAL_DMA_Abort_IT+0x17c>
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	4a29      	ldr	r2, [pc, #164]	@ (800b510 <HAL_DMA_Abort_IT+0x1b0>)
 800b46a:	4293      	cmp	r3, r2
 800b46c:	d036      	beq.n	800b4dc <HAL_DMA_Abort_IT+0x17c>
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	4a28      	ldr	r2, [pc, #160]	@ (800b514 <HAL_DMA_Abort_IT+0x1b4>)
 800b474:	4293      	cmp	r3, r2
 800b476:	d031      	beq.n	800b4dc <HAL_DMA_Abort_IT+0x17c>
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	4a26      	ldr	r2, [pc, #152]	@ (800b518 <HAL_DMA_Abort_IT+0x1b8>)
 800b47e:	4293      	cmp	r3, r2
 800b480:	d02c      	beq.n	800b4dc <HAL_DMA_Abort_IT+0x17c>
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	4a25      	ldr	r2, [pc, #148]	@ (800b51c <HAL_DMA_Abort_IT+0x1bc>)
 800b488:	4293      	cmp	r3, r2
 800b48a:	d027      	beq.n	800b4dc <HAL_DMA_Abort_IT+0x17c>
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	4a23      	ldr	r2, [pc, #140]	@ (800b520 <HAL_DMA_Abort_IT+0x1c0>)
 800b492:	4293      	cmp	r3, r2
 800b494:	d022      	beq.n	800b4dc <HAL_DMA_Abort_IT+0x17c>
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	4a22      	ldr	r2, [pc, #136]	@ (800b524 <HAL_DMA_Abort_IT+0x1c4>)
 800b49c:	4293      	cmp	r3, r2
 800b49e:	d01d      	beq.n	800b4dc <HAL_DMA_Abort_IT+0x17c>
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	4a20      	ldr	r2, [pc, #128]	@ (800b528 <HAL_DMA_Abort_IT+0x1c8>)
 800b4a6:	4293      	cmp	r3, r2
 800b4a8:	d018      	beq.n	800b4dc <HAL_DMA_Abort_IT+0x17c>
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	4a1f      	ldr	r2, [pc, #124]	@ (800b52c <HAL_DMA_Abort_IT+0x1cc>)
 800b4b0:	4293      	cmp	r3, r2
 800b4b2:	d013      	beq.n	800b4dc <HAL_DMA_Abort_IT+0x17c>
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	4a1d      	ldr	r2, [pc, #116]	@ (800b530 <HAL_DMA_Abort_IT+0x1d0>)
 800b4ba:	4293      	cmp	r3, r2
 800b4bc:	d00e      	beq.n	800b4dc <HAL_DMA_Abort_IT+0x17c>
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	4a1c      	ldr	r2, [pc, #112]	@ (800b534 <HAL_DMA_Abort_IT+0x1d4>)
 800b4c4:	4293      	cmp	r3, r2
 800b4c6:	d009      	beq.n	800b4dc <HAL_DMA_Abort_IT+0x17c>
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	4a1a      	ldr	r2, [pc, #104]	@ (800b538 <HAL_DMA_Abort_IT+0x1d8>)
 800b4ce:	4293      	cmp	r3, r2
 800b4d0:	d004      	beq.n	800b4dc <HAL_DMA_Abort_IT+0x17c>
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	4a19      	ldr	r2, [pc, #100]	@ (800b53c <HAL_DMA_Abort_IT+0x1dc>)
 800b4d8:	4293      	cmp	r3, r2
 800b4da:	d108      	bne.n	800b4ee <HAL_DMA_Abort_IT+0x18e>
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	681a      	ldr	r2, [r3, #0]
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	f022 0201 	bic.w	r2, r2, #1
 800b4ea:	601a      	str	r2, [r3, #0]
 800b4ec:	e178      	b.n	800b7e0 <HAL_DMA_Abort_IT+0x480>
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	681a      	ldr	r2, [r3, #0]
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	f022 0201 	bic.w	r2, r2, #1
 800b4fc:	601a      	str	r2, [r3, #0]
 800b4fe:	e16f      	b.n	800b7e0 <HAL_DMA_Abort_IT+0x480>
 800b500:	40020010 	.word	0x40020010
 800b504:	40020028 	.word	0x40020028
 800b508:	40020040 	.word	0x40020040
 800b50c:	40020058 	.word	0x40020058
 800b510:	40020070 	.word	0x40020070
 800b514:	40020088 	.word	0x40020088
 800b518:	400200a0 	.word	0x400200a0
 800b51c:	400200b8 	.word	0x400200b8
 800b520:	40020410 	.word	0x40020410
 800b524:	40020428 	.word	0x40020428
 800b528:	40020440 	.word	0x40020440
 800b52c:	40020458 	.word	0x40020458
 800b530:	40020470 	.word	0x40020470
 800b534:	40020488 	.word	0x40020488
 800b538:	400204a0 	.word	0x400204a0
 800b53c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	681a      	ldr	r2, [r3, #0]
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	f022 020e 	bic.w	r2, r2, #14
 800b54e:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	4a6c      	ldr	r2, [pc, #432]	@ (800b708 <HAL_DMA_Abort_IT+0x3a8>)
 800b556:	4293      	cmp	r3, r2
 800b558:	d04a      	beq.n	800b5f0 <HAL_DMA_Abort_IT+0x290>
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	4a6b      	ldr	r2, [pc, #428]	@ (800b70c <HAL_DMA_Abort_IT+0x3ac>)
 800b560:	4293      	cmp	r3, r2
 800b562:	d045      	beq.n	800b5f0 <HAL_DMA_Abort_IT+0x290>
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	4a69      	ldr	r2, [pc, #420]	@ (800b710 <HAL_DMA_Abort_IT+0x3b0>)
 800b56a:	4293      	cmp	r3, r2
 800b56c:	d040      	beq.n	800b5f0 <HAL_DMA_Abort_IT+0x290>
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	4a68      	ldr	r2, [pc, #416]	@ (800b714 <HAL_DMA_Abort_IT+0x3b4>)
 800b574:	4293      	cmp	r3, r2
 800b576:	d03b      	beq.n	800b5f0 <HAL_DMA_Abort_IT+0x290>
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	4a66      	ldr	r2, [pc, #408]	@ (800b718 <HAL_DMA_Abort_IT+0x3b8>)
 800b57e:	4293      	cmp	r3, r2
 800b580:	d036      	beq.n	800b5f0 <HAL_DMA_Abort_IT+0x290>
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	4a65      	ldr	r2, [pc, #404]	@ (800b71c <HAL_DMA_Abort_IT+0x3bc>)
 800b588:	4293      	cmp	r3, r2
 800b58a:	d031      	beq.n	800b5f0 <HAL_DMA_Abort_IT+0x290>
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	4a63      	ldr	r2, [pc, #396]	@ (800b720 <HAL_DMA_Abort_IT+0x3c0>)
 800b592:	4293      	cmp	r3, r2
 800b594:	d02c      	beq.n	800b5f0 <HAL_DMA_Abort_IT+0x290>
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	4a62      	ldr	r2, [pc, #392]	@ (800b724 <HAL_DMA_Abort_IT+0x3c4>)
 800b59c:	4293      	cmp	r3, r2
 800b59e:	d027      	beq.n	800b5f0 <HAL_DMA_Abort_IT+0x290>
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	4a60      	ldr	r2, [pc, #384]	@ (800b728 <HAL_DMA_Abort_IT+0x3c8>)
 800b5a6:	4293      	cmp	r3, r2
 800b5a8:	d022      	beq.n	800b5f0 <HAL_DMA_Abort_IT+0x290>
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	4a5f      	ldr	r2, [pc, #380]	@ (800b72c <HAL_DMA_Abort_IT+0x3cc>)
 800b5b0:	4293      	cmp	r3, r2
 800b5b2:	d01d      	beq.n	800b5f0 <HAL_DMA_Abort_IT+0x290>
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	4a5d      	ldr	r2, [pc, #372]	@ (800b730 <HAL_DMA_Abort_IT+0x3d0>)
 800b5ba:	4293      	cmp	r3, r2
 800b5bc:	d018      	beq.n	800b5f0 <HAL_DMA_Abort_IT+0x290>
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	4a5c      	ldr	r2, [pc, #368]	@ (800b734 <HAL_DMA_Abort_IT+0x3d4>)
 800b5c4:	4293      	cmp	r3, r2
 800b5c6:	d013      	beq.n	800b5f0 <HAL_DMA_Abort_IT+0x290>
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	4a5a      	ldr	r2, [pc, #360]	@ (800b738 <HAL_DMA_Abort_IT+0x3d8>)
 800b5ce:	4293      	cmp	r3, r2
 800b5d0:	d00e      	beq.n	800b5f0 <HAL_DMA_Abort_IT+0x290>
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	4a59      	ldr	r2, [pc, #356]	@ (800b73c <HAL_DMA_Abort_IT+0x3dc>)
 800b5d8:	4293      	cmp	r3, r2
 800b5da:	d009      	beq.n	800b5f0 <HAL_DMA_Abort_IT+0x290>
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	4a57      	ldr	r2, [pc, #348]	@ (800b740 <HAL_DMA_Abort_IT+0x3e0>)
 800b5e2:	4293      	cmp	r3, r2
 800b5e4:	d004      	beq.n	800b5f0 <HAL_DMA_Abort_IT+0x290>
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	4a56      	ldr	r2, [pc, #344]	@ (800b744 <HAL_DMA_Abort_IT+0x3e4>)
 800b5ec:	4293      	cmp	r3, r2
 800b5ee:	d108      	bne.n	800b602 <HAL_DMA_Abort_IT+0x2a2>
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	681a      	ldr	r2, [r3, #0]
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	f022 0201 	bic.w	r2, r2, #1
 800b5fe:	601a      	str	r2, [r3, #0]
 800b600:	e007      	b.n	800b612 <HAL_DMA_Abort_IT+0x2b2>
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	681a      	ldr	r2, [r3, #0]
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	f022 0201 	bic.w	r2, r2, #1
 800b610:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	4a3c      	ldr	r2, [pc, #240]	@ (800b708 <HAL_DMA_Abort_IT+0x3a8>)
 800b618:	4293      	cmp	r3, r2
 800b61a:	d072      	beq.n	800b702 <HAL_DMA_Abort_IT+0x3a2>
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	4a3a      	ldr	r2, [pc, #232]	@ (800b70c <HAL_DMA_Abort_IT+0x3ac>)
 800b622:	4293      	cmp	r3, r2
 800b624:	d06d      	beq.n	800b702 <HAL_DMA_Abort_IT+0x3a2>
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	4a39      	ldr	r2, [pc, #228]	@ (800b710 <HAL_DMA_Abort_IT+0x3b0>)
 800b62c:	4293      	cmp	r3, r2
 800b62e:	d068      	beq.n	800b702 <HAL_DMA_Abort_IT+0x3a2>
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	4a37      	ldr	r2, [pc, #220]	@ (800b714 <HAL_DMA_Abort_IT+0x3b4>)
 800b636:	4293      	cmp	r3, r2
 800b638:	d063      	beq.n	800b702 <HAL_DMA_Abort_IT+0x3a2>
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	4a36      	ldr	r2, [pc, #216]	@ (800b718 <HAL_DMA_Abort_IT+0x3b8>)
 800b640:	4293      	cmp	r3, r2
 800b642:	d05e      	beq.n	800b702 <HAL_DMA_Abort_IT+0x3a2>
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	4a34      	ldr	r2, [pc, #208]	@ (800b71c <HAL_DMA_Abort_IT+0x3bc>)
 800b64a:	4293      	cmp	r3, r2
 800b64c:	d059      	beq.n	800b702 <HAL_DMA_Abort_IT+0x3a2>
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	4a33      	ldr	r2, [pc, #204]	@ (800b720 <HAL_DMA_Abort_IT+0x3c0>)
 800b654:	4293      	cmp	r3, r2
 800b656:	d054      	beq.n	800b702 <HAL_DMA_Abort_IT+0x3a2>
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	4a31      	ldr	r2, [pc, #196]	@ (800b724 <HAL_DMA_Abort_IT+0x3c4>)
 800b65e:	4293      	cmp	r3, r2
 800b660:	d04f      	beq.n	800b702 <HAL_DMA_Abort_IT+0x3a2>
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	4a30      	ldr	r2, [pc, #192]	@ (800b728 <HAL_DMA_Abort_IT+0x3c8>)
 800b668:	4293      	cmp	r3, r2
 800b66a:	d04a      	beq.n	800b702 <HAL_DMA_Abort_IT+0x3a2>
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	4a2e      	ldr	r2, [pc, #184]	@ (800b72c <HAL_DMA_Abort_IT+0x3cc>)
 800b672:	4293      	cmp	r3, r2
 800b674:	d045      	beq.n	800b702 <HAL_DMA_Abort_IT+0x3a2>
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	4a2d      	ldr	r2, [pc, #180]	@ (800b730 <HAL_DMA_Abort_IT+0x3d0>)
 800b67c:	4293      	cmp	r3, r2
 800b67e:	d040      	beq.n	800b702 <HAL_DMA_Abort_IT+0x3a2>
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	4a2b      	ldr	r2, [pc, #172]	@ (800b734 <HAL_DMA_Abort_IT+0x3d4>)
 800b686:	4293      	cmp	r3, r2
 800b688:	d03b      	beq.n	800b702 <HAL_DMA_Abort_IT+0x3a2>
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	4a2a      	ldr	r2, [pc, #168]	@ (800b738 <HAL_DMA_Abort_IT+0x3d8>)
 800b690:	4293      	cmp	r3, r2
 800b692:	d036      	beq.n	800b702 <HAL_DMA_Abort_IT+0x3a2>
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	4a28      	ldr	r2, [pc, #160]	@ (800b73c <HAL_DMA_Abort_IT+0x3dc>)
 800b69a:	4293      	cmp	r3, r2
 800b69c:	d031      	beq.n	800b702 <HAL_DMA_Abort_IT+0x3a2>
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	4a27      	ldr	r2, [pc, #156]	@ (800b740 <HAL_DMA_Abort_IT+0x3e0>)
 800b6a4:	4293      	cmp	r3, r2
 800b6a6:	d02c      	beq.n	800b702 <HAL_DMA_Abort_IT+0x3a2>
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	4a25      	ldr	r2, [pc, #148]	@ (800b744 <HAL_DMA_Abort_IT+0x3e4>)
 800b6ae:	4293      	cmp	r3, r2
 800b6b0:	d027      	beq.n	800b702 <HAL_DMA_Abort_IT+0x3a2>
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	4a24      	ldr	r2, [pc, #144]	@ (800b748 <HAL_DMA_Abort_IT+0x3e8>)
 800b6b8:	4293      	cmp	r3, r2
 800b6ba:	d022      	beq.n	800b702 <HAL_DMA_Abort_IT+0x3a2>
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	4a22      	ldr	r2, [pc, #136]	@ (800b74c <HAL_DMA_Abort_IT+0x3ec>)
 800b6c2:	4293      	cmp	r3, r2
 800b6c4:	d01d      	beq.n	800b702 <HAL_DMA_Abort_IT+0x3a2>
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	4a21      	ldr	r2, [pc, #132]	@ (800b750 <HAL_DMA_Abort_IT+0x3f0>)
 800b6cc:	4293      	cmp	r3, r2
 800b6ce:	d018      	beq.n	800b702 <HAL_DMA_Abort_IT+0x3a2>
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	4a1f      	ldr	r2, [pc, #124]	@ (800b754 <HAL_DMA_Abort_IT+0x3f4>)
 800b6d6:	4293      	cmp	r3, r2
 800b6d8:	d013      	beq.n	800b702 <HAL_DMA_Abort_IT+0x3a2>
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	4a1e      	ldr	r2, [pc, #120]	@ (800b758 <HAL_DMA_Abort_IT+0x3f8>)
 800b6e0:	4293      	cmp	r3, r2
 800b6e2:	d00e      	beq.n	800b702 <HAL_DMA_Abort_IT+0x3a2>
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	4a1c      	ldr	r2, [pc, #112]	@ (800b75c <HAL_DMA_Abort_IT+0x3fc>)
 800b6ea:	4293      	cmp	r3, r2
 800b6ec:	d009      	beq.n	800b702 <HAL_DMA_Abort_IT+0x3a2>
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	4a1b      	ldr	r2, [pc, #108]	@ (800b760 <HAL_DMA_Abort_IT+0x400>)
 800b6f4:	4293      	cmp	r3, r2
 800b6f6:	d004      	beq.n	800b702 <HAL_DMA_Abort_IT+0x3a2>
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	4a19      	ldr	r2, [pc, #100]	@ (800b764 <HAL_DMA_Abort_IT+0x404>)
 800b6fe:	4293      	cmp	r3, r2
 800b700:	d132      	bne.n	800b768 <HAL_DMA_Abort_IT+0x408>
 800b702:	2301      	movs	r3, #1
 800b704:	e031      	b.n	800b76a <HAL_DMA_Abort_IT+0x40a>
 800b706:	bf00      	nop
 800b708:	40020010 	.word	0x40020010
 800b70c:	40020028 	.word	0x40020028
 800b710:	40020040 	.word	0x40020040
 800b714:	40020058 	.word	0x40020058
 800b718:	40020070 	.word	0x40020070
 800b71c:	40020088 	.word	0x40020088
 800b720:	400200a0 	.word	0x400200a0
 800b724:	400200b8 	.word	0x400200b8
 800b728:	40020410 	.word	0x40020410
 800b72c:	40020428 	.word	0x40020428
 800b730:	40020440 	.word	0x40020440
 800b734:	40020458 	.word	0x40020458
 800b738:	40020470 	.word	0x40020470
 800b73c:	40020488 	.word	0x40020488
 800b740:	400204a0 	.word	0x400204a0
 800b744:	400204b8 	.word	0x400204b8
 800b748:	58025408 	.word	0x58025408
 800b74c:	5802541c 	.word	0x5802541c
 800b750:	58025430 	.word	0x58025430
 800b754:	58025444 	.word	0x58025444
 800b758:	58025458 	.word	0x58025458
 800b75c:	5802546c 	.word	0x5802546c
 800b760:	58025480 	.word	0x58025480
 800b764:	58025494 	.word	0x58025494
 800b768:	2300      	movs	r3, #0
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d028      	beq.n	800b7c0 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b772:	681a      	ldr	r2, [r3, #0]
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b778:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b77c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b782:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b788:	f003 031f 	and.w	r3, r3, #31
 800b78c:	2201      	movs	r2, #1
 800b78e:	409a      	lsls	r2, r3
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b798:	687a      	ldr	r2, [r7, #4]
 800b79a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800b79c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d00c      	beq.n	800b7c0 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b7aa:	681a      	ldr	r2, [r3, #0]
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b7b0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b7b4:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b7ba:	687a      	ldr	r2, [r7, #4]
 800b7bc:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800b7be:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	2201      	movs	r2, #1
 800b7c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	2200      	movs	r2, #0
 800b7cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d003      	beq.n	800b7e0 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b7dc:	6878      	ldr	r0, [r7, #4]
 800b7de:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 800b7e0:	2300      	movs	r3, #0
}
 800b7e2:	4618      	mov	r0, r3
 800b7e4:	3710      	adds	r7, #16
 800b7e6:	46bd      	mov	sp, r7
 800b7e8:	bd80      	pop	{r7, pc}
 800b7ea:	bf00      	nop

0800b7ec <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800b7ec:	b580      	push	{r7, lr}
 800b7ee:	b08a      	sub	sp, #40	@ 0x28
 800b7f0:	af00      	add	r7, sp, #0
 800b7f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 800b7f8:	4b67      	ldr	r3, [pc, #412]	@ (800b998 <HAL_DMA_IRQHandler+0x1ac>)
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	4a67      	ldr	r2, [pc, #412]	@ (800b99c <HAL_DMA_IRQHandler+0x1b0>)
 800b7fe:	fba2 2303 	umull	r2, r3, r2, r3
 800b802:	0a9b      	lsrs	r3, r3, #10
 800b804:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b80a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b810:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800b812:	6a3b      	ldr	r3, [r7, #32]
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 800b818:	69fb      	ldr	r3, [r7, #28]
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	4a5f      	ldr	r2, [pc, #380]	@ (800b9a0 <HAL_DMA_IRQHandler+0x1b4>)
 800b824:	4293      	cmp	r3, r2
 800b826:	d04a      	beq.n	800b8be <HAL_DMA_IRQHandler+0xd2>
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	4a5d      	ldr	r2, [pc, #372]	@ (800b9a4 <HAL_DMA_IRQHandler+0x1b8>)
 800b82e:	4293      	cmp	r3, r2
 800b830:	d045      	beq.n	800b8be <HAL_DMA_IRQHandler+0xd2>
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	4a5c      	ldr	r2, [pc, #368]	@ (800b9a8 <HAL_DMA_IRQHandler+0x1bc>)
 800b838:	4293      	cmp	r3, r2
 800b83a:	d040      	beq.n	800b8be <HAL_DMA_IRQHandler+0xd2>
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	4a5a      	ldr	r2, [pc, #360]	@ (800b9ac <HAL_DMA_IRQHandler+0x1c0>)
 800b842:	4293      	cmp	r3, r2
 800b844:	d03b      	beq.n	800b8be <HAL_DMA_IRQHandler+0xd2>
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	681b      	ldr	r3, [r3, #0]
 800b84a:	4a59      	ldr	r2, [pc, #356]	@ (800b9b0 <HAL_DMA_IRQHandler+0x1c4>)
 800b84c:	4293      	cmp	r3, r2
 800b84e:	d036      	beq.n	800b8be <HAL_DMA_IRQHandler+0xd2>
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	4a57      	ldr	r2, [pc, #348]	@ (800b9b4 <HAL_DMA_IRQHandler+0x1c8>)
 800b856:	4293      	cmp	r3, r2
 800b858:	d031      	beq.n	800b8be <HAL_DMA_IRQHandler+0xd2>
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	4a56      	ldr	r2, [pc, #344]	@ (800b9b8 <HAL_DMA_IRQHandler+0x1cc>)
 800b860:	4293      	cmp	r3, r2
 800b862:	d02c      	beq.n	800b8be <HAL_DMA_IRQHandler+0xd2>
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	4a54      	ldr	r2, [pc, #336]	@ (800b9bc <HAL_DMA_IRQHandler+0x1d0>)
 800b86a:	4293      	cmp	r3, r2
 800b86c:	d027      	beq.n	800b8be <HAL_DMA_IRQHandler+0xd2>
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	4a53      	ldr	r2, [pc, #332]	@ (800b9c0 <HAL_DMA_IRQHandler+0x1d4>)
 800b874:	4293      	cmp	r3, r2
 800b876:	d022      	beq.n	800b8be <HAL_DMA_IRQHandler+0xd2>
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	4a51      	ldr	r2, [pc, #324]	@ (800b9c4 <HAL_DMA_IRQHandler+0x1d8>)
 800b87e:	4293      	cmp	r3, r2
 800b880:	d01d      	beq.n	800b8be <HAL_DMA_IRQHandler+0xd2>
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	4a50      	ldr	r2, [pc, #320]	@ (800b9c8 <HAL_DMA_IRQHandler+0x1dc>)
 800b888:	4293      	cmp	r3, r2
 800b88a:	d018      	beq.n	800b8be <HAL_DMA_IRQHandler+0xd2>
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	4a4e      	ldr	r2, [pc, #312]	@ (800b9cc <HAL_DMA_IRQHandler+0x1e0>)
 800b892:	4293      	cmp	r3, r2
 800b894:	d013      	beq.n	800b8be <HAL_DMA_IRQHandler+0xd2>
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	4a4d      	ldr	r2, [pc, #308]	@ (800b9d0 <HAL_DMA_IRQHandler+0x1e4>)
 800b89c:	4293      	cmp	r3, r2
 800b89e:	d00e      	beq.n	800b8be <HAL_DMA_IRQHandler+0xd2>
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	4a4b      	ldr	r2, [pc, #300]	@ (800b9d4 <HAL_DMA_IRQHandler+0x1e8>)
 800b8a6:	4293      	cmp	r3, r2
 800b8a8:	d009      	beq.n	800b8be <HAL_DMA_IRQHandler+0xd2>
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	4a4a      	ldr	r2, [pc, #296]	@ (800b9d8 <HAL_DMA_IRQHandler+0x1ec>)
 800b8b0:	4293      	cmp	r3, r2
 800b8b2:	d004      	beq.n	800b8be <HAL_DMA_IRQHandler+0xd2>
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	4a48      	ldr	r2, [pc, #288]	@ (800b9dc <HAL_DMA_IRQHandler+0x1f0>)
 800b8ba:	4293      	cmp	r3, r2
 800b8bc:	d101      	bne.n	800b8c2 <HAL_DMA_IRQHandler+0xd6>
 800b8be:	2301      	movs	r3, #1
 800b8c0:	e000      	b.n	800b8c4 <HAL_DMA_IRQHandler+0xd8>
 800b8c2:	2300      	movs	r3, #0
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	f000 842b 	beq.w	800c120 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b8ce:	f003 031f 	and.w	r3, r3, #31
 800b8d2:	2208      	movs	r2, #8
 800b8d4:	409a      	lsls	r2, r3
 800b8d6:	69bb      	ldr	r3, [r7, #24]
 800b8d8:	4013      	ands	r3, r2
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	f000 80a2 	beq.w	800ba24 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	4a2e      	ldr	r2, [pc, #184]	@ (800b9a0 <HAL_DMA_IRQHandler+0x1b4>)
 800b8e6:	4293      	cmp	r3, r2
 800b8e8:	d04a      	beq.n	800b980 <HAL_DMA_IRQHandler+0x194>
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	4a2d      	ldr	r2, [pc, #180]	@ (800b9a4 <HAL_DMA_IRQHandler+0x1b8>)
 800b8f0:	4293      	cmp	r3, r2
 800b8f2:	d045      	beq.n	800b980 <HAL_DMA_IRQHandler+0x194>
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	4a2b      	ldr	r2, [pc, #172]	@ (800b9a8 <HAL_DMA_IRQHandler+0x1bc>)
 800b8fa:	4293      	cmp	r3, r2
 800b8fc:	d040      	beq.n	800b980 <HAL_DMA_IRQHandler+0x194>
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	4a2a      	ldr	r2, [pc, #168]	@ (800b9ac <HAL_DMA_IRQHandler+0x1c0>)
 800b904:	4293      	cmp	r3, r2
 800b906:	d03b      	beq.n	800b980 <HAL_DMA_IRQHandler+0x194>
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	4a28      	ldr	r2, [pc, #160]	@ (800b9b0 <HAL_DMA_IRQHandler+0x1c4>)
 800b90e:	4293      	cmp	r3, r2
 800b910:	d036      	beq.n	800b980 <HAL_DMA_IRQHandler+0x194>
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	4a27      	ldr	r2, [pc, #156]	@ (800b9b4 <HAL_DMA_IRQHandler+0x1c8>)
 800b918:	4293      	cmp	r3, r2
 800b91a:	d031      	beq.n	800b980 <HAL_DMA_IRQHandler+0x194>
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	4a25      	ldr	r2, [pc, #148]	@ (800b9b8 <HAL_DMA_IRQHandler+0x1cc>)
 800b922:	4293      	cmp	r3, r2
 800b924:	d02c      	beq.n	800b980 <HAL_DMA_IRQHandler+0x194>
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	4a24      	ldr	r2, [pc, #144]	@ (800b9bc <HAL_DMA_IRQHandler+0x1d0>)
 800b92c:	4293      	cmp	r3, r2
 800b92e:	d027      	beq.n	800b980 <HAL_DMA_IRQHandler+0x194>
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	4a22      	ldr	r2, [pc, #136]	@ (800b9c0 <HAL_DMA_IRQHandler+0x1d4>)
 800b936:	4293      	cmp	r3, r2
 800b938:	d022      	beq.n	800b980 <HAL_DMA_IRQHandler+0x194>
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	4a21      	ldr	r2, [pc, #132]	@ (800b9c4 <HAL_DMA_IRQHandler+0x1d8>)
 800b940:	4293      	cmp	r3, r2
 800b942:	d01d      	beq.n	800b980 <HAL_DMA_IRQHandler+0x194>
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	4a1f      	ldr	r2, [pc, #124]	@ (800b9c8 <HAL_DMA_IRQHandler+0x1dc>)
 800b94a:	4293      	cmp	r3, r2
 800b94c:	d018      	beq.n	800b980 <HAL_DMA_IRQHandler+0x194>
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	4a1e      	ldr	r2, [pc, #120]	@ (800b9cc <HAL_DMA_IRQHandler+0x1e0>)
 800b954:	4293      	cmp	r3, r2
 800b956:	d013      	beq.n	800b980 <HAL_DMA_IRQHandler+0x194>
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	4a1c      	ldr	r2, [pc, #112]	@ (800b9d0 <HAL_DMA_IRQHandler+0x1e4>)
 800b95e:	4293      	cmp	r3, r2
 800b960:	d00e      	beq.n	800b980 <HAL_DMA_IRQHandler+0x194>
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	4a1b      	ldr	r2, [pc, #108]	@ (800b9d4 <HAL_DMA_IRQHandler+0x1e8>)
 800b968:	4293      	cmp	r3, r2
 800b96a:	d009      	beq.n	800b980 <HAL_DMA_IRQHandler+0x194>
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	4a19      	ldr	r2, [pc, #100]	@ (800b9d8 <HAL_DMA_IRQHandler+0x1ec>)
 800b972:	4293      	cmp	r3, r2
 800b974:	d004      	beq.n	800b980 <HAL_DMA_IRQHandler+0x194>
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	4a18      	ldr	r2, [pc, #96]	@ (800b9dc <HAL_DMA_IRQHandler+0x1f0>)
 800b97c:	4293      	cmp	r3, r2
 800b97e:	d12f      	bne.n	800b9e0 <HAL_DMA_IRQHandler+0x1f4>
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	f003 0304 	and.w	r3, r3, #4
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	bf14      	ite	ne
 800b98e:	2301      	movne	r3, #1
 800b990:	2300      	moveq	r3, #0
 800b992:	b2db      	uxtb	r3, r3
 800b994:	e02e      	b.n	800b9f4 <HAL_DMA_IRQHandler+0x208>
 800b996:	bf00      	nop
 800b998:	24000008 	.word	0x24000008
 800b99c:	1b4e81b5 	.word	0x1b4e81b5
 800b9a0:	40020010 	.word	0x40020010
 800b9a4:	40020028 	.word	0x40020028
 800b9a8:	40020040 	.word	0x40020040
 800b9ac:	40020058 	.word	0x40020058
 800b9b0:	40020070 	.word	0x40020070
 800b9b4:	40020088 	.word	0x40020088
 800b9b8:	400200a0 	.word	0x400200a0
 800b9bc:	400200b8 	.word	0x400200b8
 800b9c0:	40020410 	.word	0x40020410
 800b9c4:	40020428 	.word	0x40020428
 800b9c8:	40020440 	.word	0x40020440
 800b9cc:	40020458 	.word	0x40020458
 800b9d0:	40020470 	.word	0x40020470
 800b9d4:	40020488 	.word	0x40020488
 800b9d8:	400204a0 	.word	0x400204a0
 800b9dc:	400204b8 	.word	0x400204b8
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	f003 0308 	and.w	r3, r3, #8
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	bf14      	ite	ne
 800b9ee:	2301      	movne	r3, #1
 800b9f0:	2300      	moveq	r3, #0
 800b9f2:	b2db      	uxtb	r3, r3
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d015      	beq.n	800ba24 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	681a      	ldr	r2, [r3, #0]
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	f022 0204 	bic.w	r2, r2, #4
 800ba06:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ba0c:	f003 031f 	and.w	r3, r3, #31
 800ba10:	2208      	movs	r2, #8
 800ba12:	409a      	lsls	r2, r3
 800ba14:	6a3b      	ldr	r3, [r7, #32]
 800ba16:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ba1c:	f043 0201 	orr.w	r2, r3, #1
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ba28:	f003 031f 	and.w	r3, r3, #31
 800ba2c:	69ba      	ldr	r2, [r7, #24]
 800ba2e:	fa22 f303 	lsr.w	r3, r2, r3
 800ba32:	f003 0301 	and.w	r3, r3, #1
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d06e      	beq.n	800bb18 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	4a69      	ldr	r2, [pc, #420]	@ (800bbe4 <HAL_DMA_IRQHandler+0x3f8>)
 800ba40:	4293      	cmp	r3, r2
 800ba42:	d04a      	beq.n	800bada <HAL_DMA_IRQHandler+0x2ee>
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	4a67      	ldr	r2, [pc, #412]	@ (800bbe8 <HAL_DMA_IRQHandler+0x3fc>)
 800ba4a:	4293      	cmp	r3, r2
 800ba4c:	d045      	beq.n	800bada <HAL_DMA_IRQHandler+0x2ee>
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	4a66      	ldr	r2, [pc, #408]	@ (800bbec <HAL_DMA_IRQHandler+0x400>)
 800ba54:	4293      	cmp	r3, r2
 800ba56:	d040      	beq.n	800bada <HAL_DMA_IRQHandler+0x2ee>
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	4a64      	ldr	r2, [pc, #400]	@ (800bbf0 <HAL_DMA_IRQHandler+0x404>)
 800ba5e:	4293      	cmp	r3, r2
 800ba60:	d03b      	beq.n	800bada <HAL_DMA_IRQHandler+0x2ee>
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	4a63      	ldr	r2, [pc, #396]	@ (800bbf4 <HAL_DMA_IRQHandler+0x408>)
 800ba68:	4293      	cmp	r3, r2
 800ba6a:	d036      	beq.n	800bada <HAL_DMA_IRQHandler+0x2ee>
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	4a61      	ldr	r2, [pc, #388]	@ (800bbf8 <HAL_DMA_IRQHandler+0x40c>)
 800ba72:	4293      	cmp	r3, r2
 800ba74:	d031      	beq.n	800bada <HAL_DMA_IRQHandler+0x2ee>
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	4a60      	ldr	r2, [pc, #384]	@ (800bbfc <HAL_DMA_IRQHandler+0x410>)
 800ba7c:	4293      	cmp	r3, r2
 800ba7e:	d02c      	beq.n	800bada <HAL_DMA_IRQHandler+0x2ee>
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	4a5e      	ldr	r2, [pc, #376]	@ (800bc00 <HAL_DMA_IRQHandler+0x414>)
 800ba86:	4293      	cmp	r3, r2
 800ba88:	d027      	beq.n	800bada <HAL_DMA_IRQHandler+0x2ee>
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	4a5d      	ldr	r2, [pc, #372]	@ (800bc04 <HAL_DMA_IRQHandler+0x418>)
 800ba90:	4293      	cmp	r3, r2
 800ba92:	d022      	beq.n	800bada <HAL_DMA_IRQHandler+0x2ee>
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	4a5b      	ldr	r2, [pc, #364]	@ (800bc08 <HAL_DMA_IRQHandler+0x41c>)
 800ba9a:	4293      	cmp	r3, r2
 800ba9c:	d01d      	beq.n	800bada <HAL_DMA_IRQHandler+0x2ee>
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	4a5a      	ldr	r2, [pc, #360]	@ (800bc0c <HAL_DMA_IRQHandler+0x420>)
 800baa4:	4293      	cmp	r3, r2
 800baa6:	d018      	beq.n	800bada <HAL_DMA_IRQHandler+0x2ee>
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	4a58      	ldr	r2, [pc, #352]	@ (800bc10 <HAL_DMA_IRQHandler+0x424>)
 800baae:	4293      	cmp	r3, r2
 800bab0:	d013      	beq.n	800bada <HAL_DMA_IRQHandler+0x2ee>
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	4a57      	ldr	r2, [pc, #348]	@ (800bc14 <HAL_DMA_IRQHandler+0x428>)
 800bab8:	4293      	cmp	r3, r2
 800baba:	d00e      	beq.n	800bada <HAL_DMA_IRQHandler+0x2ee>
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	4a55      	ldr	r2, [pc, #340]	@ (800bc18 <HAL_DMA_IRQHandler+0x42c>)
 800bac2:	4293      	cmp	r3, r2
 800bac4:	d009      	beq.n	800bada <HAL_DMA_IRQHandler+0x2ee>
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	4a54      	ldr	r2, [pc, #336]	@ (800bc1c <HAL_DMA_IRQHandler+0x430>)
 800bacc:	4293      	cmp	r3, r2
 800bace:	d004      	beq.n	800bada <HAL_DMA_IRQHandler+0x2ee>
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	4a52      	ldr	r2, [pc, #328]	@ (800bc20 <HAL_DMA_IRQHandler+0x434>)
 800bad6:	4293      	cmp	r3, r2
 800bad8:	d10a      	bne.n	800baf0 <HAL_DMA_IRQHandler+0x304>
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	695b      	ldr	r3, [r3, #20]
 800bae0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	bf14      	ite	ne
 800bae8:	2301      	movne	r3, #1
 800baea:	2300      	moveq	r3, #0
 800baec:	b2db      	uxtb	r3, r3
 800baee:	e003      	b.n	800baf8 <HAL_DMA_IRQHandler+0x30c>
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	2300      	movs	r3, #0
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d00d      	beq.n	800bb18 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bb00:	f003 031f 	and.w	r3, r3, #31
 800bb04:	2201      	movs	r2, #1
 800bb06:	409a      	lsls	r2, r3
 800bb08:	6a3b      	ldr	r3, [r7, #32]
 800bb0a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bb10:	f043 0202 	orr.w	r2, r3, #2
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bb1c:	f003 031f 	and.w	r3, r3, #31
 800bb20:	2204      	movs	r2, #4
 800bb22:	409a      	lsls	r2, r3
 800bb24:	69bb      	ldr	r3, [r7, #24]
 800bb26:	4013      	ands	r3, r2
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	f000 808f 	beq.w	800bc4c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	4a2c      	ldr	r2, [pc, #176]	@ (800bbe4 <HAL_DMA_IRQHandler+0x3f8>)
 800bb34:	4293      	cmp	r3, r2
 800bb36:	d04a      	beq.n	800bbce <HAL_DMA_IRQHandler+0x3e2>
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	4a2a      	ldr	r2, [pc, #168]	@ (800bbe8 <HAL_DMA_IRQHandler+0x3fc>)
 800bb3e:	4293      	cmp	r3, r2
 800bb40:	d045      	beq.n	800bbce <HAL_DMA_IRQHandler+0x3e2>
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	4a29      	ldr	r2, [pc, #164]	@ (800bbec <HAL_DMA_IRQHandler+0x400>)
 800bb48:	4293      	cmp	r3, r2
 800bb4a:	d040      	beq.n	800bbce <HAL_DMA_IRQHandler+0x3e2>
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	4a27      	ldr	r2, [pc, #156]	@ (800bbf0 <HAL_DMA_IRQHandler+0x404>)
 800bb52:	4293      	cmp	r3, r2
 800bb54:	d03b      	beq.n	800bbce <HAL_DMA_IRQHandler+0x3e2>
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	4a26      	ldr	r2, [pc, #152]	@ (800bbf4 <HAL_DMA_IRQHandler+0x408>)
 800bb5c:	4293      	cmp	r3, r2
 800bb5e:	d036      	beq.n	800bbce <HAL_DMA_IRQHandler+0x3e2>
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	4a24      	ldr	r2, [pc, #144]	@ (800bbf8 <HAL_DMA_IRQHandler+0x40c>)
 800bb66:	4293      	cmp	r3, r2
 800bb68:	d031      	beq.n	800bbce <HAL_DMA_IRQHandler+0x3e2>
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	4a23      	ldr	r2, [pc, #140]	@ (800bbfc <HAL_DMA_IRQHandler+0x410>)
 800bb70:	4293      	cmp	r3, r2
 800bb72:	d02c      	beq.n	800bbce <HAL_DMA_IRQHandler+0x3e2>
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	4a21      	ldr	r2, [pc, #132]	@ (800bc00 <HAL_DMA_IRQHandler+0x414>)
 800bb7a:	4293      	cmp	r3, r2
 800bb7c:	d027      	beq.n	800bbce <HAL_DMA_IRQHandler+0x3e2>
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	4a20      	ldr	r2, [pc, #128]	@ (800bc04 <HAL_DMA_IRQHandler+0x418>)
 800bb84:	4293      	cmp	r3, r2
 800bb86:	d022      	beq.n	800bbce <HAL_DMA_IRQHandler+0x3e2>
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	4a1e      	ldr	r2, [pc, #120]	@ (800bc08 <HAL_DMA_IRQHandler+0x41c>)
 800bb8e:	4293      	cmp	r3, r2
 800bb90:	d01d      	beq.n	800bbce <HAL_DMA_IRQHandler+0x3e2>
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	4a1d      	ldr	r2, [pc, #116]	@ (800bc0c <HAL_DMA_IRQHandler+0x420>)
 800bb98:	4293      	cmp	r3, r2
 800bb9a:	d018      	beq.n	800bbce <HAL_DMA_IRQHandler+0x3e2>
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	4a1b      	ldr	r2, [pc, #108]	@ (800bc10 <HAL_DMA_IRQHandler+0x424>)
 800bba2:	4293      	cmp	r3, r2
 800bba4:	d013      	beq.n	800bbce <HAL_DMA_IRQHandler+0x3e2>
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	4a1a      	ldr	r2, [pc, #104]	@ (800bc14 <HAL_DMA_IRQHandler+0x428>)
 800bbac:	4293      	cmp	r3, r2
 800bbae:	d00e      	beq.n	800bbce <HAL_DMA_IRQHandler+0x3e2>
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	4a18      	ldr	r2, [pc, #96]	@ (800bc18 <HAL_DMA_IRQHandler+0x42c>)
 800bbb6:	4293      	cmp	r3, r2
 800bbb8:	d009      	beq.n	800bbce <HAL_DMA_IRQHandler+0x3e2>
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	4a17      	ldr	r2, [pc, #92]	@ (800bc1c <HAL_DMA_IRQHandler+0x430>)
 800bbc0:	4293      	cmp	r3, r2
 800bbc2:	d004      	beq.n	800bbce <HAL_DMA_IRQHandler+0x3e2>
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	4a15      	ldr	r2, [pc, #84]	@ (800bc20 <HAL_DMA_IRQHandler+0x434>)
 800bbca:	4293      	cmp	r3, r2
 800bbcc:	d12a      	bne.n	800bc24 <HAL_DMA_IRQHandler+0x438>
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	f003 0302 	and.w	r3, r3, #2
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	bf14      	ite	ne
 800bbdc:	2301      	movne	r3, #1
 800bbde:	2300      	moveq	r3, #0
 800bbe0:	b2db      	uxtb	r3, r3
 800bbe2:	e023      	b.n	800bc2c <HAL_DMA_IRQHandler+0x440>
 800bbe4:	40020010 	.word	0x40020010
 800bbe8:	40020028 	.word	0x40020028
 800bbec:	40020040 	.word	0x40020040
 800bbf0:	40020058 	.word	0x40020058
 800bbf4:	40020070 	.word	0x40020070
 800bbf8:	40020088 	.word	0x40020088
 800bbfc:	400200a0 	.word	0x400200a0
 800bc00:	400200b8 	.word	0x400200b8
 800bc04:	40020410 	.word	0x40020410
 800bc08:	40020428 	.word	0x40020428
 800bc0c:	40020440 	.word	0x40020440
 800bc10:	40020458 	.word	0x40020458
 800bc14:	40020470 	.word	0x40020470
 800bc18:	40020488 	.word	0x40020488
 800bc1c:	400204a0 	.word	0x400204a0
 800bc20:	400204b8 	.word	0x400204b8
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	2300      	movs	r3, #0
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	d00d      	beq.n	800bc4c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bc34:	f003 031f 	and.w	r3, r3, #31
 800bc38:	2204      	movs	r2, #4
 800bc3a:	409a      	lsls	r2, r3
 800bc3c:	6a3b      	ldr	r3, [r7, #32]
 800bc3e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bc44:	f043 0204 	orr.w	r2, r3, #4
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bc50:	f003 031f 	and.w	r3, r3, #31
 800bc54:	2210      	movs	r2, #16
 800bc56:	409a      	lsls	r2, r3
 800bc58:	69bb      	ldr	r3, [r7, #24]
 800bc5a:	4013      	ands	r3, r2
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	f000 80a6 	beq.w	800bdae <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	4a85      	ldr	r2, [pc, #532]	@ (800be7c <HAL_DMA_IRQHandler+0x690>)
 800bc68:	4293      	cmp	r3, r2
 800bc6a:	d04a      	beq.n	800bd02 <HAL_DMA_IRQHandler+0x516>
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	4a83      	ldr	r2, [pc, #524]	@ (800be80 <HAL_DMA_IRQHandler+0x694>)
 800bc72:	4293      	cmp	r3, r2
 800bc74:	d045      	beq.n	800bd02 <HAL_DMA_IRQHandler+0x516>
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	4a82      	ldr	r2, [pc, #520]	@ (800be84 <HAL_DMA_IRQHandler+0x698>)
 800bc7c:	4293      	cmp	r3, r2
 800bc7e:	d040      	beq.n	800bd02 <HAL_DMA_IRQHandler+0x516>
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	4a80      	ldr	r2, [pc, #512]	@ (800be88 <HAL_DMA_IRQHandler+0x69c>)
 800bc86:	4293      	cmp	r3, r2
 800bc88:	d03b      	beq.n	800bd02 <HAL_DMA_IRQHandler+0x516>
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	4a7f      	ldr	r2, [pc, #508]	@ (800be8c <HAL_DMA_IRQHandler+0x6a0>)
 800bc90:	4293      	cmp	r3, r2
 800bc92:	d036      	beq.n	800bd02 <HAL_DMA_IRQHandler+0x516>
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	4a7d      	ldr	r2, [pc, #500]	@ (800be90 <HAL_DMA_IRQHandler+0x6a4>)
 800bc9a:	4293      	cmp	r3, r2
 800bc9c:	d031      	beq.n	800bd02 <HAL_DMA_IRQHandler+0x516>
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	4a7c      	ldr	r2, [pc, #496]	@ (800be94 <HAL_DMA_IRQHandler+0x6a8>)
 800bca4:	4293      	cmp	r3, r2
 800bca6:	d02c      	beq.n	800bd02 <HAL_DMA_IRQHandler+0x516>
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	4a7a      	ldr	r2, [pc, #488]	@ (800be98 <HAL_DMA_IRQHandler+0x6ac>)
 800bcae:	4293      	cmp	r3, r2
 800bcb0:	d027      	beq.n	800bd02 <HAL_DMA_IRQHandler+0x516>
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	4a79      	ldr	r2, [pc, #484]	@ (800be9c <HAL_DMA_IRQHandler+0x6b0>)
 800bcb8:	4293      	cmp	r3, r2
 800bcba:	d022      	beq.n	800bd02 <HAL_DMA_IRQHandler+0x516>
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	4a77      	ldr	r2, [pc, #476]	@ (800bea0 <HAL_DMA_IRQHandler+0x6b4>)
 800bcc2:	4293      	cmp	r3, r2
 800bcc4:	d01d      	beq.n	800bd02 <HAL_DMA_IRQHandler+0x516>
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	4a76      	ldr	r2, [pc, #472]	@ (800bea4 <HAL_DMA_IRQHandler+0x6b8>)
 800bccc:	4293      	cmp	r3, r2
 800bcce:	d018      	beq.n	800bd02 <HAL_DMA_IRQHandler+0x516>
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	4a74      	ldr	r2, [pc, #464]	@ (800bea8 <HAL_DMA_IRQHandler+0x6bc>)
 800bcd6:	4293      	cmp	r3, r2
 800bcd8:	d013      	beq.n	800bd02 <HAL_DMA_IRQHandler+0x516>
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	4a73      	ldr	r2, [pc, #460]	@ (800beac <HAL_DMA_IRQHandler+0x6c0>)
 800bce0:	4293      	cmp	r3, r2
 800bce2:	d00e      	beq.n	800bd02 <HAL_DMA_IRQHandler+0x516>
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	4a71      	ldr	r2, [pc, #452]	@ (800beb0 <HAL_DMA_IRQHandler+0x6c4>)
 800bcea:	4293      	cmp	r3, r2
 800bcec:	d009      	beq.n	800bd02 <HAL_DMA_IRQHandler+0x516>
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	4a70      	ldr	r2, [pc, #448]	@ (800beb4 <HAL_DMA_IRQHandler+0x6c8>)
 800bcf4:	4293      	cmp	r3, r2
 800bcf6:	d004      	beq.n	800bd02 <HAL_DMA_IRQHandler+0x516>
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	4a6e      	ldr	r2, [pc, #440]	@ (800beb8 <HAL_DMA_IRQHandler+0x6cc>)
 800bcfe:	4293      	cmp	r3, r2
 800bd00:	d10a      	bne.n	800bd18 <HAL_DMA_IRQHandler+0x52c>
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	f003 0308 	and.w	r3, r3, #8
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	bf14      	ite	ne
 800bd10:	2301      	movne	r3, #1
 800bd12:	2300      	moveq	r3, #0
 800bd14:	b2db      	uxtb	r3, r3
 800bd16:	e009      	b.n	800bd2c <HAL_DMA_IRQHandler+0x540>
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	f003 0304 	and.w	r3, r3, #4
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	bf14      	ite	ne
 800bd26:	2301      	movne	r3, #1
 800bd28:	2300      	moveq	r3, #0
 800bd2a:	b2db      	uxtb	r3, r3
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d03e      	beq.n	800bdae <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bd34:	f003 031f 	and.w	r3, r3, #31
 800bd38:	2210      	movs	r2, #16
 800bd3a:	409a      	lsls	r2, r3
 800bd3c:	6a3b      	ldr	r3, [r7, #32]
 800bd3e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d018      	beq.n	800bd80 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d108      	bne.n	800bd6e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d024      	beq.n	800bdae <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bd68:	6878      	ldr	r0, [r7, #4]
 800bd6a:	4798      	blx	r3
 800bd6c:	e01f      	b.n	800bdae <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	d01b      	beq.n	800bdae <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bd7a:	6878      	ldr	r0, [r7, #4]
 800bd7c:	4798      	blx	r3
 800bd7e:	e016      	b.n	800bdae <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d107      	bne.n	800bd9e <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	681a      	ldr	r2, [r3, #0]
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	f022 0208 	bic.w	r2, r2, #8
 800bd9c:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	d003      	beq.n	800bdae <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bdaa:	6878      	ldr	r0, [r7, #4]
 800bdac:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bdb2:	f003 031f 	and.w	r3, r3, #31
 800bdb6:	2220      	movs	r2, #32
 800bdb8:	409a      	lsls	r2, r3
 800bdba:	69bb      	ldr	r3, [r7, #24]
 800bdbc:	4013      	ands	r3, r2
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	f000 8110 	beq.w	800bfe4 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	4a2c      	ldr	r2, [pc, #176]	@ (800be7c <HAL_DMA_IRQHandler+0x690>)
 800bdca:	4293      	cmp	r3, r2
 800bdcc:	d04a      	beq.n	800be64 <HAL_DMA_IRQHandler+0x678>
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	4a2b      	ldr	r2, [pc, #172]	@ (800be80 <HAL_DMA_IRQHandler+0x694>)
 800bdd4:	4293      	cmp	r3, r2
 800bdd6:	d045      	beq.n	800be64 <HAL_DMA_IRQHandler+0x678>
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	681b      	ldr	r3, [r3, #0]
 800bddc:	4a29      	ldr	r2, [pc, #164]	@ (800be84 <HAL_DMA_IRQHandler+0x698>)
 800bdde:	4293      	cmp	r3, r2
 800bde0:	d040      	beq.n	800be64 <HAL_DMA_IRQHandler+0x678>
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	4a28      	ldr	r2, [pc, #160]	@ (800be88 <HAL_DMA_IRQHandler+0x69c>)
 800bde8:	4293      	cmp	r3, r2
 800bdea:	d03b      	beq.n	800be64 <HAL_DMA_IRQHandler+0x678>
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	4a26      	ldr	r2, [pc, #152]	@ (800be8c <HAL_DMA_IRQHandler+0x6a0>)
 800bdf2:	4293      	cmp	r3, r2
 800bdf4:	d036      	beq.n	800be64 <HAL_DMA_IRQHandler+0x678>
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	4a25      	ldr	r2, [pc, #148]	@ (800be90 <HAL_DMA_IRQHandler+0x6a4>)
 800bdfc:	4293      	cmp	r3, r2
 800bdfe:	d031      	beq.n	800be64 <HAL_DMA_IRQHandler+0x678>
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	4a23      	ldr	r2, [pc, #140]	@ (800be94 <HAL_DMA_IRQHandler+0x6a8>)
 800be06:	4293      	cmp	r3, r2
 800be08:	d02c      	beq.n	800be64 <HAL_DMA_IRQHandler+0x678>
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	4a22      	ldr	r2, [pc, #136]	@ (800be98 <HAL_DMA_IRQHandler+0x6ac>)
 800be10:	4293      	cmp	r3, r2
 800be12:	d027      	beq.n	800be64 <HAL_DMA_IRQHandler+0x678>
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	4a20      	ldr	r2, [pc, #128]	@ (800be9c <HAL_DMA_IRQHandler+0x6b0>)
 800be1a:	4293      	cmp	r3, r2
 800be1c:	d022      	beq.n	800be64 <HAL_DMA_IRQHandler+0x678>
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	4a1f      	ldr	r2, [pc, #124]	@ (800bea0 <HAL_DMA_IRQHandler+0x6b4>)
 800be24:	4293      	cmp	r3, r2
 800be26:	d01d      	beq.n	800be64 <HAL_DMA_IRQHandler+0x678>
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	4a1d      	ldr	r2, [pc, #116]	@ (800bea4 <HAL_DMA_IRQHandler+0x6b8>)
 800be2e:	4293      	cmp	r3, r2
 800be30:	d018      	beq.n	800be64 <HAL_DMA_IRQHandler+0x678>
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	4a1c      	ldr	r2, [pc, #112]	@ (800bea8 <HAL_DMA_IRQHandler+0x6bc>)
 800be38:	4293      	cmp	r3, r2
 800be3a:	d013      	beq.n	800be64 <HAL_DMA_IRQHandler+0x678>
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	4a1a      	ldr	r2, [pc, #104]	@ (800beac <HAL_DMA_IRQHandler+0x6c0>)
 800be42:	4293      	cmp	r3, r2
 800be44:	d00e      	beq.n	800be64 <HAL_DMA_IRQHandler+0x678>
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	4a19      	ldr	r2, [pc, #100]	@ (800beb0 <HAL_DMA_IRQHandler+0x6c4>)
 800be4c:	4293      	cmp	r3, r2
 800be4e:	d009      	beq.n	800be64 <HAL_DMA_IRQHandler+0x678>
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	4a17      	ldr	r2, [pc, #92]	@ (800beb4 <HAL_DMA_IRQHandler+0x6c8>)
 800be56:	4293      	cmp	r3, r2
 800be58:	d004      	beq.n	800be64 <HAL_DMA_IRQHandler+0x678>
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	4a16      	ldr	r2, [pc, #88]	@ (800beb8 <HAL_DMA_IRQHandler+0x6cc>)
 800be60:	4293      	cmp	r3, r2
 800be62:	d12b      	bne.n	800bebc <HAL_DMA_IRQHandler+0x6d0>
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	f003 0310 	and.w	r3, r3, #16
 800be6e:	2b00      	cmp	r3, #0
 800be70:	bf14      	ite	ne
 800be72:	2301      	movne	r3, #1
 800be74:	2300      	moveq	r3, #0
 800be76:	b2db      	uxtb	r3, r3
 800be78:	e02a      	b.n	800bed0 <HAL_DMA_IRQHandler+0x6e4>
 800be7a:	bf00      	nop
 800be7c:	40020010 	.word	0x40020010
 800be80:	40020028 	.word	0x40020028
 800be84:	40020040 	.word	0x40020040
 800be88:	40020058 	.word	0x40020058
 800be8c:	40020070 	.word	0x40020070
 800be90:	40020088 	.word	0x40020088
 800be94:	400200a0 	.word	0x400200a0
 800be98:	400200b8 	.word	0x400200b8
 800be9c:	40020410 	.word	0x40020410
 800bea0:	40020428 	.word	0x40020428
 800bea4:	40020440 	.word	0x40020440
 800bea8:	40020458 	.word	0x40020458
 800beac:	40020470 	.word	0x40020470
 800beb0:	40020488 	.word	0x40020488
 800beb4:	400204a0 	.word	0x400204a0
 800beb8:	400204b8 	.word	0x400204b8
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	f003 0302 	and.w	r3, r3, #2
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	bf14      	ite	ne
 800beca:	2301      	movne	r3, #1
 800becc:	2300      	moveq	r3, #0
 800bece:	b2db      	uxtb	r3, r3
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	f000 8087 	beq.w	800bfe4 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800beda:	f003 031f 	and.w	r3, r3, #31
 800bede:	2220      	movs	r2, #32
 800bee0:	409a      	lsls	r2, r3
 800bee2:	6a3b      	ldr	r3, [r7, #32]
 800bee4:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800beec:	b2db      	uxtb	r3, r3
 800beee:	2b04      	cmp	r3, #4
 800bef0:	d139      	bne.n	800bf66 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	681b      	ldr	r3, [r3, #0]
 800bef6:	681a      	ldr	r2, [r3, #0]
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	f022 0216 	bic.w	r2, r2, #22
 800bf00:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	695a      	ldr	r2, [r3, #20]
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800bf10:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d103      	bne.n	800bf22 <HAL_DMA_IRQHandler+0x736>
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d007      	beq.n	800bf32 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	681a      	ldr	r2, [r3, #0]
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	f022 0208 	bic.w	r2, r2, #8
 800bf30:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bf36:	f003 031f 	and.w	r3, r3, #31
 800bf3a:	223f      	movs	r2, #63	@ 0x3f
 800bf3c:	409a      	lsls	r2, r3
 800bf3e:	6a3b      	ldr	r3, [r7, #32]
 800bf40:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	2201      	movs	r2, #1
 800bf46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	2200      	movs	r2, #0
 800bf4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	f000 834a 	beq.w	800c5f0 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bf60:	6878      	ldr	r0, [r7, #4]
 800bf62:	4798      	blx	r3
          }
          return;
 800bf64:	e344      	b.n	800c5f0 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	d018      	beq.n	800bfa6 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d108      	bne.n	800bf94 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d02c      	beq.n	800bfe4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bf8e:	6878      	ldr	r0, [r7, #4]
 800bf90:	4798      	blx	r3
 800bf92:	e027      	b.n	800bfe4 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d023      	beq.n	800bfe4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bfa0:	6878      	ldr	r0, [r7, #4]
 800bfa2:	4798      	blx	r3
 800bfa4:	e01e      	b.n	800bfe4 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d10f      	bne.n	800bfd4 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	681a      	ldr	r2, [r3, #0]
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	f022 0210 	bic.w	r2, r2, #16
 800bfc2:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	2201      	movs	r2, #1
 800bfc8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	2200      	movs	r2, #0
 800bfd0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d003      	beq.n	800bfe4 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bfe0:	6878      	ldr	r0, [r7, #4]
 800bfe2:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	f000 8306 	beq.w	800c5fa <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bff2:	f003 0301 	and.w	r3, r3, #1
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	f000 8088 	beq.w	800c10c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	2204      	movs	r2, #4
 800c000:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	4a7a      	ldr	r2, [pc, #488]	@ (800c1f4 <HAL_DMA_IRQHandler+0xa08>)
 800c00a:	4293      	cmp	r3, r2
 800c00c:	d04a      	beq.n	800c0a4 <HAL_DMA_IRQHandler+0x8b8>
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	4a79      	ldr	r2, [pc, #484]	@ (800c1f8 <HAL_DMA_IRQHandler+0xa0c>)
 800c014:	4293      	cmp	r3, r2
 800c016:	d045      	beq.n	800c0a4 <HAL_DMA_IRQHandler+0x8b8>
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	4a77      	ldr	r2, [pc, #476]	@ (800c1fc <HAL_DMA_IRQHandler+0xa10>)
 800c01e:	4293      	cmp	r3, r2
 800c020:	d040      	beq.n	800c0a4 <HAL_DMA_IRQHandler+0x8b8>
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	4a76      	ldr	r2, [pc, #472]	@ (800c200 <HAL_DMA_IRQHandler+0xa14>)
 800c028:	4293      	cmp	r3, r2
 800c02a:	d03b      	beq.n	800c0a4 <HAL_DMA_IRQHandler+0x8b8>
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	4a74      	ldr	r2, [pc, #464]	@ (800c204 <HAL_DMA_IRQHandler+0xa18>)
 800c032:	4293      	cmp	r3, r2
 800c034:	d036      	beq.n	800c0a4 <HAL_DMA_IRQHandler+0x8b8>
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	4a73      	ldr	r2, [pc, #460]	@ (800c208 <HAL_DMA_IRQHandler+0xa1c>)
 800c03c:	4293      	cmp	r3, r2
 800c03e:	d031      	beq.n	800c0a4 <HAL_DMA_IRQHandler+0x8b8>
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	4a71      	ldr	r2, [pc, #452]	@ (800c20c <HAL_DMA_IRQHandler+0xa20>)
 800c046:	4293      	cmp	r3, r2
 800c048:	d02c      	beq.n	800c0a4 <HAL_DMA_IRQHandler+0x8b8>
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	4a70      	ldr	r2, [pc, #448]	@ (800c210 <HAL_DMA_IRQHandler+0xa24>)
 800c050:	4293      	cmp	r3, r2
 800c052:	d027      	beq.n	800c0a4 <HAL_DMA_IRQHandler+0x8b8>
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	4a6e      	ldr	r2, [pc, #440]	@ (800c214 <HAL_DMA_IRQHandler+0xa28>)
 800c05a:	4293      	cmp	r3, r2
 800c05c:	d022      	beq.n	800c0a4 <HAL_DMA_IRQHandler+0x8b8>
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	4a6d      	ldr	r2, [pc, #436]	@ (800c218 <HAL_DMA_IRQHandler+0xa2c>)
 800c064:	4293      	cmp	r3, r2
 800c066:	d01d      	beq.n	800c0a4 <HAL_DMA_IRQHandler+0x8b8>
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	4a6b      	ldr	r2, [pc, #428]	@ (800c21c <HAL_DMA_IRQHandler+0xa30>)
 800c06e:	4293      	cmp	r3, r2
 800c070:	d018      	beq.n	800c0a4 <HAL_DMA_IRQHandler+0x8b8>
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	4a6a      	ldr	r2, [pc, #424]	@ (800c220 <HAL_DMA_IRQHandler+0xa34>)
 800c078:	4293      	cmp	r3, r2
 800c07a:	d013      	beq.n	800c0a4 <HAL_DMA_IRQHandler+0x8b8>
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	4a68      	ldr	r2, [pc, #416]	@ (800c224 <HAL_DMA_IRQHandler+0xa38>)
 800c082:	4293      	cmp	r3, r2
 800c084:	d00e      	beq.n	800c0a4 <HAL_DMA_IRQHandler+0x8b8>
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	4a67      	ldr	r2, [pc, #412]	@ (800c228 <HAL_DMA_IRQHandler+0xa3c>)
 800c08c:	4293      	cmp	r3, r2
 800c08e:	d009      	beq.n	800c0a4 <HAL_DMA_IRQHandler+0x8b8>
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	4a65      	ldr	r2, [pc, #404]	@ (800c22c <HAL_DMA_IRQHandler+0xa40>)
 800c096:	4293      	cmp	r3, r2
 800c098:	d004      	beq.n	800c0a4 <HAL_DMA_IRQHandler+0x8b8>
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	4a64      	ldr	r2, [pc, #400]	@ (800c230 <HAL_DMA_IRQHandler+0xa44>)
 800c0a0:	4293      	cmp	r3, r2
 800c0a2:	d108      	bne.n	800c0b6 <HAL_DMA_IRQHandler+0x8ca>
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	681a      	ldr	r2, [r3, #0]
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	f022 0201 	bic.w	r2, r2, #1
 800c0b2:	601a      	str	r2, [r3, #0]
 800c0b4:	e007      	b.n	800c0c6 <HAL_DMA_IRQHandler+0x8da>
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	681a      	ldr	r2, [r3, #0]
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	f022 0201 	bic.w	r2, r2, #1
 800c0c4:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	3301      	adds	r3, #1
 800c0ca:	60fb      	str	r3, [r7, #12]
 800c0cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c0ce:	429a      	cmp	r2, r3
 800c0d0:	d307      	bcc.n	800c0e2 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	f003 0301 	and.w	r3, r3, #1
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d1f2      	bne.n	800c0c6 <HAL_DMA_IRQHandler+0x8da>
 800c0e0:	e000      	b.n	800c0e4 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800c0e2:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	f003 0301 	and.w	r3, r3, #1
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	d004      	beq.n	800c0fc <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	2203      	movs	r2, #3
 800c0f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800c0fa:	e003      	b.n	800c104 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	2201      	movs	r2, #1
 800c100:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	2200      	movs	r2, #0
 800c108:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c110:	2b00      	cmp	r3, #0
 800c112:	f000 8272 	beq.w	800c5fa <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c11a:	6878      	ldr	r0, [r7, #4]
 800c11c:	4798      	blx	r3
 800c11e:	e26c      	b.n	800c5fa <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	4a43      	ldr	r2, [pc, #268]	@ (800c234 <HAL_DMA_IRQHandler+0xa48>)
 800c126:	4293      	cmp	r3, r2
 800c128:	d022      	beq.n	800c170 <HAL_DMA_IRQHandler+0x984>
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	4a42      	ldr	r2, [pc, #264]	@ (800c238 <HAL_DMA_IRQHandler+0xa4c>)
 800c130:	4293      	cmp	r3, r2
 800c132:	d01d      	beq.n	800c170 <HAL_DMA_IRQHandler+0x984>
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	4a40      	ldr	r2, [pc, #256]	@ (800c23c <HAL_DMA_IRQHandler+0xa50>)
 800c13a:	4293      	cmp	r3, r2
 800c13c:	d018      	beq.n	800c170 <HAL_DMA_IRQHandler+0x984>
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	4a3f      	ldr	r2, [pc, #252]	@ (800c240 <HAL_DMA_IRQHandler+0xa54>)
 800c144:	4293      	cmp	r3, r2
 800c146:	d013      	beq.n	800c170 <HAL_DMA_IRQHandler+0x984>
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	4a3d      	ldr	r2, [pc, #244]	@ (800c244 <HAL_DMA_IRQHandler+0xa58>)
 800c14e:	4293      	cmp	r3, r2
 800c150:	d00e      	beq.n	800c170 <HAL_DMA_IRQHandler+0x984>
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	4a3c      	ldr	r2, [pc, #240]	@ (800c248 <HAL_DMA_IRQHandler+0xa5c>)
 800c158:	4293      	cmp	r3, r2
 800c15a:	d009      	beq.n	800c170 <HAL_DMA_IRQHandler+0x984>
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	4a3a      	ldr	r2, [pc, #232]	@ (800c24c <HAL_DMA_IRQHandler+0xa60>)
 800c162:	4293      	cmp	r3, r2
 800c164:	d004      	beq.n	800c170 <HAL_DMA_IRQHandler+0x984>
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	4a39      	ldr	r2, [pc, #228]	@ (800c250 <HAL_DMA_IRQHandler+0xa64>)
 800c16c:	4293      	cmp	r3, r2
 800c16e:	d101      	bne.n	800c174 <HAL_DMA_IRQHandler+0x988>
 800c170:	2301      	movs	r3, #1
 800c172:	e000      	b.n	800c176 <HAL_DMA_IRQHandler+0x98a>
 800c174:	2300      	movs	r3, #0
 800c176:	2b00      	cmp	r3, #0
 800c178:	f000 823f 	beq.w	800c5fa <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c188:	f003 031f 	and.w	r3, r3, #31
 800c18c:	2204      	movs	r2, #4
 800c18e:	409a      	lsls	r2, r3
 800c190:	697b      	ldr	r3, [r7, #20]
 800c192:	4013      	ands	r3, r2
 800c194:	2b00      	cmp	r3, #0
 800c196:	f000 80cd 	beq.w	800c334 <HAL_DMA_IRQHandler+0xb48>
 800c19a:	693b      	ldr	r3, [r7, #16]
 800c19c:	f003 0304 	and.w	r3, r3, #4
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	f000 80c7 	beq.w	800c334 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c1aa:	f003 031f 	and.w	r3, r3, #31
 800c1ae:	2204      	movs	r2, #4
 800c1b0:	409a      	lsls	r2, r3
 800c1b2:	69fb      	ldr	r3, [r7, #28]
 800c1b4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800c1b6:	693b      	ldr	r3, [r7, #16]
 800c1b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d049      	beq.n	800c254 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800c1c0:	693b      	ldr	r3, [r7, #16]
 800c1c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d109      	bne.n	800c1de <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	f000 8210 	beq.w	800c5f4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c1d8:	6878      	ldr	r0, [r7, #4]
 800c1da:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800c1dc:	e20a      	b.n	800c5f4 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	f000 8206 	beq.w	800c5f4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c1ec:	6878      	ldr	r0, [r7, #4]
 800c1ee:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800c1f0:	e200      	b.n	800c5f4 <HAL_DMA_IRQHandler+0xe08>
 800c1f2:	bf00      	nop
 800c1f4:	40020010 	.word	0x40020010
 800c1f8:	40020028 	.word	0x40020028
 800c1fc:	40020040 	.word	0x40020040
 800c200:	40020058 	.word	0x40020058
 800c204:	40020070 	.word	0x40020070
 800c208:	40020088 	.word	0x40020088
 800c20c:	400200a0 	.word	0x400200a0
 800c210:	400200b8 	.word	0x400200b8
 800c214:	40020410 	.word	0x40020410
 800c218:	40020428 	.word	0x40020428
 800c21c:	40020440 	.word	0x40020440
 800c220:	40020458 	.word	0x40020458
 800c224:	40020470 	.word	0x40020470
 800c228:	40020488 	.word	0x40020488
 800c22c:	400204a0 	.word	0x400204a0
 800c230:	400204b8 	.word	0x400204b8
 800c234:	58025408 	.word	0x58025408
 800c238:	5802541c 	.word	0x5802541c
 800c23c:	58025430 	.word	0x58025430
 800c240:	58025444 	.word	0x58025444
 800c244:	58025458 	.word	0x58025458
 800c248:	5802546c 	.word	0x5802546c
 800c24c:	58025480 	.word	0x58025480
 800c250:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800c254:	693b      	ldr	r3, [r7, #16]
 800c256:	f003 0320 	and.w	r3, r3, #32
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d160      	bne.n	800c320 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	4a7f      	ldr	r2, [pc, #508]	@ (800c460 <HAL_DMA_IRQHandler+0xc74>)
 800c264:	4293      	cmp	r3, r2
 800c266:	d04a      	beq.n	800c2fe <HAL_DMA_IRQHandler+0xb12>
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	4a7d      	ldr	r2, [pc, #500]	@ (800c464 <HAL_DMA_IRQHandler+0xc78>)
 800c26e:	4293      	cmp	r3, r2
 800c270:	d045      	beq.n	800c2fe <HAL_DMA_IRQHandler+0xb12>
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	4a7c      	ldr	r2, [pc, #496]	@ (800c468 <HAL_DMA_IRQHandler+0xc7c>)
 800c278:	4293      	cmp	r3, r2
 800c27a:	d040      	beq.n	800c2fe <HAL_DMA_IRQHandler+0xb12>
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	4a7a      	ldr	r2, [pc, #488]	@ (800c46c <HAL_DMA_IRQHandler+0xc80>)
 800c282:	4293      	cmp	r3, r2
 800c284:	d03b      	beq.n	800c2fe <HAL_DMA_IRQHandler+0xb12>
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	4a79      	ldr	r2, [pc, #484]	@ (800c470 <HAL_DMA_IRQHandler+0xc84>)
 800c28c:	4293      	cmp	r3, r2
 800c28e:	d036      	beq.n	800c2fe <HAL_DMA_IRQHandler+0xb12>
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	4a77      	ldr	r2, [pc, #476]	@ (800c474 <HAL_DMA_IRQHandler+0xc88>)
 800c296:	4293      	cmp	r3, r2
 800c298:	d031      	beq.n	800c2fe <HAL_DMA_IRQHandler+0xb12>
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	4a76      	ldr	r2, [pc, #472]	@ (800c478 <HAL_DMA_IRQHandler+0xc8c>)
 800c2a0:	4293      	cmp	r3, r2
 800c2a2:	d02c      	beq.n	800c2fe <HAL_DMA_IRQHandler+0xb12>
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	4a74      	ldr	r2, [pc, #464]	@ (800c47c <HAL_DMA_IRQHandler+0xc90>)
 800c2aa:	4293      	cmp	r3, r2
 800c2ac:	d027      	beq.n	800c2fe <HAL_DMA_IRQHandler+0xb12>
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	4a73      	ldr	r2, [pc, #460]	@ (800c480 <HAL_DMA_IRQHandler+0xc94>)
 800c2b4:	4293      	cmp	r3, r2
 800c2b6:	d022      	beq.n	800c2fe <HAL_DMA_IRQHandler+0xb12>
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	4a71      	ldr	r2, [pc, #452]	@ (800c484 <HAL_DMA_IRQHandler+0xc98>)
 800c2be:	4293      	cmp	r3, r2
 800c2c0:	d01d      	beq.n	800c2fe <HAL_DMA_IRQHandler+0xb12>
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	4a70      	ldr	r2, [pc, #448]	@ (800c488 <HAL_DMA_IRQHandler+0xc9c>)
 800c2c8:	4293      	cmp	r3, r2
 800c2ca:	d018      	beq.n	800c2fe <HAL_DMA_IRQHandler+0xb12>
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	4a6e      	ldr	r2, [pc, #440]	@ (800c48c <HAL_DMA_IRQHandler+0xca0>)
 800c2d2:	4293      	cmp	r3, r2
 800c2d4:	d013      	beq.n	800c2fe <HAL_DMA_IRQHandler+0xb12>
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	4a6d      	ldr	r2, [pc, #436]	@ (800c490 <HAL_DMA_IRQHandler+0xca4>)
 800c2dc:	4293      	cmp	r3, r2
 800c2de:	d00e      	beq.n	800c2fe <HAL_DMA_IRQHandler+0xb12>
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	4a6b      	ldr	r2, [pc, #428]	@ (800c494 <HAL_DMA_IRQHandler+0xca8>)
 800c2e6:	4293      	cmp	r3, r2
 800c2e8:	d009      	beq.n	800c2fe <HAL_DMA_IRQHandler+0xb12>
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	4a6a      	ldr	r2, [pc, #424]	@ (800c498 <HAL_DMA_IRQHandler+0xcac>)
 800c2f0:	4293      	cmp	r3, r2
 800c2f2:	d004      	beq.n	800c2fe <HAL_DMA_IRQHandler+0xb12>
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	681b      	ldr	r3, [r3, #0]
 800c2f8:	4a68      	ldr	r2, [pc, #416]	@ (800c49c <HAL_DMA_IRQHandler+0xcb0>)
 800c2fa:	4293      	cmp	r3, r2
 800c2fc:	d108      	bne.n	800c310 <HAL_DMA_IRQHandler+0xb24>
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	681a      	ldr	r2, [r3, #0]
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	f022 0208 	bic.w	r2, r2, #8
 800c30c:	601a      	str	r2, [r3, #0]
 800c30e:	e007      	b.n	800c320 <HAL_DMA_IRQHandler+0xb34>
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	681a      	ldr	r2, [r3, #0]
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	f022 0204 	bic.w	r2, r2, #4
 800c31e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c324:	2b00      	cmp	r3, #0
 800c326:	f000 8165 	beq.w	800c5f4 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c32e:	6878      	ldr	r0, [r7, #4]
 800c330:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800c332:	e15f      	b.n	800c5f4 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c338:	f003 031f 	and.w	r3, r3, #31
 800c33c:	2202      	movs	r2, #2
 800c33e:	409a      	lsls	r2, r3
 800c340:	697b      	ldr	r3, [r7, #20]
 800c342:	4013      	ands	r3, r2
 800c344:	2b00      	cmp	r3, #0
 800c346:	f000 80c5 	beq.w	800c4d4 <HAL_DMA_IRQHandler+0xce8>
 800c34a:	693b      	ldr	r3, [r7, #16]
 800c34c:	f003 0302 	and.w	r3, r3, #2
 800c350:	2b00      	cmp	r3, #0
 800c352:	f000 80bf 	beq.w	800c4d4 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c35a:	f003 031f 	and.w	r3, r3, #31
 800c35e:	2202      	movs	r2, #2
 800c360:	409a      	lsls	r2, r3
 800c362:	69fb      	ldr	r3, [r7, #28]
 800c364:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800c366:	693b      	ldr	r3, [r7, #16]
 800c368:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d018      	beq.n	800c3a2 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800c370:	693b      	ldr	r3, [r7, #16]
 800c372:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c376:	2b00      	cmp	r3, #0
 800c378:	d109      	bne.n	800c38e <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c37e:	2b00      	cmp	r3, #0
 800c380:	f000 813a 	beq.w	800c5f8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c388:	6878      	ldr	r0, [r7, #4]
 800c38a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800c38c:	e134      	b.n	800c5f8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c392:	2b00      	cmp	r3, #0
 800c394:	f000 8130 	beq.w	800c5f8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c39c:	6878      	ldr	r0, [r7, #4]
 800c39e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800c3a0:	e12a      	b.n	800c5f8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800c3a2:	693b      	ldr	r3, [r7, #16]
 800c3a4:	f003 0320 	and.w	r3, r3, #32
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	f040 8089 	bne.w	800c4c0 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	4a2b      	ldr	r2, [pc, #172]	@ (800c460 <HAL_DMA_IRQHandler+0xc74>)
 800c3b4:	4293      	cmp	r3, r2
 800c3b6:	d04a      	beq.n	800c44e <HAL_DMA_IRQHandler+0xc62>
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	4a29      	ldr	r2, [pc, #164]	@ (800c464 <HAL_DMA_IRQHandler+0xc78>)
 800c3be:	4293      	cmp	r3, r2
 800c3c0:	d045      	beq.n	800c44e <HAL_DMA_IRQHandler+0xc62>
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	4a28      	ldr	r2, [pc, #160]	@ (800c468 <HAL_DMA_IRQHandler+0xc7c>)
 800c3c8:	4293      	cmp	r3, r2
 800c3ca:	d040      	beq.n	800c44e <HAL_DMA_IRQHandler+0xc62>
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	4a26      	ldr	r2, [pc, #152]	@ (800c46c <HAL_DMA_IRQHandler+0xc80>)
 800c3d2:	4293      	cmp	r3, r2
 800c3d4:	d03b      	beq.n	800c44e <HAL_DMA_IRQHandler+0xc62>
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	4a25      	ldr	r2, [pc, #148]	@ (800c470 <HAL_DMA_IRQHandler+0xc84>)
 800c3dc:	4293      	cmp	r3, r2
 800c3de:	d036      	beq.n	800c44e <HAL_DMA_IRQHandler+0xc62>
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	4a23      	ldr	r2, [pc, #140]	@ (800c474 <HAL_DMA_IRQHandler+0xc88>)
 800c3e6:	4293      	cmp	r3, r2
 800c3e8:	d031      	beq.n	800c44e <HAL_DMA_IRQHandler+0xc62>
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	4a22      	ldr	r2, [pc, #136]	@ (800c478 <HAL_DMA_IRQHandler+0xc8c>)
 800c3f0:	4293      	cmp	r3, r2
 800c3f2:	d02c      	beq.n	800c44e <HAL_DMA_IRQHandler+0xc62>
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	4a20      	ldr	r2, [pc, #128]	@ (800c47c <HAL_DMA_IRQHandler+0xc90>)
 800c3fa:	4293      	cmp	r3, r2
 800c3fc:	d027      	beq.n	800c44e <HAL_DMA_IRQHandler+0xc62>
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	4a1f      	ldr	r2, [pc, #124]	@ (800c480 <HAL_DMA_IRQHandler+0xc94>)
 800c404:	4293      	cmp	r3, r2
 800c406:	d022      	beq.n	800c44e <HAL_DMA_IRQHandler+0xc62>
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	4a1d      	ldr	r2, [pc, #116]	@ (800c484 <HAL_DMA_IRQHandler+0xc98>)
 800c40e:	4293      	cmp	r3, r2
 800c410:	d01d      	beq.n	800c44e <HAL_DMA_IRQHandler+0xc62>
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	4a1c      	ldr	r2, [pc, #112]	@ (800c488 <HAL_DMA_IRQHandler+0xc9c>)
 800c418:	4293      	cmp	r3, r2
 800c41a:	d018      	beq.n	800c44e <HAL_DMA_IRQHandler+0xc62>
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	4a1a      	ldr	r2, [pc, #104]	@ (800c48c <HAL_DMA_IRQHandler+0xca0>)
 800c422:	4293      	cmp	r3, r2
 800c424:	d013      	beq.n	800c44e <HAL_DMA_IRQHandler+0xc62>
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	4a19      	ldr	r2, [pc, #100]	@ (800c490 <HAL_DMA_IRQHandler+0xca4>)
 800c42c:	4293      	cmp	r3, r2
 800c42e:	d00e      	beq.n	800c44e <HAL_DMA_IRQHandler+0xc62>
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	4a17      	ldr	r2, [pc, #92]	@ (800c494 <HAL_DMA_IRQHandler+0xca8>)
 800c436:	4293      	cmp	r3, r2
 800c438:	d009      	beq.n	800c44e <HAL_DMA_IRQHandler+0xc62>
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	4a16      	ldr	r2, [pc, #88]	@ (800c498 <HAL_DMA_IRQHandler+0xcac>)
 800c440:	4293      	cmp	r3, r2
 800c442:	d004      	beq.n	800c44e <HAL_DMA_IRQHandler+0xc62>
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	4a14      	ldr	r2, [pc, #80]	@ (800c49c <HAL_DMA_IRQHandler+0xcb0>)
 800c44a:	4293      	cmp	r3, r2
 800c44c:	d128      	bne.n	800c4a0 <HAL_DMA_IRQHandler+0xcb4>
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	681a      	ldr	r2, [r3, #0]
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	f022 0214 	bic.w	r2, r2, #20
 800c45c:	601a      	str	r2, [r3, #0]
 800c45e:	e027      	b.n	800c4b0 <HAL_DMA_IRQHandler+0xcc4>
 800c460:	40020010 	.word	0x40020010
 800c464:	40020028 	.word	0x40020028
 800c468:	40020040 	.word	0x40020040
 800c46c:	40020058 	.word	0x40020058
 800c470:	40020070 	.word	0x40020070
 800c474:	40020088 	.word	0x40020088
 800c478:	400200a0 	.word	0x400200a0
 800c47c:	400200b8 	.word	0x400200b8
 800c480:	40020410 	.word	0x40020410
 800c484:	40020428 	.word	0x40020428
 800c488:	40020440 	.word	0x40020440
 800c48c:	40020458 	.word	0x40020458
 800c490:	40020470 	.word	0x40020470
 800c494:	40020488 	.word	0x40020488
 800c498:	400204a0 	.word	0x400204a0
 800c49c:	400204b8 	.word	0x400204b8
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	681a      	ldr	r2, [r3, #0]
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	f022 020a 	bic.w	r2, r2, #10
 800c4ae:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	2201      	movs	r2, #1
 800c4b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	2200      	movs	r2, #0
 800c4bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	f000 8097 	beq.w	800c5f8 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c4ce:	6878      	ldr	r0, [r7, #4]
 800c4d0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800c4d2:	e091      	b.n	800c5f8 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c4d8:	f003 031f 	and.w	r3, r3, #31
 800c4dc:	2208      	movs	r2, #8
 800c4de:	409a      	lsls	r2, r3
 800c4e0:	697b      	ldr	r3, [r7, #20]
 800c4e2:	4013      	ands	r3, r2
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	f000 8088 	beq.w	800c5fa <HAL_DMA_IRQHandler+0xe0e>
 800c4ea:	693b      	ldr	r3, [r7, #16]
 800c4ec:	f003 0308 	and.w	r3, r3, #8
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	f000 8082 	beq.w	800c5fa <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	4a41      	ldr	r2, [pc, #260]	@ (800c600 <HAL_DMA_IRQHandler+0xe14>)
 800c4fc:	4293      	cmp	r3, r2
 800c4fe:	d04a      	beq.n	800c596 <HAL_DMA_IRQHandler+0xdaa>
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	4a3f      	ldr	r2, [pc, #252]	@ (800c604 <HAL_DMA_IRQHandler+0xe18>)
 800c506:	4293      	cmp	r3, r2
 800c508:	d045      	beq.n	800c596 <HAL_DMA_IRQHandler+0xdaa>
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	4a3e      	ldr	r2, [pc, #248]	@ (800c608 <HAL_DMA_IRQHandler+0xe1c>)
 800c510:	4293      	cmp	r3, r2
 800c512:	d040      	beq.n	800c596 <HAL_DMA_IRQHandler+0xdaa>
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	4a3c      	ldr	r2, [pc, #240]	@ (800c60c <HAL_DMA_IRQHandler+0xe20>)
 800c51a:	4293      	cmp	r3, r2
 800c51c:	d03b      	beq.n	800c596 <HAL_DMA_IRQHandler+0xdaa>
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	4a3b      	ldr	r2, [pc, #236]	@ (800c610 <HAL_DMA_IRQHandler+0xe24>)
 800c524:	4293      	cmp	r3, r2
 800c526:	d036      	beq.n	800c596 <HAL_DMA_IRQHandler+0xdaa>
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	4a39      	ldr	r2, [pc, #228]	@ (800c614 <HAL_DMA_IRQHandler+0xe28>)
 800c52e:	4293      	cmp	r3, r2
 800c530:	d031      	beq.n	800c596 <HAL_DMA_IRQHandler+0xdaa>
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	4a38      	ldr	r2, [pc, #224]	@ (800c618 <HAL_DMA_IRQHandler+0xe2c>)
 800c538:	4293      	cmp	r3, r2
 800c53a:	d02c      	beq.n	800c596 <HAL_DMA_IRQHandler+0xdaa>
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	4a36      	ldr	r2, [pc, #216]	@ (800c61c <HAL_DMA_IRQHandler+0xe30>)
 800c542:	4293      	cmp	r3, r2
 800c544:	d027      	beq.n	800c596 <HAL_DMA_IRQHandler+0xdaa>
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	4a35      	ldr	r2, [pc, #212]	@ (800c620 <HAL_DMA_IRQHandler+0xe34>)
 800c54c:	4293      	cmp	r3, r2
 800c54e:	d022      	beq.n	800c596 <HAL_DMA_IRQHandler+0xdaa>
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	4a33      	ldr	r2, [pc, #204]	@ (800c624 <HAL_DMA_IRQHandler+0xe38>)
 800c556:	4293      	cmp	r3, r2
 800c558:	d01d      	beq.n	800c596 <HAL_DMA_IRQHandler+0xdaa>
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	4a32      	ldr	r2, [pc, #200]	@ (800c628 <HAL_DMA_IRQHandler+0xe3c>)
 800c560:	4293      	cmp	r3, r2
 800c562:	d018      	beq.n	800c596 <HAL_DMA_IRQHandler+0xdaa>
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	4a30      	ldr	r2, [pc, #192]	@ (800c62c <HAL_DMA_IRQHandler+0xe40>)
 800c56a:	4293      	cmp	r3, r2
 800c56c:	d013      	beq.n	800c596 <HAL_DMA_IRQHandler+0xdaa>
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	4a2f      	ldr	r2, [pc, #188]	@ (800c630 <HAL_DMA_IRQHandler+0xe44>)
 800c574:	4293      	cmp	r3, r2
 800c576:	d00e      	beq.n	800c596 <HAL_DMA_IRQHandler+0xdaa>
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	4a2d      	ldr	r2, [pc, #180]	@ (800c634 <HAL_DMA_IRQHandler+0xe48>)
 800c57e:	4293      	cmp	r3, r2
 800c580:	d009      	beq.n	800c596 <HAL_DMA_IRQHandler+0xdaa>
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	4a2c      	ldr	r2, [pc, #176]	@ (800c638 <HAL_DMA_IRQHandler+0xe4c>)
 800c588:	4293      	cmp	r3, r2
 800c58a:	d004      	beq.n	800c596 <HAL_DMA_IRQHandler+0xdaa>
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	4a2a      	ldr	r2, [pc, #168]	@ (800c63c <HAL_DMA_IRQHandler+0xe50>)
 800c592:	4293      	cmp	r3, r2
 800c594:	d108      	bne.n	800c5a8 <HAL_DMA_IRQHandler+0xdbc>
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	681a      	ldr	r2, [r3, #0]
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	f022 021c 	bic.w	r2, r2, #28
 800c5a4:	601a      	str	r2, [r3, #0]
 800c5a6:	e007      	b.n	800c5b8 <HAL_DMA_IRQHandler+0xdcc>
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	681a      	ldr	r2, [r3, #0]
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	681b      	ldr	r3, [r3, #0]
 800c5b2:	f022 020e 	bic.w	r2, r2, #14
 800c5b6:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c5bc:	f003 031f 	and.w	r3, r3, #31
 800c5c0:	2201      	movs	r2, #1
 800c5c2:	409a      	lsls	r2, r3
 800c5c4:	69fb      	ldr	r3, [r7, #28]
 800c5c6:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	2201      	movs	r2, #1
 800c5cc:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	2201      	movs	r2, #1
 800c5d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	2200      	movs	r2, #0
 800c5da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d009      	beq.n	800c5fa <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c5ea:	6878      	ldr	r0, [r7, #4]
 800c5ec:	4798      	blx	r3
 800c5ee:	e004      	b.n	800c5fa <HAL_DMA_IRQHandler+0xe0e>
          return;
 800c5f0:	bf00      	nop
 800c5f2:	e002      	b.n	800c5fa <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800c5f4:	bf00      	nop
 800c5f6:	e000      	b.n	800c5fa <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800c5f8:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800c5fa:	3728      	adds	r7, #40	@ 0x28
 800c5fc:	46bd      	mov	sp, r7
 800c5fe:	bd80      	pop	{r7, pc}
 800c600:	40020010 	.word	0x40020010
 800c604:	40020028 	.word	0x40020028
 800c608:	40020040 	.word	0x40020040
 800c60c:	40020058 	.word	0x40020058
 800c610:	40020070 	.word	0x40020070
 800c614:	40020088 	.word	0x40020088
 800c618:	400200a0 	.word	0x400200a0
 800c61c:	400200b8 	.word	0x400200b8
 800c620:	40020410 	.word	0x40020410
 800c624:	40020428 	.word	0x40020428
 800c628:	40020440 	.word	0x40020440
 800c62c:	40020458 	.word	0x40020458
 800c630:	40020470 	.word	0x40020470
 800c634:	40020488 	.word	0x40020488
 800c638:	400204a0 	.word	0x400204a0
 800c63c:	400204b8 	.word	0x400204b8

0800c640 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 800c640:	b480      	push	{r7}
 800c642:	b083      	sub	sp, #12
 800c644:	af00      	add	r7, sp, #0
 800c646:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 800c64c:	4618      	mov	r0, r3
 800c64e:	370c      	adds	r7, #12
 800c650:	46bd      	mov	sp, r7
 800c652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c656:	4770      	bx	lr

0800c658 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800c658:	b480      	push	{r7}
 800c65a:	b087      	sub	sp, #28
 800c65c:	af00      	add	r7, sp, #0
 800c65e:	60f8      	str	r0, [r7, #12]
 800c660:	60b9      	str	r1, [r7, #8]
 800c662:	607a      	str	r2, [r7, #4]
 800c664:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c66a:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c670:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	4a7f      	ldr	r2, [pc, #508]	@ (800c874 <DMA_SetConfig+0x21c>)
 800c678:	4293      	cmp	r3, r2
 800c67a:	d072      	beq.n	800c762 <DMA_SetConfig+0x10a>
 800c67c:	68fb      	ldr	r3, [r7, #12]
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	4a7d      	ldr	r2, [pc, #500]	@ (800c878 <DMA_SetConfig+0x220>)
 800c682:	4293      	cmp	r3, r2
 800c684:	d06d      	beq.n	800c762 <DMA_SetConfig+0x10a>
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	4a7c      	ldr	r2, [pc, #496]	@ (800c87c <DMA_SetConfig+0x224>)
 800c68c:	4293      	cmp	r3, r2
 800c68e:	d068      	beq.n	800c762 <DMA_SetConfig+0x10a>
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	4a7a      	ldr	r2, [pc, #488]	@ (800c880 <DMA_SetConfig+0x228>)
 800c696:	4293      	cmp	r3, r2
 800c698:	d063      	beq.n	800c762 <DMA_SetConfig+0x10a>
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	4a79      	ldr	r2, [pc, #484]	@ (800c884 <DMA_SetConfig+0x22c>)
 800c6a0:	4293      	cmp	r3, r2
 800c6a2:	d05e      	beq.n	800c762 <DMA_SetConfig+0x10a>
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	4a77      	ldr	r2, [pc, #476]	@ (800c888 <DMA_SetConfig+0x230>)
 800c6aa:	4293      	cmp	r3, r2
 800c6ac:	d059      	beq.n	800c762 <DMA_SetConfig+0x10a>
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	4a76      	ldr	r2, [pc, #472]	@ (800c88c <DMA_SetConfig+0x234>)
 800c6b4:	4293      	cmp	r3, r2
 800c6b6:	d054      	beq.n	800c762 <DMA_SetConfig+0x10a>
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	4a74      	ldr	r2, [pc, #464]	@ (800c890 <DMA_SetConfig+0x238>)
 800c6be:	4293      	cmp	r3, r2
 800c6c0:	d04f      	beq.n	800c762 <DMA_SetConfig+0x10a>
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	4a73      	ldr	r2, [pc, #460]	@ (800c894 <DMA_SetConfig+0x23c>)
 800c6c8:	4293      	cmp	r3, r2
 800c6ca:	d04a      	beq.n	800c762 <DMA_SetConfig+0x10a>
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	4a71      	ldr	r2, [pc, #452]	@ (800c898 <DMA_SetConfig+0x240>)
 800c6d2:	4293      	cmp	r3, r2
 800c6d4:	d045      	beq.n	800c762 <DMA_SetConfig+0x10a>
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	4a70      	ldr	r2, [pc, #448]	@ (800c89c <DMA_SetConfig+0x244>)
 800c6dc:	4293      	cmp	r3, r2
 800c6de:	d040      	beq.n	800c762 <DMA_SetConfig+0x10a>
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	4a6e      	ldr	r2, [pc, #440]	@ (800c8a0 <DMA_SetConfig+0x248>)
 800c6e6:	4293      	cmp	r3, r2
 800c6e8:	d03b      	beq.n	800c762 <DMA_SetConfig+0x10a>
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	4a6d      	ldr	r2, [pc, #436]	@ (800c8a4 <DMA_SetConfig+0x24c>)
 800c6f0:	4293      	cmp	r3, r2
 800c6f2:	d036      	beq.n	800c762 <DMA_SetConfig+0x10a>
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	4a6b      	ldr	r2, [pc, #428]	@ (800c8a8 <DMA_SetConfig+0x250>)
 800c6fa:	4293      	cmp	r3, r2
 800c6fc:	d031      	beq.n	800c762 <DMA_SetConfig+0x10a>
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	4a6a      	ldr	r2, [pc, #424]	@ (800c8ac <DMA_SetConfig+0x254>)
 800c704:	4293      	cmp	r3, r2
 800c706:	d02c      	beq.n	800c762 <DMA_SetConfig+0x10a>
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	4a68      	ldr	r2, [pc, #416]	@ (800c8b0 <DMA_SetConfig+0x258>)
 800c70e:	4293      	cmp	r3, r2
 800c710:	d027      	beq.n	800c762 <DMA_SetConfig+0x10a>
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	4a67      	ldr	r2, [pc, #412]	@ (800c8b4 <DMA_SetConfig+0x25c>)
 800c718:	4293      	cmp	r3, r2
 800c71a:	d022      	beq.n	800c762 <DMA_SetConfig+0x10a>
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	4a65      	ldr	r2, [pc, #404]	@ (800c8b8 <DMA_SetConfig+0x260>)
 800c722:	4293      	cmp	r3, r2
 800c724:	d01d      	beq.n	800c762 <DMA_SetConfig+0x10a>
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	4a64      	ldr	r2, [pc, #400]	@ (800c8bc <DMA_SetConfig+0x264>)
 800c72c:	4293      	cmp	r3, r2
 800c72e:	d018      	beq.n	800c762 <DMA_SetConfig+0x10a>
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	4a62      	ldr	r2, [pc, #392]	@ (800c8c0 <DMA_SetConfig+0x268>)
 800c736:	4293      	cmp	r3, r2
 800c738:	d013      	beq.n	800c762 <DMA_SetConfig+0x10a>
 800c73a:	68fb      	ldr	r3, [r7, #12]
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	4a61      	ldr	r2, [pc, #388]	@ (800c8c4 <DMA_SetConfig+0x26c>)
 800c740:	4293      	cmp	r3, r2
 800c742:	d00e      	beq.n	800c762 <DMA_SetConfig+0x10a>
 800c744:	68fb      	ldr	r3, [r7, #12]
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	4a5f      	ldr	r2, [pc, #380]	@ (800c8c8 <DMA_SetConfig+0x270>)
 800c74a:	4293      	cmp	r3, r2
 800c74c:	d009      	beq.n	800c762 <DMA_SetConfig+0x10a>
 800c74e:	68fb      	ldr	r3, [r7, #12]
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	4a5e      	ldr	r2, [pc, #376]	@ (800c8cc <DMA_SetConfig+0x274>)
 800c754:	4293      	cmp	r3, r2
 800c756:	d004      	beq.n	800c762 <DMA_SetConfig+0x10a>
 800c758:	68fb      	ldr	r3, [r7, #12]
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	4a5c      	ldr	r2, [pc, #368]	@ (800c8d0 <DMA_SetConfig+0x278>)
 800c75e:	4293      	cmp	r3, r2
 800c760:	d101      	bne.n	800c766 <DMA_SetConfig+0x10e>
 800c762:	2301      	movs	r3, #1
 800c764:	e000      	b.n	800c768 <DMA_SetConfig+0x110>
 800c766:	2300      	movs	r3, #0
 800c768:	2b00      	cmp	r3, #0
 800c76a:	d00d      	beq.n	800c788 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800c76c:	68fb      	ldr	r3, [r7, #12]
 800c76e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c770:	68fa      	ldr	r2, [r7, #12]
 800c772:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800c774:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800c776:	68fb      	ldr	r3, [r7, #12]
 800c778:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d004      	beq.n	800c788 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c782:	68fa      	ldr	r2, [r7, #12]
 800c784:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800c786:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800c788:	68fb      	ldr	r3, [r7, #12]
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	4a39      	ldr	r2, [pc, #228]	@ (800c874 <DMA_SetConfig+0x21c>)
 800c78e:	4293      	cmp	r3, r2
 800c790:	d04a      	beq.n	800c828 <DMA_SetConfig+0x1d0>
 800c792:	68fb      	ldr	r3, [r7, #12]
 800c794:	681b      	ldr	r3, [r3, #0]
 800c796:	4a38      	ldr	r2, [pc, #224]	@ (800c878 <DMA_SetConfig+0x220>)
 800c798:	4293      	cmp	r3, r2
 800c79a:	d045      	beq.n	800c828 <DMA_SetConfig+0x1d0>
 800c79c:	68fb      	ldr	r3, [r7, #12]
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	4a36      	ldr	r2, [pc, #216]	@ (800c87c <DMA_SetConfig+0x224>)
 800c7a2:	4293      	cmp	r3, r2
 800c7a4:	d040      	beq.n	800c828 <DMA_SetConfig+0x1d0>
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	4a35      	ldr	r2, [pc, #212]	@ (800c880 <DMA_SetConfig+0x228>)
 800c7ac:	4293      	cmp	r3, r2
 800c7ae:	d03b      	beq.n	800c828 <DMA_SetConfig+0x1d0>
 800c7b0:	68fb      	ldr	r3, [r7, #12]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	4a33      	ldr	r2, [pc, #204]	@ (800c884 <DMA_SetConfig+0x22c>)
 800c7b6:	4293      	cmp	r3, r2
 800c7b8:	d036      	beq.n	800c828 <DMA_SetConfig+0x1d0>
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	4a32      	ldr	r2, [pc, #200]	@ (800c888 <DMA_SetConfig+0x230>)
 800c7c0:	4293      	cmp	r3, r2
 800c7c2:	d031      	beq.n	800c828 <DMA_SetConfig+0x1d0>
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	4a30      	ldr	r2, [pc, #192]	@ (800c88c <DMA_SetConfig+0x234>)
 800c7ca:	4293      	cmp	r3, r2
 800c7cc:	d02c      	beq.n	800c828 <DMA_SetConfig+0x1d0>
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	4a2f      	ldr	r2, [pc, #188]	@ (800c890 <DMA_SetConfig+0x238>)
 800c7d4:	4293      	cmp	r3, r2
 800c7d6:	d027      	beq.n	800c828 <DMA_SetConfig+0x1d0>
 800c7d8:	68fb      	ldr	r3, [r7, #12]
 800c7da:	681b      	ldr	r3, [r3, #0]
 800c7dc:	4a2d      	ldr	r2, [pc, #180]	@ (800c894 <DMA_SetConfig+0x23c>)
 800c7de:	4293      	cmp	r3, r2
 800c7e0:	d022      	beq.n	800c828 <DMA_SetConfig+0x1d0>
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	4a2c      	ldr	r2, [pc, #176]	@ (800c898 <DMA_SetConfig+0x240>)
 800c7e8:	4293      	cmp	r3, r2
 800c7ea:	d01d      	beq.n	800c828 <DMA_SetConfig+0x1d0>
 800c7ec:	68fb      	ldr	r3, [r7, #12]
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	4a2a      	ldr	r2, [pc, #168]	@ (800c89c <DMA_SetConfig+0x244>)
 800c7f2:	4293      	cmp	r3, r2
 800c7f4:	d018      	beq.n	800c828 <DMA_SetConfig+0x1d0>
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	4a29      	ldr	r2, [pc, #164]	@ (800c8a0 <DMA_SetConfig+0x248>)
 800c7fc:	4293      	cmp	r3, r2
 800c7fe:	d013      	beq.n	800c828 <DMA_SetConfig+0x1d0>
 800c800:	68fb      	ldr	r3, [r7, #12]
 800c802:	681b      	ldr	r3, [r3, #0]
 800c804:	4a27      	ldr	r2, [pc, #156]	@ (800c8a4 <DMA_SetConfig+0x24c>)
 800c806:	4293      	cmp	r3, r2
 800c808:	d00e      	beq.n	800c828 <DMA_SetConfig+0x1d0>
 800c80a:	68fb      	ldr	r3, [r7, #12]
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	4a26      	ldr	r2, [pc, #152]	@ (800c8a8 <DMA_SetConfig+0x250>)
 800c810:	4293      	cmp	r3, r2
 800c812:	d009      	beq.n	800c828 <DMA_SetConfig+0x1d0>
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	4a24      	ldr	r2, [pc, #144]	@ (800c8ac <DMA_SetConfig+0x254>)
 800c81a:	4293      	cmp	r3, r2
 800c81c:	d004      	beq.n	800c828 <DMA_SetConfig+0x1d0>
 800c81e:	68fb      	ldr	r3, [r7, #12]
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	4a23      	ldr	r2, [pc, #140]	@ (800c8b0 <DMA_SetConfig+0x258>)
 800c824:	4293      	cmp	r3, r2
 800c826:	d101      	bne.n	800c82c <DMA_SetConfig+0x1d4>
 800c828:	2301      	movs	r3, #1
 800c82a:	e000      	b.n	800c82e <DMA_SetConfig+0x1d6>
 800c82c:	2300      	movs	r3, #0
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d059      	beq.n	800c8e6 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c836:	f003 031f 	and.w	r3, r3, #31
 800c83a:	223f      	movs	r2, #63	@ 0x3f
 800c83c:	409a      	lsls	r2, r3
 800c83e:	697b      	ldr	r3, [r7, #20]
 800c840:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	681a      	ldr	r2, [r3, #0]
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800c850:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	683a      	ldr	r2, [r7, #0]
 800c858:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800c85a:	68fb      	ldr	r3, [r7, #12]
 800c85c:	689b      	ldr	r3, [r3, #8]
 800c85e:	2b40      	cmp	r3, #64	@ 0x40
 800c860:	d138      	bne.n	800c8d4 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800c862:	68fb      	ldr	r3, [r7, #12]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	687a      	ldr	r2, [r7, #4]
 800c868:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	68ba      	ldr	r2, [r7, #8]
 800c870:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800c872:	e086      	b.n	800c982 <DMA_SetConfig+0x32a>
 800c874:	40020010 	.word	0x40020010
 800c878:	40020028 	.word	0x40020028
 800c87c:	40020040 	.word	0x40020040
 800c880:	40020058 	.word	0x40020058
 800c884:	40020070 	.word	0x40020070
 800c888:	40020088 	.word	0x40020088
 800c88c:	400200a0 	.word	0x400200a0
 800c890:	400200b8 	.word	0x400200b8
 800c894:	40020410 	.word	0x40020410
 800c898:	40020428 	.word	0x40020428
 800c89c:	40020440 	.word	0x40020440
 800c8a0:	40020458 	.word	0x40020458
 800c8a4:	40020470 	.word	0x40020470
 800c8a8:	40020488 	.word	0x40020488
 800c8ac:	400204a0 	.word	0x400204a0
 800c8b0:	400204b8 	.word	0x400204b8
 800c8b4:	58025408 	.word	0x58025408
 800c8b8:	5802541c 	.word	0x5802541c
 800c8bc:	58025430 	.word	0x58025430
 800c8c0:	58025444 	.word	0x58025444
 800c8c4:	58025458 	.word	0x58025458
 800c8c8:	5802546c 	.word	0x5802546c
 800c8cc:	58025480 	.word	0x58025480
 800c8d0:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800c8d4:	68fb      	ldr	r3, [r7, #12]
 800c8d6:	681b      	ldr	r3, [r3, #0]
 800c8d8:	68ba      	ldr	r2, [r7, #8]
 800c8da:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	687a      	ldr	r2, [r7, #4]
 800c8e2:	60da      	str	r2, [r3, #12]
}
 800c8e4:	e04d      	b.n	800c982 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	4a29      	ldr	r2, [pc, #164]	@ (800c990 <DMA_SetConfig+0x338>)
 800c8ec:	4293      	cmp	r3, r2
 800c8ee:	d022      	beq.n	800c936 <DMA_SetConfig+0x2de>
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	4a27      	ldr	r2, [pc, #156]	@ (800c994 <DMA_SetConfig+0x33c>)
 800c8f6:	4293      	cmp	r3, r2
 800c8f8:	d01d      	beq.n	800c936 <DMA_SetConfig+0x2de>
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	4a26      	ldr	r2, [pc, #152]	@ (800c998 <DMA_SetConfig+0x340>)
 800c900:	4293      	cmp	r3, r2
 800c902:	d018      	beq.n	800c936 <DMA_SetConfig+0x2de>
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	681b      	ldr	r3, [r3, #0]
 800c908:	4a24      	ldr	r2, [pc, #144]	@ (800c99c <DMA_SetConfig+0x344>)
 800c90a:	4293      	cmp	r3, r2
 800c90c:	d013      	beq.n	800c936 <DMA_SetConfig+0x2de>
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	4a23      	ldr	r2, [pc, #140]	@ (800c9a0 <DMA_SetConfig+0x348>)
 800c914:	4293      	cmp	r3, r2
 800c916:	d00e      	beq.n	800c936 <DMA_SetConfig+0x2de>
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	4a21      	ldr	r2, [pc, #132]	@ (800c9a4 <DMA_SetConfig+0x34c>)
 800c91e:	4293      	cmp	r3, r2
 800c920:	d009      	beq.n	800c936 <DMA_SetConfig+0x2de>
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	4a20      	ldr	r2, [pc, #128]	@ (800c9a8 <DMA_SetConfig+0x350>)
 800c928:	4293      	cmp	r3, r2
 800c92a:	d004      	beq.n	800c936 <DMA_SetConfig+0x2de>
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	4a1e      	ldr	r2, [pc, #120]	@ (800c9ac <DMA_SetConfig+0x354>)
 800c932:	4293      	cmp	r3, r2
 800c934:	d101      	bne.n	800c93a <DMA_SetConfig+0x2e2>
 800c936:	2301      	movs	r3, #1
 800c938:	e000      	b.n	800c93c <DMA_SetConfig+0x2e4>
 800c93a:	2300      	movs	r3, #0
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d020      	beq.n	800c982 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c944:	f003 031f 	and.w	r3, r3, #31
 800c948:	2201      	movs	r2, #1
 800c94a:	409a      	lsls	r2, r3
 800c94c:	693b      	ldr	r3, [r7, #16]
 800c94e:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800c950:	68fb      	ldr	r3, [r7, #12]
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	683a      	ldr	r2, [r7, #0]
 800c956:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	689b      	ldr	r3, [r3, #8]
 800c95c:	2b40      	cmp	r3, #64	@ 0x40
 800c95e:	d108      	bne.n	800c972 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800c960:	68fb      	ldr	r3, [r7, #12]
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	687a      	ldr	r2, [r7, #4]
 800c966:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	68ba      	ldr	r2, [r7, #8]
 800c96e:	60da      	str	r2, [r3, #12]
}
 800c970:	e007      	b.n	800c982 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	68ba      	ldr	r2, [r7, #8]
 800c978:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800c97a:	68fb      	ldr	r3, [r7, #12]
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	687a      	ldr	r2, [r7, #4]
 800c980:	60da      	str	r2, [r3, #12]
}
 800c982:	bf00      	nop
 800c984:	371c      	adds	r7, #28
 800c986:	46bd      	mov	sp, r7
 800c988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c98c:	4770      	bx	lr
 800c98e:	bf00      	nop
 800c990:	58025408 	.word	0x58025408
 800c994:	5802541c 	.word	0x5802541c
 800c998:	58025430 	.word	0x58025430
 800c99c:	58025444 	.word	0x58025444
 800c9a0:	58025458 	.word	0x58025458
 800c9a4:	5802546c 	.word	0x5802546c
 800c9a8:	58025480 	.word	0x58025480
 800c9ac:	58025494 	.word	0x58025494

0800c9b0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800c9b0:	b480      	push	{r7}
 800c9b2:	b085      	sub	sp, #20
 800c9b4:	af00      	add	r7, sp, #0
 800c9b6:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	4a42      	ldr	r2, [pc, #264]	@ (800cac8 <DMA_CalcBaseAndBitshift+0x118>)
 800c9be:	4293      	cmp	r3, r2
 800c9c0:	d04a      	beq.n	800ca58 <DMA_CalcBaseAndBitshift+0xa8>
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	4a41      	ldr	r2, [pc, #260]	@ (800cacc <DMA_CalcBaseAndBitshift+0x11c>)
 800c9c8:	4293      	cmp	r3, r2
 800c9ca:	d045      	beq.n	800ca58 <DMA_CalcBaseAndBitshift+0xa8>
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	4a3f      	ldr	r2, [pc, #252]	@ (800cad0 <DMA_CalcBaseAndBitshift+0x120>)
 800c9d2:	4293      	cmp	r3, r2
 800c9d4:	d040      	beq.n	800ca58 <DMA_CalcBaseAndBitshift+0xa8>
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	4a3e      	ldr	r2, [pc, #248]	@ (800cad4 <DMA_CalcBaseAndBitshift+0x124>)
 800c9dc:	4293      	cmp	r3, r2
 800c9de:	d03b      	beq.n	800ca58 <DMA_CalcBaseAndBitshift+0xa8>
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	4a3c      	ldr	r2, [pc, #240]	@ (800cad8 <DMA_CalcBaseAndBitshift+0x128>)
 800c9e6:	4293      	cmp	r3, r2
 800c9e8:	d036      	beq.n	800ca58 <DMA_CalcBaseAndBitshift+0xa8>
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	4a3b      	ldr	r2, [pc, #236]	@ (800cadc <DMA_CalcBaseAndBitshift+0x12c>)
 800c9f0:	4293      	cmp	r3, r2
 800c9f2:	d031      	beq.n	800ca58 <DMA_CalcBaseAndBitshift+0xa8>
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	4a39      	ldr	r2, [pc, #228]	@ (800cae0 <DMA_CalcBaseAndBitshift+0x130>)
 800c9fa:	4293      	cmp	r3, r2
 800c9fc:	d02c      	beq.n	800ca58 <DMA_CalcBaseAndBitshift+0xa8>
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	4a38      	ldr	r2, [pc, #224]	@ (800cae4 <DMA_CalcBaseAndBitshift+0x134>)
 800ca04:	4293      	cmp	r3, r2
 800ca06:	d027      	beq.n	800ca58 <DMA_CalcBaseAndBitshift+0xa8>
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	4a36      	ldr	r2, [pc, #216]	@ (800cae8 <DMA_CalcBaseAndBitshift+0x138>)
 800ca0e:	4293      	cmp	r3, r2
 800ca10:	d022      	beq.n	800ca58 <DMA_CalcBaseAndBitshift+0xa8>
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	4a35      	ldr	r2, [pc, #212]	@ (800caec <DMA_CalcBaseAndBitshift+0x13c>)
 800ca18:	4293      	cmp	r3, r2
 800ca1a:	d01d      	beq.n	800ca58 <DMA_CalcBaseAndBitshift+0xa8>
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	4a33      	ldr	r2, [pc, #204]	@ (800caf0 <DMA_CalcBaseAndBitshift+0x140>)
 800ca22:	4293      	cmp	r3, r2
 800ca24:	d018      	beq.n	800ca58 <DMA_CalcBaseAndBitshift+0xa8>
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	4a32      	ldr	r2, [pc, #200]	@ (800caf4 <DMA_CalcBaseAndBitshift+0x144>)
 800ca2c:	4293      	cmp	r3, r2
 800ca2e:	d013      	beq.n	800ca58 <DMA_CalcBaseAndBitshift+0xa8>
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	4a30      	ldr	r2, [pc, #192]	@ (800caf8 <DMA_CalcBaseAndBitshift+0x148>)
 800ca36:	4293      	cmp	r3, r2
 800ca38:	d00e      	beq.n	800ca58 <DMA_CalcBaseAndBitshift+0xa8>
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	681b      	ldr	r3, [r3, #0]
 800ca3e:	4a2f      	ldr	r2, [pc, #188]	@ (800cafc <DMA_CalcBaseAndBitshift+0x14c>)
 800ca40:	4293      	cmp	r3, r2
 800ca42:	d009      	beq.n	800ca58 <DMA_CalcBaseAndBitshift+0xa8>
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	4a2d      	ldr	r2, [pc, #180]	@ (800cb00 <DMA_CalcBaseAndBitshift+0x150>)
 800ca4a:	4293      	cmp	r3, r2
 800ca4c:	d004      	beq.n	800ca58 <DMA_CalcBaseAndBitshift+0xa8>
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	681b      	ldr	r3, [r3, #0]
 800ca52:	4a2c      	ldr	r2, [pc, #176]	@ (800cb04 <DMA_CalcBaseAndBitshift+0x154>)
 800ca54:	4293      	cmp	r3, r2
 800ca56:	d101      	bne.n	800ca5c <DMA_CalcBaseAndBitshift+0xac>
 800ca58:	2301      	movs	r3, #1
 800ca5a:	e000      	b.n	800ca5e <DMA_CalcBaseAndBitshift+0xae>
 800ca5c:	2300      	movs	r3, #0
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d024      	beq.n	800caac <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	b2db      	uxtb	r3, r3
 800ca68:	3b10      	subs	r3, #16
 800ca6a:	4a27      	ldr	r2, [pc, #156]	@ (800cb08 <DMA_CalcBaseAndBitshift+0x158>)
 800ca6c:	fba2 2303 	umull	r2, r3, r2, r3
 800ca70:	091b      	lsrs	r3, r3, #4
 800ca72:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	f003 0307 	and.w	r3, r3, #7
 800ca7a:	4a24      	ldr	r2, [pc, #144]	@ (800cb0c <DMA_CalcBaseAndBitshift+0x15c>)
 800ca7c:	5cd3      	ldrb	r3, [r2, r3]
 800ca7e:	461a      	mov	r2, r3
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800ca84:	68fb      	ldr	r3, [r7, #12]
 800ca86:	2b03      	cmp	r3, #3
 800ca88:	d908      	bls.n	800ca9c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	461a      	mov	r2, r3
 800ca90:	4b1f      	ldr	r3, [pc, #124]	@ (800cb10 <DMA_CalcBaseAndBitshift+0x160>)
 800ca92:	4013      	ands	r3, r2
 800ca94:	1d1a      	adds	r2, r3, #4
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	659a      	str	r2, [r3, #88]	@ 0x58
 800ca9a:	e00d      	b.n	800cab8 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	461a      	mov	r2, r3
 800caa2:	4b1b      	ldr	r3, [pc, #108]	@ (800cb10 <DMA_CalcBaseAndBitshift+0x160>)
 800caa4:	4013      	ands	r3, r2
 800caa6:	687a      	ldr	r2, [r7, #4]
 800caa8:	6593      	str	r3, [r2, #88]	@ 0x58
 800caaa:	e005      	b.n	800cab8 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800cabc:	4618      	mov	r0, r3
 800cabe:	3714      	adds	r7, #20
 800cac0:	46bd      	mov	sp, r7
 800cac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cac6:	4770      	bx	lr
 800cac8:	40020010 	.word	0x40020010
 800cacc:	40020028 	.word	0x40020028
 800cad0:	40020040 	.word	0x40020040
 800cad4:	40020058 	.word	0x40020058
 800cad8:	40020070 	.word	0x40020070
 800cadc:	40020088 	.word	0x40020088
 800cae0:	400200a0 	.word	0x400200a0
 800cae4:	400200b8 	.word	0x400200b8
 800cae8:	40020410 	.word	0x40020410
 800caec:	40020428 	.word	0x40020428
 800caf0:	40020440 	.word	0x40020440
 800caf4:	40020458 	.word	0x40020458
 800caf8:	40020470 	.word	0x40020470
 800cafc:	40020488 	.word	0x40020488
 800cb00:	400204a0 	.word	0x400204a0
 800cb04:	400204b8 	.word	0x400204b8
 800cb08:	aaaaaaab 	.word	0xaaaaaaab
 800cb0c:	0801be6c 	.word	0x0801be6c
 800cb10:	fffffc00 	.word	0xfffffc00

0800cb14 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 800cb14:	b480      	push	{r7}
 800cb16:	b085      	sub	sp, #20
 800cb18:	af00      	add	r7, sp, #0
 800cb1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cb1c:	2300      	movs	r3, #0
 800cb1e:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	699b      	ldr	r3, [r3, #24]
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	d120      	bne.n	800cb6a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb2c:	2b03      	cmp	r3, #3
 800cb2e:	d858      	bhi.n	800cbe2 <DMA_CheckFifoParam+0xce>
 800cb30:	a201      	add	r2, pc, #4	@ (adr r2, 800cb38 <DMA_CheckFifoParam+0x24>)
 800cb32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb36:	bf00      	nop
 800cb38:	0800cb49 	.word	0x0800cb49
 800cb3c:	0800cb5b 	.word	0x0800cb5b
 800cb40:	0800cb49 	.word	0x0800cb49
 800cb44:	0800cbe3 	.word	0x0800cbe3
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb4c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d048      	beq.n	800cbe6 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800cb54:	2301      	movs	r3, #1
 800cb56:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800cb58:	e045      	b.n	800cbe6 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb5e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800cb62:	d142      	bne.n	800cbea <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800cb64:	2301      	movs	r3, #1
 800cb66:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800cb68:	e03f      	b.n	800cbea <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	699b      	ldr	r3, [r3, #24]
 800cb6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cb72:	d123      	bne.n	800cbbc <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb78:	2b03      	cmp	r3, #3
 800cb7a:	d838      	bhi.n	800cbee <DMA_CheckFifoParam+0xda>
 800cb7c:	a201      	add	r2, pc, #4	@ (adr r2, 800cb84 <DMA_CheckFifoParam+0x70>)
 800cb7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb82:	bf00      	nop
 800cb84:	0800cb95 	.word	0x0800cb95
 800cb88:	0800cb9b 	.word	0x0800cb9b
 800cb8c:	0800cb95 	.word	0x0800cb95
 800cb90:	0800cbad 	.word	0x0800cbad
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800cb94:	2301      	movs	r3, #1
 800cb96:	73fb      	strb	r3, [r7, #15]
        break;
 800cb98:	e030      	b.n	800cbfc <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb9e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d025      	beq.n	800cbf2 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800cba6:	2301      	movs	r3, #1
 800cba8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800cbaa:	e022      	b.n	800cbf2 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cbb0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800cbb4:	d11f      	bne.n	800cbf6 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800cbb6:	2301      	movs	r3, #1
 800cbb8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800cbba:	e01c      	b.n	800cbf6 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cbc0:	2b02      	cmp	r3, #2
 800cbc2:	d902      	bls.n	800cbca <DMA_CheckFifoParam+0xb6>
 800cbc4:	2b03      	cmp	r3, #3
 800cbc6:	d003      	beq.n	800cbd0 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800cbc8:	e018      	b.n	800cbfc <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800cbca:	2301      	movs	r3, #1
 800cbcc:	73fb      	strb	r3, [r7, #15]
        break;
 800cbce:	e015      	b.n	800cbfc <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cbd4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	d00e      	beq.n	800cbfa <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800cbdc:	2301      	movs	r3, #1
 800cbde:	73fb      	strb	r3, [r7, #15]
    break;
 800cbe0:	e00b      	b.n	800cbfa <DMA_CheckFifoParam+0xe6>
        break;
 800cbe2:	bf00      	nop
 800cbe4:	e00a      	b.n	800cbfc <DMA_CheckFifoParam+0xe8>
        break;
 800cbe6:	bf00      	nop
 800cbe8:	e008      	b.n	800cbfc <DMA_CheckFifoParam+0xe8>
        break;
 800cbea:	bf00      	nop
 800cbec:	e006      	b.n	800cbfc <DMA_CheckFifoParam+0xe8>
        break;
 800cbee:	bf00      	nop
 800cbf0:	e004      	b.n	800cbfc <DMA_CheckFifoParam+0xe8>
        break;
 800cbf2:	bf00      	nop
 800cbf4:	e002      	b.n	800cbfc <DMA_CheckFifoParam+0xe8>
        break;
 800cbf6:	bf00      	nop
 800cbf8:	e000      	b.n	800cbfc <DMA_CheckFifoParam+0xe8>
    break;
 800cbfa:	bf00      	nop
    }
  }

  return status;
 800cbfc:	7bfb      	ldrb	r3, [r7, #15]
}
 800cbfe:	4618      	mov	r0, r3
 800cc00:	3714      	adds	r7, #20
 800cc02:	46bd      	mov	sp, r7
 800cc04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc08:	4770      	bx	lr
 800cc0a:	bf00      	nop

0800cc0c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800cc0c:	b480      	push	{r7}
 800cc0e:	b085      	sub	sp, #20
 800cc10:	af00      	add	r7, sp, #0
 800cc12:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	4a38      	ldr	r2, [pc, #224]	@ (800cd00 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800cc20:	4293      	cmp	r3, r2
 800cc22:	d022      	beq.n	800cc6a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	4a36      	ldr	r2, [pc, #216]	@ (800cd04 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800cc2a:	4293      	cmp	r3, r2
 800cc2c:	d01d      	beq.n	800cc6a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	681b      	ldr	r3, [r3, #0]
 800cc32:	4a35      	ldr	r2, [pc, #212]	@ (800cd08 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800cc34:	4293      	cmp	r3, r2
 800cc36:	d018      	beq.n	800cc6a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	4a33      	ldr	r2, [pc, #204]	@ (800cd0c <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800cc3e:	4293      	cmp	r3, r2
 800cc40:	d013      	beq.n	800cc6a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	4a32      	ldr	r2, [pc, #200]	@ (800cd10 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800cc48:	4293      	cmp	r3, r2
 800cc4a:	d00e      	beq.n	800cc6a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	4a30      	ldr	r2, [pc, #192]	@ (800cd14 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800cc52:	4293      	cmp	r3, r2
 800cc54:	d009      	beq.n	800cc6a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	4a2f      	ldr	r2, [pc, #188]	@ (800cd18 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800cc5c:	4293      	cmp	r3, r2
 800cc5e:	d004      	beq.n	800cc6a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	4a2d      	ldr	r2, [pc, #180]	@ (800cd1c <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800cc66:	4293      	cmp	r3, r2
 800cc68:	d101      	bne.n	800cc6e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800cc6a:	2301      	movs	r3, #1
 800cc6c:	e000      	b.n	800cc70 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800cc6e:	2300      	movs	r3, #0
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d01a      	beq.n	800ccaa <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	b2db      	uxtb	r3, r3
 800cc7a:	3b08      	subs	r3, #8
 800cc7c:	4a28      	ldr	r2, [pc, #160]	@ (800cd20 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800cc7e:	fba2 2303 	umull	r2, r3, r2, r3
 800cc82:	091b      	lsrs	r3, r3, #4
 800cc84:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800cc86:	68fa      	ldr	r2, [r7, #12]
 800cc88:	4b26      	ldr	r3, [pc, #152]	@ (800cd24 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800cc8a:	4413      	add	r3, r2
 800cc8c:	009b      	lsls	r3, r3, #2
 800cc8e:	461a      	mov	r2, r3
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	4a24      	ldr	r2, [pc, #144]	@ (800cd28 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800cc98:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800cc9a:	68fb      	ldr	r3, [r7, #12]
 800cc9c:	f003 031f 	and.w	r3, r3, #31
 800cca0:	2201      	movs	r2, #1
 800cca2:	409a      	lsls	r2, r3
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800cca8:	e024      	b.n	800ccf4 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	b2db      	uxtb	r3, r3
 800ccb0:	3b10      	subs	r3, #16
 800ccb2:	4a1e      	ldr	r2, [pc, #120]	@ (800cd2c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800ccb4:	fba2 2303 	umull	r2, r3, r2, r3
 800ccb8:	091b      	lsrs	r3, r3, #4
 800ccba:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800ccbc:	68bb      	ldr	r3, [r7, #8]
 800ccbe:	4a1c      	ldr	r2, [pc, #112]	@ (800cd30 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800ccc0:	4293      	cmp	r3, r2
 800ccc2:	d806      	bhi.n	800ccd2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800ccc4:	68bb      	ldr	r3, [r7, #8]
 800ccc6:	4a1b      	ldr	r2, [pc, #108]	@ (800cd34 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800ccc8:	4293      	cmp	r3, r2
 800ccca:	d902      	bls.n	800ccd2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	3308      	adds	r3, #8
 800ccd0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800ccd2:	68fa      	ldr	r2, [r7, #12]
 800ccd4:	4b18      	ldr	r3, [pc, #96]	@ (800cd38 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800ccd6:	4413      	add	r3, r2
 800ccd8:	009b      	lsls	r3, r3, #2
 800ccda:	461a      	mov	r2, r3
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	4a16      	ldr	r2, [pc, #88]	@ (800cd3c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800cce4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800cce6:	68fb      	ldr	r3, [r7, #12]
 800cce8:	f003 031f 	and.w	r3, r3, #31
 800ccec:	2201      	movs	r2, #1
 800ccee:	409a      	lsls	r2, r3
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800ccf4:	bf00      	nop
 800ccf6:	3714      	adds	r7, #20
 800ccf8:	46bd      	mov	sp, r7
 800ccfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccfe:	4770      	bx	lr
 800cd00:	58025408 	.word	0x58025408
 800cd04:	5802541c 	.word	0x5802541c
 800cd08:	58025430 	.word	0x58025430
 800cd0c:	58025444 	.word	0x58025444
 800cd10:	58025458 	.word	0x58025458
 800cd14:	5802546c 	.word	0x5802546c
 800cd18:	58025480 	.word	0x58025480
 800cd1c:	58025494 	.word	0x58025494
 800cd20:	cccccccd 	.word	0xcccccccd
 800cd24:	16009600 	.word	0x16009600
 800cd28:	58025880 	.word	0x58025880
 800cd2c:	aaaaaaab 	.word	0xaaaaaaab
 800cd30:	400204b8 	.word	0x400204b8
 800cd34:	4002040f 	.word	0x4002040f
 800cd38:	10008200 	.word	0x10008200
 800cd3c:	40020880 	.word	0x40020880

0800cd40 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800cd40:	b480      	push	{r7}
 800cd42:	b085      	sub	sp, #20
 800cd44:	af00      	add	r7, sp, #0
 800cd46:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	685b      	ldr	r3, [r3, #4]
 800cd4c:	b2db      	uxtb	r3, r3
 800cd4e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d04a      	beq.n	800cdec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800cd56:	68fb      	ldr	r3, [r7, #12]
 800cd58:	2b08      	cmp	r3, #8
 800cd5a:	d847      	bhi.n	800cdec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	4a25      	ldr	r2, [pc, #148]	@ (800cdf8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800cd62:	4293      	cmp	r3, r2
 800cd64:	d022      	beq.n	800cdac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	681b      	ldr	r3, [r3, #0]
 800cd6a:	4a24      	ldr	r2, [pc, #144]	@ (800cdfc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800cd6c:	4293      	cmp	r3, r2
 800cd6e:	d01d      	beq.n	800cdac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	4a22      	ldr	r2, [pc, #136]	@ (800ce00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800cd76:	4293      	cmp	r3, r2
 800cd78:	d018      	beq.n	800cdac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	4a21      	ldr	r2, [pc, #132]	@ (800ce04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800cd80:	4293      	cmp	r3, r2
 800cd82:	d013      	beq.n	800cdac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	681b      	ldr	r3, [r3, #0]
 800cd88:	4a1f      	ldr	r2, [pc, #124]	@ (800ce08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800cd8a:	4293      	cmp	r3, r2
 800cd8c:	d00e      	beq.n	800cdac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	4a1e      	ldr	r2, [pc, #120]	@ (800ce0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800cd94:	4293      	cmp	r3, r2
 800cd96:	d009      	beq.n	800cdac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	4a1c      	ldr	r2, [pc, #112]	@ (800ce10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800cd9e:	4293      	cmp	r3, r2
 800cda0:	d004      	beq.n	800cdac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	4a1b      	ldr	r2, [pc, #108]	@ (800ce14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800cda8:	4293      	cmp	r3, r2
 800cdaa:	d101      	bne.n	800cdb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800cdac:	2301      	movs	r3, #1
 800cdae:	e000      	b.n	800cdb2 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800cdb0:	2300      	movs	r3, #0
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	d00a      	beq.n	800cdcc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800cdb6:	68fa      	ldr	r2, [r7, #12]
 800cdb8:	4b17      	ldr	r3, [pc, #92]	@ (800ce18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800cdba:	4413      	add	r3, r2
 800cdbc:	009b      	lsls	r3, r3, #2
 800cdbe:	461a      	mov	r2, r3
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	4a15      	ldr	r2, [pc, #84]	@ (800ce1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800cdc8:	671a      	str	r2, [r3, #112]	@ 0x70
 800cdca:	e009      	b.n	800cde0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800cdcc:	68fa      	ldr	r2, [r7, #12]
 800cdce:	4b14      	ldr	r3, [pc, #80]	@ (800ce20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800cdd0:	4413      	add	r3, r2
 800cdd2:	009b      	lsls	r3, r3, #2
 800cdd4:	461a      	mov	r2, r3
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	4a11      	ldr	r2, [pc, #68]	@ (800ce24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800cdde:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800cde0:	68fb      	ldr	r3, [r7, #12]
 800cde2:	3b01      	subs	r3, #1
 800cde4:	2201      	movs	r2, #1
 800cde6:	409a      	lsls	r2, r3
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 800cdec:	bf00      	nop
 800cdee:	3714      	adds	r7, #20
 800cdf0:	46bd      	mov	sp, r7
 800cdf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdf6:	4770      	bx	lr
 800cdf8:	58025408 	.word	0x58025408
 800cdfc:	5802541c 	.word	0x5802541c
 800ce00:	58025430 	.word	0x58025430
 800ce04:	58025444 	.word	0x58025444
 800ce08:	58025458 	.word	0x58025458
 800ce0c:	5802546c 	.word	0x5802546c
 800ce10:	58025480 	.word	0x58025480
 800ce14:	58025494 	.word	0x58025494
 800ce18:	1600963f 	.word	0x1600963f
 800ce1c:	58025940 	.word	0x58025940
 800ce20:	1000823f 	.word	0x1000823f
 800ce24:	40020940 	.word	0x40020940

0800ce28 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800ce28:	b480      	push	{r7}
 800ce2a:	b089      	sub	sp, #36	@ 0x24
 800ce2c:	af00      	add	r7, sp, #0
 800ce2e:	6078      	str	r0, [r7, #4]
 800ce30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800ce32:	2300      	movs	r3, #0
 800ce34:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800ce36:	4b89      	ldr	r3, [pc, #548]	@ (800d05c <HAL_GPIO_Init+0x234>)
 800ce38:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800ce3a:	e194      	b.n	800d166 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800ce3c:	683b      	ldr	r3, [r7, #0]
 800ce3e:	681a      	ldr	r2, [r3, #0]
 800ce40:	2101      	movs	r1, #1
 800ce42:	69fb      	ldr	r3, [r7, #28]
 800ce44:	fa01 f303 	lsl.w	r3, r1, r3
 800ce48:	4013      	ands	r3, r2
 800ce4a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800ce4c:	693b      	ldr	r3, [r7, #16]
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	f000 8186 	beq.w	800d160 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800ce54:	683b      	ldr	r3, [r7, #0]
 800ce56:	685b      	ldr	r3, [r3, #4]
 800ce58:	f003 0303 	and.w	r3, r3, #3
 800ce5c:	2b01      	cmp	r3, #1
 800ce5e:	d005      	beq.n	800ce6c <HAL_GPIO_Init+0x44>
 800ce60:	683b      	ldr	r3, [r7, #0]
 800ce62:	685b      	ldr	r3, [r3, #4]
 800ce64:	f003 0303 	and.w	r3, r3, #3
 800ce68:	2b02      	cmp	r3, #2
 800ce6a:	d130      	bne.n	800cece <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	689b      	ldr	r3, [r3, #8]
 800ce70:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800ce72:	69fb      	ldr	r3, [r7, #28]
 800ce74:	005b      	lsls	r3, r3, #1
 800ce76:	2203      	movs	r2, #3
 800ce78:	fa02 f303 	lsl.w	r3, r2, r3
 800ce7c:	43db      	mvns	r3, r3
 800ce7e:	69ba      	ldr	r2, [r7, #24]
 800ce80:	4013      	ands	r3, r2
 800ce82:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800ce84:	683b      	ldr	r3, [r7, #0]
 800ce86:	68da      	ldr	r2, [r3, #12]
 800ce88:	69fb      	ldr	r3, [r7, #28]
 800ce8a:	005b      	lsls	r3, r3, #1
 800ce8c:	fa02 f303 	lsl.w	r3, r2, r3
 800ce90:	69ba      	ldr	r2, [r7, #24]
 800ce92:	4313      	orrs	r3, r2
 800ce94:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	69ba      	ldr	r2, [r7, #24]
 800ce9a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	685b      	ldr	r3, [r3, #4]
 800cea0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800cea2:	2201      	movs	r2, #1
 800cea4:	69fb      	ldr	r3, [r7, #28]
 800cea6:	fa02 f303 	lsl.w	r3, r2, r3
 800ceaa:	43db      	mvns	r3, r3
 800ceac:	69ba      	ldr	r2, [r7, #24]
 800ceae:	4013      	ands	r3, r2
 800ceb0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800ceb2:	683b      	ldr	r3, [r7, #0]
 800ceb4:	685b      	ldr	r3, [r3, #4]
 800ceb6:	091b      	lsrs	r3, r3, #4
 800ceb8:	f003 0201 	and.w	r2, r3, #1
 800cebc:	69fb      	ldr	r3, [r7, #28]
 800cebe:	fa02 f303 	lsl.w	r3, r2, r3
 800cec2:	69ba      	ldr	r2, [r7, #24]
 800cec4:	4313      	orrs	r3, r2
 800cec6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	69ba      	ldr	r2, [r7, #24]
 800cecc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800cece:	683b      	ldr	r3, [r7, #0]
 800ced0:	685b      	ldr	r3, [r3, #4]
 800ced2:	f003 0303 	and.w	r3, r3, #3
 800ced6:	2b03      	cmp	r3, #3
 800ced8:	d017      	beq.n	800cf0a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	68db      	ldr	r3, [r3, #12]
 800cede:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800cee0:	69fb      	ldr	r3, [r7, #28]
 800cee2:	005b      	lsls	r3, r3, #1
 800cee4:	2203      	movs	r2, #3
 800cee6:	fa02 f303 	lsl.w	r3, r2, r3
 800ceea:	43db      	mvns	r3, r3
 800ceec:	69ba      	ldr	r2, [r7, #24]
 800ceee:	4013      	ands	r3, r2
 800cef0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800cef2:	683b      	ldr	r3, [r7, #0]
 800cef4:	689a      	ldr	r2, [r3, #8]
 800cef6:	69fb      	ldr	r3, [r7, #28]
 800cef8:	005b      	lsls	r3, r3, #1
 800cefa:	fa02 f303 	lsl.w	r3, r2, r3
 800cefe:	69ba      	ldr	r2, [r7, #24]
 800cf00:	4313      	orrs	r3, r2
 800cf02:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	69ba      	ldr	r2, [r7, #24]
 800cf08:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800cf0a:	683b      	ldr	r3, [r7, #0]
 800cf0c:	685b      	ldr	r3, [r3, #4]
 800cf0e:	f003 0303 	and.w	r3, r3, #3
 800cf12:	2b02      	cmp	r3, #2
 800cf14:	d123      	bne.n	800cf5e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800cf16:	69fb      	ldr	r3, [r7, #28]
 800cf18:	08da      	lsrs	r2, r3, #3
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	3208      	adds	r2, #8
 800cf1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf22:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800cf24:	69fb      	ldr	r3, [r7, #28]
 800cf26:	f003 0307 	and.w	r3, r3, #7
 800cf2a:	009b      	lsls	r3, r3, #2
 800cf2c:	220f      	movs	r2, #15
 800cf2e:	fa02 f303 	lsl.w	r3, r2, r3
 800cf32:	43db      	mvns	r3, r3
 800cf34:	69ba      	ldr	r2, [r7, #24]
 800cf36:	4013      	ands	r3, r2
 800cf38:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800cf3a:	683b      	ldr	r3, [r7, #0]
 800cf3c:	691a      	ldr	r2, [r3, #16]
 800cf3e:	69fb      	ldr	r3, [r7, #28]
 800cf40:	f003 0307 	and.w	r3, r3, #7
 800cf44:	009b      	lsls	r3, r3, #2
 800cf46:	fa02 f303 	lsl.w	r3, r2, r3
 800cf4a:	69ba      	ldr	r2, [r7, #24]
 800cf4c:	4313      	orrs	r3, r2
 800cf4e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800cf50:	69fb      	ldr	r3, [r7, #28]
 800cf52:	08da      	lsrs	r2, r3, #3
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	3208      	adds	r2, #8
 800cf58:	69b9      	ldr	r1, [r7, #24]
 800cf5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800cf64:	69fb      	ldr	r3, [r7, #28]
 800cf66:	005b      	lsls	r3, r3, #1
 800cf68:	2203      	movs	r2, #3
 800cf6a:	fa02 f303 	lsl.w	r3, r2, r3
 800cf6e:	43db      	mvns	r3, r3
 800cf70:	69ba      	ldr	r2, [r7, #24]
 800cf72:	4013      	ands	r3, r2
 800cf74:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800cf76:	683b      	ldr	r3, [r7, #0]
 800cf78:	685b      	ldr	r3, [r3, #4]
 800cf7a:	f003 0203 	and.w	r2, r3, #3
 800cf7e:	69fb      	ldr	r3, [r7, #28]
 800cf80:	005b      	lsls	r3, r3, #1
 800cf82:	fa02 f303 	lsl.w	r3, r2, r3
 800cf86:	69ba      	ldr	r2, [r7, #24]
 800cf88:	4313      	orrs	r3, r2
 800cf8a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	69ba      	ldr	r2, [r7, #24]
 800cf90:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800cf92:	683b      	ldr	r3, [r7, #0]
 800cf94:	685b      	ldr	r3, [r3, #4]
 800cf96:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	f000 80e0 	beq.w	800d160 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800cfa0:	4b2f      	ldr	r3, [pc, #188]	@ (800d060 <HAL_GPIO_Init+0x238>)
 800cfa2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800cfa6:	4a2e      	ldr	r2, [pc, #184]	@ (800d060 <HAL_GPIO_Init+0x238>)
 800cfa8:	f043 0302 	orr.w	r3, r3, #2
 800cfac:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800cfb0:	4b2b      	ldr	r3, [pc, #172]	@ (800d060 <HAL_GPIO_Init+0x238>)
 800cfb2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800cfb6:	f003 0302 	and.w	r3, r3, #2
 800cfba:	60fb      	str	r3, [r7, #12]
 800cfbc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800cfbe:	4a29      	ldr	r2, [pc, #164]	@ (800d064 <HAL_GPIO_Init+0x23c>)
 800cfc0:	69fb      	ldr	r3, [r7, #28]
 800cfc2:	089b      	lsrs	r3, r3, #2
 800cfc4:	3302      	adds	r3, #2
 800cfc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cfca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800cfcc:	69fb      	ldr	r3, [r7, #28]
 800cfce:	f003 0303 	and.w	r3, r3, #3
 800cfd2:	009b      	lsls	r3, r3, #2
 800cfd4:	220f      	movs	r2, #15
 800cfd6:	fa02 f303 	lsl.w	r3, r2, r3
 800cfda:	43db      	mvns	r3, r3
 800cfdc:	69ba      	ldr	r2, [r7, #24]
 800cfde:	4013      	ands	r3, r2
 800cfe0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	4a20      	ldr	r2, [pc, #128]	@ (800d068 <HAL_GPIO_Init+0x240>)
 800cfe6:	4293      	cmp	r3, r2
 800cfe8:	d052      	beq.n	800d090 <HAL_GPIO_Init+0x268>
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	4a1f      	ldr	r2, [pc, #124]	@ (800d06c <HAL_GPIO_Init+0x244>)
 800cfee:	4293      	cmp	r3, r2
 800cff0:	d031      	beq.n	800d056 <HAL_GPIO_Init+0x22e>
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	4a1e      	ldr	r2, [pc, #120]	@ (800d070 <HAL_GPIO_Init+0x248>)
 800cff6:	4293      	cmp	r3, r2
 800cff8:	d02b      	beq.n	800d052 <HAL_GPIO_Init+0x22a>
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	4a1d      	ldr	r2, [pc, #116]	@ (800d074 <HAL_GPIO_Init+0x24c>)
 800cffe:	4293      	cmp	r3, r2
 800d000:	d025      	beq.n	800d04e <HAL_GPIO_Init+0x226>
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	4a1c      	ldr	r2, [pc, #112]	@ (800d078 <HAL_GPIO_Init+0x250>)
 800d006:	4293      	cmp	r3, r2
 800d008:	d01f      	beq.n	800d04a <HAL_GPIO_Init+0x222>
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	4a1b      	ldr	r2, [pc, #108]	@ (800d07c <HAL_GPIO_Init+0x254>)
 800d00e:	4293      	cmp	r3, r2
 800d010:	d019      	beq.n	800d046 <HAL_GPIO_Init+0x21e>
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	4a1a      	ldr	r2, [pc, #104]	@ (800d080 <HAL_GPIO_Init+0x258>)
 800d016:	4293      	cmp	r3, r2
 800d018:	d013      	beq.n	800d042 <HAL_GPIO_Init+0x21a>
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	4a19      	ldr	r2, [pc, #100]	@ (800d084 <HAL_GPIO_Init+0x25c>)
 800d01e:	4293      	cmp	r3, r2
 800d020:	d00d      	beq.n	800d03e <HAL_GPIO_Init+0x216>
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	4a18      	ldr	r2, [pc, #96]	@ (800d088 <HAL_GPIO_Init+0x260>)
 800d026:	4293      	cmp	r3, r2
 800d028:	d007      	beq.n	800d03a <HAL_GPIO_Init+0x212>
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	4a17      	ldr	r2, [pc, #92]	@ (800d08c <HAL_GPIO_Init+0x264>)
 800d02e:	4293      	cmp	r3, r2
 800d030:	d101      	bne.n	800d036 <HAL_GPIO_Init+0x20e>
 800d032:	2309      	movs	r3, #9
 800d034:	e02d      	b.n	800d092 <HAL_GPIO_Init+0x26a>
 800d036:	230a      	movs	r3, #10
 800d038:	e02b      	b.n	800d092 <HAL_GPIO_Init+0x26a>
 800d03a:	2308      	movs	r3, #8
 800d03c:	e029      	b.n	800d092 <HAL_GPIO_Init+0x26a>
 800d03e:	2307      	movs	r3, #7
 800d040:	e027      	b.n	800d092 <HAL_GPIO_Init+0x26a>
 800d042:	2306      	movs	r3, #6
 800d044:	e025      	b.n	800d092 <HAL_GPIO_Init+0x26a>
 800d046:	2305      	movs	r3, #5
 800d048:	e023      	b.n	800d092 <HAL_GPIO_Init+0x26a>
 800d04a:	2304      	movs	r3, #4
 800d04c:	e021      	b.n	800d092 <HAL_GPIO_Init+0x26a>
 800d04e:	2303      	movs	r3, #3
 800d050:	e01f      	b.n	800d092 <HAL_GPIO_Init+0x26a>
 800d052:	2302      	movs	r3, #2
 800d054:	e01d      	b.n	800d092 <HAL_GPIO_Init+0x26a>
 800d056:	2301      	movs	r3, #1
 800d058:	e01b      	b.n	800d092 <HAL_GPIO_Init+0x26a>
 800d05a:	bf00      	nop
 800d05c:	58000080 	.word	0x58000080
 800d060:	58024400 	.word	0x58024400
 800d064:	58000400 	.word	0x58000400
 800d068:	58020000 	.word	0x58020000
 800d06c:	58020400 	.word	0x58020400
 800d070:	58020800 	.word	0x58020800
 800d074:	58020c00 	.word	0x58020c00
 800d078:	58021000 	.word	0x58021000
 800d07c:	58021400 	.word	0x58021400
 800d080:	58021800 	.word	0x58021800
 800d084:	58021c00 	.word	0x58021c00
 800d088:	58022000 	.word	0x58022000
 800d08c:	58022400 	.word	0x58022400
 800d090:	2300      	movs	r3, #0
 800d092:	69fa      	ldr	r2, [r7, #28]
 800d094:	f002 0203 	and.w	r2, r2, #3
 800d098:	0092      	lsls	r2, r2, #2
 800d09a:	4093      	lsls	r3, r2
 800d09c:	69ba      	ldr	r2, [r7, #24]
 800d09e:	4313      	orrs	r3, r2
 800d0a0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800d0a2:	4938      	ldr	r1, [pc, #224]	@ (800d184 <HAL_GPIO_Init+0x35c>)
 800d0a4:	69fb      	ldr	r3, [r7, #28]
 800d0a6:	089b      	lsrs	r3, r3, #2
 800d0a8:	3302      	adds	r3, #2
 800d0aa:	69ba      	ldr	r2, [r7, #24]
 800d0ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800d0b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d0b4:	681b      	ldr	r3, [r3, #0]
 800d0b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800d0b8:	693b      	ldr	r3, [r7, #16]
 800d0ba:	43db      	mvns	r3, r3
 800d0bc:	69ba      	ldr	r2, [r7, #24]
 800d0be:	4013      	ands	r3, r2
 800d0c0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800d0c2:	683b      	ldr	r3, [r7, #0]
 800d0c4:	685b      	ldr	r3, [r3, #4]
 800d0c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d0ca:	2b00      	cmp	r3, #0
 800d0cc:	d003      	beq.n	800d0d6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800d0ce:	69ba      	ldr	r2, [r7, #24]
 800d0d0:	693b      	ldr	r3, [r7, #16]
 800d0d2:	4313      	orrs	r3, r2
 800d0d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800d0d6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d0da:	69bb      	ldr	r3, [r7, #24]
 800d0dc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800d0de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d0e2:	685b      	ldr	r3, [r3, #4]
 800d0e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800d0e6:	693b      	ldr	r3, [r7, #16]
 800d0e8:	43db      	mvns	r3, r3
 800d0ea:	69ba      	ldr	r2, [r7, #24]
 800d0ec:	4013      	ands	r3, r2
 800d0ee:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800d0f0:	683b      	ldr	r3, [r7, #0]
 800d0f2:	685b      	ldr	r3, [r3, #4]
 800d0f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d003      	beq.n	800d104 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800d0fc:	69ba      	ldr	r2, [r7, #24]
 800d0fe:	693b      	ldr	r3, [r7, #16]
 800d100:	4313      	orrs	r3, r2
 800d102:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800d104:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d108:	69bb      	ldr	r3, [r7, #24]
 800d10a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800d10c:	697b      	ldr	r3, [r7, #20]
 800d10e:	685b      	ldr	r3, [r3, #4]
 800d110:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800d112:	693b      	ldr	r3, [r7, #16]
 800d114:	43db      	mvns	r3, r3
 800d116:	69ba      	ldr	r2, [r7, #24]
 800d118:	4013      	ands	r3, r2
 800d11a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800d11c:	683b      	ldr	r3, [r7, #0]
 800d11e:	685b      	ldr	r3, [r3, #4]
 800d120:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d124:	2b00      	cmp	r3, #0
 800d126:	d003      	beq.n	800d130 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800d128:	69ba      	ldr	r2, [r7, #24]
 800d12a:	693b      	ldr	r3, [r7, #16]
 800d12c:	4313      	orrs	r3, r2
 800d12e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800d130:	697b      	ldr	r3, [r7, #20]
 800d132:	69ba      	ldr	r2, [r7, #24]
 800d134:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800d136:	697b      	ldr	r3, [r7, #20]
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800d13c:	693b      	ldr	r3, [r7, #16]
 800d13e:	43db      	mvns	r3, r3
 800d140:	69ba      	ldr	r2, [r7, #24]
 800d142:	4013      	ands	r3, r2
 800d144:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800d146:	683b      	ldr	r3, [r7, #0]
 800d148:	685b      	ldr	r3, [r3, #4]
 800d14a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d003      	beq.n	800d15a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800d152:	69ba      	ldr	r2, [r7, #24]
 800d154:	693b      	ldr	r3, [r7, #16]
 800d156:	4313      	orrs	r3, r2
 800d158:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800d15a:	697b      	ldr	r3, [r7, #20]
 800d15c:	69ba      	ldr	r2, [r7, #24]
 800d15e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800d160:	69fb      	ldr	r3, [r7, #28]
 800d162:	3301      	adds	r3, #1
 800d164:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800d166:	683b      	ldr	r3, [r7, #0]
 800d168:	681a      	ldr	r2, [r3, #0]
 800d16a:	69fb      	ldr	r3, [r7, #28]
 800d16c:	fa22 f303 	lsr.w	r3, r2, r3
 800d170:	2b00      	cmp	r3, #0
 800d172:	f47f ae63 	bne.w	800ce3c <HAL_GPIO_Init+0x14>
  }
}
 800d176:	bf00      	nop
 800d178:	bf00      	nop
 800d17a:	3724      	adds	r7, #36	@ 0x24
 800d17c:	46bd      	mov	sp, r7
 800d17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d182:	4770      	bx	lr
 800d184:	58000400 	.word	0x58000400

0800d188 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800d188:	b480      	push	{r7}
 800d18a:	b085      	sub	sp, #20
 800d18c:	af00      	add	r7, sp, #0
 800d18e:	6078      	str	r0, [r7, #4]
 800d190:	460b      	mov	r3, r1
 800d192:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	691a      	ldr	r2, [r3, #16]
 800d198:	887b      	ldrh	r3, [r7, #2]
 800d19a:	4013      	ands	r3, r2
 800d19c:	2b00      	cmp	r3, #0
 800d19e:	d002      	beq.n	800d1a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800d1a0:	2301      	movs	r3, #1
 800d1a2:	73fb      	strb	r3, [r7, #15]
 800d1a4:	e001      	b.n	800d1aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800d1a6:	2300      	movs	r3, #0
 800d1a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800d1aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1ac:	4618      	mov	r0, r3
 800d1ae:	3714      	adds	r7, #20
 800d1b0:	46bd      	mov	sp, r7
 800d1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1b6:	4770      	bx	lr

0800d1b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800d1b8:	b480      	push	{r7}
 800d1ba:	b083      	sub	sp, #12
 800d1bc:	af00      	add	r7, sp, #0
 800d1be:	6078      	str	r0, [r7, #4]
 800d1c0:	460b      	mov	r3, r1
 800d1c2:	807b      	strh	r3, [r7, #2]
 800d1c4:	4613      	mov	r3, r2
 800d1c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800d1c8:	787b      	ldrb	r3, [r7, #1]
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d003      	beq.n	800d1d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800d1ce:	887a      	ldrh	r2, [r7, #2]
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800d1d4:	e003      	b.n	800d1de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800d1d6:	887b      	ldrh	r3, [r7, #2]
 800d1d8:	041a      	lsls	r2, r3, #16
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	619a      	str	r2, [r3, #24]
}
 800d1de:	bf00      	nop
 800d1e0:	370c      	adds	r7, #12
 800d1e2:	46bd      	mov	sp, r7
 800d1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1e8:	4770      	bx	lr

0800d1ea <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800d1ea:	b580      	push	{r7, lr}
 800d1ec:	b082      	sub	sp, #8
 800d1ee:	af00      	add	r7, sp, #0
 800d1f0:	4603      	mov	r3, r0
 800d1f2:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800d1f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d1f8:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800d1fc:	88fb      	ldrh	r3, [r7, #6]
 800d1fe:	4013      	ands	r3, r2
 800d200:	2b00      	cmp	r3, #0
 800d202:	d008      	beq.n	800d216 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800d204:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d208:	88fb      	ldrh	r3, [r7, #6]
 800d20a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800d20e:	88fb      	ldrh	r3, [r7, #6]
 800d210:	4618      	mov	r0, r3
 800d212:	f7f7 faa5 	bl	8004760 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800d216:	bf00      	nop
 800d218:	3708      	adds	r7, #8
 800d21a:	46bd      	mov	sp, r7
 800d21c:	bd80      	pop	{r7, pc}
	...

0800d220 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800d220:	b580      	push	{r7, lr}
 800d222:	b082      	sub	sp, #8
 800d224:	af00      	add	r7, sp, #0
 800d226:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d101      	bne.n	800d232 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800d22e:	2301      	movs	r3, #1
 800d230:	e08b      	b.n	800d34a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d238:	b2db      	uxtb	r3, r3
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d106      	bne.n	800d24c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	2200      	movs	r2, #0
 800d242:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800d246:	6878      	ldr	r0, [r7, #4]
 800d248:	f7fa f98a 	bl	8007560 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	2224      	movs	r2, #36	@ 0x24
 800d250:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	681a      	ldr	r2, [r3, #0]
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	681b      	ldr	r3, [r3, #0]
 800d25e:	f022 0201 	bic.w	r2, r2, #1
 800d262:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	685a      	ldr	r2, [r3, #4]
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	681b      	ldr	r3, [r3, #0]
 800d26c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800d270:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	681b      	ldr	r3, [r3, #0]
 800d276:	689a      	ldr	r2, [r3, #8]
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	681b      	ldr	r3, [r3, #0]
 800d27c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800d280:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	68db      	ldr	r3, [r3, #12]
 800d286:	2b01      	cmp	r3, #1
 800d288:	d107      	bne.n	800d29a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	689a      	ldr	r2, [r3, #8]
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d296:	609a      	str	r2, [r3, #8]
 800d298:	e006      	b.n	800d2a8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	689a      	ldr	r2, [r3, #8]
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	681b      	ldr	r3, [r3, #0]
 800d2a2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800d2a6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	68db      	ldr	r3, [r3, #12]
 800d2ac:	2b02      	cmp	r3, #2
 800d2ae:	d108      	bne.n	800d2c2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	685a      	ldr	r2, [r3, #4]
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	681b      	ldr	r3, [r3, #0]
 800d2ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d2be:	605a      	str	r2, [r3, #4]
 800d2c0:	e007      	b.n	800d2d2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	681b      	ldr	r3, [r3, #0]
 800d2c6:	685a      	ldr	r2, [r3, #4]
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800d2d0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	6859      	ldr	r1, [r3, #4]
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	681a      	ldr	r2, [r3, #0]
 800d2dc:	4b1d      	ldr	r3, [pc, #116]	@ (800d354 <HAL_I2C_Init+0x134>)
 800d2de:	430b      	orrs	r3, r1
 800d2e0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	68da      	ldr	r2, [r3, #12]
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	681b      	ldr	r3, [r3, #0]
 800d2ec:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800d2f0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	691a      	ldr	r2, [r3, #16]
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	695b      	ldr	r3, [r3, #20]
 800d2fa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	699b      	ldr	r3, [r3, #24]
 800d302:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	681b      	ldr	r3, [r3, #0]
 800d308:	430a      	orrs	r2, r1
 800d30a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	69d9      	ldr	r1, [r3, #28]
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	6a1a      	ldr	r2, [r3, #32]
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	430a      	orrs	r2, r1
 800d31a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	681b      	ldr	r3, [r3, #0]
 800d320:	681a      	ldr	r2, [r3, #0]
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	681b      	ldr	r3, [r3, #0]
 800d326:	f042 0201 	orr.w	r2, r2, #1
 800d32a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	2200      	movs	r2, #0
 800d330:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	2220      	movs	r2, #32
 800d336:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	2200      	movs	r2, #0
 800d33e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	2200      	movs	r2, #0
 800d344:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800d348:	2300      	movs	r3, #0
}
 800d34a:	4618      	mov	r0, r3
 800d34c:	3708      	adds	r7, #8
 800d34e:	46bd      	mov	sp, r7
 800d350:	bd80      	pop	{r7, pc}
 800d352:	bf00      	nop
 800d354:	02008000 	.word	0x02008000

0800d358 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d358:	b580      	push	{r7, lr}
 800d35a:	b088      	sub	sp, #32
 800d35c:	af02      	add	r7, sp, #8
 800d35e:	60f8      	str	r0, [r7, #12]
 800d360:	4608      	mov	r0, r1
 800d362:	4611      	mov	r1, r2
 800d364:	461a      	mov	r2, r3
 800d366:	4603      	mov	r3, r0
 800d368:	817b      	strh	r3, [r7, #10]
 800d36a:	460b      	mov	r3, r1
 800d36c:	813b      	strh	r3, [r7, #8]
 800d36e:	4613      	mov	r3, r2
 800d370:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d378:	b2db      	uxtb	r3, r3
 800d37a:	2b20      	cmp	r3, #32
 800d37c:	f040 80f9 	bne.w	800d572 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800d380:	6a3b      	ldr	r3, [r7, #32]
 800d382:	2b00      	cmp	r3, #0
 800d384:	d002      	beq.n	800d38c <HAL_I2C_Mem_Write+0x34>
 800d386:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d388:	2b00      	cmp	r3, #0
 800d38a:	d105      	bne.n	800d398 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800d38c:	68fb      	ldr	r3, [r7, #12]
 800d38e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d392:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800d394:	2301      	movs	r3, #1
 800d396:	e0ed      	b.n	800d574 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d39e:	2b01      	cmp	r3, #1
 800d3a0:	d101      	bne.n	800d3a6 <HAL_I2C_Mem_Write+0x4e>
 800d3a2:	2302      	movs	r3, #2
 800d3a4:	e0e6      	b.n	800d574 <HAL_I2C_Mem_Write+0x21c>
 800d3a6:	68fb      	ldr	r3, [r7, #12]
 800d3a8:	2201      	movs	r2, #1
 800d3aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800d3ae:	f7fb f98f 	bl	80086d0 <HAL_GetTick>
 800d3b2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800d3b4:	697b      	ldr	r3, [r7, #20]
 800d3b6:	9300      	str	r3, [sp, #0]
 800d3b8:	2319      	movs	r3, #25
 800d3ba:	2201      	movs	r2, #1
 800d3bc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800d3c0:	68f8      	ldr	r0, [r7, #12]
 800d3c2:	f000 fac3 	bl	800d94c <I2C_WaitOnFlagUntilTimeout>
 800d3c6:	4603      	mov	r3, r0
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d001      	beq.n	800d3d0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800d3cc:	2301      	movs	r3, #1
 800d3ce:	e0d1      	b.n	800d574 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800d3d0:	68fb      	ldr	r3, [r7, #12]
 800d3d2:	2221      	movs	r2, #33	@ 0x21
 800d3d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	2240      	movs	r2, #64	@ 0x40
 800d3dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	2200      	movs	r2, #0
 800d3e4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	6a3a      	ldr	r2, [r7, #32]
 800d3ea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800d3ec:	68fb      	ldr	r3, [r7, #12]
 800d3ee:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800d3f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800d3f2:	68fb      	ldr	r3, [r7, #12]
 800d3f4:	2200      	movs	r2, #0
 800d3f6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800d3f8:	88f8      	ldrh	r0, [r7, #6]
 800d3fa:	893a      	ldrh	r2, [r7, #8]
 800d3fc:	8979      	ldrh	r1, [r7, #10]
 800d3fe:	697b      	ldr	r3, [r7, #20]
 800d400:	9301      	str	r3, [sp, #4]
 800d402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d404:	9300      	str	r3, [sp, #0]
 800d406:	4603      	mov	r3, r0
 800d408:	68f8      	ldr	r0, [r7, #12]
 800d40a:	f000 f9d3 	bl	800d7b4 <I2C_RequestMemoryWrite>
 800d40e:	4603      	mov	r3, r0
 800d410:	2b00      	cmp	r3, #0
 800d412:	d005      	beq.n	800d420 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d414:	68fb      	ldr	r3, [r7, #12]
 800d416:	2200      	movs	r2, #0
 800d418:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800d41c:	2301      	movs	r3, #1
 800d41e:	e0a9      	b.n	800d574 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d424:	b29b      	uxth	r3, r3
 800d426:	2bff      	cmp	r3, #255	@ 0xff
 800d428:	d90e      	bls.n	800d448 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	22ff      	movs	r2, #255	@ 0xff
 800d42e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d434:	b2da      	uxtb	r2, r3
 800d436:	8979      	ldrh	r1, [r7, #10]
 800d438:	2300      	movs	r3, #0
 800d43a:	9300      	str	r3, [sp, #0]
 800d43c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800d440:	68f8      	ldr	r0, [r7, #12]
 800d442:	f000 fc47 	bl	800dcd4 <I2C_TransferConfig>
 800d446:	e00f      	b.n	800d468 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d44c:	b29a      	uxth	r2, r3
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800d452:	68fb      	ldr	r3, [r7, #12]
 800d454:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d456:	b2da      	uxtb	r2, r3
 800d458:	8979      	ldrh	r1, [r7, #10]
 800d45a:	2300      	movs	r3, #0
 800d45c:	9300      	str	r3, [sp, #0]
 800d45e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800d462:	68f8      	ldr	r0, [r7, #12]
 800d464:	f000 fc36 	bl	800dcd4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d468:	697a      	ldr	r2, [r7, #20]
 800d46a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d46c:	68f8      	ldr	r0, [r7, #12]
 800d46e:	f000 fac6 	bl	800d9fe <I2C_WaitOnTXISFlagUntilTimeout>
 800d472:	4603      	mov	r3, r0
 800d474:	2b00      	cmp	r3, #0
 800d476:	d001      	beq.n	800d47c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800d478:	2301      	movs	r3, #1
 800d47a:	e07b      	b.n	800d574 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800d47c:	68fb      	ldr	r3, [r7, #12]
 800d47e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d480:	781a      	ldrb	r2, [r3, #0]
 800d482:	68fb      	ldr	r3, [r7, #12]
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d48c:	1c5a      	adds	r2, r3, #1
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d496:	b29b      	uxth	r3, r3
 800d498:	3b01      	subs	r3, #1
 800d49a:	b29a      	uxth	r2, r3
 800d49c:	68fb      	ldr	r3, [r7, #12]
 800d49e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d4a4:	3b01      	subs	r3, #1
 800d4a6:	b29a      	uxth	r2, r3
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d4b0:	b29b      	uxth	r3, r3
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d034      	beq.n	800d520 <HAL_I2C_Mem_Write+0x1c8>
 800d4b6:	68fb      	ldr	r3, [r7, #12]
 800d4b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d4ba:	2b00      	cmp	r3, #0
 800d4bc:	d130      	bne.n	800d520 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800d4be:	697b      	ldr	r3, [r7, #20]
 800d4c0:	9300      	str	r3, [sp, #0]
 800d4c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d4c4:	2200      	movs	r2, #0
 800d4c6:	2180      	movs	r1, #128	@ 0x80
 800d4c8:	68f8      	ldr	r0, [r7, #12]
 800d4ca:	f000 fa3f 	bl	800d94c <I2C_WaitOnFlagUntilTimeout>
 800d4ce:	4603      	mov	r3, r0
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d001      	beq.n	800d4d8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800d4d4:	2301      	movs	r3, #1
 800d4d6:	e04d      	b.n	800d574 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d4dc:	b29b      	uxth	r3, r3
 800d4de:	2bff      	cmp	r3, #255	@ 0xff
 800d4e0:	d90e      	bls.n	800d500 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800d4e2:	68fb      	ldr	r3, [r7, #12]
 800d4e4:	22ff      	movs	r2, #255	@ 0xff
 800d4e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800d4e8:	68fb      	ldr	r3, [r7, #12]
 800d4ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d4ec:	b2da      	uxtb	r2, r3
 800d4ee:	8979      	ldrh	r1, [r7, #10]
 800d4f0:	2300      	movs	r3, #0
 800d4f2:	9300      	str	r3, [sp, #0]
 800d4f4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800d4f8:	68f8      	ldr	r0, [r7, #12]
 800d4fa:	f000 fbeb 	bl	800dcd4 <I2C_TransferConfig>
 800d4fe:	e00f      	b.n	800d520 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d504:	b29a      	uxth	r2, r3
 800d506:	68fb      	ldr	r3, [r7, #12]
 800d508:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d50e:	b2da      	uxtb	r2, r3
 800d510:	8979      	ldrh	r1, [r7, #10]
 800d512:	2300      	movs	r3, #0
 800d514:	9300      	str	r3, [sp, #0]
 800d516:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800d51a:	68f8      	ldr	r0, [r7, #12]
 800d51c:	f000 fbda 	bl	800dcd4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800d520:	68fb      	ldr	r3, [r7, #12]
 800d522:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d524:	b29b      	uxth	r3, r3
 800d526:	2b00      	cmp	r3, #0
 800d528:	d19e      	bne.n	800d468 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d52a:	697a      	ldr	r2, [r7, #20]
 800d52c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d52e:	68f8      	ldr	r0, [r7, #12]
 800d530:	f000 faac 	bl	800da8c <I2C_WaitOnSTOPFlagUntilTimeout>
 800d534:	4603      	mov	r3, r0
 800d536:	2b00      	cmp	r3, #0
 800d538:	d001      	beq.n	800d53e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800d53a:	2301      	movs	r3, #1
 800d53c:	e01a      	b.n	800d574 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d53e:	68fb      	ldr	r3, [r7, #12]
 800d540:	681b      	ldr	r3, [r3, #0]
 800d542:	2220      	movs	r2, #32
 800d544:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	6859      	ldr	r1, [r3, #4]
 800d54c:	68fb      	ldr	r3, [r7, #12]
 800d54e:	681a      	ldr	r2, [r3, #0]
 800d550:	4b0a      	ldr	r3, [pc, #40]	@ (800d57c <HAL_I2C_Mem_Write+0x224>)
 800d552:	400b      	ands	r3, r1
 800d554:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800d556:	68fb      	ldr	r3, [r7, #12]
 800d558:	2220      	movs	r2, #32
 800d55a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800d55e:	68fb      	ldr	r3, [r7, #12]
 800d560:	2200      	movs	r2, #0
 800d562:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d566:	68fb      	ldr	r3, [r7, #12]
 800d568:	2200      	movs	r2, #0
 800d56a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800d56e:	2300      	movs	r3, #0
 800d570:	e000      	b.n	800d574 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800d572:	2302      	movs	r3, #2
  }
}
 800d574:	4618      	mov	r0, r3
 800d576:	3718      	adds	r7, #24
 800d578:	46bd      	mov	sp, r7
 800d57a:	bd80      	pop	{r7, pc}
 800d57c:	fe00e800 	.word	0xfe00e800

0800d580 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d580:	b580      	push	{r7, lr}
 800d582:	b088      	sub	sp, #32
 800d584:	af02      	add	r7, sp, #8
 800d586:	60f8      	str	r0, [r7, #12]
 800d588:	4608      	mov	r0, r1
 800d58a:	4611      	mov	r1, r2
 800d58c:	461a      	mov	r2, r3
 800d58e:	4603      	mov	r3, r0
 800d590:	817b      	strh	r3, [r7, #10]
 800d592:	460b      	mov	r3, r1
 800d594:	813b      	strh	r3, [r7, #8]
 800d596:	4613      	mov	r3, r2
 800d598:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d59a:	68fb      	ldr	r3, [r7, #12]
 800d59c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d5a0:	b2db      	uxtb	r3, r3
 800d5a2:	2b20      	cmp	r3, #32
 800d5a4:	f040 80fd 	bne.w	800d7a2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800d5a8:	6a3b      	ldr	r3, [r7, #32]
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d002      	beq.n	800d5b4 <HAL_I2C_Mem_Read+0x34>
 800d5ae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	d105      	bne.n	800d5c0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800d5b4:	68fb      	ldr	r3, [r7, #12]
 800d5b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d5ba:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800d5bc:	2301      	movs	r3, #1
 800d5be:	e0f1      	b.n	800d7a4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d5c0:	68fb      	ldr	r3, [r7, #12]
 800d5c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d5c6:	2b01      	cmp	r3, #1
 800d5c8:	d101      	bne.n	800d5ce <HAL_I2C_Mem_Read+0x4e>
 800d5ca:	2302      	movs	r3, #2
 800d5cc:	e0ea      	b.n	800d7a4 <HAL_I2C_Mem_Read+0x224>
 800d5ce:	68fb      	ldr	r3, [r7, #12]
 800d5d0:	2201      	movs	r2, #1
 800d5d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800d5d6:	f7fb f87b 	bl	80086d0 <HAL_GetTick>
 800d5da:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800d5dc:	697b      	ldr	r3, [r7, #20]
 800d5de:	9300      	str	r3, [sp, #0]
 800d5e0:	2319      	movs	r3, #25
 800d5e2:	2201      	movs	r2, #1
 800d5e4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800d5e8:	68f8      	ldr	r0, [r7, #12]
 800d5ea:	f000 f9af 	bl	800d94c <I2C_WaitOnFlagUntilTimeout>
 800d5ee:	4603      	mov	r3, r0
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d001      	beq.n	800d5f8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800d5f4:	2301      	movs	r3, #1
 800d5f6:	e0d5      	b.n	800d7a4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	2222      	movs	r2, #34	@ 0x22
 800d5fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800d600:	68fb      	ldr	r3, [r7, #12]
 800d602:	2240      	movs	r2, #64	@ 0x40
 800d604:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	2200      	movs	r2, #0
 800d60c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800d60e:	68fb      	ldr	r3, [r7, #12]
 800d610:	6a3a      	ldr	r2, [r7, #32]
 800d612:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800d614:	68fb      	ldr	r3, [r7, #12]
 800d616:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800d618:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	2200      	movs	r2, #0
 800d61e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800d620:	88f8      	ldrh	r0, [r7, #6]
 800d622:	893a      	ldrh	r2, [r7, #8]
 800d624:	8979      	ldrh	r1, [r7, #10]
 800d626:	697b      	ldr	r3, [r7, #20]
 800d628:	9301      	str	r3, [sp, #4]
 800d62a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d62c:	9300      	str	r3, [sp, #0]
 800d62e:	4603      	mov	r3, r0
 800d630:	68f8      	ldr	r0, [r7, #12]
 800d632:	f000 f913 	bl	800d85c <I2C_RequestMemoryRead>
 800d636:	4603      	mov	r3, r0
 800d638:	2b00      	cmp	r3, #0
 800d63a:	d005      	beq.n	800d648 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	2200      	movs	r2, #0
 800d640:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800d644:	2301      	movs	r3, #1
 800d646:	e0ad      	b.n	800d7a4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d64c:	b29b      	uxth	r3, r3
 800d64e:	2bff      	cmp	r3, #255	@ 0xff
 800d650:	d90e      	bls.n	800d670 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800d652:	68fb      	ldr	r3, [r7, #12]
 800d654:	22ff      	movs	r2, #255	@ 0xff
 800d656:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800d658:	68fb      	ldr	r3, [r7, #12]
 800d65a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d65c:	b2da      	uxtb	r2, r3
 800d65e:	8979      	ldrh	r1, [r7, #10]
 800d660:	4b52      	ldr	r3, [pc, #328]	@ (800d7ac <HAL_I2C_Mem_Read+0x22c>)
 800d662:	9300      	str	r3, [sp, #0]
 800d664:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800d668:	68f8      	ldr	r0, [r7, #12]
 800d66a:	f000 fb33 	bl	800dcd4 <I2C_TransferConfig>
 800d66e:	e00f      	b.n	800d690 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d674:	b29a      	uxth	r2, r3
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d67a:	68fb      	ldr	r3, [r7, #12]
 800d67c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d67e:	b2da      	uxtb	r2, r3
 800d680:	8979      	ldrh	r1, [r7, #10]
 800d682:	4b4a      	ldr	r3, [pc, #296]	@ (800d7ac <HAL_I2C_Mem_Read+0x22c>)
 800d684:	9300      	str	r3, [sp, #0]
 800d686:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800d68a:	68f8      	ldr	r0, [r7, #12]
 800d68c:	f000 fb22 	bl	800dcd4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800d690:	697b      	ldr	r3, [r7, #20]
 800d692:	9300      	str	r3, [sp, #0]
 800d694:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d696:	2200      	movs	r2, #0
 800d698:	2104      	movs	r1, #4
 800d69a:	68f8      	ldr	r0, [r7, #12]
 800d69c:	f000 f956 	bl	800d94c <I2C_WaitOnFlagUntilTimeout>
 800d6a0:	4603      	mov	r3, r0
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	d001      	beq.n	800d6aa <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800d6a6:	2301      	movs	r3, #1
 800d6a8:	e07c      	b.n	800d7a4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800d6aa:	68fb      	ldr	r3, [r7, #12]
 800d6ac:	681b      	ldr	r3, [r3, #0]
 800d6ae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d6b0:	68fb      	ldr	r3, [r7, #12]
 800d6b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d6b4:	b2d2      	uxtb	r2, r2
 800d6b6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800d6b8:	68fb      	ldr	r3, [r7, #12]
 800d6ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d6bc:	1c5a      	adds	r2, r3, #1
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800d6c2:	68fb      	ldr	r3, [r7, #12]
 800d6c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d6c6:	3b01      	subs	r3, #1
 800d6c8:	b29a      	uxth	r2, r3
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800d6ce:	68fb      	ldr	r3, [r7, #12]
 800d6d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d6d2:	b29b      	uxth	r3, r3
 800d6d4:	3b01      	subs	r3, #1
 800d6d6:	b29a      	uxth	r2, r3
 800d6d8:	68fb      	ldr	r3, [r7, #12]
 800d6da:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800d6dc:	68fb      	ldr	r3, [r7, #12]
 800d6de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d6e0:	b29b      	uxth	r3, r3
 800d6e2:	2b00      	cmp	r3, #0
 800d6e4:	d034      	beq.n	800d750 <HAL_I2C_Mem_Read+0x1d0>
 800d6e6:	68fb      	ldr	r3, [r7, #12]
 800d6e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d130      	bne.n	800d750 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800d6ee:	697b      	ldr	r3, [r7, #20]
 800d6f0:	9300      	str	r3, [sp, #0]
 800d6f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6f4:	2200      	movs	r2, #0
 800d6f6:	2180      	movs	r1, #128	@ 0x80
 800d6f8:	68f8      	ldr	r0, [r7, #12]
 800d6fa:	f000 f927 	bl	800d94c <I2C_WaitOnFlagUntilTimeout>
 800d6fe:	4603      	mov	r3, r0
 800d700:	2b00      	cmp	r3, #0
 800d702:	d001      	beq.n	800d708 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800d704:	2301      	movs	r3, #1
 800d706:	e04d      	b.n	800d7a4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800d708:	68fb      	ldr	r3, [r7, #12]
 800d70a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d70c:	b29b      	uxth	r3, r3
 800d70e:	2bff      	cmp	r3, #255	@ 0xff
 800d710:	d90e      	bls.n	800d730 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	22ff      	movs	r2, #255	@ 0xff
 800d716:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800d718:	68fb      	ldr	r3, [r7, #12]
 800d71a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d71c:	b2da      	uxtb	r2, r3
 800d71e:	8979      	ldrh	r1, [r7, #10]
 800d720:	2300      	movs	r3, #0
 800d722:	9300      	str	r3, [sp, #0]
 800d724:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800d728:	68f8      	ldr	r0, [r7, #12]
 800d72a:	f000 fad3 	bl	800dcd4 <I2C_TransferConfig>
 800d72e:	e00f      	b.n	800d750 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800d730:	68fb      	ldr	r3, [r7, #12]
 800d732:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d734:	b29a      	uxth	r2, r3
 800d736:	68fb      	ldr	r3, [r7, #12]
 800d738:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d73a:	68fb      	ldr	r3, [r7, #12]
 800d73c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d73e:	b2da      	uxtb	r2, r3
 800d740:	8979      	ldrh	r1, [r7, #10]
 800d742:	2300      	movs	r3, #0
 800d744:	9300      	str	r3, [sp, #0]
 800d746:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800d74a:	68f8      	ldr	r0, [r7, #12]
 800d74c:	f000 fac2 	bl	800dcd4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800d750:	68fb      	ldr	r3, [r7, #12]
 800d752:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d754:	b29b      	uxth	r3, r3
 800d756:	2b00      	cmp	r3, #0
 800d758:	d19a      	bne.n	800d690 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d75a:	697a      	ldr	r2, [r7, #20]
 800d75c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d75e:	68f8      	ldr	r0, [r7, #12]
 800d760:	f000 f994 	bl	800da8c <I2C_WaitOnSTOPFlagUntilTimeout>
 800d764:	4603      	mov	r3, r0
 800d766:	2b00      	cmp	r3, #0
 800d768:	d001      	beq.n	800d76e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800d76a:	2301      	movs	r3, #1
 800d76c:	e01a      	b.n	800d7a4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d76e:	68fb      	ldr	r3, [r7, #12]
 800d770:	681b      	ldr	r3, [r3, #0]
 800d772:	2220      	movs	r2, #32
 800d774:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800d776:	68fb      	ldr	r3, [r7, #12]
 800d778:	681b      	ldr	r3, [r3, #0]
 800d77a:	6859      	ldr	r1, [r3, #4]
 800d77c:	68fb      	ldr	r3, [r7, #12]
 800d77e:	681a      	ldr	r2, [r3, #0]
 800d780:	4b0b      	ldr	r3, [pc, #44]	@ (800d7b0 <HAL_I2C_Mem_Read+0x230>)
 800d782:	400b      	ands	r3, r1
 800d784:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800d786:	68fb      	ldr	r3, [r7, #12]
 800d788:	2220      	movs	r2, #32
 800d78a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800d78e:	68fb      	ldr	r3, [r7, #12]
 800d790:	2200      	movs	r2, #0
 800d792:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d796:	68fb      	ldr	r3, [r7, #12]
 800d798:	2200      	movs	r2, #0
 800d79a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800d79e:	2300      	movs	r3, #0
 800d7a0:	e000      	b.n	800d7a4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800d7a2:	2302      	movs	r3, #2
  }
}
 800d7a4:	4618      	mov	r0, r3
 800d7a6:	3718      	adds	r7, #24
 800d7a8:	46bd      	mov	sp, r7
 800d7aa:	bd80      	pop	{r7, pc}
 800d7ac:	80002400 	.word	0x80002400
 800d7b0:	fe00e800 	.word	0xfe00e800

0800d7b4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800d7b4:	b580      	push	{r7, lr}
 800d7b6:	b086      	sub	sp, #24
 800d7b8:	af02      	add	r7, sp, #8
 800d7ba:	60f8      	str	r0, [r7, #12]
 800d7bc:	4608      	mov	r0, r1
 800d7be:	4611      	mov	r1, r2
 800d7c0:	461a      	mov	r2, r3
 800d7c2:	4603      	mov	r3, r0
 800d7c4:	817b      	strh	r3, [r7, #10]
 800d7c6:	460b      	mov	r3, r1
 800d7c8:	813b      	strh	r3, [r7, #8]
 800d7ca:	4613      	mov	r3, r2
 800d7cc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800d7ce:	88fb      	ldrh	r3, [r7, #6]
 800d7d0:	b2da      	uxtb	r2, r3
 800d7d2:	8979      	ldrh	r1, [r7, #10]
 800d7d4:	4b20      	ldr	r3, [pc, #128]	@ (800d858 <I2C_RequestMemoryWrite+0xa4>)
 800d7d6:	9300      	str	r3, [sp, #0]
 800d7d8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800d7dc:	68f8      	ldr	r0, [r7, #12]
 800d7de:	f000 fa79 	bl	800dcd4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800d7e2:	69fa      	ldr	r2, [r7, #28]
 800d7e4:	69b9      	ldr	r1, [r7, #24]
 800d7e6:	68f8      	ldr	r0, [r7, #12]
 800d7e8:	f000 f909 	bl	800d9fe <I2C_WaitOnTXISFlagUntilTimeout>
 800d7ec:	4603      	mov	r3, r0
 800d7ee:	2b00      	cmp	r3, #0
 800d7f0:	d001      	beq.n	800d7f6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800d7f2:	2301      	movs	r3, #1
 800d7f4:	e02c      	b.n	800d850 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800d7f6:	88fb      	ldrh	r3, [r7, #6]
 800d7f8:	2b01      	cmp	r3, #1
 800d7fa:	d105      	bne.n	800d808 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800d7fc:	893b      	ldrh	r3, [r7, #8]
 800d7fe:	b2da      	uxtb	r2, r3
 800d800:	68fb      	ldr	r3, [r7, #12]
 800d802:	681b      	ldr	r3, [r3, #0]
 800d804:	629a      	str	r2, [r3, #40]	@ 0x28
 800d806:	e015      	b.n	800d834 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800d808:	893b      	ldrh	r3, [r7, #8]
 800d80a:	0a1b      	lsrs	r3, r3, #8
 800d80c:	b29b      	uxth	r3, r3
 800d80e:	b2da      	uxtb	r2, r3
 800d810:	68fb      	ldr	r3, [r7, #12]
 800d812:	681b      	ldr	r3, [r3, #0]
 800d814:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800d816:	69fa      	ldr	r2, [r7, #28]
 800d818:	69b9      	ldr	r1, [r7, #24]
 800d81a:	68f8      	ldr	r0, [r7, #12]
 800d81c:	f000 f8ef 	bl	800d9fe <I2C_WaitOnTXISFlagUntilTimeout>
 800d820:	4603      	mov	r3, r0
 800d822:	2b00      	cmp	r3, #0
 800d824:	d001      	beq.n	800d82a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800d826:	2301      	movs	r3, #1
 800d828:	e012      	b.n	800d850 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800d82a:	893b      	ldrh	r3, [r7, #8]
 800d82c:	b2da      	uxtb	r2, r3
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800d834:	69fb      	ldr	r3, [r7, #28]
 800d836:	9300      	str	r3, [sp, #0]
 800d838:	69bb      	ldr	r3, [r7, #24]
 800d83a:	2200      	movs	r2, #0
 800d83c:	2180      	movs	r1, #128	@ 0x80
 800d83e:	68f8      	ldr	r0, [r7, #12]
 800d840:	f000 f884 	bl	800d94c <I2C_WaitOnFlagUntilTimeout>
 800d844:	4603      	mov	r3, r0
 800d846:	2b00      	cmp	r3, #0
 800d848:	d001      	beq.n	800d84e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800d84a:	2301      	movs	r3, #1
 800d84c:	e000      	b.n	800d850 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800d84e:	2300      	movs	r3, #0
}
 800d850:	4618      	mov	r0, r3
 800d852:	3710      	adds	r7, #16
 800d854:	46bd      	mov	sp, r7
 800d856:	bd80      	pop	{r7, pc}
 800d858:	80002000 	.word	0x80002000

0800d85c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800d85c:	b580      	push	{r7, lr}
 800d85e:	b086      	sub	sp, #24
 800d860:	af02      	add	r7, sp, #8
 800d862:	60f8      	str	r0, [r7, #12]
 800d864:	4608      	mov	r0, r1
 800d866:	4611      	mov	r1, r2
 800d868:	461a      	mov	r2, r3
 800d86a:	4603      	mov	r3, r0
 800d86c:	817b      	strh	r3, [r7, #10]
 800d86e:	460b      	mov	r3, r1
 800d870:	813b      	strh	r3, [r7, #8]
 800d872:	4613      	mov	r3, r2
 800d874:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800d876:	88fb      	ldrh	r3, [r7, #6]
 800d878:	b2da      	uxtb	r2, r3
 800d87a:	8979      	ldrh	r1, [r7, #10]
 800d87c:	4b20      	ldr	r3, [pc, #128]	@ (800d900 <I2C_RequestMemoryRead+0xa4>)
 800d87e:	9300      	str	r3, [sp, #0]
 800d880:	2300      	movs	r3, #0
 800d882:	68f8      	ldr	r0, [r7, #12]
 800d884:	f000 fa26 	bl	800dcd4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800d888:	69fa      	ldr	r2, [r7, #28]
 800d88a:	69b9      	ldr	r1, [r7, #24]
 800d88c:	68f8      	ldr	r0, [r7, #12]
 800d88e:	f000 f8b6 	bl	800d9fe <I2C_WaitOnTXISFlagUntilTimeout>
 800d892:	4603      	mov	r3, r0
 800d894:	2b00      	cmp	r3, #0
 800d896:	d001      	beq.n	800d89c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800d898:	2301      	movs	r3, #1
 800d89a:	e02c      	b.n	800d8f6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800d89c:	88fb      	ldrh	r3, [r7, #6]
 800d89e:	2b01      	cmp	r3, #1
 800d8a0:	d105      	bne.n	800d8ae <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800d8a2:	893b      	ldrh	r3, [r7, #8]
 800d8a4:	b2da      	uxtb	r2, r3
 800d8a6:	68fb      	ldr	r3, [r7, #12]
 800d8a8:	681b      	ldr	r3, [r3, #0]
 800d8aa:	629a      	str	r2, [r3, #40]	@ 0x28
 800d8ac:	e015      	b.n	800d8da <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800d8ae:	893b      	ldrh	r3, [r7, #8]
 800d8b0:	0a1b      	lsrs	r3, r3, #8
 800d8b2:	b29b      	uxth	r3, r3
 800d8b4:	b2da      	uxtb	r2, r3
 800d8b6:	68fb      	ldr	r3, [r7, #12]
 800d8b8:	681b      	ldr	r3, [r3, #0]
 800d8ba:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800d8bc:	69fa      	ldr	r2, [r7, #28]
 800d8be:	69b9      	ldr	r1, [r7, #24]
 800d8c0:	68f8      	ldr	r0, [r7, #12]
 800d8c2:	f000 f89c 	bl	800d9fe <I2C_WaitOnTXISFlagUntilTimeout>
 800d8c6:	4603      	mov	r3, r0
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d001      	beq.n	800d8d0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800d8cc:	2301      	movs	r3, #1
 800d8ce:	e012      	b.n	800d8f6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800d8d0:	893b      	ldrh	r3, [r7, #8]
 800d8d2:	b2da      	uxtb	r2, r3
 800d8d4:	68fb      	ldr	r3, [r7, #12]
 800d8d6:	681b      	ldr	r3, [r3, #0]
 800d8d8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800d8da:	69fb      	ldr	r3, [r7, #28]
 800d8dc:	9300      	str	r3, [sp, #0]
 800d8de:	69bb      	ldr	r3, [r7, #24]
 800d8e0:	2200      	movs	r2, #0
 800d8e2:	2140      	movs	r1, #64	@ 0x40
 800d8e4:	68f8      	ldr	r0, [r7, #12]
 800d8e6:	f000 f831 	bl	800d94c <I2C_WaitOnFlagUntilTimeout>
 800d8ea:	4603      	mov	r3, r0
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d001      	beq.n	800d8f4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800d8f0:	2301      	movs	r3, #1
 800d8f2:	e000      	b.n	800d8f6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800d8f4:	2300      	movs	r3, #0
}
 800d8f6:	4618      	mov	r0, r3
 800d8f8:	3710      	adds	r7, #16
 800d8fa:	46bd      	mov	sp, r7
 800d8fc:	bd80      	pop	{r7, pc}
 800d8fe:	bf00      	nop
 800d900:	80002000 	.word	0x80002000

0800d904 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800d904:	b480      	push	{r7}
 800d906:	b083      	sub	sp, #12
 800d908:	af00      	add	r7, sp, #0
 800d90a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	681b      	ldr	r3, [r3, #0]
 800d910:	699b      	ldr	r3, [r3, #24]
 800d912:	f003 0302 	and.w	r3, r3, #2
 800d916:	2b02      	cmp	r3, #2
 800d918:	d103      	bne.n	800d922 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	2200      	movs	r2, #0
 800d920:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	681b      	ldr	r3, [r3, #0]
 800d926:	699b      	ldr	r3, [r3, #24]
 800d928:	f003 0301 	and.w	r3, r3, #1
 800d92c:	2b01      	cmp	r3, #1
 800d92e:	d007      	beq.n	800d940 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	681b      	ldr	r3, [r3, #0]
 800d934:	699a      	ldr	r2, [r3, #24]
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	681b      	ldr	r3, [r3, #0]
 800d93a:	f042 0201 	orr.w	r2, r2, #1
 800d93e:	619a      	str	r2, [r3, #24]
  }
}
 800d940:	bf00      	nop
 800d942:	370c      	adds	r7, #12
 800d944:	46bd      	mov	sp, r7
 800d946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d94a:	4770      	bx	lr

0800d94c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800d94c:	b580      	push	{r7, lr}
 800d94e:	b084      	sub	sp, #16
 800d950:	af00      	add	r7, sp, #0
 800d952:	60f8      	str	r0, [r7, #12]
 800d954:	60b9      	str	r1, [r7, #8]
 800d956:	603b      	str	r3, [r7, #0]
 800d958:	4613      	mov	r3, r2
 800d95a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d95c:	e03b      	b.n	800d9d6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800d95e:	69ba      	ldr	r2, [r7, #24]
 800d960:	6839      	ldr	r1, [r7, #0]
 800d962:	68f8      	ldr	r0, [r7, #12]
 800d964:	f000 f8d6 	bl	800db14 <I2C_IsErrorOccurred>
 800d968:	4603      	mov	r3, r0
 800d96a:	2b00      	cmp	r3, #0
 800d96c:	d001      	beq.n	800d972 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800d96e:	2301      	movs	r3, #1
 800d970:	e041      	b.n	800d9f6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d972:	683b      	ldr	r3, [r7, #0]
 800d974:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d978:	d02d      	beq.n	800d9d6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d97a:	f7fa fea9 	bl	80086d0 <HAL_GetTick>
 800d97e:	4602      	mov	r2, r0
 800d980:	69bb      	ldr	r3, [r7, #24]
 800d982:	1ad3      	subs	r3, r2, r3
 800d984:	683a      	ldr	r2, [r7, #0]
 800d986:	429a      	cmp	r2, r3
 800d988:	d302      	bcc.n	800d990 <I2C_WaitOnFlagUntilTimeout+0x44>
 800d98a:	683b      	ldr	r3, [r7, #0]
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d122      	bne.n	800d9d6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800d990:	68fb      	ldr	r3, [r7, #12]
 800d992:	681b      	ldr	r3, [r3, #0]
 800d994:	699a      	ldr	r2, [r3, #24]
 800d996:	68bb      	ldr	r3, [r7, #8]
 800d998:	4013      	ands	r3, r2
 800d99a:	68ba      	ldr	r2, [r7, #8]
 800d99c:	429a      	cmp	r2, r3
 800d99e:	bf0c      	ite	eq
 800d9a0:	2301      	moveq	r3, #1
 800d9a2:	2300      	movne	r3, #0
 800d9a4:	b2db      	uxtb	r3, r3
 800d9a6:	461a      	mov	r2, r3
 800d9a8:	79fb      	ldrb	r3, [r7, #7]
 800d9aa:	429a      	cmp	r2, r3
 800d9ac:	d113      	bne.n	800d9d6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d9ae:	68fb      	ldr	r3, [r7, #12]
 800d9b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d9b2:	f043 0220 	orr.w	r2, r3, #32
 800d9b6:	68fb      	ldr	r3, [r7, #12]
 800d9b8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800d9ba:	68fb      	ldr	r3, [r7, #12]
 800d9bc:	2220      	movs	r2, #32
 800d9be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800d9c2:	68fb      	ldr	r3, [r7, #12]
 800d9c4:	2200      	movs	r2, #0
 800d9c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	2200      	movs	r2, #0
 800d9ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800d9d2:	2301      	movs	r3, #1
 800d9d4:	e00f      	b.n	800d9f6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d9d6:	68fb      	ldr	r3, [r7, #12]
 800d9d8:	681b      	ldr	r3, [r3, #0]
 800d9da:	699a      	ldr	r2, [r3, #24]
 800d9dc:	68bb      	ldr	r3, [r7, #8]
 800d9de:	4013      	ands	r3, r2
 800d9e0:	68ba      	ldr	r2, [r7, #8]
 800d9e2:	429a      	cmp	r2, r3
 800d9e4:	bf0c      	ite	eq
 800d9e6:	2301      	moveq	r3, #1
 800d9e8:	2300      	movne	r3, #0
 800d9ea:	b2db      	uxtb	r3, r3
 800d9ec:	461a      	mov	r2, r3
 800d9ee:	79fb      	ldrb	r3, [r7, #7]
 800d9f0:	429a      	cmp	r2, r3
 800d9f2:	d0b4      	beq.n	800d95e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d9f4:	2300      	movs	r3, #0
}
 800d9f6:	4618      	mov	r0, r3
 800d9f8:	3710      	adds	r7, #16
 800d9fa:	46bd      	mov	sp, r7
 800d9fc:	bd80      	pop	{r7, pc}

0800d9fe <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800d9fe:	b580      	push	{r7, lr}
 800da00:	b084      	sub	sp, #16
 800da02:	af00      	add	r7, sp, #0
 800da04:	60f8      	str	r0, [r7, #12]
 800da06:	60b9      	str	r1, [r7, #8]
 800da08:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800da0a:	e033      	b.n	800da74 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800da0c:	687a      	ldr	r2, [r7, #4]
 800da0e:	68b9      	ldr	r1, [r7, #8]
 800da10:	68f8      	ldr	r0, [r7, #12]
 800da12:	f000 f87f 	bl	800db14 <I2C_IsErrorOccurred>
 800da16:	4603      	mov	r3, r0
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d001      	beq.n	800da20 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800da1c:	2301      	movs	r3, #1
 800da1e:	e031      	b.n	800da84 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800da20:	68bb      	ldr	r3, [r7, #8]
 800da22:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800da26:	d025      	beq.n	800da74 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800da28:	f7fa fe52 	bl	80086d0 <HAL_GetTick>
 800da2c:	4602      	mov	r2, r0
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	1ad3      	subs	r3, r2, r3
 800da32:	68ba      	ldr	r2, [r7, #8]
 800da34:	429a      	cmp	r2, r3
 800da36:	d302      	bcc.n	800da3e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800da38:	68bb      	ldr	r3, [r7, #8]
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d11a      	bne.n	800da74 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800da3e:	68fb      	ldr	r3, [r7, #12]
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	699b      	ldr	r3, [r3, #24]
 800da44:	f003 0302 	and.w	r3, r3, #2
 800da48:	2b02      	cmp	r3, #2
 800da4a:	d013      	beq.n	800da74 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800da4c:	68fb      	ldr	r3, [r7, #12]
 800da4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800da50:	f043 0220 	orr.w	r2, r3, #32
 800da54:	68fb      	ldr	r3, [r7, #12]
 800da56:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800da58:	68fb      	ldr	r3, [r7, #12]
 800da5a:	2220      	movs	r2, #32
 800da5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800da60:	68fb      	ldr	r3, [r7, #12]
 800da62:	2200      	movs	r2, #0
 800da64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800da68:	68fb      	ldr	r3, [r7, #12]
 800da6a:	2200      	movs	r2, #0
 800da6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800da70:	2301      	movs	r3, #1
 800da72:	e007      	b.n	800da84 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800da74:	68fb      	ldr	r3, [r7, #12]
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	699b      	ldr	r3, [r3, #24]
 800da7a:	f003 0302 	and.w	r3, r3, #2
 800da7e:	2b02      	cmp	r3, #2
 800da80:	d1c4      	bne.n	800da0c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800da82:	2300      	movs	r3, #0
}
 800da84:	4618      	mov	r0, r3
 800da86:	3710      	adds	r7, #16
 800da88:	46bd      	mov	sp, r7
 800da8a:	bd80      	pop	{r7, pc}

0800da8c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800da8c:	b580      	push	{r7, lr}
 800da8e:	b084      	sub	sp, #16
 800da90:	af00      	add	r7, sp, #0
 800da92:	60f8      	str	r0, [r7, #12]
 800da94:	60b9      	str	r1, [r7, #8]
 800da96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800da98:	e02f      	b.n	800dafa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800da9a:	687a      	ldr	r2, [r7, #4]
 800da9c:	68b9      	ldr	r1, [r7, #8]
 800da9e:	68f8      	ldr	r0, [r7, #12]
 800daa0:	f000 f838 	bl	800db14 <I2C_IsErrorOccurred>
 800daa4:	4603      	mov	r3, r0
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d001      	beq.n	800daae <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800daaa:	2301      	movs	r3, #1
 800daac:	e02d      	b.n	800db0a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800daae:	f7fa fe0f 	bl	80086d0 <HAL_GetTick>
 800dab2:	4602      	mov	r2, r0
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	1ad3      	subs	r3, r2, r3
 800dab8:	68ba      	ldr	r2, [r7, #8]
 800daba:	429a      	cmp	r2, r3
 800dabc:	d302      	bcc.n	800dac4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800dabe:	68bb      	ldr	r3, [r7, #8]
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	d11a      	bne.n	800dafa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	681b      	ldr	r3, [r3, #0]
 800dac8:	699b      	ldr	r3, [r3, #24]
 800daca:	f003 0320 	and.w	r3, r3, #32
 800dace:	2b20      	cmp	r3, #32
 800dad0:	d013      	beq.n	800dafa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800dad2:	68fb      	ldr	r3, [r7, #12]
 800dad4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dad6:	f043 0220 	orr.w	r2, r3, #32
 800dada:	68fb      	ldr	r3, [r7, #12]
 800dadc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800dade:	68fb      	ldr	r3, [r7, #12]
 800dae0:	2220      	movs	r2, #32
 800dae2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800dae6:	68fb      	ldr	r3, [r7, #12]
 800dae8:	2200      	movs	r2, #0
 800daea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800daee:	68fb      	ldr	r3, [r7, #12]
 800daf0:	2200      	movs	r2, #0
 800daf2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800daf6:	2301      	movs	r3, #1
 800daf8:	e007      	b.n	800db0a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800dafa:	68fb      	ldr	r3, [r7, #12]
 800dafc:	681b      	ldr	r3, [r3, #0]
 800dafe:	699b      	ldr	r3, [r3, #24]
 800db00:	f003 0320 	and.w	r3, r3, #32
 800db04:	2b20      	cmp	r3, #32
 800db06:	d1c8      	bne.n	800da9a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800db08:	2300      	movs	r3, #0
}
 800db0a:	4618      	mov	r0, r3
 800db0c:	3710      	adds	r7, #16
 800db0e:	46bd      	mov	sp, r7
 800db10:	bd80      	pop	{r7, pc}
	...

0800db14 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800db14:	b580      	push	{r7, lr}
 800db16:	b08a      	sub	sp, #40	@ 0x28
 800db18:	af00      	add	r7, sp, #0
 800db1a:	60f8      	str	r0, [r7, #12]
 800db1c:	60b9      	str	r1, [r7, #8]
 800db1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800db20:	2300      	movs	r3, #0
 800db22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800db26:	68fb      	ldr	r3, [r7, #12]
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	699b      	ldr	r3, [r3, #24]
 800db2c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800db2e:	2300      	movs	r3, #0
 800db30:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800db36:	69bb      	ldr	r3, [r7, #24]
 800db38:	f003 0310 	and.w	r3, r3, #16
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d068      	beq.n	800dc12 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	681b      	ldr	r3, [r3, #0]
 800db44:	2210      	movs	r2, #16
 800db46:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800db48:	e049      	b.n	800dbde <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800db4a:	68bb      	ldr	r3, [r7, #8]
 800db4c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800db50:	d045      	beq.n	800dbde <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800db52:	f7fa fdbd 	bl	80086d0 <HAL_GetTick>
 800db56:	4602      	mov	r2, r0
 800db58:	69fb      	ldr	r3, [r7, #28]
 800db5a:	1ad3      	subs	r3, r2, r3
 800db5c:	68ba      	ldr	r2, [r7, #8]
 800db5e:	429a      	cmp	r2, r3
 800db60:	d302      	bcc.n	800db68 <I2C_IsErrorOccurred+0x54>
 800db62:	68bb      	ldr	r3, [r7, #8]
 800db64:	2b00      	cmp	r3, #0
 800db66:	d13a      	bne.n	800dbde <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800db68:	68fb      	ldr	r3, [r7, #12]
 800db6a:	681b      	ldr	r3, [r3, #0]
 800db6c:	685b      	ldr	r3, [r3, #4]
 800db6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800db72:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800db7a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800db7c:	68fb      	ldr	r3, [r7, #12]
 800db7e:	681b      	ldr	r3, [r3, #0]
 800db80:	699b      	ldr	r3, [r3, #24]
 800db82:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800db86:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800db8a:	d121      	bne.n	800dbd0 <I2C_IsErrorOccurred+0xbc>
 800db8c:	697b      	ldr	r3, [r7, #20]
 800db8e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800db92:	d01d      	beq.n	800dbd0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800db94:	7cfb      	ldrb	r3, [r7, #19]
 800db96:	2b20      	cmp	r3, #32
 800db98:	d01a      	beq.n	800dbd0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	681b      	ldr	r3, [r3, #0]
 800db9e:	685a      	ldr	r2, [r3, #4]
 800dba0:	68fb      	ldr	r3, [r7, #12]
 800dba2:	681b      	ldr	r3, [r3, #0]
 800dba4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800dba8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800dbaa:	f7fa fd91 	bl	80086d0 <HAL_GetTick>
 800dbae:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800dbb0:	e00e      	b.n	800dbd0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800dbb2:	f7fa fd8d 	bl	80086d0 <HAL_GetTick>
 800dbb6:	4602      	mov	r2, r0
 800dbb8:	69fb      	ldr	r3, [r7, #28]
 800dbba:	1ad3      	subs	r3, r2, r3
 800dbbc:	2b19      	cmp	r3, #25
 800dbbe:	d907      	bls.n	800dbd0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800dbc0:	6a3b      	ldr	r3, [r7, #32]
 800dbc2:	f043 0320 	orr.w	r3, r3, #32
 800dbc6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800dbc8:	2301      	movs	r3, #1
 800dbca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800dbce:	e006      	b.n	800dbde <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800dbd0:	68fb      	ldr	r3, [r7, #12]
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	699b      	ldr	r3, [r3, #24]
 800dbd6:	f003 0320 	and.w	r3, r3, #32
 800dbda:	2b20      	cmp	r3, #32
 800dbdc:	d1e9      	bne.n	800dbb2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800dbde:	68fb      	ldr	r3, [r7, #12]
 800dbe0:	681b      	ldr	r3, [r3, #0]
 800dbe2:	699b      	ldr	r3, [r3, #24]
 800dbe4:	f003 0320 	and.w	r3, r3, #32
 800dbe8:	2b20      	cmp	r3, #32
 800dbea:	d003      	beq.n	800dbf4 <I2C_IsErrorOccurred+0xe0>
 800dbec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d0aa      	beq.n	800db4a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800dbf4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d103      	bne.n	800dc04 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800dbfc:	68fb      	ldr	r3, [r7, #12]
 800dbfe:	681b      	ldr	r3, [r3, #0]
 800dc00:	2220      	movs	r2, #32
 800dc02:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800dc04:	6a3b      	ldr	r3, [r7, #32]
 800dc06:	f043 0304 	orr.w	r3, r3, #4
 800dc0a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800dc0c:	2301      	movs	r3, #1
 800dc0e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800dc12:	68fb      	ldr	r3, [r7, #12]
 800dc14:	681b      	ldr	r3, [r3, #0]
 800dc16:	699b      	ldr	r3, [r3, #24]
 800dc18:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800dc1a:	69bb      	ldr	r3, [r7, #24]
 800dc1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	d00b      	beq.n	800dc3c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800dc24:	6a3b      	ldr	r3, [r7, #32]
 800dc26:	f043 0301 	orr.w	r3, r3, #1
 800dc2a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800dc2c:	68fb      	ldr	r3, [r7, #12]
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800dc34:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800dc36:	2301      	movs	r3, #1
 800dc38:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800dc3c:	69bb      	ldr	r3, [r7, #24]
 800dc3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d00b      	beq.n	800dc5e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800dc46:	6a3b      	ldr	r3, [r7, #32]
 800dc48:	f043 0308 	orr.w	r3, r3, #8
 800dc4c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800dc4e:	68fb      	ldr	r3, [r7, #12]
 800dc50:	681b      	ldr	r3, [r3, #0]
 800dc52:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800dc56:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800dc58:	2301      	movs	r3, #1
 800dc5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800dc5e:	69bb      	ldr	r3, [r7, #24]
 800dc60:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	d00b      	beq.n	800dc80 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800dc68:	6a3b      	ldr	r3, [r7, #32]
 800dc6a:	f043 0302 	orr.w	r3, r3, #2
 800dc6e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800dc70:	68fb      	ldr	r3, [r7, #12]
 800dc72:	681b      	ldr	r3, [r3, #0]
 800dc74:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800dc78:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800dc7a:	2301      	movs	r3, #1
 800dc7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800dc80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	d01c      	beq.n	800dcc2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800dc88:	68f8      	ldr	r0, [r7, #12]
 800dc8a:	f7ff fe3b 	bl	800d904 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800dc8e:	68fb      	ldr	r3, [r7, #12]
 800dc90:	681b      	ldr	r3, [r3, #0]
 800dc92:	6859      	ldr	r1, [r3, #4]
 800dc94:	68fb      	ldr	r3, [r7, #12]
 800dc96:	681a      	ldr	r2, [r3, #0]
 800dc98:	4b0d      	ldr	r3, [pc, #52]	@ (800dcd0 <I2C_IsErrorOccurred+0x1bc>)
 800dc9a:	400b      	ands	r3, r1
 800dc9c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800dc9e:	68fb      	ldr	r3, [r7, #12]
 800dca0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800dca2:	6a3b      	ldr	r3, [r7, #32]
 800dca4:	431a      	orrs	r2, r3
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800dcaa:	68fb      	ldr	r3, [r7, #12]
 800dcac:	2220      	movs	r2, #32
 800dcae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800dcb2:	68fb      	ldr	r3, [r7, #12]
 800dcb4:	2200      	movs	r2, #0
 800dcb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800dcba:	68fb      	ldr	r3, [r7, #12]
 800dcbc:	2200      	movs	r2, #0
 800dcbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800dcc2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800dcc6:	4618      	mov	r0, r3
 800dcc8:	3728      	adds	r7, #40	@ 0x28
 800dcca:	46bd      	mov	sp, r7
 800dccc:	bd80      	pop	{r7, pc}
 800dcce:	bf00      	nop
 800dcd0:	fe00e800 	.word	0xfe00e800

0800dcd4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800dcd4:	b480      	push	{r7}
 800dcd6:	b087      	sub	sp, #28
 800dcd8:	af00      	add	r7, sp, #0
 800dcda:	60f8      	str	r0, [r7, #12]
 800dcdc:	607b      	str	r3, [r7, #4]
 800dcde:	460b      	mov	r3, r1
 800dce0:	817b      	strh	r3, [r7, #10]
 800dce2:	4613      	mov	r3, r2
 800dce4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800dce6:	897b      	ldrh	r3, [r7, #10]
 800dce8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800dcec:	7a7b      	ldrb	r3, [r7, #9]
 800dcee:	041b      	lsls	r3, r3, #16
 800dcf0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800dcf4:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800dcfa:	6a3b      	ldr	r3, [r7, #32]
 800dcfc:	4313      	orrs	r3, r2
 800dcfe:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800dd02:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800dd04:	68fb      	ldr	r3, [r7, #12]
 800dd06:	681b      	ldr	r3, [r3, #0]
 800dd08:	685a      	ldr	r2, [r3, #4]
 800dd0a:	6a3b      	ldr	r3, [r7, #32]
 800dd0c:	0d5b      	lsrs	r3, r3, #21
 800dd0e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800dd12:	4b08      	ldr	r3, [pc, #32]	@ (800dd34 <I2C_TransferConfig+0x60>)
 800dd14:	430b      	orrs	r3, r1
 800dd16:	43db      	mvns	r3, r3
 800dd18:	ea02 0103 	and.w	r1, r2, r3
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	697a      	ldr	r2, [r7, #20]
 800dd22:	430a      	orrs	r2, r1
 800dd24:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800dd26:	bf00      	nop
 800dd28:	371c      	adds	r7, #28
 800dd2a:	46bd      	mov	sp, r7
 800dd2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd30:	4770      	bx	lr
 800dd32:	bf00      	nop
 800dd34:	03ff63ff 	.word	0x03ff63ff

0800dd38 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800dd38:	b480      	push	{r7}
 800dd3a:	b083      	sub	sp, #12
 800dd3c:	af00      	add	r7, sp, #0
 800dd3e:	6078      	str	r0, [r7, #4]
 800dd40:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800dd48:	b2db      	uxtb	r3, r3
 800dd4a:	2b20      	cmp	r3, #32
 800dd4c:	d138      	bne.n	800ddc0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800dd54:	2b01      	cmp	r3, #1
 800dd56:	d101      	bne.n	800dd5c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800dd58:	2302      	movs	r3, #2
 800dd5a:	e032      	b.n	800ddc2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	2201      	movs	r2, #1
 800dd60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	2224      	movs	r2, #36	@ 0x24
 800dd68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	681b      	ldr	r3, [r3, #0]
 800dd70:	681a      	ldr	r2, [r3, #0]
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	681b      	ldr	r3, [r3, #0]
 800dd76:	f022 0201 	bic.w	r2, r2, #1
 800dd7a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	681b      	ldr	r3, [r3, #0]
 800dd80:	681a      	ldr	r2, [r3, #0]
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	681b      	ldr	r3, [r3, #0]
 800dd86:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800dd8a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	681b      	ldr	r3, [r3, #0]
 800dd90:	6819      	ldr	r1, [r3, #0]
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	681b      	ldr	r3, [r3, #0]
 800dd96:	683a      	ldr	r2, [r7, #0]
 800dd98:	430a      	orrs	r2, r1
 800dd9a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	681b      	ldr	r3, [r3, #0]
 800dda0:	681a      	ldr	r2, [r3, #0]
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	681b      	ldr	r3, [r3, #0]
 800dda6:	f042 0201 	orr.w	r2, r2, #1
 800ddaa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	2220      	movs	r2, #32
 800ddb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	2200      	movs	r2, #0
 800ddb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800ddbc:	2300      	movs	r3, #0
 800ddbe:	e000      	b.n	800ddc2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800ddc0:	2302      	movs	r3, #2
  }
}
 800ddc2:	4618      	mov	r0, r3
 800ddc4:	370c      	adds	r7, #12
 800ddc6:	46bd      	mov	sp, r7
 800ddc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddcc:	4770      	bx	lr

0800ddce <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800ddce:	b480      	push	{r7}
 800ddd0:	b085      	sub	sp, #20
 800ddd2:	af00      	add	r7, sp, #0
 800ddd4:	6078      	str	r0, [r7, #4]
 800ddd6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ddde:	b2db      	uxtb	r3, r3
 800dde0:	2b20      	cmp	r3, #32
 800dde2:	d139      	bne.n	800de58 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ddea:	2b01      	cmp	r3, #1
 800ddec:	d101      	bne.n	800ddf2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800ddee:	2302      	movs	r3, #2
 800ddf0:	e033      	b.n	800de5a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	2201      	movs	r2, #1
 800ddf6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	2224      	movs	r2, #36	@ 0x24
 800ddfe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	681b      	ldr	r3, [r3, #0]
 800de06:	681a      	ldr	r2, [r3, #0]
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	f022 0201 	bic.w	r2, r2, #1
 800de10:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	681b      	ldr	r3, [r3, #0]
 800de16:	681b      	ldr	r3, [r3, #0]
 800de18:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800de1a:	68fb      	ldr	r3, [r7, #12]
 800de1c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800de20:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800de22:	683b      	ldr	r3, [r7, #0]
 800de24:	021b      	lsls	r3, r3, #8
 800de26:	68fa      	ldr	r2, [r7, #12]
 800de28:	4313      	orrs	r3, r2
 800de2a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	681b      	ldr	r3, [r3, #0]
 800de30:	68fa      	ldr	r2, [r7, #12]
 800de32:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	681b      	ldr	r3, [r3, #0]
 800de38:	681a      	ldr	r2, [r3, #0]
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	681b      	ldr	r3, [r3, #0]
 800de3e:	f042 0201 	orr.w	r2, r2, #1
 800de42:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	2220      	movs	r2, #32
 800de48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	2200      	movs	r2, #0
 800de50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800de54:	2300      	movs	r3, #0
 800de56:	e000      	b.n	800de5a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800de58:	2302      	movs	r3, #2
  }
}
 800de5a:	4618      	mov	r0, r3
 800de5c:	3714      	adds	r7, #20
 800de5e:	46bd      	mov	sp, r7
 800de60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de64:	4770      	bx	lr
	...

0800de68 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800de68:	b580      	push	{r7, lr}
 800de6a:	b088      	sub	sp, #32
 800de6c:	af00      	add	r7, sp, #0
 800de6e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t i2sclk;
  uint32_t ispcm;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	2b00      	cmp	r3, #0
 800de74:	d101      	bne.n	800de7a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800de76:	2301      	movs	r3, #1
 800de78:	e10d      	b.n	800e096 <HAL_I2S_Init+0x22e>
  assert_param(IS_I2S_FIRST_BIT(hi2s->Init.FirstBit));
  assert_param(IS_I2S_WS_INVERSION(hi2s->Init.WSInversion));
  assert_param(IS_I2S_DATA_24BIT_ALIGNMENT(hi2s->Init.Data24BitAlignment));
  assert_param(IS_I2S_MASTER_KEEP_IO_STATE(hi2s->Init.MasterKeepIOState));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800de80:	b2db      	uxtb	r3, r3
 800de82:	2b00      	cmp	r3, #0
 800de84:	d106      	bne.n	800de94 <HAL_I2S_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	2200      	movs	r2, #0
 800de8a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800de8e:	6878      	ldr	r0, [r7, #4]
 800de90:	f7f9 fbf6 	bl	8007680 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	2202      	movs	r2, #2
 800de98:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  /* Disable the selected I2S peripheral */
  if ((hi2s->Instance->CR1 & SPI_CR1_SPE) == SPI_CR1_SPE)
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	681b      	ldr	r3, [r3, #0]
 800dea0:	681b      	ldr	r3, [r3, #0]
 800dea2:	f003 0301 	and.w	r3, r3, #1
 800dea6:	2b01      	cmp	r3, #1
 800dea8:	d107      	bne.n	800deba <HAL_I2S_Init+0x52>
  {
    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	681b      	ldr	r3, [r3, #0]
 800deae:	681a      	ldr	r2, [r3, #0]
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	681b      	ldr	r3, [r3, #0]
 800deb4:	f022 0201 	bic.w	r2, r2, #1
 800deb8:	601a      	str	r2, [r3, #0]
  }

  /* Clear I2S configuration register */
  CLEAR_REG(hi2s->Instance->I2SCFGR);
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	681b      	ldr	r3, [r3, #0]
 800debe:	2200      	movs	r2, #0
 800dec0:	651a      	str	r2, [r3, #80]	@ 0x50

  if (IS_I2S_MASTER(hi2s->Init.Mode))
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	685b      	ldr	r3, [r3, #4]
 800dec6:	2b04      	cmp	r3, #4
 800dec8:	d008      	beq.n	800dedc <HAL_I2S_Init+0x74>
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	685b      	ldr	r3, [r3, #4]
 800dece:	2b06      	cmp	r3, #6
 800ded0:	d004      	beq.n	800dedc <HAL_I2S_Init+0x74>
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	685b      	ldr	r3, [r3, #4]
 800ded6:	2b0a      	cmp	r3, #10
 800ded8:	f040 8087 	bne.w	800dfea <HAL_I2S_Init+0x182>
  {
    /*------------------------- I2SDIV and ODD Calculation ---------------------*/
    /* If the requested audio frequency is not the default, compute the prescaler */
    if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	695b      	ldr	r3, [r3, #20]
 800dee0:	2b02      	cmp	r3, #2
 800dee2:	d05a      	beq.n	800df9a <HAL_I2S_Init+0x132>
    {
      /* Check the frame length (For the Prescaler computing) ********************/
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	68db      	ldr	r3, [r3, #12]
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d002      	beq.n	800def2 <HAL_I2S_Init+0x8a>
      {
        /* Channel length is 32 bits */
        packetlength = 2UL;
 800deec:	2302      	movs	r3, #2
 800deee:	617b      	str	r3, [r7, #20]
 800def0:	e001      	b.n	800def6 <HAL_I2S_Init+0x8e>
      }
      else
      {
        /* Channel length is 16 bits */
        packetlength = 1UL;
 800def2:	2301      	movs	r3, #1
 800def4:	617b      	str	r3, [r7, #20]
      }

      /* Check if PCM standard is used */
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	689b      	ldr	r3, [r3, #8]
 800defa:	2b30      	cmp	r3, #48	@ 0x30
 800defc:	d003      	beq.n	800df06 <HAL_I2S_Init+0x9e>
          (hi2s->Init.Standard == I2S_STANDARD_PCM_LONG))
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	689b      	ldr	r3, [r3, #8]
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 800df02:	2bb0      	cmp	r3, #176	@ 0xb0
 800df04:	d102      	bne.n	800df0c <HAL_I2S_Init+0xa4>
      {
        ispcm = 1UL;
 800df06:	2301      	movs	r3, #1
 800df08:	60fb      	str	r3, [r7, #12]
 800df0a:	e001      	b.n	800df10 <HAL_I2S_Init+0xa8>
      }
      else
      {
        ispcm = 0UL;
 800df0c:	2300      	movs	r3, #0
 800df0e:	60fb      	str	r3, [r7, #12]
        /* SPI1,SPI2 and SPI3 share the same source clock */
        i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
      }
#else
      /* SPI1,SPI2 and SPI3 share the same source clock */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
 800df10:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800df14:	f04f 0100 	mov.w	r1, #0
 800df18:	f002 fdbe 	bl	8010a98 <HAL_RCCEx_GetPeriphCLKFreq>
 800df1c:	60b8      	str	r0, [r7, #8]
#endif  /* SPI_SPI6I2S_SUPPORT */

      /* Compute the Real divider depending on the MCLK output state, with a floating point */
      if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	691b      	ldr	r3, [r3, #16]
 800df22:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800df26:	d113      	bne.n	800df50 <HAL_I2S_Init+0xe8>
      {
        /* MCLK output is enabled */
        tmp = (uint32_t)((((i2sclk / (256UL >> ispcm)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 800df28:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800df2c:	68fb      	ldr	r3, [r7, #12]
 800df2e:	fa22 f303 	lsr.w	r3, r2, r3
 800df32:	68ba      	ldr	r2, [r7, #8]
 800df34:	fbb2 f2f3 	udiv	r2, r2, r3
 800df38:	4613      	mov	r3, r2
 800df3a:	009b      	lsls	r3, r3, #2
 800df3c:	4413      	add	r3, r2
 800df3e:	005b      	lsls	r3, r3, #1
 800df40:	461a      	mov	r2, r3
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	695b      	ldr	r3, [r3, #20]
 800df46:	fbb2 f3f3 	udiv	r3, r2, r3
 800df4a:	3305      	adds	r3, #5
 800df4c:	613b      	str	r3, [r7, #16]
 800df4e:	e014      	b.n	800df7a <HAL_I2S_Init+0x112>
      }
      else
      {
        /* MCLK output is disabled */
        tmp = (uint32_t)((((i2sclk / ((32UL >> ispcm) * packetlength)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 800df50:	2220      	movs	r2, #32
 800df52:	68fb      	ldr	r3, [r7, #12]
 800df54:	fa22 f303 	lsr.w	r3, r2, r3
 800df58:	697a      	ldr	r2, [r7, #20]
 800df5a:	fb02 f303 	mul.w	r3, r2, r3
 800df5e:	68ba      	ldr	r2, [r7, #8]
 800df60:	fbb2 f2f3 	udiv	r2, r2, r3
 800df64:	4613      	mov	r3, r2
 800df66:	009b      	lsls	r3, r3, #2
 800df68:	4413      	add	r3, r2
 800df6a:	005b      	lsls	r3, r3, #1
 800df6c:	461a      	mov	r2, r3
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	695b      	ldr	r3, [r3, #20]
 800df72:	fbb2 f3f3 	udiv	r3, r2, r3
 800df76:	3305      	adds	r3, #5
 800df78:	613b      	str	r3, [r7, #16]
      }

      /* Remove the flatting point */
      tmp = tmp / 10UL;
 800df7a:	693b      	ldr	r3, [r7, #16]
 800df7c:	4a48      	ldr	r2, [pc, #288]	@ (800e0a0 <HAL_I2S_Init+0x238>)
 800df7e:	fba2 2303 	umull	r2, r3, r2, r3
 800df82:	08db      	lsrs	r3, r3, #3
 800df84:	613b      	str	r3, [r7, #16]

      /* Check the parity of the divider */
      i2sodd = (uint32_t)(tmp & (uint32_t)1UL);
 800df86:	693b      	ldr	r3, [r7, #16]
 800df88:	f003 0301 	and.w	r3, r3, #1
 800df8c:	61bb      	str	r3, [r7, #24]

      /* Compute the i2sdiv prescaler */
      i2sdiv = (uint32_t)((tmp - i2sodd) / 2UL);
 800df8e:	693a      	ldr	r2, [r7, #16]
 800df90:	69bb      	ldr	r3, [r7, #24]
 800df92:	1ad3      	subs	r3, r2, r3
 800df94:	085b      	lsrs	r3, r3, #1
 800df96:	61fb      	str	r3, [r7, #28]
 800df98:	e003      	b.n	800dfa2 <HAL_I2S_Init+0x13a>
    }
    else
    {
      /* Set the default values */
      i2sdiv = 2UL;
 800df9a:	2302      	movs	r3, #2
 800df9c:	61fb      	str	r3, [r7, #28]
      i2sodd = 0UL;
 800df9e:	2300      	movs	r3, #0
 800dfa0:	61bb      	str	r3, [r7, #24]
    }

    /* Test if the obtain values are forbidden or out of range */
    if (((i2sodd == 1UL) && (i2sdiv == 1UL)) || (i2sdiv > 0xFFUL))
 800dfa2:	69bb      	ldr	r3, [r7, #24]
 800dfa4:	2b01      	cmp	r3, #1
 800dfa6:	d102      	bne.n	800dfae <HAL_I2S_Init+0x146>
 800dfa8:	69fb      	ldr	r3, [r7, #28]
 800dfaa:	2b01      	cmp	r3, #1
 800dfac:	d002      	beq.n	800dfb4 <HAL_I2S_Init+0x14c>
 800dfae:	69fb      	ldr	r3, [r7, #28]
 800dfb0:	2bff      	cmp	r3, #255	@ 0xff
 800dfb2:	d907      	bls.n	800dfc4 <HAL_I2S_Init+0x15c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dfb8:	f043 0210 	orr.w	r2, r3, #16
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	651a      	str	r2, [r3, #80]	@ 0x50
      return  HAL_ERROR;
 800dfc0:	2301      	movs	r3, #1
 800dfc2:	e068      	b.n	800e096 <HAL_I2S_Init+0x22e>
    }

    /* Force i2smod to 1 just to be sure that (2xi2sdiv + i2sodd) is always higher than 0 */
    if (i2sdiv == 0UL)
 800dfc4:	69fb      	ldr	r3, [r7, #28]
 800dfc6:	2b00      	cmp	r3, #0
 800dfc8:	d101      	bne.n	800dfce <HAL_I2S_Init+0x166>
    {
      i2sodd = 1UL;
 800dfca:	2301      	movs	r3, #1
 800dfcc:	61bb      	str	r3, [r7, #24]
    }

    MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SDIV                 | SPI_I2SCFGR_ODD),
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	681b      	ldr	r3, [r3, #0]
 800dfd2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800dfd4:	4b33      	ldr	r3, [pc, #204]	@ (800e0a4 <HAL_I2S_Init+0x23c>)
 800dfd6:	4013      	ands	r3, r2
 800dfd8:	69fa      	ldr	r2, [r7, #28]
 800dfda:	0411      	lsls	r1, r2, #16
 800dfdc:	69ba      	ldr	r2, [r7, #24]
 800dfde:	0612      	lsls	r2, r2, #24
 800dfe0:	4311      	orrs	r1, r2
 800dfe2:	687a      	ldr	r2, [r7, #4]
 800dfe4:	6812      	ldr	r2, [r2, #0]
 800dfe6:	430b      	orrs	r3, r1
 800dfe8:	6513      	str	r3, [r2, #80]	@ 0x50
  }

  /*-------------------------- I2Sx I2SCFGR Configuration --------------------*/
  /* Configure I2SMOD, I2SCFG, I2SSTD, PCMSYNC, DATLEN ,CHLEN ,CKPOL, WSINV, DATAFMT, I2SDIV, ODD and MCKOE bits bits */
  /* And configure the I2S with the I2S_InitStruct values */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SMOD   | SPI_I2SCFGR_I2SCFG     | \
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	681b      	ldr	r3, [r3, #0]
 800dfee:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800dff0:	4b2d      	ldr	r3, [pc, #180]	@ (800e0a8 <HAL_I2S_Init+0x240>)
 800dff2:	4013      	ands	r3, r2
 800dff4:	687a      	ldr	r2, [r7, #4]
 800dff6:	6851      	ldr	r1, [r2, #4]
 800dff8:	687a      	ldr	r2, [r7, #4]
 800dffa:	6892      	ldr	r2, [r2, #8]
 800dffc:	4311      	orrs	r1, r2
 800dffe:	687a      	ldr	r2, [r7, #4]
 800e000:	68d2      	ldr	r2, [r2, #12]
 800e002:	4311      	orrs	r1, r2
 800e004:	687a      	ldr	r2, [r7, #4]
 800e006:	6992      	ldr	r2, [r2, #24]
 800e008:	4311      	orrs	r1, r2
 800e00a:	687a      	ldr	r2, [r7, #4]
 800e00c:	6a12      	ldr	r2, [r2, #32]
 800e00e:	4311      	orrs	r1, r2
 800e010:	687a      	ldr	r2, [r7, #4]
 800e012:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800e014:	4311      	orrs	r1, r2
 800e016:	687a      	ldr	r2, [r7, #4]
 800e018:	6912      	ldr	r2, [r2, #16]
 800e01a:	430a      	orrs	r2, r1
 800e01c:	431a      	orrs	r2, r3
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	681b      	ldr	r3, [r3, #0]
 800e022:	f042 0201 	orr.w	r2, r2, #1
 800e026:	651a      	str	r2, [r3, #80]	@ 0x50
             (SPI_I2SCFGR_I2SMOD   | hi2s->Init.Mode        | \
              hi2s->Init.Standard  | hi2s->Init.DataFormat  | \
              hi2s->Init.CPOL      | hi2s->Init.WSInversion | \
              hi2s->Init.Data24BitAlignment | hi2s->Init.MCLKOutput));
  /*Clear status register*/
  WRITE_REG(hi2s->Instance->IFCR, 0x0FF8);
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	681b      	ldr	r3, [r3, #0]
 800e02c:	f640 72f8 	movw	r2, #4088	@ 0xff8
 800e030:	619a      	str	r2, [r3, #24]

  /*---------------------------- I2Sx CFG2 Configuration ----------------------*/

  /* Unlock the AF configuration to configure CFG2 register*/
  CLEAR_BIT(hi2s->Instance->CR1, SPI_CR1_IOLOCK);
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	681b      	ldr	r3, [r3, #0]
 800e036:	681a      	ldr	r2, [r3, #0]
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	681b      	ldr	r3, [r3, #0]
 800e03c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800e040:	601a      	str	r2, [r3, #0]

  MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_LSBFRST, hi2s->Init.FirstBit);
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	68db      	ldr	r3, [r3, #12]
 800e048:	f423 0100 	bic.w	r1, r3, #8388608	@ 0x800000
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	69da      	ldr	r2, [r3, #28]
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	681b      	ldr	r3, [r3, #0]
 800e054:	430a      	orrs	r2, r1
 800e056:	60da      	str	r2, [r3, #12]

  /* Insure that AFCNTR is managed only by Master */
  if (IS_I2S_MASTER(hi2s->Init.Mode))
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	685b      	ldr	r3, [r3, #4]
 800e05c:	2b04      	cmp	r3, #4
 800e05e:	d007      	beq.n	800e070 <HAL_I2S_Init+0x208>
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	685b      	ldr	r3, [r3, #4]
 800e064:	2b06      	cmp	r3, #6
 800e066:	d003      	beq.n	800e070 <HAL_I2S_Init+0x208>
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	685b      	ldr	r3, [r3, #4]
 800e06c:	2b0a      	cmp	r3, #10
 800e06e:	d10a      	bne.n	800e086 <HAL_I2S_Init+0x21e>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_AFCNTR, (hi2s->Init.MasterKeepIOState));
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	681b      	ldr	r3, [r3, #0]
 800e074:	68db      	ldr	r3, [r3, #12]
 800e076:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	681b      	ldr	r3, [r3, #0]
 800e082:	430a      	orrs	r2, r1
 800e084:	60da      	str	r2, [r3, #12]
  }

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	2200      	movs	r2, #0
 800e08a:	651a      	str	r2, [r3, #80]	@ 0x50
  hi2s->State     = HAL_I2S_STATE_READY;
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	2201      	movs	r2, #1
 800e090:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  return HAL_OK;
 800e094:	2300      	movs	r3, #0
}
 800e096:	4618      	mov	r0, r3
 800e098:	3720      	adds	r7, #32
 800e09a:	46bd      	mov	sp, r7
 800e09c:	bd80      	pop	{r7, pc}
 800e09e:	bf00      	nop
 800e0a0:	cccccccd 	.word	0xcccccccd
 800e0a4:	fe00ffff 	.word	0xfe00ffff
 800e0a8:	fdff9040 	.word	0xfdff9040

0800e0ac <HAL_I2SEx_TransmitReceive_DMA>:
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2SEx_TransmitReceive_DMA(I2S_HandleTypeDef *hi2s, const uint16_t *pTxData, uint16_t *pRxData,
                                                uint16_t Size)
{
 800e0ac:	b580      	push	{r7, lr}
 800e0ae:	b086      	sub	sp, #24
 800e0b0:	af00      	add	r7, sp, #0
 800e0b2:	60f8      	str	r0, [r7, #12]
 800e0b4:	60b9      	str	r1, [r7, #8]
 800e0b6:	607a      	str	r2, [r7, #4]
 800e0b8:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800e0ba:	2300      	movs	r3, #0
 800e0bc:	75fb      	strb	r3, [r7, #23]


  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800e0be:	68bb      	ldr	r3, [r7, #8]
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d005      	beq.n	800e0d0 <HAL_I2SEx_TransmitReceive_DMA+0x24>
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	2b00      	cmp	r3, #0
 800e0c8:	d002      	beq.n	800e0d0 <HAL_I2SEx_TransmitReceive_DMA+0x24>
 800e0ca:	887b      	ldrh	r3, [r7, #2]
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d101      	bne.n	800e0d4 <HAL_I2SEx_TransmitReceive_DMA+0x28>
  {
    return  HAL_ERROR;
 800e0d0:	2301      	movs	r3, #1
 800e0d2:	e0c0      	b.n	800e256 <HAL_I2SEx_TransmitReceive_DMA+0x1aa>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 800e0d4:	68fb      	ldr	r3, [r7, #12]
 800e0d6:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800e0da:	b2db      	uxtb	r3, r3
 800e0dc:	2b01      	cmp	r3, #1
 800e0de:	d001      	beq.n	800e0e4 <HAL_I2SEx_TransmitReceive_DMA+0x38>
  {
    return HAL_BUSY;
 800e0e0:	2302      	movs	r3, #2
 800e0e2:	e0b8      	b.n	800e256 <HAL_I2SEx_TransmitReceive_DMA+0x1aa>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800e0e4:	68fb      	ldr	r3, [r7, #12]
 800e0e6:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800e0ea:	b2db      	uxtb	r3, r3
 800e0ec:	2b01      	cmp	r3, #1
 800e0ee:	d101      	bne.n	800e0f4 <HAL_I2SEx_TransmitReceive_DMA+0x48>
 800e0f0:	2302      	movs	r3, #2
 800e0f2:	e0b0      	b.n	800e256 <HAL_I2SEx_TransmitReceive_DMA+0x1aa>
 800e0f4:	68fb      	ldr	r3, [r7, #12]
 800e0f6:	2201      	movs	r2, #1
 800e0f8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  hi2s->pTxBuffPtr = (const uint16_t *)pTxData;
 800e0fc:	68fb      	ldr	r3, [r7, #12]
 800e0fe:	68ba      	ldr	r2, [r7, #8]
 800e100:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->pRxBuffPtr = pRxData;
 800e102:	68fb      	ldr	r3, [r7, #12]
 800e104:	687a      	ldr	r2, [r7, #4]
 800e106:	635a      	str	r2, [r3, #52]	@ 0x34

  hi2s->TxXferSize  = Size;
 800e108:	68fb      	ldr	r3, [r7, #12]
 800e10a:	887a      	ldrh	r2, [r7, #2]
 800e10c:	861a      	strh	r2, [r3, #48]	@ 0x30
  hi2s->TxXferCount = Size;
 800e10e:	68fb      	ldr	r3, [r7, #12]
 800e110:	887a      	ldrh	r2, [r7, #2]
 800e112:	865a      	strh	r2, [r3, #50]	@ 0x32
  hi2s->RxXferSize  = Size;
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	887a      	ldrh	r2, [r7, #2]
 800e118:	871a      	strh	r2, [r3, #56]	@ 0x38
  hi2s->RxXferCount = Size;
 800e11a:	68fb      	ldr	r3, [r7, #12]
 800e11c:	887a      	ldrh	r2, [r7, #2]
 800e11e:	875a      	strh	r2, [r3, #58]	@ 0x3a

  hi2s->ErrorCode   = HAL_I2S_ERROR_NONE;
 800e120:	68fb      	ldr	r3, [r7, #12]
 800e122:	2200      	movs	r2, #0
 800e124:	651a      	str	r2, [r3, #80]	@ 0x50
  hi2s->State       = HAL_I2S_STATE_BUSY_TX_RX;
 800e126:	68fb      	ldr	r3, [r7, #12]
 800e128:	2205      	movs	r2, #5
 800e12a:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  /* Reset the Tx/Rx DMA bits */
  CLEAR_BIT(hi2s->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800e12e:	68fb      	ldr	r3, [r7, #12]
 800e130:	681b      	ldr	r3, [r3, #0]
 800e132:	689a      	ldr	r2, [r3, #8]
 800e134:	68fb      	ldr	r3, [r7, #12]
 800e136:	681b      	ldr	r3, [r3, #0]
 800e138:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800e13c:	609a      	str	r2, [r3, #8]

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2SEx_DMATxRxHalfCplt;
 800e13e:	68fb      	ldr	r3, [r7, #12]
 800e140:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e142:	4a47      	ldr	r2, [pc, #284]	@ (800e260 <HAL_I2SEx_TransmitReceive_DMA+0x1b4>)
 800e144:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback  = I2SEx_DMATxRxCplt;
 800e146:	68fb      	ldr	r3, [r7, #12]
 800e148:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e14a:	4a46      	ldr	r2, [pc, #280]	@ (800e264 <HAL_I2SEx_TransmitReceive_DMA+0x1b8>)
 800e14c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the I2S Rx DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 800e14e:	68fb      	ldr	r3, [r7, #12]
 800e150:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e152:	4a45      	ldr	r2, [pc, #276]	@ (800e268 <HAL_I2SEx_TransmitReceive_DMA+0x1bc>)
 800e154:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx, (uint32_t)hi2s->pTxBuffPtr, (uint32_t)&hi2s->Instance->TXDR,
 800e156:	68fb      	ldr	r3, [r7, #12]
 800e158:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 800e15a:	68fb      	ldr	r3, [r7, #12]
 800e15c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e15e:	4619      	mov	r1, r3
 800e160:	68fb      	ldr	r3, [r7, #12]
 800e162:	681b      	ldr	r3, [r3, #0]
 800e164:	3320      	adds	r3, #32
 800e166:	461a      	mov	r2, r3
                                 hi2s->TxXferCount))
 800e168:	68fb      	ldr	r3, [r7, #12]
 800e16a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800e16c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx, (uint32_t)hi2s->pTxBuffPtr, (uint32_t)&hi2s->Instance->TXDR,
 800e16e:	f7fc fb6f 	bl	800a850 <HAL_DMA_Start_IT>
 800e172:	4603      	mov	r3, r0
 800e174:	2b00      	cmp	r3, #0
 800e176:	d011      	beq.n	800e19c <HAL_I2SEx_TransmitReceive_DMA+0xf0>
  {
    /* Update I2S error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800e178:	68fb      	ldr	r3, [r7, #12]
 800e17a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e17c:	f043 0208 	orr.w	r2, r3, #8
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	651a      	str	r2, [r3, #80]	@ 0x50
    hi2s->State = HAL_I2S_STATE_READY;
 800e184:	68fb      	ldr	r3, [r7, #12]
 800e186:	2201      	movs	r2, #1
 800e188:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

    __HAL_UNLOCK(hi2s);
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	2200      	movs	r2, #0
 800e190:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    errorcode = HAL_ERROR;
 800e194:	2301      	movs	r3, #1
 800e196:	75fb      	strb	r3, [r7, #23]
    return errorcode;
 800e198:	7dfb      	ldrb	r3, [r7, #23]
 800e19a:	e05c      	b.n	800e256 <HAL_I2SEx_TransmitReceive_DMA+0x1aa>
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CFG1, SPI_CFG1_TXDMAEN))
 800e19c:	68fb      	ldr	r3, [r7, #12]
 800e19e:	681b      	ldr	r3, [r3, #0]
 800e1a0:	689b      	ldr	r3, [r3, #8]
 800e1a2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	d107      	bne.n	800e1ba <HAL_I2SEx_TransmitReceive_DMA+0x10e>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	681b      	ldr	r3, [r3, #0]
 800e1ae:	689a      	ldr	r2, [r3, #8]
 800e1b0:	68fb      	ldr	r3, [r7, #12]
 800e1b2:	681b      	ldr	r3, [r3, #0]
 800e1b4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800e1b8:	609a      	str	r2, [r3, #8]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->RXDR, (uint32_t)hi2s->pRxBuffPtr,
 800e1ba:	68fb      	ldr	r3, [r7, #12]
 800e1bc:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 800e1be:	68fb      	ldr	r3, [r7, #12]
 800e1c0:	681b      	ldr	r3, [r3, #0]
 800e1c2:	3330      	adds	r3, #48	@ 0x30
 800e1c4:	4619      	mov	r1, r3
 800e1c6:	68fb      	ldr	r3, [r7, #12]
 800e1c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e1ca:	461a      	mov	r2, r3
                                 hi2s->RxXferCount))
 800e1cc:	68fb      	ldr	r3, [r7, #12]
 800e1ce:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 800e1d0:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->RXDR, (uint32_t)hi2s->pRxBuffPtr,
 800e1d2:	f7fc fb3d 	bl	800a850 <HAL_DMA_Start_IT>
 800e1d6:	4603      	mov	r3, r0
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	d011      	beq.n	800e200 <HAL_I2SEx_TransmitReceive_DMA+0x154>
  {
    /* Update I2S error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800e1dc:	68fb      	ldr	r3, [r7, #12]
 800e1de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e1e0:	f043 0208 	orr.w	r2, r3, #8
 800e1e4:	68fb      	ldr	r3, [r7, #12]
 800e1e6:	651a      	str	r2, [r3, #80]	@ 0x50
    hi2s->State = HAL_I2S_STATE_READY;
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	2201      	movs	r2, #1
 800e1ec:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
    errorcode = HAL_ERROR;
 800e1f0:	2301      	movs	r3, #1
 800e1f2:	75fb      	strb	r3, [r7, #23]
    __HAL_UNLOCK(hi2s);
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	2200      	movs	r2, #0
 800e1f8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return errorcode;
 800e1fc:	7dfb      	ldrb	r3, [r7, #23]
 800e1fe:	e02a      	b.n	800e256 <HAL_I2SEx_TransmitReceive_DMA+0x1aa>
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN))
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	681b      	ldr	r3, [r3, #0]
 800e204:	689b      	ldr	r3, [r3, #8]
 800e206:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e20a:	2b00      	cmp	r3, #0
 800e20c:	d107      	bne.n	800e21e <HAL_I2SEx_TransmitReceive_DMA+0x172>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN);
 800e20e:	68fb      	ldr	r3, [r7, #12]
 800e210:	681b      	ldr	r3, [r3, #0]
 800e212:	689a      	ldr	r2, [r3, #8]
 800e214:	68fb      	ldr	r3, [r7, #12]
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e21c:	609a      	str	r2, [r3, #8]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR1, SPI_CR1_SPE))
 800e21e:	68fb      	ldr	r3, [r7, #12]
 800e220:	681b      	ldr	r3, [r3, #0]
 800e222:	681b      	ldr	r3, [r3, #0]
 800e224:	f003 0301 	and.w	r3, r3, #1
 800e228:	2b00      	cmp	r3, #0
 800e22a:	d107      	bne.n	800e23c <HAL_I2SEx_TransmitReceive_DMA+0x190>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 800e22c:	68fb      	ldr	r3, [r7, #12]
 800e22e:	681b      	ldr	r3, [r3, #0]
 800e230:	681a      	ldr	r2, [r3, #0]
 800e232:	68fb      	ldr	r3, [r7, #12]
 800e234:	681b      	ldr	r3, [r3, #0]
 800e236:	f042 0201 	orr.w	r2, r2, #1
 800e23a:	601a      	str	r2, [r3, #0]
  }

  /* Start the transfer */
  SET_BIT(hi2s->Instance->CR1, SPI_CR1_CSTART);
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	681b      	ldr	r3, [r3, #0]
 800e240:	681a      	ldr	r2, [r3, #0]
 800e242:	68fb      	ldr	r3, [r7, #12]
 800e244:	681b      	ldr	r3, [r3, #0]
 800e246:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e24a:	601a      	str	r2, [r3, #0]

  __HAL_UNLOCK(hi2s);
 800e24c:	68fb      	ldr	r3, [r7, #12]
 800e24e:	2200      	movs	r2, #0
 800e250:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  return errorcode;
 800e254:	7dfb      	ldrb	r3, [r7, #23]
}
 800e256:	4618      	mov	r0, r3
 800e258:	3718      	adds	r7, #24
 800e25a:	46bd      	mov	sp, r7
 800e25c:	bd80      	pop	{r7, pc}
 800e25e:	bf00      	nop
 800e260:	0800e2d9 	.word	0x0800e2d9
 800e264:	0800e281 	.word	0x0800e281
 800e268:	0800e2f5 	.word	0x0800e2f5

0800e26c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800e26c:	b480      	push	{r7}
 800e26e:	b083      	sub	sp, #12
 800e270:	af00      	add	r7, sp, #0
 800e272:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 800e274:	bf00      	nop
 800e276:	370c      	adds	r7, #12
 800e278:	46bd      	mov	sp, r7
 800e27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e27e:	4770      	bx	lr

0800e280 <I2SEx_DMATxRxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void I2SEx_DMATxRxCplt(DMA_HandleTypeDef *hdma)
{
 800e280:	b580      	push	{r7, lr}
 800e282:	b084      	sub	sp, #16
 800e284:	af00      	add	r7, sp, #0
 800e286:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e28c:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	69db      	ldr	r3, [r3, #28]
 800e292:	2b00      	cmp	r3, #0
 800e294:	d119      	bne.n	800e2ca <I2SEx_DMATxRxCplt+0x4a>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800e296:	68fb      	ldr	r3, [r7, #12]
 800e298:	681b      	ldr	r3, [r3, #0]
 800e29a:	689a      	ldr	r2, [r3, #8]
 800e29c:	68fb      	ldr	r3, [r7, #12]
 800e29e:	681b      	ldr	r3, [r3, #0]
 800e2a0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800e2a4:	609a      	str	r2, [r3, #8]
    hi2s->TxXferCount = (uint16_t) 0UL;
 800e2a6:	68fb      	ldr	r3, [r7, #12]
 800e2a8:	2200      	movs	r2, #0
 800e2aa:	865a      	strh	r2, [r3, #50]	@ 0x32

    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN);
 800e2ac:	68fb      	ldr	r3, [r7, #12]
 800e2ae:	681b      	ldr	r3, [r3, #0]
 800e2b0:	689a      	ldr	r2, [r3, #8]
 800e2b2:	68fb      	ldr	r3, [r7, #12]
 800e2b4:	681b      	ldr	r3, [r3, #0]
 800e2b6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800e2ba:	609a      	str	r2, [r3, #8]
    hi2s->RxXferCount = (uint16_t)0UL;
 800e2bc:	68fb      	ldr	r3, [r7, #12]
 800e2be:	2200      	movs	r2, #0
 800e2c0:	875a      	strh	r2, [r3, #58]	@ 0x3a

    /* Updated HAL State */
    hi2s->State = HAL_I2S_STATE_READY;
 800e2c2:	68fb      	ldr	r3, [r7, #12]
 800e2c4:	2201      	movs	r2, #1
 800e2c6:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxRxCpltCallback(hi2s);
#else
  HAL_I2SEx_TxRxCpltCallback(hi2s);
 800e2ca:	68f8      	ldr	r0, [r7, #12]
 800e2cc:	f7f2 fc3a 	bl	8000b44 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800e2d0:	bf00      	nop
 800e2d2:	3710      	adds	r7, #16
 800e2d4:	46bd      	mov	sp, r7
 800e2d6:	bd80      	pop	{r7, pc}

0800e2d8 <I2SEx_DMATxRxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void I2SEx_DMATxRxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e2d8:	b580      	push	{r7, lr}
 800e2da:	b084      	sub	sp, #16
 800e2dc:	af00      	add	r7, sp, #0
 800e2de:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2e4:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx Half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxRxHalfCpltCallback(hi2s);
#else
  HAL_I2SEx_TxRxHalfCpltCallback(hi2s);
 800e2e6:	68f8      	ldr	r0, [r7, #12]
 800e2e8:	f7f2 fbf4 	bl	8000ad4 <HAL_I2SEx_TxRxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800e2ec:	bf00      	nop
 800e2ee:	3710      	adds	r7, #16
 800e2f0:	46bd      	mov	sp, r7
 800e2f2:	bd80      	pop	{r7, pc}

0800e2f4 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *         the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 800e2f4:	b580      	push	{r7, lr}
 800e2f6:	b084      	sub	sp, #16
 800e2f8:	af00      	add	r7, sp, #0
 800e2fa:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e300:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CFG1, (SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN));
 800e302:	68fb      	ldr	r3, [r7, #12]
 800e304:	681b      	ldr	r3, [r3, #0]
 800e306:	689a      	ldr	r2, [r3, #8]
 800e308:	68fb      	ldr	r3, [r7, #12]
 800e30a:	681b      	ldr	r3, [r3, #0]
 800e30c:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800e310:	609a      	str	r2, [r3, #8]
  hi2s->TxXferCount = (uint16_t) 0UL;
 800e312:	68fb      	ldr	r3, [r7, #12]
 800e314:	2200      	movs	r2, #0
 800e316:	865a      	strh	r2, [r3, #50]	@ 0x32
  hi2s->RxXferCount = (uint16_t) 0UL;
 800e318:	68fb      	ldr	r3, [r7, #12]
 800e31a:	2200      	movs	r2, #0
 800e31c:	875a      	strh	r2, [r3, #58]	@ 0x3a

  hi2s->State = HAL_I2S_STATE_READY;
 800e31e:	68fb      	ldr	r3, [r7, #12]
 800e320:	2201      	movs	r2, #1
 800e322:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800e326:	68fb      	ldr	r3, [r7, #12]
 800e328:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e32a:	f043 0208 	orr.w	r2, r3, #8
 800e32e:	68fb      	ldr	r3, [r7, #12]
 800e330:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 800e332:	68f8      	ldr	r0, [r7, #12]
 800e334:	f7ff ff9a 	bl	800e26c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800e338:	bf00      	nop
 800e33a:	3710      	adds	r7, #16
 800e33c:	46bd      	mov	sp, r7
 800e33e:	bd80      	pop	{r7, pc}

0800e340 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800e340:	b580      	push	{r7, lr}
 800e342:	b086      	sub	sp, #24
 800e344:	af02      	add	r7, sp, #8
 800e346:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	2b00      	cmp	r3, #0
 800e34c:	d101      	bne.n	800e352 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800e34e:	2301      	movs	r3, #1
 800e350:	e0fe      	b.n	800e550 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800e358:	b2db      	uxtb	r3, r3
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	d106      	bne.n	800e36c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	2200      	movs	r2, #0
 800e362:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800e366:	6878      	ldr	r0, [r7, #4]
 800e368:	f7f9 fe30 	bl	8007fcc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	2203      	movs	r2, #3
 800e370:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	4618      	mov	r0, r3
 800e37a:	f005 fd9d 	bl	8013eb8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	6818      	ldr	r0, [r3, #0]
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	7c1a      	ldrb	r2, [r3, #16]
 800e386:	f88d 2000 	strb.w	r2, [sp]
 800e38a:	3304      	adds	r3, #4
 800e38c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e38e:	f005 fd21 	bl	8013dd4 <USB_CoreInit>
 800e392:	4603      	mov	r3, r0
 800e394:	2b00      	cmp	r3, #0
 800e396:	d005      	beq.n	800e3a4 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	2202      	movs	r2, #2
 800e39c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800e3a0:	2301      	movs	r3, #1
 800e3a2:	e0d5      	b.n	800e550 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	681b      	ldr	r3, [r3, #0]
 800e3a8:	2100      	movs	r1, #0
 800e3aa:	4618      	mov	r0, r3
 800e3ac:	f005 fd95 	bl	8013eda <USB_SetCurrentMode>
 800e3b0:	4603      	mov	r3, r0
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	d005      	beq.n	800e3c2 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	2202      	movs	r2, #2
 800e3ba:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800e3be:	2301      	movs	r3, #1
 800e3c0:	e0c6      	b.n	800e550 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800e3c2:	2300      	movs	r3, #0
 800e3c4:	73fb      	strb	r3, [r7, #15]
 800e3c6:	e04a      	b.n	800e45e <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800e3c8:	7bfa      	ldrb	r2, [r7, #15]
 800e3ca:	6879      	ldr	r1, [r7, #4]
 800e3cc:	4613      	mov	r3, r2
 800e3ce:	00db      	lsls	r3, r3, #3
 800e3d0:	4413      	add	r3, r2
 800e3d2:	009b      	lsls	r3, r3, #2
 800e3d4:	440b      	add	r3, r1
 800e3d6:	3315      	adds	r3, #21
 800e3d8:	2201      	movs	r2, #1
 800e3da:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800e3dc:	7bfa      	ldrb	r2, [r7, #15]
 800e3de:	6879      	ldr	r1, [r7, #4]
 800e3e0:	4613      	mov	r3, r2
 800e3e2:	00db      	lsls	r3, r3, #3
 800e3e4:	4413      	add	r3, r2
 800e3e6:	009b      	lsls	r3, r3, #2
 800e3e8:	440b      	add	r3, r1
 800e3ea:	3314      	adds	r3, #20
 800e3ec:	7bfa      	ldrb	r2, [r7, #15]
 800e3ee:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800e3f0:	7bfa      	ldrb	r2, [r7, #15]
 800e3f2:	7bfb      	ldrb	r3, [r7, #15]
 800e3f4:	b298      	uxth	r0, r3
 800e3f6:	6879      	ldr	r1, [r7, #4]
 800e3f8:	4613      	mov	r3, r2
 800e3fa:	00db      	lsls	r3, r3, #3
 800e3fc:	4413      	add	r3, r2
 800e3fe:	009b      	lsls	r3, r3, #2
 800e400:	440b      	add	r3, r1
 800e402:	332e      	adds	r3, #46	@ 0x2e
 800e404:	4602      	mov	r2, r0
 800e406:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800e408:	7bfa      	ldrb	r2, [r7, #15]
 800e40a:	6879      	ldr	r1, [r7, #4]
 800e40c:	4613      	mov	r3, r2
 800e40e:	00db      	lsls	r3, r3, #3
 800e410:	4413      	add	r3, r2
 800e412:	009b      	lsls	r3, r3, #2
 800e414:	440b      	add	r3, r1
 800e416:	3318      	adds	r3, #24
 800e418:	2200      	movs	r2, #0
 800e41a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800e41c:	7bfa      	ldrb	r2, [r7, #15]
 800e41e:	6879      	ldr	r1, [r7, #4]
 800e420:	4613      	mov	r3, r2
 800e422:	00db      	lsls	r3, r3, #3
 800e424:	4413      	add	r3, r2
 800e426:	009b      	lsls	r3, r3, #2
 800e428:	440b      	add	r3, r1
 800e42a:	331c      	adds	r3, #28
 800e42c:	2200      	movs	r2, #0
 800e42e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800e430:	7bfa      	ldrb	r2, [r7, #15]
 800e432:	6879      	ldr	r1, [r7, #4]
 800e434:	4613      	mov	r3, r2
 800e436:	00db      	lsls	r3, r3, #3
 800e438:	4413      	add	r3, r2
 800e43a:	009b      	lsls	r3, r3, #2
 800e43c:	440b      	add	r3, r1
 800e43e:	3320      	adds	r3, #32
 800e440:	2200      	movs	r2, #0
 800e442:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800e444:	7bfa      	ldrb	r2, [r7, #15]
 800e446:	6879      	ldr	r1, [r7, #4]
 800e448:	4613      	mov	r3, r2
 800e44a:	00db      	lsls	r3, r3, #3
 800e44c:	4413      	add	r3, r2
 800e44e:	009b      	lsls	r3, r3, #2
 800e450:	440b      	add	r3, r1
 800e452:	3324      	adds	r3, #36	@ 0x24
 800e454:	2200      	movs	r2, #0
 800e456:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800e458:	7bfb      	ldrb	r3, [r7, #15]
 800e45a:	3301      	adds	r3, #1
 800e45c:	73fb      	strb	r3, [r7, #15]
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	791b      	ldrb	r3, [r3, #4]
 800e462:	7bfa      	ldrb	r2, [r7, #15]
 800e464:	429a      	cmp	r2, r3
 800e466:	d3af      	bcc.n	800e3c8 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800e468:	2300      	movs	r3, #0
 800e46a:	73fb      	strb	r3, [r7, #15]
 800e46c:	e044      	b.n	800e4f8 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800e46e:	7bfa      	ldrb	r2, [r7, #15]
 800e470:	6879      	ldr	r1, [r7, #4]
 800e472:	4613      	mov	r3, r2
 800e474:	00db      	lsls	r3, r3, #3
 800e476:	4413      	add	r3, r2
 800e478:	009b      	lsls	r3, r3, #2
 800e47a:	440b      	add	r3, r1
 800e47c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800e480:	2200      	movs	r2, #0
 800e482:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800e484:	7bfa      	ldrb	r2, [r7, #15]
 800e486:	6879      	ldr	r1, [r7, #4]
 800e488:	4613      	mov	r3, r2
 800e48a:	00db      	lsls	r3, r3, #3
 800e48c:	4413      	add	r3, r2
 800e48e:	009b      	lsls	r3, r3, #2
 800e490:	440b      	add	r3, r1
 800e492:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800e496:	7bfa      	ldrb	r2, [r7, #15]
 800e498:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800e49a:	7bfa      	ldrb	r2, [r7, #15]
 800e49c:	6879      	ldr	r1, [r7, #4]
 800e49e:	4613      	mov	r3, r2
 800e4a0:	00db      	lsls	r3, r3, #3
 800e4a2:	4413      	add	r3, r2
 800e4a4:	009b      	lsls	r3, r3, #2
 800e4a6:	440b      	add	r3, r1
 800e4a8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800e4ac:	2200      	movs	r2, #0
 800e4ae:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800e4b0:	7bfa      	ldrb	r2, [r7, #15]
 800e4b2:	6879      	ldr	r1, [r7, #4]
 800e4b4:	4613      	mov	r3, r2
 800e4b6:	00db      	lsls	r3, r3, #3
 800e4b8:	4413      	add	r3, r2
 800e4ba:	009b      	lsls	r3, r3, #2
 800e4bc:	440b      	add	r3, r1
 800e4be:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800e4c2:	2200      	movs	r2, #0
 800e4c4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800e4c6:	7bfa      	ldrb	r2, [r7, #15]
 800e4c8:	6879      	ldr	r1, [r7, #4]
 800e4ca:	4613      	mov	r3, r2
 800e4cc:	00db      	lsls	r3, r3, #3
 800e4ce:	4413      	add	r3, r2
 800e4d0:	009b      	lsls	r3, r3, #2
 800e4d2:	440b      	add	r3, r1
 800e4d4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800e4d8:	2200      	movs	r2, #0
 800e4da:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800e4dc:	7bfa      	ldrb	r2, [r7, #15]
 800e4de:	6879      	ldr	r1, [r7, #4]
 800e4e0:	4613      	mov	r3, r2
 800e4e2:	00db      	lsls	r3, r3, #3
 800e4e4:	4413      	add	r3, r2
 800e4e6:	009b      	lsls	r3, r3, #2
 800e4e8:	440b      	add	r3, r1
 800e4ea:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800e4ee:	2200      	movs	r2, #0
 800e4f0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800e4f2:	7bfb      	ldrb	r3, [r7, #15]
 800e4f4:	3301      	adds	r3, #1
 800e4f6:	73fb      	strb	r3, [r7, #15]
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	791b      	ldrb	r3, [r3, #4]
 800e4fc:	7bfa      	ldrb	r2, [r7, #15]
 800e4fe:	429a      	cmp	r2, r3
 800e500:	d3b5      	bcc.n	800e46e <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	6818      	ldr	r0, [r3, #0]
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	7c1a      	ldrb	r2, [r3, #16]
 800e50a:	f88d 2000 	strb.w	r2, [sp]
 800e50e:	3304      	adds	r3, #4
 800e510:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e512:	f005 fd2f 	bl	8013f74 <USB_DevInit>
 800e516:	4603      	mov	r3, r0
 800e518:	2b00      	cmp	r3, #0
 800e51a:	d005      	beq.n	800e528 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	2202      	movs	r2, #2
 800e520:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800e524:	2301      	movs	r3, #1
 800e526:	e013      	b.n	800e550 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	2200      	movs	r2, #0
 800e52c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	2201      	movs	r2, #1
 800e532:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800e536:	687b      	ldr	r3, [r7, #4]
 800e538:	7b1b      	ldrb	r3, [r3, #12]
 800e53a:	2b01      	cmp	r3, #1
 800e53c:	d102      	bne.n	800e544 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800e53e:	6878      	ldr	r0, [r7, #4]
 800e540:	f000 f80a 	bl	800e558 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	4618      	mov	r0, r3
 800e54a:	f005 feea 	bl	8014322 <USB_DevDisconnect>

  return HAL_OK;
 800e54e:	2300      	movs	r3, #0
}
 800e550:	4618      	mov	r0, r3
 800e552:	3710      	adds	r7, #16
 800e554:	46bd      	mov	sp, r7
 800e556:	bd80      	pop	{r7, pc}

0800e558 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800e558:	b480      	push	{r7}
 800e55a:	b085      	sub	sp, #20
 800e55c:	af00      	add	r7, sp, #0
 800e55e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	681b      	ldr	r3, [r3, #0]
 800e564:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	2201      	movs	r2, #1
 800e56a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	2200      	movs	r2, #0
 800e572:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800e576:	68fb      	ldr	r3, [r7, #12]
 800e578:	699b      	ldr	r3, [r3, #24]
 800e57a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800e57e:	68fb      	ldr	r3, [r7, #12]
 800e580:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800e582:	68fb      	ldr	r3, [r7, #12]
 800e584:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e586:	4b05      	ldr	r3, [pc, #20]	@ (800e59c <HAL_PCDEx_ActivateLPM+0x44>)
 800e588:	4313      	orrs	r3, r2
 800e58a:	68fa      	ldr	r2, [r7, #12]
 800e58c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800e58e:	2300      	movs	r3, #0
}
 800e590:	4618      	mov	r0, r3
 800e592:	3714      	adds	r7, #20
 800e594:	46bd      	mov	sp, r7
 800e596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e59a:	4770      	bx	lr
 800e59c:	10000003 	.word	0x10000003

0800e5a0 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800e5a0:	b580      	push	{r7, lr}
 800e5a2:	b084      	sub	sp, #16
 800e5a4:	af00      	add	r7, sp, #0
 800e5a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800e5a8:	4b19      	ldr	r3, [pc, #100]	@ (800e610 <HAL_PWREx_ConfigSupply+0x70>)
 800e5aa:	68db      	ldr	r3, [r3, #12]
 800e5ac:	f003 0304 	and.w	r3, r3, #4
 800e5b0:	2b04      	cmp	r3, #4
 800e5b2:	d00a      	beq.n	800e5ca <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800e5b4:	4b16      	ldr	r3, [pc, #88]	@ (800e610 <HAL_PWREx_ConfigSupply+0x70>)
 800e5b6:	68db      	ldr	r3, [r3, #12]
 800e5b8:	f003 0307 	and.w	r3, r3, #7
 800e5bc:	687a      	ldr	r2, [r7, #4]
 800e5be:	429a      	cmp	r2, r3
 800e5c0:	d001      	beq.n	800e5c6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800e5c2:	2301      	movs	r3, #1
 800e5c4:	e01f      	b.n	800e606 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800e5c6:	2300      	movs	r3, #0
 800e5c8:	e01d      	b.n	800e606 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800e5ca:	4b11      	ldr	r3, [pc, #68]	@ (800e610 <HAL_PWREx_ConfigSupply+0x70>)
 800e5cc:	68db      	ldr	r3, [r3, #12]
 800e5ce:	f023 0207 	bic.w	r2, r3, #7
 800e5d2:	490f      	ldr	r1, [pc, #60]	@ (800e610 <HAL_PWREx_ConfigSupply+0x70>)
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	4313      	orrs	r3, r2
 800e5d8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800e5da:	f7fa f879 	bl	80086d0 <HAL_GetTick>
 800e5de:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800e5e0:	e009      	b.n	800e5f6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800e5e2:	f7fa f875 	bl	80086d0 <HAL_GetTick>
 800e5e6:	4602      	mov	r2, r0
 800e5e8:	68fb      	ldr	r3, [r7, #12]
 800e5ea:	1ad3      	subs	r3, r2, r3
 800e5ec:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800e5f0:	d901      	bls.n	800e5f6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800e5f2:	2301      	movs	r3, #1
 800e5f4:	e007      	b.n	800e606 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800e5f6:	4b06      	ldr	r3, [pc, #24]	@ (800e610 <HAL_PWREx_ConfigSupply+0x70>)
 800e5f8:	685b      	ldr	r3, [r3, #4]
 800e5fa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e5fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e602:	d1ee      	bne.n	800e5e2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800e604:	2300      	movs	r3, #0
}
 800e606:	4618      	mov	r0, r3
 800e608:	3710      	adds	r7, #16
 800e60a:	46bd      	mov	sp, r7
 800e60c:	bd80      	pop	{r7, pc}
 800e60e:	bf00      	nop
 800e610:	58024800 	.word	0x58024800

0800e614 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800e614:	b480      	push	{r7}
 800e616:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800e618:	4b05      	ldr	r3, [pc, #20]	@ (800e630 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800e61a:	68db      	ldr	r3, [r3, #12]
 800e61c:	4a04      	ldr	r2, [pc, #16]	@ (800e630 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800e61e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800e622:	60d3      	str	r3, [r2, #12]
}
 800e624:	bf00      	nop
 800e626:	46bd      	mov	sp, r7
 800e628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e62c:	4770      	bx	lr
 800e62e:	bf00      	nop
 800e630:	58024800 	.word	0x58024800

0800e634 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800e634:	b580      	push	{r7, lr}
 800e636:	b08c      	sub	sp, #48	@ 0x30
 800e638:	af00      	add	r7, sp, #0
 800e63a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	2b00      	cmp	r3, #0
 800e640:	d102      	bne.n	800e648 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800e642:	2301      	movs	r3, #1
 800e644:	f000 bc48 	b.w	800eed8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	681b      	ldr	r3, [r3, #0]
 800e64c:	f003 0301 	and.w	r3, r3, #1
 800e650:	2b00      	cmp	r3, #0
 800e652:	f000 8088 	beq.w	800e766 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e656:	4b99      	ldr	r3, [pc, #612]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e658:	691b      	ldr	r3, [r3, #16]
 800e65a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e65e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800e660:	4b96      	ldr	r3, [pc, #600]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e662:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e664:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800e666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e668:	2b10      	cmp	r3, #16
 800e66a:	d007      	beq.n	800e67c <HAL_RCC_OscConfig+0x48>
 800e66c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e66e:	2b18      	cmp	r3, #24
 800e670:	d111      	bne.n	800e696 <HAL_RCC_OscConfig+0x62>
 800e672:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e674:	f003 0303 	and.w	r3, r3, #3
 800e678:	2b02      	cmp	r3, #2
 800e67a:	d10c      	bne.n	800e696 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e67c:	4b8f      	ldr	r3, [pc, #572]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e67e:	681b      	ldr	r3, [r3, #0]
 800e680:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e684:	2b00      	cmp	r3, #0
 800e686:	d06d      	beq.n	800e764 <HAL_RCC_OscConfig+0x130>
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	685b      	ldr	r3, [r3, #4]
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	d169      	bne.n	800e764 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800e690:	2301      	movs	r3, #1
 800e692:	f000 bc21 	b.w	800eed8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800e696:	687b      	ldr	r3, [r7, #4]
 800e698:	685b      	ldr	r3, [r3, #4]
 800e69a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e69e:	d106      	bne.n	800e6ae <HAL_RCC_OscConfig+0x7a>
 800e6a0:	4b86      	ldr	r3, [pc, #536]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e6a2:	681b      	ldr	r3, [r3, #0]
 800e6a4:	4a85      	ldr	r2, [pc, #532]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e6a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e6aa:	6013      	str	r3, [r2, #0]
 800e6ac:	e02e      	b.n	800e70c <HAL_RCC_OscConfig+0xd8>
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	685b      	ldr	r3, [r3, #4]
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	d10c      	bne.n	800e6d0 <HAL_RCC_OscConfig+0x9c>
 800e6b6:	4b81      	ldr	r3, [pc, #516]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e6b8:	681b      	ldr	r3, [r3, #0]
 800e6ba:	4a80      	ldr	r2, [pc, #512]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e6bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e6c0:	6013      	str	r3, [r2, #0]
 800e6c2:	4b7e      	ldr	r3, [pc, #504]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e6c4:	681b      	ldr	r3, [r3, #0]
 800e6c6:	4a7d      	ldr	r2, [pc, #500]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e6c8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e6cc:	6013      	str	r3, [r2, #0]
 800e6ce:	e01d      	b.n	800e70c <HAL_RCC_OscConfig+0xd8>
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	685b      	ldr	r3, [r3, #4]
 800e6d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e6d8:	d10c      	bne.n	800e6f4 <HAL_RCC_OscConfig+0xc0>
 800e6da:	4b78      	ldr	r3, [pc, #480]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e6dc:	681b      	ldr	r3, [r3, #0]
 800e6de:	4a77      	ldr	r2, [pc, #476]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e6e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800e6e4:	6013      	str	r3, [r2, #0]
 800e6e6:	4b75      	ldr	r3, [pc, #468]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e6e8:	681b      	ldr	r3, [r3, #0]
 800e6ea:	4a74      	ldr	r2, [pc, #464]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e6ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e6f0:	6013      	str	r3, [r2, #0]
 800e6f2:	e00b      	b.n	800e70c <HAL_RCC_OscConfig+0xd8>
 800e6f4:	4b71      	ldr	r3, [pc, #452]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e6f6:	681b      	ldr	r3, [r3, #0]
 800e6f8:	4a70      	ldr	r2, [pc, #448]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e6fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e6fe:	6013      	str	r3, [r2, #0]
 800e700:	4b6e      	ldr	r3, [pc, #440]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e702:	681b      	ldr	r3, [r3, #0]
 800e704:	4a6d      	ldr	r2, [pc, #436]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e706:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e70a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	685b      	ldr	r3, [r3, #4]
 800e710:	2b00      	cmp	r3, #0
 800e712:	d013      	beq.n	800e73c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e714:	f7f9 ffdc 	bl	80086d0 <HAL_GetTick>
 800e718:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800e71a:	e008      	b.n	800e72e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e71c:	f7f9 ffd8 	bl	80086d0 <HAL_GetTick>
 800e720:	4602      	mov	r2, r0
 800e722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e724:	1ad3      	subs	r3, r2, r3
 800e726:	2b64      	cmp	r3, #100	@ 0x64
 800e728:	d901      	bls.n	800e72e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800e72a:	2303      	movs	r3, #3
 800e72c:	e3d4      	b.n	800eed8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800e72e:	4b63      	ldr	r3, [pc, #396]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e730:	681b      	ldr	r3, [r3, #0]
 800e732:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e736:	2b00      	cmp	r3, #0
 800e738:	d0f0      	beq.n	800e71c <HAL_RCC_OscConfig+0xe8>
 800e73a:	e014      	b.n	800e766 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e73c:	f7f9 ffc8 	bl	80086d0 <HAL_GetTick>
 800e740:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800e742:	e008      	b.n	800e756 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e744:	f7f9 ffc4 	bl	80086d0 <HAL_GetTick>
 800e748:	4602      	mov	r2, r0
 800e74a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e74c:	1ad3      	subs	r3, r2, r3
 800e74e:	2b64      	cmp	r3, #100	@ 0x64
 800e750:	d901      	bls.n	800e756 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800e752:	2303      	movs	r3, #3
 800e754:	e3c0      	b.n	800eed8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800e756:	4b59      	ldr	r3, [pc, #356]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e758:	681b      	ldr	r3, [r3, #0]
 800e75a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e75e:	2b00      	cmp	r3, #0
 800e760:	d1f0      	bne.n	800e744 <HAL_RCC_OscConfig+0x110>
 800e762:	e000      	b.n	800e766 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e764:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	f003 0302 	and.w	r3, r3, #2
 800e76e:	2b00      	cmp	r3, #0
 800e770:	f000 80ca 	beq.w	800e908 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e774:	4b51      	ldr	r3, [pc, #324]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e776:	691b      	ldr	r3, [r3, #16]
 800e778:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e77c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800e77e:	4b4f      	ldr	r3, [pc, #316]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e782:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800e784:	6a3b      	ldr	r3, [r7, #32]
 800e786:	2b00      	cmp	r3, #0
 800e788:	d007      	beq.n	800e79a <HAL_RCC_OscConfig+0x166>
 800e78a:	6a3b      	ldr	r3, [r7, #32]
 800e78c:	2b18      	cmp	r3, #24
 800e78e:	d156      	bne.n	800e83e <HAL_RCC_OscConfig+0x20a>
 800e790:	69fb      	ldr	r3, [r7, #28]
 800e792:	f003 0303 	and.w	r3, r3, #3
 800e796:	2b00      	cmp	r3, #0
 800e798:	d151      	bne.n	800e83e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e79a:	4b48      	ldr	r3, [pc, #288]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e79c:	681b      	ldr	r3, [r3, #0]
 800e79e:	f003 0304 	and.w	r3, r3, #4
 800e7a2:	2b00      	cmp	r3, #0
 800e7a4:	d005      	beq.n	800e7b2 <HAL_RCC_OscConfig+0x17e>
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	68db      	ldr	r3, [r3, #12]
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d101      	bne.n	800e7b2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800e7ae:	2301      	movs	r3, #1
 800e7b0:	e392      	b.n	800eed8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800e7b2:	4b42      	ldr	r3, [pc, #264]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e7b4:	681b      	ldr	r3, [r3, #0]
 800e7b6:	f023 0219 	bic.w	r2, r3, #25
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	68db      	ldr	r3, [r3, #12]
 800e7be:	493f      	ldr	r1, [pc, #252]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e7c0:	4313      	orrs	r3, r2
 800e7c2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e7c4:	f7f9 ff84 	bl	80086d0 <HAL_GetTick>
 800e7c8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e7ca:	e008      	b.n	800e7de <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e7cc:	f7f9 ff80 	bl	80086d0 <HAL_GetTick>
 800e7d0:	4602      	mov	r2, r0
 800e7d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e7d4:	1ad3      	subs	r3, r2, r3
 800e7d6:	2b02      	cmp	r3, #2
 800e7d8:	d901      	bls.n	800e7de <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800e7da:	2303      	movs	r3, #3
 800e7dc:	e37c      	b.n	800eed8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e7de:	4b37      	ldr	r3, [pc, #220]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e7e0:	681b      	ldr	r3, [r3, #0]
 800e7e2:	f003 0304 	and.w	r3, r3, #4
 800e7e6:	2b00      	cmp	r3, #0
 800e7e8:	d0f0      	beq.n	800e7cc <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e7ea:	f7f9 ffa1 	bl	8008730 <HAL_GetREVID>
 800e7ee:	4603      	mov	r3, r0
 800e7f0:	f241 0203 	movw	r2, #4099	@ 0x1003
 800e7f4:	4293      	cmp	r3, r2
 800e7f6:	d817      	bhi.n	800e828 <HAL_RCC_OscConfig+0x1f4>
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	691b      	ldr	r3, [r3, #16]
 800e7fc:	2b40      	cmp	r3, #64	@ 0x40
 800e7fe:	d108      	bne.n	800e812 <HAL_RCC_OscConfig+0x1de>
 800e800:	4b2e      	ldr	r3, [pc, #184]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e802:	685b      	ldr	r3, [r3, #4]
 800e804:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800e808:	4a2c      	ldr	r2, [pc, #176]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e80a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e80e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e810:	e07a      	b.n	800e908 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e812:	4b2a      	ldr	r3, [pc, #168]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e814:	685b      	ldr	r3, [r3, #4]
 800e816:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	691b      	ldr	r3, [r3, #16]
 800e81e:	031b      	lsls	r3, r3, #12
 800e820:	4926      	ldr	r1, [pc, #152]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e822:	4313      	orrs	r3, r2
 800e824:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e826:	e06f      	b.n	800e908 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e828:	4b24      	ldr	r3, [pc, #144]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e82a:	685b      	ldr	r3, [r3, #4]
 800e82c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	691b      	ldr	r3, [r3, #16]
 800e834:	061b      	lsls	r3, r3, #24
 800e836:	4921      	ldr	r1, [pc, #132]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e838:	4313      	orrs	r3, r2
 800e83a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e83c:	e064      	b.n	800e908 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	68db      	ldr	r3, [r3, #12]
 800e842:	2b00      	cmp	r3, #0
 800e844:	d047      	beq.n	800e8d6 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800e846:	4b1d      	ldr	r3, [pc, #116]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e848:	681b      	ldr	r3, [r3, #0]
 800e84a:	f023 0219 	bic.w	r2, r3, #25
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	68db      	ldr	r3, [r3, #12]
 800e852:	491a      	ldr	r1, [pc, #104]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e854:	4313      	orrs	r3, r2
 800e856:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e858:	f7f9 ff3a 	bl	80086d0 <HAL_GetTick>
 800e85c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e85e:	e008      	b.n	800e872 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e860:	f7f9 ff36 	bl	80086d0 <HAL_GetTick>
 800e864:	4602      	mov	r2, r0
 800e866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e868:	1ad3      	subs	r3, r2, r3
 800e86a:	2b02      	cmp	r3, #2
 800e86c:	d901      	bls.n	800e872 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800e86e:	2303      	movs	r3, #3
 800e870:	e332      	b.n	800eed8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e872:	4b12      	ldr	r3, [pc, #72]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e874:	681b      	ldr	r3, [r3, #0]
 800e876:	f003 0304 	and.w	r3, r3, #4
 800e87a:	2b00      	cmp	r3, #0
 800e87c:	d0f0      	beq.n	800e860 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e87e:	f7f9 ff57 	bl	8008730 <HAL_GetREVID>
 800e882:	4603      	mov	r3, r0
 800e884:	f241 0203 	movw	r2, #4099	@ 0x1003
 800e888:	4293      	cmp	r3, r2
 800e88a:	d819      	bhi.n	800e8c0 <HAL_RCC_OscConfig+0x28c>
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	691b      	ldr	r3, [r3, #16]
 800e890:	2b40      	cmp	r3, #64	@ 0x40
 800e892:	d108      	bne.n	800e8a6 <HAL_RCC_OscConfig+0x272>
 800e894:	4b09      	ldr	r3, [pc, #36]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e896:	685b      	ldr	r3, [r3, #4]
 800e898:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800e89c:	4a07      	ldr	r2, [pc, #28]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e89e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e8a2:	6053      	str	r3, [r2, #4]
 800e8a4:	e030      	b.n	800e908 <HAL_RCC_OscConfig+0x2d4>
 800e8a6:	4b05      	ldr	r3, [pc, #20]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e8a8:	685b      	ldr	r3, [r3, #4]
 800e8aa:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	691b      	ldr	r3, [r3, #16]
 800e8b2:	031b      	lsls	r3, r3, #12
 800e8b4:	4901      	ldr	r1, [pc, #4]	@ (800e8bc <HAL_RCC_OscConfig+0x288>)
 800e8b6:	4313      	orrs	r3, r2
 800e8b8:	604b      	str	r3, [r1, #4]
 800e8ba:	e025      	b.n	800e908 <HAL_RCC_OscConfig+0x2d4>
 800e8bc:	58024400 	.word	0x58024400
 800e8c0:	4b9a      	ldr	r3, [pc, #616]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800e8c2:	685b      	ldr	r3, [r3, #4]
 800e8c4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	691b      	ldr	r3, [r3, #16]
 800e8cc:	061b      	lsls	r3, r3, #24
 800e8ce:	4997      	ldr	r1, [pc, #604]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800e8d0:	4313      	orrs	r3, r2
 800e8d2:	604b      	str	r3, [r1, #4]
 800e8d4:	e018      	b.n	800e908 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800e8d6:	4b95      	ldr	r3, [pc, #596]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800e8d8:	681b      	ldr	r3, [r3, #0]
 800e8da:	4a94      	ldr	r2, [pc, #592]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800e8dc:	f023 0301 	bic.w	r3, r3, #1
 800e8e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e8e2:	f7f9 fef5 	bl	80086d0 <HAL_GetTick>
 800e8e6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800e8e8:	e008      	b.n	800e8fc <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e8ea:	f7f9 fef1 	bl	80086d0 <HAL_GetTick>
 800e8ee:	4602      	mov	r2, r0
 800e8f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8f2:	1ad3      	subs	r3, r2, r3
 800e8f4:	2b02      	cmp	r3, #2
 800e8f6:	d901      	bls.n	800e8fc <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800e8f8:	2303      	movs	r3, #3
 800e8fa:	e2ed      	b.n	800eed8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800e8fc:	4b8b      	ldr	r3, [pc, #556]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800e8fe:	681b      	ldr	r3, [r3, #0]
 800e900:	f003 0304 	and.w	r3, r3, #4
 800e904:	2b00      	cmp	r3, #0
 800e906:	d1f0      	bne.n	800e8ea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	681b      	ldr	r3, [r3, #0]
 800e90c:	f003 0310 	and.w	r3, r3, #16
 800e910:	2b00      	cmp	r3, #0
 800e912:	f000 80a9 	beq.w	800ea68 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e916:	4b85      	ldr	r3, [pc, #532]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800e918:	691b      	ldr	r3, [r3, #16]
 800e91a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e91e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800e920:	4b82      	ldr	r3, [pc, #520]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800e922:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e924:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800e926:	69bb      	ldr	r3, [r7, #24]
 800e928:	2b08      	cmp	r3, #8
 800e92a:	d007      	beq.n	800e93c <HAL_RCC_OscConfig+0x308>
 800e92c:	69bb      	ldr	r3, [r7, #24]
 800e92e:	2b18      	cmp	r3, #24
 800e930:	d13a      	bne.n	800e9a8 <HAL_RCC_OscConfig+0x374>
 800e932:	697b      	ldr	r3, [r7, #20]
 800e934:	f003 0303 	and.w	r3, r3, #3
 800e938:	2b01      	cmp	r3, #1
 800e93a:	d135      	bne.n	800e9a8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800e93c:	4b7b      	ldr	r3, [pc, #492]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800e93e:	681b      	ldr	r3, [r3, #0]
 800e940:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e944:	2b00      	cmp	r3, #0
 800e946:	d005      	beq.n	800e954 <HAL_RCC_OscConfig+0x320>
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	69db      	ldr	r3, [r3, #28]
 800e94c:	2b80      	cmp	r3, #128	@ 0x80
 800e94e:	d001      	beq.n	800e954 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800e950:	2301      	movs	r3, #1
 800e952:	e2c1      	b.n	800eed8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800e954:	f7f9 feec 	bl	8008730 <HAL_GetREVID>
 800e958:	4603      	mov	r3, r0
 800e95a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800e95e:	4293      	cmp	r3, r2
 800e960:	d817      	bhi.n	800e992 <HAL_RCC_OscConfig+0x35e>
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	6a1b      	ldr	r3, [r3, #32]
 800e966:	2b20      	cmp	r3, #32
 800e968:	d108      	bne.n	800e97c <HAL_RCC_OscConfig+0x348>
 800e96a:	4b70      	ldr	r3, [pc, #448]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800e96c:	685b      	ldr	r3, [r3, #4]
 800e96e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800e972:	4a6e      	ldr	r2, [pc, #440]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800e974:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800e978:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800e97a:	e075      	b.n	800ea68 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800e97c:	4b6b      	ldr	r3, [pc, #428]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800e97e:	685b      	ldr	r3, [r3, #4]
 800e980:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	6a1b      	ldr	r3, [r3, #32]
 800e988:	069b      	lsls	r3, r3, #26
 800e98a:	4968      	ldr	r1, [pc, #416]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800e98c:	4313      	orrs	r3, r2
 800e98e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800e990:	e06a      	b.n	800ea68 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800e992:	4b66      	ldr	r3, [pc, #408]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800e994:	68db      	ldr	r3, [r3, #12]
 800e996:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	6a1b      	ldr	r3, [r3, #32]
 800e99e:	061b      	lsls	r3, r3, #24
 800e9a0:	4962      	ldr	r1, [pc, #392]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800e9a2:	4313      	orrs	r3, r2
 800e9a4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800e9a6:	e05f      	b.n	800ea68 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	69db      	ldr	r3, [r3, #28]
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d042      	beq.n	800ea36 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800e9b0:	4b5e      	ldr	r3, [pc, #376]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800e9b2:	681b      	ldr	r3, [r3, #0]
 800e9b4:	4a5d      	ldr	r2, [pc, #372]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800e9b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e9ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e9bc:	f7f9 fe88 	bl	80086d0 <HAL_GetTick>
 800e9c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800e9c2:	e008      	b.n	800e9d6 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800e9c4:	f7f9 fe84 	bl	80086d0 <HAL_GetTick>
 800e9c8:	4602      	mov	r2, r0
 800e9ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9cc:	1ad3      	subs	r3, r2, r3
 800e9ce:	2b02      	cmp	r3, #2
 800e9d0:	d901      	bls.n	800e9d6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800e9d2:	2303      	movs	r3, #3
 800e9d4:	e280      	b.n	800eed8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800e9d6:	4b55      	ldr	r3, [pc, #340]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800e9d8:	681b      	ldr	r3, [r3, #0]
 800e9da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	d0f0      	beq.n	800e9c4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800e9e2:	f7f9 fea5 	bl	8008730 <HAL_GetREVID>
 800e9e6:	4603      	mov	r3, r0
 800e9e8:	f241 0203 	movw	r2, #4099	@ 0x1003
 800e9ec:	4293      	cmp	r3, r2
 800e9ee:	d817      	bhi.n	800ea20 <HAL_RCC_OscConfig+0x3ec>
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	6a1b      	ldr	r3, [r3, #32]
 800e9f4:	2b20      	cmp	r3, #32
 800e9f6:	d108      	bne.n	800ea0a <HAL_RCC_OscConfig+0x3d6>
 800e9f8:	4b4c      	ldr	r3, [pc, #304]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800e9fa:	685b      	ldr	r3, [r3, #4]
 800e9fc:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800ea00:	4a4a      	ldr	r2, [pc, #296]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800ea02:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ea06:	6053      	str	r3, [r2, #4]
 800ea08:	e02e      	b.n	800ea68 <HAL_RCC_OscConfig+0x434>
 800ea0a:	4b48      	ldr	r3, [pc, #288]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800ea0c:	685b      	ldr	r3, [r3, #4]
 800ea0e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	6a1b      	ldr	r3, [r3, #32]
 800ea16:	069b      	lsls	r3, r3, #26
 800ea18:	4944      	ldr	r1, [pc, #272]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800ea1a:	4313      	orrs	r3, r2
 800ea1c:	604b      	str	r3, [r1, #4]
 800ea1e:	e023      	b.n	800ea68 <HAL_RCC_OscConfig+0x434>
 800ea20:	4b42      	ldr	r3, [pc, #264]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800ea22:	68db      	ldr	r3, [r3, #12]
 800ea24:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	6a1b      	ldr	r3, [r3, #32]
 800ea2c:	061b      	lsls	r3, r3, #24
 800ea2e:	493f      	ldr	r1, [pc, #252]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800ea30:	4313      	orrs	r3, r2
 800ea32:	60cb      	str	r3, [r1, #12]
 800ea34:	e018      	b.n	800ea68 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800ea36:	4b3d      	ldr	r3, [pc, #244]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800ea38:	681b      	ldr	r3, [r3, #0]
 800ea3a:	4a3c      	ldr	r2, [pc, #240]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800ea3c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ea40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ea42:	f7f9 fe45 	bl	80086d0 <HAL_GetTick>
 800ea46:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800ea48:	e008      	b.n	800ea5c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800ea4a:	f7f9 fe41 	bl	80086d0 <HAL_GetTick>
 800ea4e:	4602      	mov	r2, r0
 800ea50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea52:	1ad3      	subs	r3, r2, r3
 800ea54:	2b02      	cmp	r3, #2
 800ea56:	d901      	bls.n	800ea5c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800ea58:	2303      	movs	r3, #3
 800ea5a:	e23d      	b.n	800eed8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800ea5c:	4b33      	ldr	r3, [pc, #204]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800ea5e:	681b      	ldr	r3, [r3, #0]
 800ea60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ea64:	2b00      	cmp	r3, #0
 800ea66:	d1f0      	bne.n	800ea4a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	681b      	ldr	r3, [r3, #0]
 800ea6c:	f003 0308 	and.w	r3, r3, #8
 800ea70:	2b00      	cmp	r3, #0
 800ea72:	d036      	beq.n	800eae2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	695b      	ldr	r3, [r3, #20]
 800ea78:	2b00      	cmp	r3, #0
 800ea7a:	d019      	beq.n	800eab0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ea7c:	4b2b      	ldr	r3, [pc, #172]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800ea7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ea80:	4a2a      	ldr	r2, [pc, #168]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800ea82:	f043 0301 	orr.w	r3, r3, #1
 800ea86:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ea88:	f7f9 fe22 	bl	80086d0 <HAL_GetTick>
 800ea8c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800ea8e:	e008      	b.n	800eaa2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ea90:	f7f9 fe1e 	bl	80086d0 <HAL_GetTick>
 800ea94:	4602      	mov	r2, r0
 800ea96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea98:	1ad3      	subs	r3, r2, r3
 800ea9a:	2b02      	cmp	r3, #2
 800ea9c:	d901      	bls.n	800eaa2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800ea9e:	2303      	movs	r3, #3
 800eaa0:	e21a      	b.n	800eed8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800eaa2:	4b22      	ldr	r3, [pc, #136]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800eaa4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800eaa6:	f003 0302 	and.w	r3, r3, #2
 800eaaa:	2b00      	cmp	r3, #0
 800eaac:	d0f0      	beq.n	800ea90 <HAL_RCC_OscConfig+0x45c>
 800eaae:	e018      	b.n	800eae2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800eab0:	4b1e      	ldr	r3, [pc, #120]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800eab2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800eab4:	4a1d      	ldr	r2, [pc, #116]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800eab6:	f023 0301 	bic.w	r3, r3, #1
 800eaba:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800eabc:	f7f9 fe08 	bl	80086d0 <HAL_GetTick>
 800eac0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800eac2:	e008      	b.n	800ead6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800eac4:	f7f9 fe04 	bl	80086d0 <HAL_GetTick>
 800eac8:	4602      	mov	r2, r0
 800eaca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eacc:	1ad3      	subs	r3, r2, r3
 800eace:	2b02      	cmp	r3, #2
 800ead0:	d901      	bls.n	800ead6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800ead2:	2303      	movs	r3, #3
 800ead4:	e200      	b.n	800eed8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800ead6:	4b15      	ldr	r3, [pc, #84]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800ead8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800eada:	f003 0302 	and.w	r3, r3, #2
 800eade:	2b00      	cmp	r3, #0
 800eae0:	d1f0      	bne.n	800eac4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800eae2:	687b      	ldr	r3, [r7, #4]
 800eae4:	681b      	ldr	r3, [r3, #0]
 800eae6:	f003 0320 	and.w	r3, r3, #32
 800eaea:	2b00      	cmp	r3, #0
 800eaec:	d039      	beq.n	800eb62 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	699b      	ldr	r3, [r3, #24]
 800eaf2:	2b00      	cmp	r3, #0
 800eaf4:	d01c      	beq.n	800eb30 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800eaf6:	4b0d      	ldr	r3, [pc, #52]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800eaf8:	681b      	ldr	r3, [r3, #0]
 800eafa:	4a0c      	ldr	r2, [pc, #48]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800eafc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800eb00:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800eb02:	f7f9 fde5 	bl	80086d0 <HAL_GetTick>
 800eb06:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800eb08:	e008      	b.n	800eb1c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800eb0a:	f7f9 fde1 	bl	80086d0 <HAL_GetTick>
 800eb0e:	4602      	mov	r2, r0
 800eb10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb12:	1ad3      	subs	r3, r2, r3
 800eb14:	2b02      	cmp	r3, #2
 800eb16:	d901      	bls.n	800eb1c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800eb18:	2303      	movs	r3, #3
 800eb1a:	e1dd      	b.n	800eed8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800eb1c:	4b03      	ldr	r3, [pc, #12]	@ (800eb2c <HAL_RCC_OscConfig+0x4f8>)
 800eb1e:	681b      	ldr	r3, [r3, #0]
 800eb20:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	d0f0      	beq.n	800eb0a <HAL_RCC_OscConfig+0x4d6>
 800eb28:	e01b      	b.n	800eb62 <HAL_RCC_OscConfig+0x52e>
 800eb2a:	bf00      	nop
 800eb2c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800eb30:	4b9b      	ldr	r3, [pc, #620]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800eb32:	681b      	ldr	r3, [r3, #0]
 800eb34:	4a9a      	ldr	r2, [pc, #616]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800eb36:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800eb3a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800eb3c:	f7f9 fdc8 	bl	80086d0 <HAL_GetTick>
 800eb40:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800eb42:	e008      	b.n	800eb56 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800eb44:	f7f9 fdc4 	bl	80086d0 <HAL_GetTick>
 800eb48:	4602      	mov	r2, r0
 800eb4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb4c:	1ad3      	subs	r3, r2, r3
 800eb4e:	2b02      	cmp	r3, #2
 800eb50:	d901      	bls.n	800eb56 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800eb52:	2303      	movs	r3, #3
 800eb54:	e1c0      	b.n	800eed8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800eb56:	4b92      	ldr	r3, [pc, #584]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800eb58:	681b      	ldr	r3, [r3, #0]
 800eb5a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800eb5e:	2b00      	cmp	r3, #0
 800eb60:	d1f0      	bne.n	800eb44 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	681b      	ldr	r3, [r3, #0]
 800eb66:	f003 0304 	and.w	r3, r3, #4
 800eb6a:	2b00      	cmp	r3, #0
 800eb6c:	f000 8081 	beq.w	800ec72 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800eb70:	4b8c      	ldr	r3, [pc, #560]	@ (800eda4 <HAL_RCC_OscConfig+0x770>)
 800eb72:	681b      	ldr	r3, [r3, #0]
 800eb74:	4a8b      	ldr	r2, [pc, #556]	@ (800eda4 <HAL_RCC_OscConfig+0x770>)
 800eb76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800eb7a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800eb7c:	f7f9 fda8 	bl	80086d0 <HAL_GetTick>
 800eb80:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800eb82:	e008      	b.n	800eb96 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800eb84:	f7f9 fda4 	bl	80086d0 <HAL_GetTick>
 800eb88:	4602      	mov	r2, r0
 800eb8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb8c:	1ad3      	subs	r3, r2, r3
 800eb8e:	2b64      	cmp	r3, #100	@ 0x64
 800eb90:	d901      	bls.n	800eb96 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800eb92:	2303      	movs	r3, #3
 800eb94:	e1a0      	b.n	800eed8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800eb96:	4b83      	ldr	r3, [pc, #524]	@ (800eda4 <HAL_RCC_OscConfig+0x770>)
 800eb98:	681b      	ldr	r3, [r3, #0]
 800eb9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800eb9e:	2b00      	cmp	r3, #0
 800eba0:	d0f0      	beq.n	800eb84 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	689b      	ldr	r3, [r3, #8]
 800eba6:	2b01      	cmp	r3, #1
 800eba8:	d106      	bne.n	800ebb8 <HAL_RCC_OscConfig+0x584>
 800ebaa:	4b7d      	ldr	r3, [pc, #500]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ebac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ebae:	4a7c      	ldr	r2, [pc, #496]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ebb0:	f043 0301 	orr.w	r3, r3, #1
 800ebb4:	6713      	str	r3, [r2, #112]	@ 0x70
 800ebb6:	e02d      	b.n	800ec14 <HAL_RCC_OscConfig+0x5e0>
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	689b      	ldr	r3, [r3, #8]
 800ebbc:	2b00      	cmp	r3, #0
 800ebbe:	d10c      	bne.n	800ebda <HAL_RCC_OscConfig+0x5a6>
 800ebc0:	4b77      	ldr	r3, [pc, #476]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ebc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ebc4:	4a76      	ldr	r2, [pc, #472]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ebc6:	f023 0301 	bic.w	r3, r3, #1
 800ebca:	6713      	str	r3, [r2, #112]	@ 0x70
 800ebcc:	4b74      	ldr	r3, [pc, #464]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ebce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ebd0:	4a73      	ldr	r2, [pc, #460]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ebd2:	f023 0304 	bic.w	r3, r3, #4
 800ebd6:	6713      	str	r3, [r2, #112]	@ 0x70
 800ebd8:	e01c      	b.n	800ec14 <HAL_RCC_OscConfig+0x5e0>
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	689b      	ldr	r3, [r3, #8]
 800ebde:	2b05      	cmp	r3, #5
 800ebe0:	d10c      	bne.n	800ebfc <HAL_RCC_OscConfig+0x5c8>
 800ebe2:	4b6f      	ldr	r3, [pc, #444]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ebe4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ebe6:	4a6e      	ldr	r2, [pc, #440]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ebe8:	f043 0304 	orr.w	r3, r3, #4
 800ebec:	6713      	str	r3, [r2, #112]	@ 0x70
 800ebee:	4b6c      	ldr	r3, [pc, #432]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ebf0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ebf2:	4a6b      	ldr	r2, [pc, #428]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ebf4:	f043 0301 	orr.w	r3, r3, #1
 800ebf8:	6713      	str	r3, [r2, #112]	@ 0x70
 800ebfa:	e00b      	b.n	800ec14 <HAL_RCC_OscConfig+0x5e0>
 800ebfc:	4b68      	ldr	r3, [pc, #416]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ebfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ec00:	4a67      	ldr	r2, [pc, #412]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ec02:	f023 0301 	bic.w	r3, r3, #1
 800ec06:	6713      	str	r3, [r2, #112]	@ 0x70
 800ec08:	4b65      	ldr	r3, [pc, #404]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ec0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ec0c:	4a64      	ldr	r2, [pc, #400]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ec0e:	f023 0304 	bic.w	r3, r3, #4
 800ec12:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	689b      	ldr	r3, [r3, #8]
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	d015      	beq.n	800ec48 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ec1c:	f7f9 fd58 	bl	80086d0 <HAL_GetTick>
 800ec20:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ec22:	e00a      	b.n	800ec3a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ec24:	f7f9 fd54 	bl	80086d0 <HAL_GetTick>
 800ec28:	4602      	mov	r2, r0
 800ec2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec2c:	1ad3      	subs	r3, r2, r3
 800ec2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ec32:	4293      	cmp	r3, r2
 800ec34:	d901      	bls.n	800ec3a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800ec36:	2303      	movs	r3, #3
 800ec38:	e14e      	b.n	800eed8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ec3a:	4b59      	ldr	r3, [pc, #356]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ec3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ec3e:	f003 0302 	and.w	r3, r3, #2
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	d0ee      	beq.n	800ec24 <HAL_RCC_OscConfig+0x5f0>
 800ec46:	e014      	b.n	800ec72 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ec48:	f7f9 fd42 	bl	80086d0 <HAL_GetTick>
 800ec4c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800ec4e:	e00a      	b.n	800ec66 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ec50:	f7f9 fd3e 	bl	80086d0 <HAL_GetTick>
 800ec54:	4602      	mov	r2, r0
 800ec56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec58:	1ad3      	subs	r3, r2, r3
 800ec5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ec5e:	4293      	cmp	r3, r2
 800ec60:	d901      	bls.n	800ec66 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800ec62:	2303      	movs	r3, #3
 800ec64:	e138      	b.n	800eed8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800ec66:	4b4e      	ldr	r3, [pc, #312]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ec68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ec6a:	f003 0302 	and.w	r3, r3, #2
 800ec6e:	2b00      	cmp	r3, #0
 800ec70:	d1ee      	bne.n	800ec50 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ec76:	2b00      	cmp	r3, #0
 800ec78:	f000 812d 	beq.w	800eed6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800ec7c:	4b48      	ldr	r3, [pc, #288]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ec7e:	691b      	ldr	r3, [r3, #16]
 800ec80:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ec84:	2b18      	cmp	r3, #24
 800ec86:	f000 80bd 	beq.w	800ee04 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800ec8a:	687b      	ldr	r3, [r7, #4]
 800ec8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ec8e:	2b02      	cmp	r3, #2
 800ec90:	f040 809e 	bne.w	800edd0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ec94:	4b42      	ldr	r3, [pc, #264]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ec96:	681b      	ldr	r3, [r3, #0]
 800ec98:	4a41      	ldr	r2, [pc, #260]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ec9a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ec9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800eca0:	f7f9 fd16 	bl	80086d0 <HAL_GetTick>
 800eca4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800eca6:	e008      	b.n	800ecba <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800eca8:	f7f9 fd12 	bl	80086d0 <HAL_GetTick>
 800ecac:	4602      	mov	r2, r0
 800ecae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecb0:	1ad3      	subs	r3, r2, r3
 800ecb2:	2b02      	cmp	r3, #2
 800ecb4:	d901      	bls.n	800ecba <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800ecb6:	2303      	movs	r3, #3
 800ecb8:	e10e      	b.n	800eed8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ecba:	4b39      	ldr	r3, [pc, #228]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ecbc:	681b      	ldr	r3, [r3, #0]
 800ecbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ecc2:	2b00      	cmp	r3, #0
 800ecc4:	d1f0      	bne.n	800eca8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800ecc6:	4b36      	ldr	r3, [pc, #216]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ecc8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ecca:	4b37      	ldr	r3, [pc, #220]	@ (800eda8 <HAL_RCC_OscConfig+0x774>)
 800eccc:	4013      	ands	r3, r2
 800ecce:	687a      	ldr	r2, [r7, #4]
 800ecd0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800ecd2:	687a      	ldr	r2, [r7, #4]
 800ecd4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800ecd6:	0112      	lsls	r2, r2, #4
 800ecd8:	430a      	orrs	r2, r1
 800ecda:	4931      	ldr	r1, [pc, #196]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ecdc:	4313      	orrs	r3, r2
 800ecde:	628b      	str	r3, [r1, #40]	@ 0x28
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ece4:	3b01      	subs	r3, #1
 800ece6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ecee:	3b01      	subs	r3, #1
 800ecf0:	025b      	lsls	r3, r3, #9
 800ecf2:	b29b      	uxth	r3, r3
 800ecf4:	431a      	orrs	r2, r3
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ecfa:	3b01      	subs	r3, #1
 800ecfc:	041b      	lsls	r3, r3, #16
 800ecfe:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800ed02:	431a      	orrs	r2, r3
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ed08:	3b01      	subs	r3, #1
 800ed0a:	061b      	lsls	r3, r3, #24
 800ed0c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800ed10:	4923      	ldr	r1, [pc, #140]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ed12:	4313      	orrs	r3, r2
 800ed14:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800ed16:	4b22      	ldr	r3, [pc, #136]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ed18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed1a:	4a21      	ldr	r2, [pc, #132]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ed1c:	f023 0301 	bic.w	r3, r3, #1
 800ed20:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800ed22:	4b1f      	ldr	r3, [pc, #124]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ed24:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ed26:	4b21      	ldr	r3, [pc, #132]	@ (800edac <HAL_RCC_OscConfig+0x778>)
 800ed28:	4013      	ands	r3, r2
 800ed2a:	687a      	ldr	r2, [r7, #4]
 800ed2c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800ed2e:	00d2      	lsls	r2, r2, #3
 800ed30:	491b      	ldr	r1, [pc, #108]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ed32:	4313      	orrs	r3, r2
 800ed34:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800ed36:	4b1a      	ldr	r3, [pc, #104]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ed38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed3a:	f023 020c 	bic.w	r2, r3, #12
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ed42:	4917      	ldr	r1, [pc, #92]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ed44:	4313      	orrs	r3, r2
 800ed46:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800ed48:	4b15      	ldr	r3, [pc, #84]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ed4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed4c:	f023 0202 	bic.w	r2, r3, #2
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ed54:	4912      	ldr	r1, [pc, #72]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ed56:	4313      	orrs	r3, r2
 800ed58:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800ed5a:	4b11      	ldr	r3, [pc, #68]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ed5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed5e:	4a10      	ldr	r2, [pc, #64]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ed60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ed64:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ed66:	4b0e      	ldr	r3, [pc, #56]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ed68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed6a:	4a0d      	ldr	r2, [pc, #52]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ed6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ed70:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800ed72:	4b0b      	ldr	r3, [pc, #44]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ed74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed76:	4a0a      	ldr	r2, [pc, #40]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ed78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800ed7c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800ed7e:	4b08      	ldr	r3, [pc, #32]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ed80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed82:	4a07      	ldr	r2, [pc, #28]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ed84:	f043 0301 	orr.w	r3, r3, #1
 800ed88:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800ed8a:	4b05      	ldr	r3, [pc, #20]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ed8c:	681b      	ldr	r3, [r3, #0]
 800ed8e:	4a04      	ldr	r2, [pc, #16]	@ (800eda0 <HAL_RCC_OscConfig+0x76c>)
 800ed90:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ed94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ed96:	f7f9 fc9b 	bl	80086d0 <HAL_GetTick>
 800ed9a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ed9c:	e011      	b.n	800edc2 <HAL_RCC_OscConfig+0x78e>
 800ed9e:	bf00      	nop
 800eda0:	58024400 	.word	0x58024400
 800eda4:	58024800 	.word	0x58024800
 800eda8:	fffffc0c 	.word	0xfffffc0c
 800edac:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800edb0:	f7f9 fc8e 	bl	80086d0 <HAL_GetTick>
 800edb4:	4602      	mov	r2, r0
 800edb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edb8:	1ad3      	subs	r3, r2, r3
 800edba:	2b02      	cmp	r3, #2
 800edbc:	d901      	bls.n	800edc2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800edbe:	2303      	movs	r3, #3
 800edc0:	e08a      	b.n	800eed8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800edc2:	4b47      	ldr	r3, [pc, #284]	@ (800eee0 <HAL_RCC_OscConfig+0x8ac>)
 800edc4:	681b      	ldr	r3, [r3, #0]
 800edc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800edca:	2b00      	cmp	r3, #0
 800edcc:	d0f0      	beq.n	800edb0 <HAL_RCC_OscConfig+0x77c>
 800edce:	e082      	b.n	800eed6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800edd0:	4b43      	ldr	r3, [pc, #268]	@ (800eee0 <HAL_RCC_OscConfig+0x8ac>)
 800edd2:	681b      	ldr	r3, [r3, #0]
 800edd4:	4a42      	ldr	r2, [pc, #264]	@ (800eee0 <HAL_RCC_OscConfig+0x8ac>)
 800edd6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800edda:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800eddc:	f7f9 fc78 	bl	80086d0 <HAL_GetTick>
 800ede0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ede2:	e008      	b.n	800edf6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ede4:	f7f9 fc74 	bl	80086d0 <HAL_GetTick>
 800ede8:	4602      	mov	r2, r0
 800edea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edec:	1ad3      	subs	r3, r2, r3
 800edee:	2b02      	cmp	r3, #2
 800edf0:	d901      	bls.n	800edf6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800edf2:	2303      	movs	r3, #3
 800edf4:	e070      	b.n	800eed8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800edf6:	4b3a      	ldr	r3, [pc, #232]	@ (800eee0 <HAL_RCC_OscConfig+0x8ac>)
 800edf8:	681b      	ldr	r3, [r3, #0]
 800edfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800edfe:	2b00      	cmp	r3, #0
 800ee00:	d1f0      	bne.n	800ede4 <HAL_RCC_OscConfig+0x7b0>
 800ee02:	e068      	b.n	800eed6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800ee04:	4b36      	ldr	r3, [pc, #216]	@ (800eee0 <HAL_RCC_OscConfig+0x8ac>)
 800ee06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee08:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800ee0a:	4b35      	ldr	r3, [pc, #212]	@ (800eee0 <HAL_RCC_OscConfig+0x8ac>)
 800ee0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ee0e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ee14:	2b01      	cmp	r3, #1
 800ee16:	d031      	beq.n	800ee7c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ee18:	693b      	ldr	r3, [r7, #16]
 800ee1a:	f003 0203 	and.w	r2, r3, #3
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ee22:	429a      	cmp	r2, r3
 800ee24:	d12a      	bne.n	800ee7c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800ee26:	693b      	ldr	r3, [r7, #16]
 800ee28:	091b      	lsrs	r3, r3, #4
 800ee2a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ee32:	429a      	cmp	r2, r3
 800ee34:	d122      	bne.n	800ee7c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800ee36:	68fb      	ldr	r3, [r7, #12]
 800ee38:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ee40:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800ee42:	429a      	cmp	r2, r3
 800ee44:	d11a      	bne.n	800ee7c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800ee46:	68fb      	ldr	r3, [r7, #12]
 800ee48:	0a5b      	lsrs	r3, r3, #9
 800ee4a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ee52:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800ee54:	429a      	cmp	r2, r3
 800ee56:	d111      	bne.n	800ee7c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800ee58:	68fb      	ldr	r3, [r7, #12]
 800ee5a:	0c1b      	lsrs	r3, r3, #16
 800ee5c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ee64:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800ee66:	429a      	cmp	r2, r3
 800ee68:	d108      	bne.n	800ee7c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800ee6a:	68fb      	ldr	r3, [r7, #12]
 800ee6c:	0e1b      	lsrs	r3, r3, #24
 800ee6e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ee72:	687b      	ldr	r3, [r7, #4]
 800ee74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ee76:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800ee78:	429a      	cmp	r2, r3
 800ee7a:	d001      	beq.n	800ee80 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800ee7c:	2301      	movs	r3, #1
 800ee7e:	e02b      	b.n	800eed8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800ee80:	4b17      	ldr	r3, [pc, #92]	@ (800eee0 <HAL_RCC_OscConfig+0x8ac>)
 800ee82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ee84:	08db      	lsrs	r3, r3, #3
 800ee86:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ee8a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ee90:	693a      	ldr	r2, [r7, #16]
 800ee92:	429a      	cmp	r2, r3
 800ee94:	d01f      	beq.n	800eed6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800ee96:	4b12      	ldr	r3, [pc, #72]	@ (800eee0 <HAL_RCC_OscConfig+0x8ac>)
 800ee98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee9a:	4a11      	ldr	r2, [pc, #68]	@ (800eee0 <HAL_RCC_OscConfig+0x8ac>)
 800ee9c:	f023 0301 	bic.w	r3, r3, #1
 800eea0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800eea2:	f7f9 fc15 	bl	80086d0 <HAL_GetTick>
 800eea6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800eea8:	bf00      	nop
 800eeaa:	f7f9 fc11 	bl	80086d0 <HAL_GetTick>
 800eeae:	4602      	mov	r2, r0
 800eeb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eeb2:	4293      	cmp	r3, r2
 800eeb4:	d0f9      	beq.n	800eeaa <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800eeb6:	4b0a      	ldr	r3, [pc, #40]	@ (800eee0 <HAL_RCC_OscConfig+0x8ac>)
 800eeb8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800eeba:	4b0a      	ldr	r3, [pc, #40]	@ (800eee4 <HAL_RCC_OscConfig+0x8b0>)
 800eebc:	4013      	ands	r3, r2
 800eebe:	687a      	ldr	r2, [r7, #4]
 800eec0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800eec2:	00d2      	lsls	r2, r2, #3
 800eec4:	4906      	ldr	r1, [pc, #24]	@ (800eee0 <HAL_RCC_OscConfig+0x8ac>)
 800eec6:	4313      	orrs	r3, r2
 800eec8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800eeca:	4b05      	ldr	r3, [pc, #20]	@ (800eee0 <HAL_RCC_OscConfig+0x8ac>)
 800eecc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eece:	4a04      	ldr	r2, [pc, #16]	@ (800eee0 <HAL_RCC_OscConfig+0x8ac>)
 800eed0:	f043 0301 	orr.w	r3, r3, #1
 800eed4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800eed6:	2300      	movs	r3, #0
}
 800eed8:	4618      	mov	r0, r3
 800eeda:	3730      	adds	r7, #48	@ 0x30
 800eedc:	46bd      	mov	sp, r7
 800eede:	bd80      	pop	{r7, pc}
 800eee0:	58024400 	.word	0x58024400
 800eee4:	ffff0007 	.word	0xffff0007

0800eee8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800eee8:	b580      	push	{r7, lr}
 800eeea:	b086      	sub	sp, #24
 800eeec:	af00      	add	r7, sp, #0
 800eeee:	6078      	str	r0, [r7, #4]
 800eef0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800eef2:	687b      	ldr	r3, [r7, #4]
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	d101      	bne.n	800eefc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800eef8:	2301      	movs	r3, #1
 800eefa:	e19c      	b.n	800f236 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800eefc:	4b8a      	ldr	r3, [pc, #552]	@ (800f128 <HAL_RCC_ClockConfig+0x240>)
 800eefe:	681b      	ldr	r3, [r3, #0]
 800ef00:	f003 030f 	and.w	r3, r3, #15
 800ef04:	683a      	ldr	r2, [r7, #0]
 800ef06:	429a      	cmp	r2, r3
 800ef08:	d910      	bls.n	800ef2c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ef0a:	4b87      	ldr	r3, [pc, #540]	@ (800f128 <HAL_RCC_ClockConfig+0x240>)
 800ef0c:	681b      	ldr	r3, [r3, #0]
 800ef0e:	f023 020f 	bic.w	r2, r3, #15
 800ef12:	4985      	ldr	r1, [pc, #532]	@ (800f128 <HAL_RCC_ClockConfig+0x240>)
 800ef14:	683b      	ldr	r3, [r7, #0]
 800ef16:	4313      	orrs	r3, r2
 800ef18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ef1a:	4b83      	ldr	r3, [pc, #524]	@ (800f128 <HAL_RCC_ClockConfig+0x240>)
 800ef1c:	681b      	ldr	r3, [r3, #0]
 800ef1e:	f003 030f 	and.w	r3, r3, #15
 800ef22:	683a      	ldr	r2, [r7, #0]
 800ef24:	429a      	cmp	r2, r3
 800ef26:	d001      	beq.n	800ef2c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800ef28:	2301      	movs	r3, #1
 800ef2a:	e184      	b.n	800f236 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	681b      	ldr	r3, [r3, #0]
 800ef30:	f003 0304 	and.w	r3, r3, #4
 800ef34:	2b00      	cmp	r3, #0
 800ef36:	d010      	beq.n	800ef5a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	691a      	ldr	r2, [r3, #16]
 800ef3c:	4b7b      	ldr	r3, [pc, #492]	@ (800f12c <HAL_RCC_ClockConfig+0x244>)
 800ef3e:	699b      	ldr	r3, [r3, #24]
 800ef40:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ef44:	429a      	cmp	r2, r3
 800ef46:	d908      	bls.n	800ef5a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800ef48:	4b78      	ldr	r3, [pc, #480]	@ (800f12c <HAL_RCC_ClockConfig+0x244>)
 800ef4a:	699b      	ldr	r3, [r3, #24]
 800ef4c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	691b      	ldr	r3, [r3, #16]
 800ef54:	4975      	ldr	r1, [pc, #468]	@ (800f12c <HAL_RCC_ClockConfig+0x244>)
 800ef56:	4313      	orrs	r3, r2
 800ef58:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	681b      	ldr	r3, [r3, #0]
 800ef5e:	f003 0308 	and.w	r3, r3, #8
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	d010      	beq.n	800ef88 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	695a      	ldr	r2, [r3, #20]
 800ef6a:	4b70      	ldr	r3, [pc, #448]	@ (800f12c <HAL_RCC_ClockConfig+0x244>)
 800ef6c:	69db      	ldr	r3, [r3, #28]
 800ef6e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ef72:	429a      	cmp	r2, r3
 800ef74:	d908      	bls.n	800ef88 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800ef76:	4b6d      	ldr	r3, [pc, #436]	@ (800f12c <HAL_RCC_ClockConfig+0x244>)
 800ef78:	69db      	ldr	r3, [r3, #28]
 800ef7a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	695b      	ldr	r3, [r3, #20]
 800ef82:	496a      	ldr	r1, [pc, #424]	@ (800f12c <HAL_RCC_ClockConfig+0x244>)
 800ef84:	4313      	orrs	r3, r2
 800ef86:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	681b      	ldr	r3, [r3, #0]
 800ef8c:	f003 0310 	and.w	r3, r3, #16
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	d010      	beq.n	800efb6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	699a      	ldr	r2, [r3, #24]
 800ef98:	4b64      	ldr	r3, [pc, #400]	@ (800f12c <HAL_RCC_ClockConfig+0x244>)
 800ef9a:	69db      	ldr	r3, [r3, #28]
 800ef9c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800efa0:	429a      	cmp	r2, r3
 800efa2:	d908      	bls.n	800efb6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800efa4:	4b61      	ldr	r3, [pc, #388]	@ (800f12c <HAL_RCC_ClockConfig+0x244>)
 800efa6:	69db      	ldr	r3, [r3, #28]
 800efa8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	699b      	ldr	r3, [r3, #24]
 800efb0:	495e      	ldr	r1, [pc, #376]	@ (800f12c <HAL_RCC_ClockConfig+0x244>)
 800efb2:	4313      	orrs	r3, r2
 800efb4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	681b      	ldr	r3, [r3, #0]
 800efba:	f003 0320 	and.w	r3, r3, #32
 800efbe:	2b00      	cmp	r3, #0
 800efc0:	d010      	beq.n	800efe4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800efc2:	687b      	ldr	r3, [r7, #4]
 800efc4:	69da      	ldr	r2, [r3, #28]
 800efc6:	4b59      	ldr	r3, [pc, #356]	@ (800f12c <HAL_RCC_ClockConfig+0x244>)
 800efc8:	6a1b      	ldr	r3, [r3, #32]
 800efca:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800efce:	429a      	cmp	r2, r3
 800efd0:	d908      	bls.n	800efe4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800efd2:	4b56      	ldr	r3, [pc, #344]	@ (800f12c <HAL_RCC_ClockConfig+0x244>)
 800efd4:	6a1b      	ldr	r3, [r3, #32]
 800efd6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	69db      	ldr	r3, [r3, #28]
 800efde:	4953      	ldr	r1, [pc, #332]	@ (800f12c <HAL_RCC_ClockConfig+0x244>)
 800efe0:	4313      	orrs	r3, r2
 800efe2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	681b      	ldr	r3, [r3, #0]
 800efe8:	f003 0302 	and.w	r3, r3, #2
 800efec:	2b00      	cmp	r3, #0
 800efee:	d010      	beq.n	800f012 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	68da      	ldr	r2, [r3, #12]
 800eff4:	4b4d      	ldr	r3, [pc, #308]	@ (800f12c <HAL_RCC_ClockConfig+0x244>)
 800eff6:	699b      	ldr	r3, [r3, #24]
 800eff8:	f003 030f 	and.w	r3, r3, #15
 800effc:	429a      	cmp	r2, r3
 800effe:	d908      	bls.n	800f012 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800f000:	4b4a      	ldr	r3, [pc, #296]	@ (800f12c <HAL_RCC_ClockConfig+0x244>)
 800f002:	699b      	ldr	r3, [r3, #24]
 800f004:	f023 020f 	bic.w	r2, r3, #15
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	68db      	ldr	r3, [r3, #12]
 800f00c:	4947      	ldr	r1, [pc, #284]	@ (800f12c <HAL_RCC_ClockConfig+0x244>)
 800f00e:	4313      	orrs	r3, r2
 800f010:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	681b      	ldr	r3, [r3, #0]
 800f016:	f003 0301 	and.w	r3, r3, #1
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	d055      	beq.n	800f0ca <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800f01e:	4b43      	ldr	r3, [pc, #268]	@ (800f12c <HAL_RCC_ClockConfig+0x244>)
 800f020:	699b      	ldr	r3, [r3, #24]
 800f022:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	689b      	ldr	r3, [r3, #8]
 800f02a:	4940      	ldr	r1, [pc, #256]	@ (800f12c <HAL_RCC_ClockConfig+0x244>)
 800f02c:	4313      	orrs	r3, r2
 800f02e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	685b      	ldr	r3, [r3, #4]
 800f034:	2b02      	cmp	r3, #2
 800f036:	d107      	bne.n	800f048 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800f038:	4b3c      	ldr	r3, [pc, #240]	@ (800f12c <HAL_RCC_ClockConfig+0x244>)
 800f03a:	681b      	ldr	r3, [r3, #0]
 800f03c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f040:	2b00      	cmp	r3, #0
 800f042:	d121      	bne.n	800f088 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800f044:	2301      	movs	r3, #1
 800f046:	e0f6      	b.n	800f236 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	685b      	ldr	r3, [r3, #4]
 800f04c:	2b03      	cmp	r3, #3
 800f04e:	d107      	bne.n	800f060 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800f050:	4b36      	ldr	r3, [pc, #216]	@ (800f12c <HAL_RCC_ClockConfig+0x244>)
 800f052:	681b      	ldr	r3, [r3, #0]
 800f054:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f058:	2b00      	cmp	r3, #0
 800f05a:	d115      	bne.n	800f088 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800f05c:	2301      	movs	r3, #1
 800f05e:	e0ea      	b.n	800f236 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	685b      	ldr	r3, [r3, #4]
 800f064:	2b01      	cmp	r3, #1
 800f066:	d107      	bne.n	800f078 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800f068:	4b30      	ldr	r3, [pc, #192]	@ (800f12c <HAL_RCC_ClockConfig+0x244>)
 800f06a:	681b      	ldr	r3, [r3, #0]
 800f06c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f070:	2b00      	cmp	r3, #0
 800f072:	d109      	bne.n	800f088 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800f074:	2301      	movs	r3, #1
 800f076:	e0de      	b.n	800f236 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800f078:	4b2c      	ldr	r3, [pc, #176]	@ (800f12c <HAL_RCC_ClockConfig+0x244>)
 800f07a:	681b      	ldr	r3, [r3, #0]
 800f07c:	f003 0304 	and.w	r3, r3, #4
 800f080:	2b00      	cmp	r3, #0
 800f082:	d101      	bne.n	800f088 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800f084:	2301      	movs	r3, #1
 800f086:	e0d6      	b.n	800f236 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800f088:	4b28      	ldr	r3, [pc, #160]	@ (800f12c <HAL_RCC_ClockConfig+0x244>)
 800f08a:	691b      	ldr	r3, [r3, #16]
 800f08c:	f023 0207 	bic.w	r2, r3, #7
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	685b      	ldr	r3, [r3, #4]
 800f094:	4925      	ldr	r1, [pc, #148]	@ (800f12c <HAL_RCC_ClockConfig+0x244>)
 800f096:	4313      	orrs	r3, r2
 800f098:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f09a:	f7f9 fb19 	bl	80086d0 <HAL_GetTick>
 800f09e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800f0a0:	e00a      	b.n	800f0b8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800f0a2:	f7f9 fb15 	bl	80086d0 <HAL_GetTick>
 800f0a6:	4602      	mov	r2, r0
 800f0a8:	697b      	ldr	r3, [r7, #20]
 800f0aa:	1ad3      	subs	r3, r2, r3
 800f0ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 800f0b0:	4293      	cmp	r3, r2
 800f0b2:	d901      	bls.n	800f0b8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800f0b4:	2303      	movs	r3, #3
 800f0b6:	e0be      	b.n	800f236 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800f0b8:	4b1c      	ldr	r3, [pc, #112]	@ (800f12c <HAL_RCC_ClockConfig+0x244>)
 800f0ba:	691b      	ldr	r3, [r3, #16]
 800f0bc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800f0c0:	687b      	ldr	r3, [r7, #4]
 800f0c2:	685b      	ldr	r3, [r3, #4]
 800f0c4:	00db      	lsls	r3, r3, #3
 800f0c6:	429a      	cmp	r2, r3
 800f0c8:	d1eb      	bne.n	800f0a2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	681b      	ldr	r3, [r3, #0]
 800f0ce:	f003 0302 	and.w	r3, r3, #2
 800f0d2:	2b00      	cmp	r3, #0
 800f0d4:	d010      	beq.n	800f0f8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	68da      	ldr	r2, [r3, #12]
 800f0da:	4b14      	ldr	r3, [pc, #80]	@ (800f12c <HAL_RCC_ClockConfig+0x244>)
 800f0dc:	699b      	ldr	r3, [r3, #24]
 800f0de:	f003 030f 	and.w	r3, r3, #15
 800f0e2:	429a      	cmp	r2, r3
 800f0e4:	d208      	bcs.n	800f0f8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800f0e6:	4b11      	ldr	r3, [pc, #68]	@ (800f12c <HAL_RCC_ClockConfig+0x244>)
 800f0e8:	699b      	ldr	r3, [r3, #24]
 800f0ea:	f023 020f 	bic.w	r2, r3, #15
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	68db      	ldr	r3, [r3, #12]
 800f0f2:	490e      	ldr	r1, [pc, #56]	@ (800f12c <HAL_RCC_ClockConfig+0x244>)
 800f0f4:	4313      	orrs	r3, r2
 800f0f6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800f0f8:	4b0b      	ldr	r3, [pc, #44]	@ (800f128 <HAL_RCC_ClockConfig+0x240>)
 800f0fa:	681b      	ldr	r3, [r3, #0]
 800f0fc:	f003 030f 	and.w	r3, r3, #15
 800f100:	683a      	ldr	r2, [r7, #0]
 800f102:	429a      	cmp	r2, r3
 800f104:	d214      	bcs.n	800f130 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800f106:	4b08      	ldr	r3, [pc, #32]	@ (800f128 <HAL_RCC_ClockConfig+0x240>)
 800f108:	681b      	ldr	r3, [r3, #0]
 800f10a:	f023 020f 	bic.w	r2, r3, #15
 800f10e:	4906      	ldr	r1, [pc, #24]	@ (800f128 <HAL_RCC_ClockConfig+0x240>)
 800f110:	683b      	ldr	r3, [r7, #0]
 800f112:	4313      	orrs	r3, r2
 800f114:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800f116:	4b04      	ldr	r3, [pc, #16]	@ (800f128 <HAL_RCC_ClockConfig+0x240>)
 800f118:	681b      	ldr	r3, [r3, #0]
 800f11a:	f003 030f 	and.w	r3, r3, #15
 800f11e:	683a      	ldr	r2, [r7, #0]
 800f120:	429a      	cmp	r2, r3
 800f122:	d005      	beq.n	800f130 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800f124:	2301      	movs	r3, #1
 800f126:	e086      	b.n	800f236 <HAL_RCC_ClockConfig+0x34e>
 800f128:	52002000 	.word	0x52002000
 800f12c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	681b      	ldr	r3, [r3, #0]
 800f134:	f003 0304 	and.w	r3, r3, #4
 800f138:	2b00      	cmp	r3, #0
 800f13a:	d010      	beq.n	800f15e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	691a      	ldr	r2, [r3, #16]
 800f140:	4b3f      	ldr	r3, [pc, #252]	@ (800f240 <HAL_RCC_ClockConfig+0x358>)
 800f142:	699b      	ldr	r3, [r3, #24]
 800f144:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800f148:	429a      	cmp	r2, r3
 800f14a:	d208      	bcs.n	800f15e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800f14c:	4b3c      	ldr	r3, [pc, #240]	@ (800f240 <HAL_RCC_ClockConfig+0x358>)
 800f14e:	699b      	ldr	r3, [r3, #24]
 800f150:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	691b      	ldr	r3, [r3, #16]
 800f158:	4939      	ldr	r1, [pc, #228]	@ (800f240 <HAL_RCC_ClockConfig+0x358>)
 800f15a:	4313      	orrs	r3, r2
 800f15c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800f15e:	687b      	ldr	r3, [r7, #4]
 800f160:	681b      	ldr	r3, [r3, #0]
 800f162:	f003 0308 	and.w	r3, r3, #8
 800f166:	2b00      	cmp	r3, #0
 800f168:	d010      	beq.n	800f18c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800f16a:	687b      	ldr	r3, [r7, #4]
 800f16c:	695a      	ldr	r2, [r3, #20]
 800f16e:	4b34      	ldr	r3, [pc, #208]	@ (800f240 <HAL_RCC_ClockConfig+0x358>)
 800f170:	69db      	ldr	r3, [r3, #28]
 800f172:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800f176:	429a      	cmp	r2, r3
 800f178:	d208      	bcs.n	800f18c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800f17a:	4b31      	ldr	r3, [pc, #196]	@ (800f240 <HAL_RCC_ClockConfig+0x358>)
 800f17c:	69db      	ldr	r3, [r3, #28]
 800f17e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800f182:	687b      	ldr	r3, [r7, #4]
 800f184:	695b      	ldr	r3, [r3, #20]
 800f186:	492e      	ldr	r1, [pc, #184]	@ (800f240 <HAL_RCC_ClockConfig+0x358>)
 800f188:	4313      	orrs	r3, r2
 800f18a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	681b      	ldr	r3, [r3, #0]
 800f190:	f003 0310 	and.w	r3, r3, #16
 800f194:	2b00      	cmp	r3, #0
 800f196:	d010      	beq.n	800f1ba <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	699a      	ldr	r2, [r3, #24]
 800f19c:	4b28      	ldr	r3, [pc, #160]	@ (800f240 <HAL_RCC_ClockConfig+0x358>)
 800f19e:	69db      	ldr	r3, [r3, #28]
 800f1a0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800f1a4:	429a      	cmp	r2, r3
 800f1a6:	d208      	bcs.n	800f1ba <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800f1a8:	4b25      	ldr	r3, [pc, #148]	@ (800f240 <HAL_RCC_ClockConfig+0x358>)
 800f1aa:	69db      	ldr	r3, [r3, #28]
 800f1ac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	699b      	ldr	r3, [r3, #24]
 800f1b4:	4922      	ldr	r1, [pc, #136]	@ (800f240 <HAL_RCC_ClockConfig+0x358>)
 800f1b6:	4313      	orrs	r3, r2
 800f1b8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	681b      	ldr	r3, [r3, #0]
 800f1be:	f003 0320 	and.w	r3, r3, #32
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	d010      	beq.n	800f1e8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	69da      	ldr	r2, [r3, #28]
 800f1ca:	4b1d      	ldr	r3, [pc, #116]	@ (800f240 <HAL_RCC_ClockConfig+0x358>)
 800f1cc:	6a1b      	ldr	r3, [r3, #32]
 800f1ce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800f1d2:	429a      	cmp	r2, r3
 800f1d4:	d208      	bcs.n	800f1e8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800f1d6:	4b1a      	ldr	r3, [pc, #104]	@ (800f240 <HAL_RCC_ClockConfig+0x358>)
 800f1d8:	6a1b      	ldr	r3, [r3, #32]
 800f1da:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	69db      	ldr	r3, [r3, #28]
 800f1e2:	4917      	ldr	r1, [pc, #92]	@ (800f240 <HAL_RCC_ClockConfig+0x358>)
 800f1e4:	4313      	orrs	r3, r2
 800f1e6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800f1e8:	f000 f834 	bl	800f254 <HAL_RCC_GetSysClockFreq>
 800f1ec:	4602      	mov	r2, r0
 800f1ee:	4b14      	ldr	r3, [pc, #80]	@ (800f240 <HAL_RCC_ClockConfig+0x358>)
 800f1f0:	699b      	ldr	r3, [r3, #24]
 800f1f2:	0a1b      	lsrs	r3, r3, #8
 800f1f4:	f003 030f 	and.w	r3, r3, #15
 800f1f8:	4912      	ldr	r1, [pc, #72]	@ (800f244 <HAL_RCC_ClockConfig+0x35c>)
 800f1fa:	5ccb      	ldrb	r3, [r1, r3]
 800f1fc:	f003 031f 	and.w	r3, r3, #31
 800f200:	fa22 f303 	lsr.w	r3, r2, r3
 800f204:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800f206:	4b0e      	ldr	r3, [pc, #56]	@ (800f240 <HAL_RCC_ClockConfig+0x358>)
 800f208:	699b      	ldr	r3, [r3, #24]
 800f20a:	f003 030f 	and.w	r3, r3, #15
 800f20e:	4a0d      	ldr	r2, [pc, #52]	@ (800f244 <HAL_RCC_ClockConfig+0x35c>)
 800f210:	5cd3      	ldrb	r3, [r2, r3]
 800f212:	f003 031f 	and.w	r3, r3, #31
 800f216:	693a      	ldr	r2, [r7, #16]
 800f218:	fa22 f303 	lsr.w	r3, r2, r3
 800f21c:	4a0a      	ldr	r2, [pc, #40]	@ (800f248 <HAL_RCC_ClockConfig+0x360>)
 800f21e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800f220:	4a0a      	ldr	r2, [pc, #40]	@ (800f24c <HAL_RCC_ClockConfig+0x364>)
 800f222:	693b      	ldr	r3, [r7, #16]
 800f224:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800f226:	4b0a      	ldr	r3, [pc, #40]	@ (800f250 <HAL_RCC_ClockConfig+0x368>)
 800f228:	681b      	ldr	r3, [r3, #0]
 800f22a:	4618      	mov	r0, r3
 800f22c:	f7f8 ff3a 	bl	80080a4 <HAL_InitTick>
 800f230:	4603      	mov	r3, r0
 800f232:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800f234:	7bfb      	ldrb	r3, [r7, #15]
}
 800f236:	4618      	mov	r0, r3
 800f238:	3718      	adds	r7, #24
 800f23a:	46bd      	mov	sp, r7
 800f23c:	bd80      	pop	{r7, pc}
 800f23e:	bf00      	nop
 800f240:	58024400 	.word	0x58024400
 800f244:	0801be5c 	.word	0x0801be5c
 800f248:	2400000c 	.word	0x2400000c
 800f24c:	24000008 	.word	0x24000008
 800f250:	24000010 	.word	0x24000010

0800f254 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800f254:	b480      	push	{r7}
 800f256:	b089      	sub	sp, #36	@ 0x24
 800f258:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800f25a:	4bb3      	ldr	r3, [pc, #716]	@ (800f528 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f25c:	691b      	ldr	r3, [r3, #16]
 800f25e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f262:	2b18      	cmp	r3, #24
 800f264:	f200 8155 	bhi.w	800f512 <HAL_RCC_GetSysClockFreq+0x2be>
 800f268:	a201      	add	r2, pc, #4	@ (adr r2, 800f270 <HAL_RCC_GetSysClockFreq+0x1c>)
 800f26a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f26e:	bf00      	nop
 800f270:	0800f2d5 	.word	0x0800f2d5
 800f274:	0800f513 	.word	0x0800f513
 800f278:	0800f513 	.word	0x0800f513
 800f27c:	0800f513 	.word	0x0800f513
 800f280:	0800f513 	.word	0x0800f513
 800f284:	0800f513 	.word	0x0800f513
 800f288:	0800f513 	.word	0x0800f513
 800f28c:	0800f513 	.word	0x0800f513
 800f290:	0800f2fb 	.word	0x0800f2fb
 800f294:	0800f513 	.word	0x0800f513
 800f298:	0800f513 	.word	0x0800f513
 800f29c:	0800f513 	.word	0x0800f513
 800f2a0:	0800f513 	.word	0x0800f513
 800f2a4:	0800f513 	.word	0x0800f513
 800f2a8:	0800f513 	.word	0x0800f513
 800f2ac:	0800f513 	.word	0x0800f513
 800f2b0:	0800f301 	.word	0x0800f301
 800f2b4:	0800f513 	.word	0x0800f513
 800f2b8:	0800f513 	.word	0x0800f513
 800f2bc:	0800f513 	.word	0x0800f513
 800f2c0:	0800f513 	.word	0x0800f513
 800f2c4:	0800f513 	.word	0x0800f513
 800f2c8:	0800f513 	.word	0x0800f513
 800f2cc:	0800f513 	.word	0x0800f513
 800f2d0:	0800f307 	.word	0x0800f307
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f2d4:	4b94      	ldr	r3, [pc, #592]	@ (800f528 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f2d6:	681b      	ldr	r3, [r3, #0]
 800f2d8:	f003 0320 	and.w	r3, r3, #32
 800f2dc:	2b00      	cmp	r3, #0
 800f2de:	d009      	beq.n	800f2f4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f2e0:	4b91      	ldr	r3, [pc, #580]	@ (800f528 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f2e2:	681b      	ldr	r3, [r3, #0]
 800f2e4:	08db      	lsrs	r3, r3, #3
 800f2e6:	f003 0303 	and.w	r3, r3, #3
 800f2ea:	4a90      	ldr	r2, [pc, #576]	@ (800f52c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800f2ec:	fa22 f303 	lsr.w	r3, r2, r3
 800f2f0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800f2f2:	e111      	b.n	800f518 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800f2f4:	4b8d      	ldr	r3, [pc, #564]	@ (800f52c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800f2f6:	61bb      	str	r3, [r7, #24]
      break;
 800f2f8:	e10e      	b.n	800f518 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800f2fa:	4b8d      	ldr	r3, [pc, #564]	@ (800f530 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800f2fc:	61bb      	str	r3, [r7, #24]
      break;
 800f2fe:	e10b      	b.n	800f518 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800f300:	4b8c      	ldr	r3, [pc, #560]	@ (800f534 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800f302:	61bb      	str	r3, [r7, #24]
      break;
 800f304:	e108      	b.n	800f518 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800f306:	4b88      	ldr	r3, [pc, #544]	@ (800f528 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f308:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f30a:	f003 0303 	and.w	r3, r3, #3
 800f30e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800f310:	4b85      	ldr	r3, [pc, #532]	@ (800f528 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f312:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f314:	091b      	lsrs	r3, r3, #4
 800f316:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f31a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800f31c:	4b82      	ldr	r3, [pc, #520]	@ (800f528 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f31e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f320:	f003 0301 	and.w	r3, r3, #1
 800f324:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800f326:	4b80      	ldr	r3, [pc, #512]	@ (800f528 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f328:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f32a:	08db      	lsrs	r3, r3, #3
 800f32c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f330:	68fa      	ldr	r2, [r7, #12]
 800f332:	fb02 f303 	mul.w	r3, r2, r3
 800f336:	ee07 3a90 	vmov	s15, r3
 800f33a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f33e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800f342:	693b      	ldr	r3, [r7, #16]
 800f344:	2b00      	cmp	r3, #0
 800f346:	f000 80e1 	beq.w	800f50c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800f34a:	697b      	ldr	r3, [r7, #20]
 800f34c:	2b02      	cmp	r3, #2
 800f34e:	f000 8083 	beq.w	800f458 <HAL_RCC_GetSysClockFreq+0x204>
 800f352:	697b      	ldr	r3, [r7, #20]
 800f354:	2b02      	cmp	r3, #2
 800f356:	f200 80a1 	bhi.w	800f49c <HAL_RCC_GetSysClockFreq+0x248>
 800f35a:	697b      	ldr	r3, [r7, #20]
 800f35c:	2b00      	cmp	r3, #0
 800f35e:	d003      	beq.n	800f368 <HAL_RCC_GetSysClockFreq+0x114>
 800f360:	697b      	ldr	r3, [r7, #20]
 800f362:	2b01      	cmp	r3, #1
 800f364:	d056      	beq.n	800f414 <HAL_RCC_GetSysClockFreq+0x1c0>
 800f366:	e099      	b.n	800f49c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f368:	4b6f      	ldr	r3, [pc, #444]	@ (800f528 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f36a:	681b      	ldr	r3, [r3, #0]
 800f36c:	f003 0320 	and.w	r3, r3, #32
 800f370:	2b00      	cmp	r3, #0
 800f372:	d02d      	beq.n	800f3d0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f374:	4b6c      	ldr	r3, [pc, #432]	@ (800f528 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f376:	681b      	ldr	r3, [r3, #0]
 800f378:	08db      	lsrs	r3, r3, #3
 800f37a:	f003 0303 	and.w	r3, r3, #3
 800f37e:	4a6b      	ldr	r2, [pc, #428]	@ (800f52c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800f380:	fa22 f303 	lsr.w	r3, r2, r3
 800f384:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	ee07 3a90 	vmov	s15, r3
 800f38c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f390:	693b      	ldr	r3, [r7, #16]
 800f392:	ee07 3a90 	vmov	s15, r3
 800f396:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f39a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f39e:	4b62      	ldr	r3, [pc, #392]	@ (800f528 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f3a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f3a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f3a6:	ee07 3a90 	vmov	s15, r3
 800f3aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f3ae:	ed97 6a02 	vldr	s12, [r7, #8]
 800f3b2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800f538 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f3b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f3ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f3be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f3c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f3c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f3ca:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800f3ce:	e087      	b.n	800f4e0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f3d0:	693b      	ldr	r3, [r7, #16]
 800f3d2:	ee07 3a90 	vmov	s15, r3
 800f3d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f3da:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800f53c <HAL_RCC_GetSysClockFreq+0x2e8>
 800f3de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f3e2:	4b51      	ldr	r3, [pc, #324]	@ (800f528 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f3e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f3e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f3ea:	ee07 3a90 	vmov	s15, r3
 800f3ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f3f2:	ed97 6a02 	vldr	s12, [r7, #8]
 800f3f6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800f538 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f3fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f3fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f402:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f406:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f40a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f40e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f412:	e065      	b.n	800f4e0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f414:	693b      	ldr	r3, [r7, #16]
 800f416:	ee07 3a90 	vmov	s15, r3
 800f41a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f41e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800f540 <HAL_RCC_GetSysClockFreq+0x2ec>
 800f422:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f426:	4b40      	ldr	r3, [pc, #256]	@ (800f528 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f42a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f42e:	ee07 3a90 	vmov	s15, r3
 800f432:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f436:	ed97 6a02 	vldr	s12, [r7, #8]
 800f43a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800f538 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f43e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f442:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f446:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f44a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f44e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f452:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f456:	e043      	b.n	800f4e0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f458:	693b      	ldr	r3, [r7, #16]
 800f45a:	ee07 3a90 	vmov	s15, r3
 800f45e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f462:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800f544 <HAL_RCC_GetSysClockFreq+0x2f0>
 800f466:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f46a:	4b2f      	ldr	r3, [pc, #188]	@ (800f528 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f46c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f46e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f472:	ee07 3a90 	vmov	s15, r3
 800f476:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f47a:	ed97 6a02 	vldr	s12, [r7, #8]
 800f47e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800f538 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f482:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f486:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f48a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f48e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f492:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f496:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f49a:	e021      	b.n	800f4e0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f49c:	693b      	ldr	r3, [r7, #16]
 800f49e:	ee07 3a90 	vmov	s15, r3
 800f4a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f4a6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800f540 <HAL_RCC_GetSysClockFreq+0x2ec>
 800f4aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f4ae:	4b1e      	ldr	r3, [pc, #120]	@ (800f528 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f4b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f4b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f4b6:	ee07 3a90 	vmov	s15, r3
 800f4ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f4be:	ed97 6a02 	vldr	s12, [r7, #8]
 800f4c2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800f538 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f4c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f4ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f4ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f4d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f4d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f4da:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f4de:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800f4e0:	4b11      	ldr	r3, [pc, #68]	@ (800f528 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f4e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f4e4:	0a5b      	lsrs	r3, r3, #9
 800f4e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f4ea:	3301      	adds	r3, #1
 800f4ec:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800f4ee:	683b      	ldr	r3, [r7, #0]
 800f4f0:	ee07 3a90 	vmov	s15, r3
 800f4f4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800f4f8:	edd7 6a07 	vldr	s13, [r7, #28]
 800f4fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f500:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f504:	ee17 3a90 	vmov	r3, s15
 800f508:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800f50a:	e005      	b.n	800f518 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800f50c:	2300      	movs	r3, #0
 800f50e:	61bb      	str	r3, [r7, #24]
      break;
 800f510:	e002      	b.n	800f518 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800f512:	4b07      	ldr	r3, [pc, #28]	@ (800f530 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800f514:	61bb      	str	r3, [r7, #24]
      break;
 800f516:	bf00      	nop
  }

  return sysclockfreq;
 800f518:	69bb      	ldr	r3, [r7, #24]
}
 800f51a:	4618      	mov	r0, r3
 800f51c:	3724      	adds	r7, #36	@ 0x24
 800f51e:	46bd      	mov	sp, r7
 800f520:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f524:	4770      	bx	lr
 800f526:	bf00      	nop
 800f528:	58024400 	.word	0x58024400
 800f52c:	03d09000 	.word	0x03d09000
 800f530:	003d0900 	.word	0x003d0900
 800f534:	017d7840 	.word	0x017d7840
 800f538:	46000000 	.word	0x46000000
 800f53c:	4c742400 	.word	0x4c742400
 800f540:	4a742400 	.word	0x4a742400
 800f544:	4bbebc20 	.word	0x4bbebc20

0800f548 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800f548:	b580      	push	{r7, lr}
 800f54a:	b082      	sub	sp, #8
 800f54c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800f54e:	f7ff fe81 	bl	800f254 <HAL_RCC_GetSysClockFreq>
 800f552:	4602      	mov	r2, r0
 800f554:	4b10      	ldr	r3, [pc, #64]	@ (800f598 <HAL_RCC_GetHCLKFreq+0x50>)
 800f556:	699b      	ldr	r3, [r3, #24]
 800f558:	0a1b      	lsrs	r3, r3, #8
 800f55a:	f003 030f 	and.w	r3, r3, #15
 800f55e:	490f      	ldr	r1, [pc, #60]	@ (800f59c <HAL_RCC_GetHCLKFreq+0x54>)
 800f560:	5ccb      	ldrb	r3, [r1, r3]
 800f562:	f003 031f 	and.w	r3, r3, #31
 800f566:	fa22 f303 	lsr.w	r3, r2, r3
 800f56a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800f56c:	4b0a      	ldr	r3, [pc, #40]	@ (800f598 <HAL_RCC_GetHCLKFreq+0x50>)
 800f56e:	699b      	ldr	r3, [r3, #24]
 800f570:	f003 030f 	and.w	r3, r3, #15
 800f574:	4a09      	ldr	r2, [pc, #36]	@ (800f59c <HAL_RCC_GetHCLKFreq+0x54>)
 800f576:	5cd3      	ldrb	r3, [r2, r3]
 800f578:	f003 031f 	and.w	r3, r3, #31
 800f57c:	687a      	ldr	r2, [r7, #4]
 800f57e:	fa22 f303 	lsr.w	r3, r2, r3
 800f582:	4a07      	ldr	r2, [pc, #28]	@ (800f5a0 <HAL_RCC_GetHCLKFreq+0x58>)
 800f584:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800f586:	4a07      	ldr	r2, [pc, #28]	@ (800f5a4 <HAL_RCC_GetHCLKFreq+0x5c>)
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800f58c:	4b04      	ldr	r3, [pc, #16]	@ (800f5a0 <HAL_RCC_GetHCLKFreq+0x58>)
 800f58e:	681b      	ldr	r3, [r3, #0]
}
 800f590:	4618      	mov	r0, r3
 800f592:	3708      	adds	r7, #8
 800f594:	46bd      	mov	sp, r7
 800f596:	bd80      	pop	{r7, pc}
 800f598:	58024400 	.word	0x58024400
 800f59c:	0801be5c 	.word	0x0801be5c
 800f5a0:	2400000c 	.word	0x2400000c
 800f5a4:	24000008 	.word	0x24000008

0800f5a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800f5a8:	b580      	push	{r7, lr}
 800f5aa:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800f5ac:	f7ff ffcc 	bl	800f548 <HAL_RCC_GetHCLKFreq>
 800f5b0:	4602      	mov	r2, r0
 800f5b2:	4b06      	ldr	r3, [pc, #24]	@ (800f5cc <HAL_RCC_GetPCLK1Freq+0x24>)
 800f5b4:	69db      	ldr	r3, [r3, #28]
 800f5b6:	091b      	lsrs	r3, r3, #4
 800f5b8:	f003 0307 	and.w	r3, r3, #7
 800f5bc:	4904      	ldr	r1, [pc, #16]	@ (800f5d0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800f5be:	5ccb      	ldrb	r3, [r1, r3]
 800f5c0:	f003 031f 	and.w	r3, r3, #31
 800f5c4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800f5c8:	4618      	mov	r0, r3
 800f5ca:	bd80      	pop	{r7, pc}
 800f5cc:	58024400 	.word	0x58024400
 800f5d0:	0801be5c 	.word	0x0801be5c

0800f5d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800f5d4:	b580      	push	{r7, lr}
 800f5d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800f5d8:	f7ff ffb6 	bl	800f548 <HAL_RCC_GetHCLKFreq>
 800f5dc:	4602      	mov	r2, r0
 800f5de:	4b06      	ldr	r3, [pc, #24]	@ (800f5f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800f5e0:	69db      	ldr	r3, [r3, #28]
 800f5e2:	0a1b      	lsrs	r3, r3, #8
 800f5e4:	f003 0307 	and.w	r3, r3, #7
 800f5e8:	4904      	ldr	r1, [pc, #16]	@ (800f5fc <HAL_RCC_GetPCLK2Freq+0x28>)
 800f5ea:	5ccb      	ldrb	r3, [r1, r3]
 800f5ec:	f003 031f 	and.w	r3, r3, #31
 800f5f0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800f5f4:	4618      	mov	r0, r3
 800f5f6:	bd80      	pop	{r7, pc}
 800f5f8:	58024400 	.word	0x58024400
 800f5fc:	0801be5c 	.word	0x0801be5c

0800f600 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800f600:	b480      	push	{r7}
 800f602:	b083      	sub	sp, #12
 800f604:	af00      	add	r7, sp, #0
 800f606:	6078      	str	r0, [r7, #4]
 800f608:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800f60a:	687b      	ldr	r3, [r7, #4]
 800f60c:	223f      	movs	r2, #63	@ 0x3f
 800f60e:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800f610:	4b1a      	ldr	r3, [pc, #104]	@ (800f67c <HAL_RCC_GetClockConfig+0x7c>)
 800f612:	691b      	ldr	r3, [r3, #16]
 800f614:	f003 0207 	and.w	r2, r3, #7
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 800f61c:	4b17      	ldr	r3, [pc, #92]	@ (800f67c <HAL_RCC_GetClockConfig+0x7c>)
 800f61e:	699b      	ldr	r3, [r3, #24]
 800f620:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 800f628:	4b14      	ldr	r3, [pc, #80]	@ (800f67c <HAL_RCC_GetClockConfig+0x7c>)
 800f62a:	699b      	ldr	r3, [r3, #24]
 800f62c:	f003 020f 	and.w	r2, r3, #15
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800f634:	4b11      	ldr	r3, [pc, #68]	@ (800f67c <HAL_RCC_GetClockConfig+0x7c>)
 800f636:	699b      	ldr	r3, [r3, #24]
 800f638:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 800f640:	4b0e      	ldr	r3, [pc, #56]	@ (800f67c <HAL_RCC_GetClockConfig+0x7c>)
 800f642:	69db      	ldr	r3, [r3, #28]
 800f644:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800f648:	687b      	ldr	r3, [r7, #4]
 800f64a:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 800f64c:	4b0b      	ldr	r3, [pc, #44]	@ (800f67c <HAL_RCC_GetClockConfig+0x7c>)
 800f64e:	69db      	ldr	r3, [r3, #28]
 800f650:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800f654:	687b      	ldr	r3, [r7, #4]
 800f656:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800f658:	4b08      	ldr	r3, [pc, #32]	@ (800f67c <HAL_RCC_GetClockConfig+0x7c>)
 800f65a:	6a1b      	ldr	r3, [r3, #32]
 800f65c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800f664:	4b06      	ldr	r3, [pc, #24]	@ (800f680 <HAL_RCC_GetClockConfig+0x80>)
 800f666:	681b      	ldr	r3, [r3, #0]
 800f668:	f003 020f 	and.w	r2, r3, #15
 800f66c:	683b      	ldr	r3, [r7, #0]
 800f66e:	601a      	str	r2, [r3, #0]
}
 800f670:	bf00      	nop
 800f672:	370c      	adds	r7, #12
 800f674:	46bd      	mov	sp, r7
 800f676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f67a:	4770      	bx	lr
 800f67c:	58024400 	.word	0x58024400
 800f680:	52002000 	.word	0x52002000

0800f684 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800f684:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f688:	b0ca      	sub	sp, #296	@ 0x128
 800f68a:	af00      	add	r7, sp, #0
 800f68c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800f690:	2300      	movs	r3, #0
 800f692:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800f696:	2300      	movs	r3, #0
 800f698:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800f69c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f6a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6a4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800f6a8:	2500      	movs	r5, #0
 800f6aa:	ea54 0305 	orrs.w	r3, r4, r5
 800f6ae:	d049      	beq.n	800f744 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800f6b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f6b4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f6b6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800f6ba:	d02f      	beq.n	800f71c <HAL_RCCEx_PeriphCLKConfig+0x98>
 800f6bc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800f6c0:	d828      	bhi.n	800f714 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800f6c2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f6c6:	d01a      	beq.n	800f6fe <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800f6c8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f6cc:	d822      	bhi.n	800f714 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800f6ce:	2b00      	cmp	r3, #0
 800f6d0:	d003      	beq.n	800f6da <HAL_RCCEx_PeriphCLKConfig+0x56>
 800f6d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f6d6:	d007      	beq.n	800f6e8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800f6d8:	e01c      	b.n	800f714 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f6da:	4bb8      	ldr	r3, [pc, #736]	@ (800f9bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f6dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f6de:	4ab7      	ldr	r2, [pc, #732]	@ (800f9bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f6e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f6e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800f6e6:	e01a      	b.n	800f71e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f6e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f6ec:	3308      	adds	r3, #8
 800f6ee:	2102      	movs	r1, #2
 800f6f0:	4618      	mov	r0, r3
 800f6f2:	f002 fb61 	bl	8011db8 <RCCEx_PLL2_Config>
 800f6f6:	4603      	mov	r3, r0
 800f6f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800f6fc:	e00f      	b.n	800f71e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f6fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f702:	3328      	adds	r3, #40	@ 0x28
 800f704:	2102      	movs	r1, #2
 800f706:	4618      	mov	r0, r3
 800f708:	f002 fc08 	bl	8011f1c <RCCEx_PLL3_Config>
 800f70c:	4603      	mov	r3, r0
 800f70e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800f712:	e004      	b.n	800f71e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f714:	2301      	movs	r3, #1
 800f716:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f71a:	e000      	b.n	800f71e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800f71c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f71e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f722:	2b00      	cmp	r3, #0
 800f724:	d10a      	bne.n	800f73c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800f726:	4ba5      	ldr	r3, [pc, #660]	@ (800f9bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f728:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f72a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800f72e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f732:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f734:	4aa1      	ldr	r2, [pc, #644]	@ (800f9bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f736:	430b      	orrs	r3, r1
 800f738:	6513      	str	r3, [r2, #80]	@ 0x50
 800f73a:	e003      	b.n	800f744 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f73c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f740:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800f744:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f74c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800f750:	f04f 0900 	mov.w	r9, #0
 800f754:	ea58 0309 	orrs.w	r3, r8, r9
 800f758:	d047      	beq.n	800f7ea <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800f75a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f75e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f760:	2b04      	cmp	r3, #4
 800f762:	d82a      	bhi.n	800f7ba <HAL_RCCEx_PeriphCLKConfig+0x136>
 800f764:	a201      	add	r2, pc, #4	@ (adr r2, 800f76c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800f766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f76a:	bf00      	nop
 800f76c:	0800f781 	.word	0x0800f781
 800f770:	0800f78f 	.word	0x0800f78f
 800f774:	0800f7a5 	.word	0x0800f7a5
 800f778:	0800f7c3 	.word	0x0800f7c3
 800f77c:	0800f7c3 	.word	0x0800f7c3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f780:	4b8e      	ldr	r3, [pc, #568]	@ (800f9bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f784:	4a8d      	ldr	r2, [pc, #564]	@ (800f9bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f786:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f78a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f78c:	e01a      	b.n	800f7c4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f78e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f792:	3308      	adds	r3, #8
 800f794:	2100      	movs	r1, #0
 800f796:	4618      	mov	r0, r3
 800f798:	f002 fb0e 	bl	8011db8 <RCCEx_PLL2_Config>
 800f79c:	4603      	mov	r3, r0
 800f79e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f7a2:	e00f      	b.n	800f7c4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f7a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f7a8:	3328      	adds	r3, #40	@ 0x28
 800f7aa:	2100      	movs	r1, #0
 800f7ac:	4618      	mov	r0, r3
 800f7ae:	f002 fbb5 	bl	8011f1c <RCCEx_PLL3_Config>
 800f7b2:	4603      	mov	r3, r0
 800f7b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f7b8:	e004      	b.n	800f7c4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f7ba:	2301      	movs	r3, #1
 800f7bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f7c0:	e000      	b.n	800f7c4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800f7c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f7c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	d10a      	bne.n	800f7e2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800f7cc:	4b7b      	ldr	r3, [pc, #492]	@ (800f9bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f7ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f7d0:	f023 0107 	bic.w	r1, r3, #7
 800f7d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f7d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f7da:	4a78      	ldr	r2, [pc, #480]	@ (800f9bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f7dc:	430b      	orrs	r3, r1
 800f7de:	6513      	str	r3, [r2, #80]	@ 0x50
 800f7e0:	e003      	b.n	800f7ea <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f7e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f7e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800f7ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f7ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7f2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800f7f6:	f04f 0b00 	mov.w	fp, #0
 800f7fa:	ea5a 030b 	orrs.w	r3, sl, fp
 800f7fe:	d04c      	beq.n	800f89a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800f800:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f804:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f806:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f80a:	d030      	beq.n	800f86e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800f80c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f810:	d829      	bhi.n	800f866 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800f812:	2bc0      	cmp	r3, #192	@ 0xc0
 800f814:	d02d      	beq.n	800f872 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800f816:	2bc0      	cmp	r3, #192	@ 0xc0
 800f818:	d825      	bhi.n	800f866 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800f81a:	2b80      	cmp	r3, #128	@ 0x80
 800f81c:	d018      	beq.n	800f850 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800f81e:	2b80      	cmp	r3, #128	@ 0x80
 800f820:	d821      	bhi.n	800f866 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800f822:	2b00      	cmp	r3, #0
 800f824:	d002      	beq.n	800f82c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800f826:	2b40      	cmp	r3, #64	@ 0x40
 800f828:	d007      	beq.n	800f83a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800f82a:	e01c      	b.n	800f866 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f82c:	4b63      	ldr	r3, [pc, #396]	@ (800f9bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f82e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f830:	4a62      	ldr	r2, [pc, #392]	@ (800f9bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f832:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f836:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800f838:	e01c      	b.n	800f874 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f83a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f83e:	3308      	adds	r3, #8
 800f840:	2100      	movs	r1, #0
 800f842:	4618      	mov	r0, r3
 800f844:	f002 fab8 	bl	8011db8 <RCCEx_PLL2_Config>
 800f848:	4603      	mov	r3, r0
 800f84a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800f84e:	e011      	b.n	800f874 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f850:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f854:	3328      	adds	r3, #40	@ 0x28
 800f856:	2100      	movs	r1, #0
 800f858:	4618      	mov	r0, r3
 800f85a:	f002 fb5f 	bl	8011f1c <RCCEx_PLL3_Config>
 800f85e:	4603      	mov	r3, r0
 800f860:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800f864:	e006      	b.n	800f874 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f866:	2301      	movs	r3, #1
 800f868:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f86c:	e002      	b.n	800f874 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800f86e:	bf00      	nop
 800f870:	e000      	b.n	800f874 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800f872:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f874:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f878:	2b00      	cmp	r3, #0
 800f87a:	d10a      	bne.n	800f892 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800f87c:	4b4f      	ldr	r3, [pc, #316]	@ (800f9bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f87e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f880:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800f884:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f888:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f88a:	4a4c      	ldr	r2, [pc, #304]	@ (800f9bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f88c:	430b      	orrs	r3, r1
 800f88e:	6513      	str	r3, [r2, #80]	@ 0x50
 800f890:	e003      	b.n	800f89a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f892:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f896:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800f89a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f89e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8a2:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800f8a6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800f8aa:	2300      	movs	r3, #0
 800f8ac:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800f8b0:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800f8b4:	460b      	mov	r3, r1
 800f8b6:	4313      	orrs	r3, r2
 800f8b8:	d053      	beq.n	800f962 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800f8ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f8be:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f8c2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f8c6:	d035      	beq.n	800f934 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800f8c8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f8cc:	d82e      	bhi.n	800f92c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800f8ce:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f8d2:	d031      	beq.n	800f938 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800f8d4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f8d8:	d828      	bhi.n	800f92c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800f8da:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f8de:	d01a      	beq.n	800f916 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800f8e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f8e4:	d822      	bhi.n	800f92c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800f8e6:	2b00      	cmp	r3, #0
 800f8e8:	d003      	beq.n	800f8f2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800f8ea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f8ee:	d007      	beq.n	800f900 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800f8f0:	e01c      	b.n	800f92c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f8f2:	4b32      	ldr	r3, [pc, #200]	@ (800f9bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f8f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f8f6:	4a31      	ldr	r2, [pc, #196]	@ (800f9bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f8f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f8fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f8fe:	e01c      	b.n	800f93a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f900:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f904:	3308      	adds	r3, #8
 800f906:	2100      	movs	r1, #0
 800f908:	4618      	mov	r0, r3
 800f90a:	f002 fa55 	bl	8011db8 <RCCEx_PLL2_Config>
 800f90e:	4603      	mov	r3, r0
 800f910:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800f914:	e011      	b.n	800f93a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f916:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f91a:	3328      	adds	r3, #40	@ 0x28
 800f91c:	2100      	movs	r1, #0
 800f91e:	4618      	mov	r0, r3
 800f920:	f002 fafc 	bl	8011f1c <RCCEx_PLL3_Config>
 800f924:	4603      	mov	r3, r0
 800f926:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f92a:	e006      	b.n	800f93a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800f92c:	2301      	movs	r3, #1
 800f92e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f932:	e002      	b.n	800f93a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800f934:	bf00      	nop
 800f936:	e000      	b.n	800f93a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800f938:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f93a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f93e:	2b00      	cmp	r3, #0
 800f940:	d10b      	bne.n	800f95a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800f942:	4b1e      	ldr	r3, [pc, #120]	@ (800f9bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f946:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800f94a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f94e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f952:	4a1a      	ldr	r2, [pc, #104]	@ (800f9bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f954:	430b      	orrs	r3, r1
 800f956:	6593      	str	r3, [r2, #88]	@ 0x58
 800f958:	e003      	b.n	800f962 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f95a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f95e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800f962:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f96a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800f96e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800f972:	2300      	movs	r3, #0
 800f974:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800f978:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800f97c:	460b      	mov	r3, r1
 800f97e:	4313      	orrs	r3, r2
 800f980:	d056      	beq.n	800fa30 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800f982:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f986:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800f98a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f98e:	d038      	beq.n	800fa02 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800f990:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f994:	d831      	bhi.n	800f9fa <HAL_RCCEx_PeriphCLKConfig+0x376>
 800f996:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800f99a:	d034      	beq.n	800fa06 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800f99c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800f9a0:	d82b      	bhi.n	800f9fa <HAL_RCCEx_PeriphCLKConfig+0x376>
 800f9a2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f9a6:	d01d      	beq.n	800f9e4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800f9a8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f9ac:	d825      	bhi.n	800f9fa <HAL_RCCEx_PeriphCLKConfig+0x376>
 800f9ae:	2b00      	cmp	r3, #0
 800f9b0:	d006      	beq.n	800f9c0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800f9b2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f9b6:	d00a      	beq.n	800f9ce <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800f9b8:	e01f      	b.n	800f9fa <HAL_RCCEx_PeriphCLKConfig+0x376>
 800f9ba:	bf00      	nop
 800f9bc:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f9c0:	4ba2      	ldr	r3, [pc, #648]	@ (800fc4c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f9c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f9c4:	4aa1      	ldr	r2, [pc, #644]	@ (800fc4c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f9c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f9ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f9cc:	e01c      	b.n	800fa08 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f9ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f9d2:	3308      	adds	r3, #8
 800f9d4:	2100      	movs	r1, #0
 800f9d6:	4618      	mov	r0, r3
 800f9d8:	f002 f9ee 	bl	8011db8 <RCCEx_PLL2_Config>
 800f9dc:	4603      	mov	r3, r0
 800f9de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800f9e2:	e011      	b.n	800fa08 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f9e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f9e8:	3328      	adds	r3, #40	@ 0x28
 800f9ea:	2100      	movs	r1, #0
 800f9ec:	4618      	mov	r0, r3
 800f9ee:	f002 fa95 	bl	8011f1c <RCCEx_PLL3_Config>
 800f9f2:	4603      	mov	r3, r0
 800f9f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f9f8:	e006      	b.n	800fa08 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800f9fa:	2301      	movs	r3, #1
 800f9fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800fa00:	e002      	b.n	800fa08 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800fa02:	bf00      	nop
 800fa04:	e000      	b.n	800fa08 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800fa06:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fa08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fa0c:	2b00      	cmp	r3, #0
 800fa0e:	d10b      	bne.n	800fa28 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800fa10:	4b8e      	ldr	r3, [pc, #568]	@ (800fc4c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800fa12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fa14:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800fa18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fa1c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800fa20:	4a8a      	ldr	r2, [pc, #552]	@ (800fc4c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800fa22:	430b      	orrs	r3, r1
 800fa24:	6593      	str	r3, [r2, #88]	@ 0x58
 800fa26:	e003      	b.n	800fa30 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fa28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fa2c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800fa30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fa34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa38:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800fa3c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800fa40:	2300      	movs	r3, #0
 800fa42:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800fa46:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800fa4a:	460b      	mov	r3, r1
 800fa4c:	4313      	orrs	r3, r2
 800fa4e:	d03a      	beq.n	800fac6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800fa50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fa54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fa56:	2b30      	cmp	r3, #48	@ 0x30
 800fa58:	d01f      	beq.n	800fa9a <HAL_RCCEx_PeriphCLKConfig+0x416>
 800fa5a:	2b30      	cmp	r3, #48	@ 0x30
 800fa5c:	d819      	bhi.n	800fa92 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800fa5e:	2b20      	cmp	r3, #32
 800fa60:	d00c      	beq.n	800fa7c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800fa62:	2b20      	cmp	r3, #32
 800fa64:	d815      	bhi.n	800fa92 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800fa66:	2b00      	cmp	r3, #0
 800fa68:	d019      	beq.n	800fa9e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800fa6a:	2b10      	cmp	r3, #16
 800fa6c:	d111      	bne.n	800fa92 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800fa6e:	4b77      	ldr	r3, [pc, #476]	@ (800fc4c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800fa70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fa72:	4a76      	ldr	r2, [pc, #472]	@ (800fc4c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800fa74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800fa78:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800fa7a:	e011      	b.n	800faa0 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800fa7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fa80:	3308      	adds	r3, #8
 800fa82:	2102      	movs	r1, #2
 800fa84:	4618      	mov	r0, r3
 800fa86:	f002 f997 	bl	8011db8 <RCCEx_PLL2_Config>
 800fa8a:	4603      	mov	r3, r0
 800fa8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800fa90:	e006      	b.n	800faa0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800fa92:	2301      	movs	r3, #1
 800fa94:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800fa98:	e002      	b.n	800faa0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800fa9a:	bf00      	nop
 800fa9c:	e000      	b.n	800faa0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800fa9e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800faa0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800faa4:	2b00      	cmp	r3, #0
 800faa6:	d10a      	bne.n	800fabe <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800faa8:	4b68      	ldr	r3, [pc, #416]	@ (800fc4c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800faaa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800faac:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800fab0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fab4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fab6:	4a65      	ldr	r2, [pc, #404]	@ (800fc4c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800fab8:	430b      	orrs	r3, r1
 800faba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800fabc:	e003      	b.n	800fac6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fabe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fac2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800fac6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800faca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800face:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800fad2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800fad6:	2300      	movs	r3, #0
 800fad8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800fadc:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800fae0:	460b      	mov	r3, r1
 800fae2:	4313      	orrs	r3, r2
 800fae4:	d051      	beq.n	800fb8a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800fae6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800faea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800faec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800faf0:	d035      	beq.n	800fb5e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800faf2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800faf6:	d82e      	bhi.n	800fb56 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800faf8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800fafc:	d031      	beq.n	800fb62 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800fafe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800fb02:	d828      	bhi.n	800fb56 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800fb04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fb08:	d01a      	beq.n	800fb40 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800fb0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fb0e:	d822      	bhi.n	800fb56 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800fb10:	2b00      	cmp	r3, #0
 800fb12:	d003      	beq.n	800fb1c <HAL_RCCEx_PeriphCLKConfig+0x498>
 800fb14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fb18:	d007      	beq.n	800fb2a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800fb1a:	e01c      	b.n	800fb56 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800fb1c:	4b4b      	ldr	r3, [pc, #300]	@ (800fc4c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800fb1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb20:	4a4a      	ldr	r2, [pc, #296]	@ (800fc4c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800fb22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800fb26:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800fb28:	e01c      	b.n	800fb64 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800fb2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb2e:	3308      	adds	r3, #8
 800fb30:	2100      	movs	r1, #0
 800fb32:	4618      	mov	r0, r3
 800fb34:	f002 f940 	bl	8011db8 <RCCEx_PLL2_Config>
 800fb38:	4603      	mov	r3, r0
 800fb3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800fb3e:	e011      	b.n	800fb64 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800fb40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb44:	3328      	adds	r3, #40	@ 0x28
 800fb46:	2100      	movs	r1, #0
 800fb48:	4618      	mov	r0, r3
 800fb4a:	f002 f9e7 	bl	8011f1c <RCCEx_PLL3_Config>
 800fb4e:	4603      	mov	r3, r0
 800fb50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800fb54:	e006      	b.n	800fb64 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fb56:	2301      	movs	r3, #1
 800fb58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800fb5c:	e002      	b.n	800fb64 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800fb5e:	bf00      	nop
 800fb60:	e000      	b.n	800fb64 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800fb62:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fb64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	d10a      	bne.n	800fb82 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800fb6c:	4b37      	ldr	r3, [pc, #220]	@ (800fc4c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800fb6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fb70:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800fb74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fb7a:	4a34      	ldr	r2, [pc, #208]	@ (800fc4c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800fb7c:	430b      	orrs	r3, r1
 800fb7e:	6513      	str	r3, [r2, #80]	@ 0x50
 800fb80:	e003      	b.n	800fb8a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fb82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fb86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800fb8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb92:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800fb96:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800fb9a:	2300      	movs	r3, #0
 800fb9c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800fba0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800fba4:	460b      	mov	r3, r1
 800fba6:	4313      	orrs	r3, r2
 800fba8:	d056      	beq.n	800fc58 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800fbaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fbae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fbb0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800fbb4:	d033      	beq.n	800fc1e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800fbb6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800fbba:	d82c      	bhi.n	800fc16 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800fbbc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800fbc0:	d02f      	beq.n	800fc22 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800fbc2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800fbc6:	d826      	bhi.n	800fc16 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800fbc8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800fbcc:	d02b      	beq.n	800fc26 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800fbce:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800fbd2:	d820      	bhi.n	800fc16 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800fbd4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800fbd8:	d012      	beq.n	800fc00 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800fbda:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800fbde:	d81a      	bhi.n	800fc16 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800fbe0:	2b00      	cmp	r3, #0
 800fbe2:	d022      	beq.n	800fc2a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800fbe4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fbe8:	d115      	bne.n	800fc16 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fbea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fbee:	3308      	adds	r3, #8
 800fbf0:	2101      	movs	r1, #1
 800fbf2:	4618      	mov	r0, r3
 800fbf4:	f002 f8e0 	bl	8011db8 <RCCEx_PLL2_Config>
 800fbf8:	4603      	mov	r3, r0
 800fbfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800fbfe:	e015      	b.n	800fc2c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800fc00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fc04:	3328      	adds	r3, #40	@ 0x28
 800fc06:	2101      	movs	r1, #1
 800fc08:	4618      	mov	r0, r3
 800fc0a:	f002 f987 	bl	8011f1c <RCCEx_PLL3_Config>
 800fc0e:	4603      	mov	r3, r0
 800fc10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800fc14:	e00a      	b.n	800fc2c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fc16:	2301      	movs	r3, #1
 800fc18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800fc1c:	e006      	b.n	800fc2c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800fc1e:	bf00      	nop
 800fc20:	e004      	b.n	800fc2c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800fc22:	bf00      	nop
 800fc24:	e002      	b.n	800fc2c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800fc26:	bf00      	nop
 800fc28:	e000      	b.n	800fc2c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800fc2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fc2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fc30:	2b00      	cmp	r3, #0
 800fc32:	d10d      	bne.n	800fc50 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800fc34:	4b05      	ldr	r3, [pc, #20]	@ (800fc4c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800fc36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fc38:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800fc3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fc40:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fc42:	4a02      	ldr	r2, [pc, #8]	@ (800fc4c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800fc44:	430b      	orrs	r3, r1
 800fc46:	6513      	str	r3, [r2, #80]	@ 0x50
 800fc48:	e006      	b.n	800fc58 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800fc4a:	bf00      	nop
 800fc4c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fc50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fc54:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800fc58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fc5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc60:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800fc64:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800fc68:	2300      	movs	r3, #0
 800fc6a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800fc6e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800fc72:	460b      	mov	r3, r1
 800fc74:	4313      	orrs	r3, r2
 800fc76:	d055      	beq.n	800fd24 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800fc78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fc7c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800fc80:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fc84:	d033      	beq.n	800fcee <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800fc86:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fc8a:	d82c      	bhi.n	800fce6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800fc8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fc90:	d02f      	beq.n	800fcf2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800fc92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fc96:	d826      	bhi.n	800fce6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800fc98:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800fc9c:	d02b      	beq.n	800fcf6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800fc9e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800fca2:	d820      	bhi.n	800fce6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800fca4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fca8:	d012      	beq.n	800fcd0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800fcaa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fcae:	d81a      	bhi.n	800fce6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800fcb0:	2b00      	cmp	r3, #0
 800fcb2:	d022      	beq.n	800fcfa <HAL_RCCEx_PeriphCLKConfig+0x676>
 800fcb4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fcb8:	d115      	bne.n	800fce6 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fcba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fcbe:	3308      	adds	r3, #8
 800fcc0:	2101      	movs	r1, #1
 800fcc2:	4618      	mov	r0, r3
 800fcc4:	f002 f878 	bl	8011db8 <RCCEx_PLL2_Config>
 800fcc8:	4603      	mov	r3, r0
 800fcca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800fcce:	e015      	b.n	800fcfc <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800fcd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fcd4:	3328      	adds	r3, #40	@ 0x28
 800fcd6:	2101      	movs	r1, #1
 800fcd8:	4618      	mov	r0, r3
 800fcda:	f002 f91f 	bl	8011f1c <RCCEx_PLL3_Config>
 800fcde:	4603      	mov	r3, r0
 800fce0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800fce4:	e00a      	b.n	800fcfc <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800fce6:	2301      	movs	r3, #1
 800fce8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800fcec:	e006      	b.n	800fcfc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800fcee:	bf00      	nop
 800fcf0:	e004      	b.n	800fcfc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800fcf2:	bf00      	nop
 800fcf4:	e002      	b.n	800fcfc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800fcf6:	bf00      	nop
 800fcf8:	e000      	b.n	800fcfc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800fcfa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fcfc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fd00:	2b00      	cmp	r3, #0
 800fd02:	d10b      	bne.n	800fd1c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800fd04:	4ba3      	ldr	r3, [pc, #652]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fd06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fd08:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800fd0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fd10:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800fd14:	4a9f      	ldr	r2, [pc, #636]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fd16:	430b      	orrs	r3, r1
 800fd18:	6593      	str	r3, [r2, #88]	@ 0x58
 800fd1a:	e003      	b.n	800fd24 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fd1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fd20:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800fd24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fd28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd2c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800fd30:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800fd34:	2300      	movs	r3, #0
 800fd36:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800fd3a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800fd3e:	460b      	mov	r3, r1
 800fd40:	4313      	orrs	r3, r2
 800fd42:	d037      	beq.n	800fdb4 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800fd44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fd48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fd4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fd4e:	d00e      	beq.n	800fd6e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800fd50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fd54:	d816      	bhi.n	800fd84 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800fd56:	2b00      	cmp	r3, #0
 800fd58:	d018      	beq.n	800fd8c <HAL_RCCEx_PeriphCLKConfig+0x708>
 800fd5a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fd5e:	d111      	bne.n	800fd84 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800fd60:	4b8c      	ldr	r3, [pc, #560]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fd62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fd64:	4a8b      	ldr	r2, [pc, #556]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fd66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800fd6a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800fd6c:	e00f      	b.n	800fd8e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fd6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fd72:	3308      	adds	r3, #8
 800fd74:	2101      	movs	r1, #1
 800fd76:	4618      	mov	r0, r3
 800fd78:	f002 f81e 	bl	8011db8 <RCCEx_PLL2_Config>
 800fd7c:	4603      	mov	r3, r0
 800fd7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800fd82:	e004      	b.n	800fd8e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fd84:	2301      	movs	r3, #1
 800fd86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800fd8a:	e000      	b.n	800fd8e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800fd8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fd8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fd92:	2b00      	cmp	r3, #0
 800fd94:	d10a      	bne.n	800fdac <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800fd96:	4b7f      	ldr	r3, [pc, #508]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fd98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fd9a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800fd9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fda2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fda4:	4a7b      	ldr	r2, [pc, #492]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fda6:	430b      	orrs	r3, r1
 800fda8:	6513      	str	r3, [r2, #80]	@ 0x50
 800fdaa:	e003      	b.n	800fdb4 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fdac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fdb0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800fdb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fdb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdbc:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800fdc0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800fdc4:	2300      	movs	r3, #0
 800fdc6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800fdca:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800fdce:	460b      	mov	r3, r1
 800fdd0:	4313      	orrs	r3, r2
 800fdd2:	d039      	beq.n	800fe48 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800fdd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fdd8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fdda:	2b03      	cmp	r3, #3
 800fddc:	d81c      	bhi.n	800fe18 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800fdde:	a201      	add	r2, pc, #4	@ (adr r2, 800fde4 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800fde0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fde4:	0800fe21 	.word	0x0800fe21
 800fde8:	0800fdf5 	.word	0x0800fdf5
 800fdec:	0800fe03 	.word	0x0800fe03
 800fdf0:	0800fe21 	.word	0x0800fe21
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800fdf4:	4b67      	ldr	r3, [pc, #412]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fdf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fdf8:	4a66      	ldr	r2, [pc, #408]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fdfa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800fdfe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800fe00:	e00f      	b.n	800fe22 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800fe02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fe06:	3308      	adds	r3, #8
 800fe08:	2102      	movs	r1, #2
 800fe0a:	4618      	mov	r0, r3
 800fe0c:	f001 ffd4 	bl	8011db8 <RCCEx_PLL2_Config>
 800fe10:	4603      	mov	r3, r0
 800fe12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800fe16:	e004      	b.n	800fe22 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800fe18:	2301      	movs	r3, #1
 800fe1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800fe1e:	e000      	b.n	800fe22 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800fe20:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fe22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fe26:	2b00      	cmp	r3, #0
 800fe28:	d10a      	bne.n	800fe40 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800fe2a:	4b5a      	ldr	r3, [pc, #360]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fe2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fe2e:	f023 0103 	bic.w	r1, r3, #3
 800fe32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fe36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fe38:	4a56      	ldr	r2, [pc, #344]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fe3a:	430b      	orrs	r3, r1
 800fe3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800fe3e:	e003      	b.n	800fe48 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fe40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fe44:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800fe48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fe4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe50:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800fe54:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800fe58:	2300      	movs	r3, #0
 800fe5a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800fe5e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800fe62:	460b      	mov	r3, r1
 800fe64:	4313      	orrs	r3, r2
 800fe66:	f000 809f 	beq.w	800ffa8 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800fe6a:	4b4b      	ldr	r3, [pc, #300]	@ (800ff98 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800fe6c:	681b      	ldr	r3, [r3, #0]
 800fe6e:	4a4a      	ldr	r2, [pc, #296]	@ (800ff98 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800fe70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800fe74:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800fe76:	f7f8 fc2b 	bl	80086d0 <HAL_GetTick>
 800fe7a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800fe7e:	e00b      	b.n	800fe98 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800fe80:	f7f8 fc26 	bl	80086d0 <HAL_GetTick>
 800fe84:	4602      	mov	r2, r0
 800fe86:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800fe8a:	1ad3      	subs	r3, r2, r3
 800fe8c:	2b64      	cmp	r3, #100	@ 0x64
 800fe8e:	d903      	bls.n	800fe98 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800fe90:	2303      	movs	r3, #3
 800fe92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800fe96:	e005      	b.n	800fea4 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800fe98:	4b3f      	ldr	r3, [pc, #252]	@ (800ff98 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800fe9a:	681b      	ldr	r3, [r3, #0]
 800fe9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fea0:	2b00      	cmp	r3, #0
 800fea2:	d0ed      	beq.n	800fe80 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800fea4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fea8:	2b00      	cmp	r3, #0
 800feaa:	d179      	bne.n	800ffa0 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800feac:	4b39      	ldr	r3, [pc, #228]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800feae:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800feb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800feb4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800feb8:	4053      	eors	r3, r2
 800feba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800febe:	2b00      	cmp	r3, #0
 800fec0:	d015      	beq.n	800feee <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800fec2:	4b34      	ldr	r3, [pc, #208]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fec4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fec6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800feca:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800fece:	4b31      	ldr	r3, [pc, #196]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fed0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fed2:	4a30      	ldr	r2, [pc, #192]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fed4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800fed8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800feda:	4b2e      	ldr	r3, [pc, #184]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fedc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fede:	4a2d      	ldr	r2, [pc, #180]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fee0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800fee4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800fee6:	4a2b      	ldr	r2, [pc, #172]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fee8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800feec:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800feee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fef2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800fef6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fefa:	d118      	bne.n	800ff2e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800fefc:	f7f8 fbe8 	bl	80086d0 <HAL_GetTick>
 800ff00:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ff04:	e00d      	b.n	800ff22 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ff06:	f7f8 fbe3 	bl	80086d0 <HAL_GetTick>
 800ff0a:	4602      	mov	r2, r0
 800ff0c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800ff10:	1ad2      	subs	r2, r2, r3
 800ff12:	f241 3388 	movw	r3, #5000	@ 0x1388
 800ff16:	429a      	cmp	r2, r3
 800ff18:	d903      	bls.n	800ff22 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800ff1a:	2303      	movs	r3, #3
 800ff1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800ff20:	e005      	b.n	800ff2e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ff22:	4b1c      	ldr	r3, [pc, #112]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ff24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ff26:	f003 0302 	and.w	r3, r3, #2
 800ff2a:	2b00      	cmp	r3, #0
 800ff2c:	d0eb      	beq.n	800ff06 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800ff2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ff32:	2b00      	cmp	r3, #0
 800ff34:	d129      	bne.n	800ff8a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ff36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ff3a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800ff3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ff42:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ff46:	d10e      	bne.n	800ff66 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800ff48:	4b12      	ldr	r3, [pc, #72]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ff4a:	691b      	ldr	r3, [r3, #16]
 800ff4c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800ff50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ff54:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800ff58:	091a      	lsrs	r2, r3, #4
 800ff5a:	4b10      	ldr	r3, [pc, #64]	@ (800ff9c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800ff5c:	4013      	ands	r3, r2
 800ff5e:	4a0d      	ldr	r2, [pc, #52]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ff60:	430b      	orrs	r3, r1
 800ff62:	6113      	str	r3, [r2, #16]
 800ff64:	e005      	b.n	800ff72 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800ff66:	4b0b      	ldr	r3, [pc, #44]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ff68:	691b      	ldr	r3, [r3, #16]
 800ff6a:	4a0a      	ldr	r2, [pc, #40]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ff6c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800ff70:	6113      	str	r3, [r2, #16]
 800ff72:	4b08      	ldr	r3, [pc, #32]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ff74:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800ff76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ff7a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800ff7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ff82:	4a04      	ldr	r2, [pc, #16]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ff84:	430b      	orrs	r3, r1
 800ff86:	6713      	str	r3, [r2, #112]	@ 0x70
 800ff88:	e00e      	b.n	800ffa8 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800ff8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ff8e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800ff92:	e009      	b.n	800ffa8 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800ff94:	58024400 	.word	0x58024400
 800ff98:	58024800 	.word	0x58024800
 800ff9c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ffa0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ffa4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800ffa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ffac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffb0:	f002 0301 	and.w	r3, r2, #1
 800ffb4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ffb8:	2300      	movs	r3, #0
 800ffba:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800ffbe:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800ffc2:	460b      	mov	r3, r1
 800ffc4:	4313      	orrs	r3, r2
 800ffc6:	f000 8089 	beq.w	80100dc <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800ffca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ffce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ffd0:	2b28      	cmp	r3, #40	@ 0x28
 800ffd2:	d86b      	bhi.n	80100ac <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800ffd4:	a201      	add	r2, pc, #4	@ (adr r2, 800ffdc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800ffd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ffda:	bf00      	nop
 800ffdc:	080100b5 	.word	0x080100b5
 800ffe0:	080100ad 	.word	0x080100ad
 800ffe4:	080100ad 	.word	0x080100ad
 800ffe8:	080100ad 	.word	0x080100ad
 800ffec:	080100ad 	.word	0x080100ad
 800fff0:	080100ad 	.word	0x080100ad
 800fff4:	080100ad 	.word	0x080100ad
 800fff8:	080100ad 	.word	0x080100ad
 800fffc:	08010081 	.word	0x08010081
 8010000:	080100ad 	.word	0x080100ad
 8010004:	080100ad 	.word	0x080100ad
 8010008:	080100ad 	.word	0x080100ad
 801000c:	080100ad 	.word	0x080100ad
 8010010:	080100ad 	.word	0x080100ad
 8010014:	080100ad 	.word	0x080100ad
 8010018:	080100ad 	.word	0x080100ad
 801001c:	08010097 	.word	0x08010097
 8010020:	080100ad 	.word	0x080100ad
 8010024:	080100ad 	.word	0x080100ad
 8010028:	080100ad 	.word	0x080100ad
 801002c:	080100ad 	.word	0x080100ad
 8010030:	080100ad 	.word	0x080100ad
 8010034:	080100ad 	.word	0x080100ad
 8010038:	080100ad 	.word	0x080100ad
 801003c:	080100b5 	.word	0x080100b5
 8010040:	080100ad 	.word	0x080100ad
 8010044:	080100ad 	.word	0x080100ad
 8010048:	080100ad 	.word	0x080100ad
 801004c:	080100ad 	.word	0x080100ad
 8010050:	080100ad 	.word	0x080100ad
 8010054:	080100ad 	.word	0x080100ad
 8010058:	080100ad 	.word	0x080100ad
 801005c:	080100b5 	.word	0x080100b5
 8010060:	080100ad 	.word	0x080100ad
 8010064:	080100ad 	.word	0x080100ad
 8010068:	080100ad 	.word	0x080100ad
 801006c:	080100ad 	.word	0x080100ad
 8010070:	080100ad 	.word	0x080100ad
 8010074:	080100ad 	.word	0x080100ad
 8010078:	080100ad 	.word	0x080100ad
 801007c:	080100b5 	.word	0x080100b5
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8010080:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010084:	3308      	adds	r3, #8
 8010086:	2101      	movs	r1, #1
 8010088:	4618      	mov	r0, r3
 801008a:	f001 fe95 	bl	8011db8 <RCCEx_PLL2_Config>
 801008e:	4603      	mov	r3, r0
 8010090:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8010094:	e00f      	b.n	80100b6 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8010096:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801009a:	3328      	adds	r3, #40	@ 0x28
 801009c:	2101      	movs	r1, #1
 801009e:	4618      	mov	r0, r3
 80100a0:	f001 ff3c 	bl	8011f1c <RCCEx_PLL3_Config>
 80100a4:	4603      	mov	r3, r0
 80100a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80100aa:	e004      	b.n	80100b6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80100ac:	2301      	movs	r3, #1
 80100ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80100b2:	e000      	b.n	80100b6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80100b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80100b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80100ba:	2b00      	cmp	r3, #0
 80100bc:	d10a      	bne.n	80100d4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80100be:	4bbf      	ldr	r3, [pc, #764]	@ (80103bc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80100c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80100c2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80100c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80100ca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80100cc:	4abb      	ldr	r2, [pc, #748]	@ (80103bc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80100ce:	430b      	orrs	r3, r1
 80100d0:	6553      	str	r3, [r2, #84]	@ 0x54
 80100d2:	e003      	b.n	80100dc <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80100d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80100d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80100dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80100e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100e4:	f002 0302 	and.w	r3, r2, #2
 80100e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80100ec:	2300      	movs	r3, #0
 80100ee:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80100f2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80100f6:	460b      	mov	r3, r1
 80100f8:	4313      	orrs	r3, r2
 80100fa:	d041      	beq.n	8010180 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80100fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010100:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010102:	2b05      	cmp	r3, #5
 8010104:	d824      	bhi.n	8010150 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8010106:	a201      	add	r2, pc, #4	@ (adr r2, 801010c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8010108:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801010c:	08010159 	.word	0x08010159
 8010110:	08010125 	.word	0x08010125
 8010114:	0801013b 	.word	0x0801013b
 8010118:	08010159 	.word	0x08010159
 801011c:	08010159 	.word	0x08010159
 8010120:	08010159 	.word	0x08010159
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8010124:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010128:	3308      	adds	r3, #8
 801012a:	2101      	movs	r1, #1
 801012c:	4618      	mov	r0, r3
 801012e:	f001 fe43 	bl	8011db8 <RCCEx_PLL2_Config>
 8010132:	4603      	mov	r3, r0
 8010134:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8010138:	e00f      	b.n	801015a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 801013a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801013e:	3328      	adds	r3, #40	@ 0x28
 8010140:	2101      	movs	r1, #1
 8010142:	4618      	mov	r0, r3
 8010144:	f001 feea 	bl	8011f1c <RCCEx_PLL3_Config>
 8010148:	4603      	mov	r3, r0
 801014a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 801014e:	e004      	b.n	801015a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010150:	2301      	movs	r3, #1
 8010152:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8010156:	e000      	b.n	801015a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8010158:	bf00      	nop
    }

    if (ret == HAL_OK)
 801015a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801015e:	2b00      	cmp	r3, #0
 8010160:	d10a      	bne.n	8010178 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8010162:	4b96      	ldr	r3, [pc, #600]	@ (80103bc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8010164:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010166:	f023 0107 	bic.w	r1, r3, #7
 801016a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801016e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010170:	4a92      	ldr	r2, [pc, #584]	@ (80103bc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8010172:	430b      	orrs	r3, r1
 8010174:	6553      	str	r3, [r2, #84]	@ 0x54
 8010176:	e003      	b.n	8010180 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010178:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801017c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8010180:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010188:	f002 0304 	and.w	r3, r2, #4
 801018c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8010190:	2300      	movs	r3, #0
 8010192:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8010196:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 801019a:	460b      	mov	r3, r1
 801019c:	4313      	orrs	r3, r2
 801019e:	d044      	beq.n	801022a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80101a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80101a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80101a8:	2b05      	cmp	r3, #5
 80101aa:	d825      	bhi.n	80101f8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80101ac:	a201      	add	r2, pc, #4	@ (adr r2, 80101b4 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80101ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80101b2:	bf00      	nop
 80101b4:	08010201 	.word	0x08010201
 80101b8:	080101cd 	.word	0x080101cd
 80101bc:	080101e3 	.word	0x080101e3
 80101c0:	08010201 	.word	0x08010201
 80101c4:	08010201 	.word	0x08010201
 80101c8:	08010201 	.word	0x08010201
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80101cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80101d0:	3308      	adds	r3, #8
 80101d2:	2101      	movs	r1, #1
 80101d4:	4618      	mov	r0, r3
 80101d6:	f001 fdef 	bl	8011db8 <RCCEx_PLL2_Config>
 80101da:	4603      	mov	r3, r0
 80101dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80101e0:	e00f      	b.n	8010202 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80101e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80101e6:	3328      	adds	r3, #40	@ 0x28
 80101e8:	2101      	movs	r1, #1
 80101ea:	4618      	mov	r0, r3
 80101ec:	f001 fe96 	bl	8011f1c <RCCEx_PLL3_Config>
 80101f0:	4603      	mov	r3, r0
 80101f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80101f6:	e004      	b.n	8010202 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80101f8:	2301      	movs	r3, #1
 80101fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80101fe:	e000      	b.n	8010202 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8010200:	bf00      	nop
    }

    if (ret == HAL_OK)
 8010202:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010206:	2b00      	cmp	r3, #0
 8010208:	d10b      	bne.n	8010222 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 801020a:	4b6c      	ldr	r3, [pc, #432]	@ (80103bc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 801020c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801020e:	f023 0107 	bic.w	r1, r3, #7
 8010212:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010216:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801021a:	4a68      	ldr	r2, [pc, #416]	@ (80103bc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 801021c:	430b      	orrs	r3, r1
 801021e:	6593      	str	r3, [r2, #88]	@ 0x58
 8010220:	e003      	b.n	801022a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010222:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010226:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 801022a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801022e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010232:	f002 0320 	and.w	r3, r2, #32
 8010236:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 801023a:	2300      	movs	r3, #0
 801023c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8010240:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8010244:	460b      	mov	r3, r1
 8010246:	4313      	orrs	r3, r2
 8010248:	d055      	beq.n	80102f6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 801024a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801024e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010252:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8010256:	d033      	beq.n	80102c0 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8010258:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801025c:	d82c      	bhi.n	80102b8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 801025e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010262:	d02f      	beq.n	80102c4 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8010264:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010268:	d826      	bhi.n	80102b8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 801026a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 801026e:	d02b      	beq.n	80102c8 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8010270:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8010274:	d820      	bhi.n	80102b8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8010276:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801027a:	d012      	beq.n	80102a2 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 801027c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010280:	d81a      	bhi.n	80102b8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8010282:	2b00      	cmp	r3, #0
 8010284:	d022      	beq.n	80102cc <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8010286:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801028a:	d115      	bne.n	80102b8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 801028c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010290:	3308      	adds	r3, #8
 8010292:	2100      	movs	r1, #0
 8010294:	4618      	mov	r0, r3
 8010296:	f001 fd8f 	bl	8011db8 <RCCEx_PLL2_Config>
 801029a:	4603      	mov	r3, r0
 801029c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80102a0:	e015      	b.n	80102ce <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80102a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80102a6:	3328      	adds	r3, #40	@ 0x28
 80102a8:	2102      	movs	r1, #2
 80102aa:	4618      	mov	r0, r3
 80102ac:	f001 fe36 	bl	8011f1c <RCCEx_PLL3_Config>
 80102b0:	4603      	mov	r3, r0
 80102b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80102b6:	e00a      	b.n	80102ce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80102b8:	2301      	movs	r3, #1
 80102ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80102be:	e006      	b.n	80102ce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80102c0:	bf00      	nop
 80102c2:	e004      	b.n	80102ce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80102c4:	bf00      	nop
 80102c6:	e002      	b.n	80102ce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80102c8:	bf00      	nop
 80102ca:	e000      	b.n	80102ce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80102cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80102ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80102d2:	2b00      	cmp	r3, #0
 80102d4:	d10b      	bne.n	80102ee <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80102d6:	4b39      	ldr	r3, [pc, #228]	@ (80103bc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80102d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80102da:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80102de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80102e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80102e6:	4a35      	ldr	r2, [pc, #212]	@ (80103bc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80102e8:	430b      	orrs	r3, r1
 80102ea:	6553      	str	r3, [r2, #84]	@ 0x54
 80102ec:	e003      	b.n	80102f6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80102ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80102f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80102f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80102fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102fe:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8010302:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8010306:	2300      	movs	r3, #0
 8010308:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 801030c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8010310:	460b      	mov	r3, r1
 8010312:	4313      	orrs	r3, r2
 8010314:	d058      	beq.n	80103c8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8010316:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801031a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 801031e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8010322:	d033      	beq.n	801038c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8010324:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8010328:	d82c      	bhi.n	8010384 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 801032a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801032e:	d02f      	beq.n	8010390 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8010330:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010334:	d826      	bhi.n	8010384 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8010336:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801033a:	d02b      	beq.n	8010394 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 801033c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010340:	d820      	bhi.n	8010384 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8010342:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010346:	d012      	beq.n	801036e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8010348:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801034c:	d81a      	bhi.n	8010384 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 801034e:	2b00      	cmp	r3, #0
 8010350:	d022      	beq.n	8010398 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8010352:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010356:	d115      	bne.n	8010384 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8010358:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801035c:	3308      	adds	r3, #8
 801035e:	2100      	movs	r1, #0
 8010360:	4618      	mov	r0, r3
 8010362:	f001 fd29 	bl	8011db8 <RCCEx_PLL2_Config>
 8010366:	4603      	mov	r3, r0
 8010368:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 801036c:	e015      	b.n	801039a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 801036e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010372:	3328      	adds	r3, #40	@ 0x28
 8010374:	2102      	movs	r1, #2
 8010376:	4618      	mov	r0, r3
 8010378:	f001 fdd0 	bl	8011f1c <RCCEx_PLL3_Config>
 801037c:	4603      	mov	r3, r0
 801037e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8010382:	e00a      	b.n	801039a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010384:	2301      	movs	r3, #1
 8010386:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801038a:	e006      	b.n	801039a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 801038c:	bf00      	nop
 801038e:	e004      	b.n	801039a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8010390:	bf00      	nop
 8010392:	e002      	b.n	801039a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8010394:	bf00      	nop
 8010396:	e000      	b.n	801039a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8010398:	bf00      	nop
    }

    if (ret == HAL_OK)
 801039a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801039e:	2b00      	cmp	r3, #0
 80103a0:	d10e      	bne.n	80103c0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80103a2:	4b06      	ldr	r3, [pc, #24]	@ (80103bc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80103a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80103a6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80103aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80103ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80103b2:	4a02      	ldr	r2, [pc, #8]	@ (80103bc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80103b4:	430b      	orrs	r3, r1
 80103b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80103b8:	e006      	b.n	80103c8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80103ba:	bf00      	nop
 80103bc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80103c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80103c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80103c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80103cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103d0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80103d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80103d8:	2300      	movs	r3, #0
 80103da:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80103de:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80103e2:	460b      	mov	r3, r1
 80103e4:	4313      	orrs	r3, r2
 80103e6:	d055      	beq.n	8010494 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80103e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80103ec:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80103f0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80103f4:	d033      	beq.n	801045e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80103f6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80103fa:	d82c      	bhi.n	8010456 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80103fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010400:	d02f      	beq.n	8010462 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8010402:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010406:	d826      	bhi.n	8010456 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8010408:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 801040c:	d02b      	beq.n	8010466 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 801040e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8010412:	d820      	bhi.n	8010456 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8010414:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010418:	d012      	beq.n	8010440 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 801041a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801041e:	d81a      	bhi.n	8010456 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8010420:	2b00      	cmp	r3, #0
 8010422:	d022      	beq.n	801046a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8010424:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010428:	d115      	bne.n	8010456 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 801042a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801042e:	3308      	adds	r3, #8
 8010430:	2100      	movs	r1, #0
 8010432:	4618      	mov	r0, r3
 8010434:	f001 fcc0 	bl	8011db8 <RCCEx_PLL2_Config>
 8010438:	4603      	mov	r3, r0
 801043a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 801043e:	e015      	b.n	801046c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8010440:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010444:	3328      	adds	r3, #40	@ 0x28
 8010446:	2102      	movs	r1, #2
 8010448:	4618      	mov	r0, r3
 801044a:	f001 fd67 	bl	8011f1c <RCCEx_PLL3_Config>
 801044e:	4603      	mov	r3, r0
 8010450:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8010454:	e00a      	b.n	801046c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010456:	2301      	movs	r3, #1
 8010458:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801045c:	e006      	b.n	801046c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 801045e:	bf00      	nop
 8010460:	e004      	b.n	801046c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8010462:	bf00      	nop
 8010464:	e002      	b.n	801046c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8010466:	bf00      	nop
 8010468:	e000      	b.n	801046c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 801046a:	bf00      	nop
    }

    if (ret == HAL_OK)
 801046c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010470:	2b00      	cmp	r3, #0
 8010472:	d10b      	bne.n	801048c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8010474:	4ba1      	ldr	r3, [pc, #644]	@ (80106fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8010476:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010478:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 801047c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010480:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8010484:	4a9d      	ldr	r2, [pc, #628]	@ (80106fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8010486:	430b      	orrs	r3, r1
 8010488:	6593      	str	r3, [r2, #88]	@ 0x58
 801048a:	e003      	b.n	8010494 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801048c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010490:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8010494:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010498:	e9d3 2300 	ldrd	r2, r3, [r3]
 801049c:	f002 0308 	and.w	r3, r2, #8
 80104a0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80104a4:	2300      	movs	r3, #0
 80104a6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80104aa:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80104ae:	460b      	mov	r3, r1
 80104b0:	4313      	orrs	r3, r2
 80104b2:	d01e      	beq.n	80104f2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80104b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80104b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80104bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80104c0:	d10c      	bne.n	80104dc <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80104c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80104c6:	3328      	adds	r3, #40	@ 0x28
 80104c8:	2102      	movs	r1, #2
 80104ca:	4618      	mov	r0, r3
 80104cc:	f001 fd26 	bl	8011f1c <RCCEx_PLL3_Config>
 80104d0:	4603      	mov	r3, r0
 80104d2:	2b00      	cmp	r3, #0
 80104d4:	d002      	beq.n	80104dc <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80104d6:	2301      	movs	r3, #1
 80104d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80104dc:	4b87      	ldr	r3, [pc, #540]	@ (80106fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80104de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80104e0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80104e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80104e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80104ec:	4a83      	ldr	r2, [pc, #524]	@ (80106fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80104ee:	430b      	orrs	r3, r1
 80104f0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80104f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80104f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104fa:	f002 0310 	and.w	r3, r2, #16
 80104fe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8010502:	2300      	movs	r3, #0
 8010504:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8010508:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 801050c:	460b      	mov	r3, r1
 801050e:	4313      	orrs	r3, r2
 8010510:	d01e      	beq.n	8010550 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8010512:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010516:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801051a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801051e:	d10c      	bne.n	801053a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8010520:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010524:	3328      	adds	r3, #40	@ 0x28
 8010526:	2102      	movs	r1, #2
 8010528:	4618      	mov	r0, r3
 801052a:	f001 fcf7 	bl	8011f1c <RCCEx_PLL3_Config>
 801052e:	4603      	mov	r3, r0
 8010530:	2b00      	cmp	r3, #0
 8010532:	d002      	beq.n	801053a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8010534:	2301      	movs	r3, #1
 8010536:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 801053a:	4b70      	ldr	r3, [pc, #448]	@ (80106fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801053c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801053e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8010542:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010546:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801054a:	4a6c      	ldr	r2, [pc, #432]	@ (80106fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801054c:	430b      	orrs	r3, r1
 801054e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8010550:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010558:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 801055c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8010560:	2300      	movs	r3, #0
 8010562:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8010566:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 801056a:	460b      	mov	r3, r1
 801056c:	4313      	orrs	r3, r2
 801056e:	d03e      	beq.n	80105ee <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8010570:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010574:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8010578:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801057c:	d022      	beq.n	80105c4 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 801057e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010582:	d81b      	bhi.n	80105bc <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8010584:	2b00      	cmp	r3, #0
 8010586:	d003      	beq.n	8010590 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8010588:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801058c:	d00b      	beq.n	80105a6 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 801058e:	e015      	b.n	80105bc <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8010590:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010594:	3308      	adds	r3, #8
 8010596:	2100      	movs	r1, #0
 8010598:	4618      	mov	r0, r3
 801059a:	f001 fc0d 	bl	8011db8 <RCCEx_PLL2_Config>
 801059e:	4603      	mov	r3, r0
 80105a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80105a4:	e00f      	b.n	80105c6 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80105a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80105aa:	3328      	adds	r3, #40	@ 0x28
 80105ac:	2102      	movs	r1, #2
 80105ae:	4618      	mov	r0, r3
 80105b0:	f001 fcb4 	bl	8011f1c <RCCEx_PLL3_Config>
 80105b4:	4603      	mov	r3, r0
 80105b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80105ba:	e004      	b.n	80105c6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80105bc:	2301      	movs	r3, #1
 80105be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80105c2:	e000      	b.n	80105c6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80105c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80105c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80105ca:	2b00      	cmp	r3, #0
 80105cc:	d10b      	bne.n	80105e6 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80105ce:	4b4b      	ldr	r3, [pc, #300]	@ (80106fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80105d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80105d2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80105d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80105da:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80105de:	4a47      	ldr	r2, [pc, #284]	@ (80106fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80105e0:	430b      	orrs	r3, r1
 80105e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80105e4:	e003      	b.n	80105ee <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80105e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80105ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80105ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80105f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105f6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80105fa:	67bb      	str	r3, [r7, #120]	@ 0x78
 80105fc:	2300      	movs	r3, #0
 80105fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8010600:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8010604:	460b      	mov	r3, r1
 8010606:	4313      	orrs	r3, r2
 8010608:	d03b      	beq.n	8010682 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 801060a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801060e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010612:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8010616:	d01f      	beq.n	8010658 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8010618:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 801061c:	d818      	bhi.n	8010650 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 801061e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010622:	d003      	beq.n	801062c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8010624:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8010628:	d007      	beq.n	801063a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 801062a:	e011      	b.n	8010650 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801062c:	4b33      	ldr	r3, [pc, #204]	@ (80106fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801062e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010630:	4a32      	ldr	r2, [pc, #200]	@ (80106fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8010632:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8010636:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8010638:	e00f      	b.n	801065a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 801063a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801063e:	3328      	adds	r3, #40	@ 0x28
 8010640:	2101      	movs	r1, #1
 8010642:	4618      	mov	r0, r3
 8010644:	f001 fc6a 	bl	8011f1c <RCCEx_PLL3_Config>
 8010648:	4603      	mov	r3, r0
 801064a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 801064e:	e004      	b.n	801065a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010650:	2301      	movs	r3, #1
 8010652:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8010656:	e000      	b.n	801065a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8010658:	bf00      	nop
    }

    if (ret == HAL_OK)
 801065a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801065e:	2b00      	cmp	r3, #0
 8010660:	d10b      	bne.n	801067a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8010662:	4b26      	ldr	r3, [pc, #152]	@ (80106fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8010664:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010666:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 801066a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801066e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010672:	4a22      	ldr	r2, [pc, #136]	@ (80106fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8010674:	430b      	orrs	r3, r1
 8010676:	6553      	str	r3, [r2, #84]	@ 0x54
 8010678:	e003      	b.n	8010682 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801067a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801067e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8010682:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010686:	e9d3 2300 	ldrd	r2, r3, [r3]
 801068a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 801068e:	673b      	str	r3, [r7, #112]	@ 0x70
 8010690:	2300      	movs	r3, #0
 8010692:	677b      	str	r3, [r7, #116]	@ 0x74
 8010694:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8010698:	460b      	mov	r3, r1
 801069a:	4313      	orrs	r3, r2
 801069c:	d034      	beq.n	8010708 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 801069e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80106a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80106a4:	2b00      	cmp	r3, #0
 80106a6:	d003      	beq.n	80106b0 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80106a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80106ac:	d007      	beq.n	80106be <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80106ae:	e011      	b.n	80106d4 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80106b0:	4b12      	ldr	r3, [pc, #72]	@ (80106fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80106b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80106b4:	4a11      	ldr	r2, [pc, #68]	@ (80106fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80106b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80106ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80106bc:	e00e      	b.n	80106dc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80106be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80106c2:	3308      	adds	r3, #8
 80106c4:	2102      	movs	r1, #2
 80106c6:	4618      	mov	r0, r3
 80106c8:	f001 fb76 	bl	8011db8 <RCCEx_PLL2_Config>
 80106cc:	4603      	mov	r3, r0
 80106ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80106d2:	e003      	b.n	80106dc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80106d4:	2301      	movs	r3, #1
 80106d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80106da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80106dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80106e0:	2b00      	cmp	r3, #0
 80106e2:	d10d      	bne.n	8010700 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80106e4:	4b05      	ldr	r3, [pc, #20]	@ (80106fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80106e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80106e8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80106ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80106f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80106f2:	4a02      	ldr	r2, [pc, #8]	@ (80106fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80106f4:	430b      	orrs	r3, r1
 80106f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80106f8:	e006      	b.n	8010708 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80106fa:	bf00      	nop
 80106fc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010700:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010704:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8010708:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801070c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010710:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8010714:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010716:	2300      	movs	r3, #0
 8010718:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801071a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 801071e:	460b      	mov	r3, r1
 8010720:	4313      	orrs	r3, r2
 8010722:	d00c      	beq.n	801073e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8010724:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010728:	3328      	adds	r3, #40	@ 0x28
 801072a:	2102      	movs	r1, #2
 801072c:	4618      	mov	r0, r3
 801072e:	f001 fbf5 	bl	8011f1c <RCCEx_PLL3_Config>
 8010732:	4603      	mov	r3, r0
 8010734:	2b00      	cmp	r3, #0
 8010736:	d002      	beq.n	801073e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8010738:	2301      	movs	r3, #1
 801073a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 801073e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010746:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 801074a:	663b      	str	r3, [r7, #96]	@ 0x60
 801074c:	2300      	movs	r3, #0
 801074e:	667b      	str	r3, [r7, #100]	@ 0x64
 8010750:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8010754:	460b      	mov	r3, r1
 8010756:	4313      	orrs	r3, r2
 8010758:	d038      	beq.n	80107cc <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 801075a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801075e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010762:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010766:	d018      	beq.n	801079a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8010768:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801076c:	d811      	bhi.n	8010792 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 801076e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010772:	d014      	beq.n	801079e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8010774:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010778:	d80b      	bhi.n	8010792 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 801077a:	2b00      	cmp	r3, #0
 801077c:	d011      	beq.n	80107a2 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 801077e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010782:	d106      	bne.n	8010792 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8010784:	4bc3      	ldr	r3, [pc, #780]	@ (8010a94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010788:	4ac2      	ldr	r2, [pc, #776]	@ (8010a94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801078a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801078e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8010790:	e008      	b.n	80107a4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010792:	2301      	movs	r3, #1
 8010794:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8010798:	e004      	b.n	80107a4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 801079a:	bf00      	nop
 801079c:	e002      	b.n	80107a4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 801079e:	bf00      	nop
 80107a0:	e000      	b.n	80107a4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80107a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80107a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80107a8:	2b00      	cmp	r3, #0
 80107aa:	d10b      	bne.n	80107c4 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80107ac:	4bb9      	ldr	r3, [pc, #740]	@ (8010a94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80107ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80107b0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80107b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80107b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80107bc:	4ab5      	ldr	r2, [pc, #724]	@ (8010a94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80107be:	430b      	orrs	r3, r1
 80107c0:	6553      	str	r3, [r2, #84]	@ 0x54
 80107c2:	e003      	b.n	80107cc <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80107c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80107c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80107cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80107d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107d4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80107d8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80107da:	2300      	movs	r3, #0
 80107dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80107de:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80107e2:	460b      	mov	r3, r1
 80107e4:	4313      	orrs	r3, r2
 80107e6:	d009      	beq.n	80107fc <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80107e8:	4baa      	ldr	r3, [pc, #680]	@ (8010a94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80107ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80107ec:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80107f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80107f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80107f6:	4aa7      	ldr	r2, [pc, #668]	@ (8010a94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80107f8:	430b      	orrs	r3, r1
 80107fa:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80107fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010804:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8010808:	653b      	str	r3, [r7, #80]	@ 0x50
 801080a:	2300      	movs	r3, #0
 801080c:	657b      	str	r3, [r7, #84]	@ 0x54
 801080e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8010812:	460b      	mov	r3, r1
 8010814:	4313      	orrs	r3, r2
 8010816:	d00a      	beq.n	801082e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8010818:	4b9e      	ldr	r3, [pc, #632]	@ (8010a94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801081a:	691b      	ldr	r3, [r3, #16]
 801081c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8010820:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010824:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8010828:	4a9a      	ldr	r2, [pc, #616]	@ (8010a94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801082a:	430b      	orrs	r3, r1
 801082c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 801082e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010836:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 801083a:	64bb      	str	r3, [r7, #72]	@ 0x48
 801083c:	2300      	movs	r3, #0
 801083e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010840:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8010844:	460b      	mov	r3, r1
 8010846:	4313      	orrs	r3, r2
 8010848:	d009      	beq.n	801085e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 801084a:	4b92      	ldr	r3, [pc, #584]	@ (8010a94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801084c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801084e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8010852:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010856:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010858:	4a8e      	ldr	r2, [pc, #568]	@ (8010a94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801085a:	430b      	orrs	r3, r1
 801085c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 801085e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010866:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 801086a:	643b      	str	r3, [r7, #64]	@ 0x40
 801086c:	2300      	movs	r3, #0
 801086e:	647b      	str	r3, [r7, #68]	@ 0x44
 8010870:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8010874:	460b      	mov	r3, r1
 8010876:	4313      	orrs	r3, r2
 8010878:	d00e      	beq.n	8010898 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 801087a:	4b86      	ldr	r3, [pc, #536]	@ (8010a94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801087c:	691b      	ldr	r3, [r3, #16]
 801087e:	4a85      	ldr	r2, [pc, #532]	@ (8010a94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010880:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8010884:	6113      	str	r3, [r2, #16]
 8010886:	4b83      	ldr	r3, [pc, #524]	@ (8010a94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010888:	6919      	ldr	r1, [r3, #16]
 801088a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801088e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8010892:	4a80      	ldr	r2, [pc, #512]	@ (8010a94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010894:	430b      	orrs	r3, r1
 8010896:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8010898:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801089c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108a0:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80108a4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80108a6:	2300      	movs	r3, #0
 80108a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80108aa:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80108ae:	460b      	mov	r3, r1
 80108b0:	4313      	orrs	r3, r2
 80108b2:	d009      	beq.n	80108c8 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80108b4:	4b77      	ldr	r3, [pc, #476]	@ (8010a94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80108b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80108b8:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80108bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80108c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80108c2:	4a74      	ldr	r2, [pc, #464]	@ (8010a94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80108c4:	430b      	orrs	r3, r1
 80108c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80108c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80108cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108d0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80108d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80108d6:	2300      	movs	r3, #0
 80108d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80108da:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80108de:	460b      	mov	r3, r1
 80108e0:	4313      	orrs	r3, r2
 80108e2:	d00a      	beq.n	80108fa <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80108e4:	4b6b      	ldr	r3, [pc, #428]	@ (8010a94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80108e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80108e8:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80108ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80108f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80108f4:	4a67      	ldr	r2, [pc, #412]	@ (8010a94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80108f6:	430b      	orrs	r3, r1
 80108f8:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80108fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80108fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010902:	2100      	movs	r1, #0
 8010904:	62b9      	str	r1, [r7, #40]	@ 0x28
 8010906:	f003 0301 	and.w	r3, r3, #1
 801090a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801090c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8010910:	460b      	mov	r3, r1
 8010912:	4313      	orrs	r3, r2
 8010914:	d011      	beq.n	801093a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8010916:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801091a:	3308      	adds	r3, #8
 801091c:	2100      	movs	r1, #0
 801091e:	4618      	mov	r0, r3
 8010920:	f001 fa4a 	bl	8011db8 <RCCEx_PLL2_Config>
 8010924:	4603      	mov	r3, r0
 8010926:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 801092a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801092e:	2b00      	cmp	r3, #0
 8010930:	d003      	beq.n	801093a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010932:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010936:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 801093a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801093e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010942:	2100      	movs	r1, #0
 8010944:	6239      	str	r1, [r7, #32]
 8010946:	f003 0302 	and.w	r3, r3, #2
 801094a:	627b      	str	r3, [r7, #36]	@ 0x24
 801094c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8010950:	460b      	mov	r3, r1
 8010952:	4313      	orrs	r3, r2
 8010954:	d011      	beq.n	801097a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8010956:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801095a:	3308      	adds	r3, #8
 801095c:	2101      	movs	r1, #1
 801095e:	4618      	mov	r0, r3
 8010960:	f001 fa2a 	bl	8011db8 <RCCEx_PLL2_Config>
 8010964:	4603      	mov	r3, r0
 8010966:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 801096a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801096e:	2b00      	cmp	r3, #0
 8010970:	d003      	beq.n	801097a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010972:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010976:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 801097a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801097e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010982:	2100      	movs	r1, #0
 8010984:	61b9      	str	r1, [r7, #24]
 8010986:	f003 0304 	and.w	r3, r3, #4
 801098a:	61fb      	str	r3, [r7, #28]
 801098c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8010990:	460b      	mov	r3, r1
 8010992:	4313      	orrs	r3, r2
 8010994:	d011      	beq.n	80109ba <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8010996:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801099a:	3308      	adds	r3, #8
 801099c:	2102      	movs	r1, #2
 801099e:	4618      	mov	r0, r3
 80109a0:	f001 fa0a 	bl	8011db8 <RCCEx_PLL2_Config>
 80109a4:	4603      	mov	r3, r0
 80109a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80109aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80109ae:	2b00      	cmp	r3, #0
 80109b0:	d003      	beq.n	80109ba <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80109b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80109b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80109ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80109be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109c2:	2100      	movs	r1, #0
 80109c4:	6139      	str	r1, [r7, #16]
 80109c6:	f003 0308 	and.w	r3, r3, #8
 80109ca:	617b      	str	r3, [r7, #20]
 80109cc:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80109d0:	460b      	mov	r3, r1
 80109d2:	4313      	orrs	r3, r2
 80109d4:	d011      	beq.n	80109fa <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80109d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80109da:	3328      	adds	r3, #40	@ 0x28
 80109dc:	2100      	movs	r1, #0
 80109de:	4618      	mov	r0, r3
 80109e0:	f001 fa9c 	bl	8011f1c <RCCEx_PLL3_Config>
 80109e4:	4603      	mov	r3, r0
 80109e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80109ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80109ee:	2b00      	cmp	r3, #0
 80109f0:	d003      	beq.n	80109fa <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80109f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80109f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80109fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80109fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a02:	2100      	movs	r1, #0
 8010a04:	60b9      	str	r1, [r7, #8]
 8010a06:	f003 0310 	and.w	r3, r3, #16
 8010a0a:	60fb      	str	r3, [r7, #12]
 8010a0c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8010a10:	460b      	mov	r3, r1
 8010a12:	4313      	orrs	r3, r2
 8010a14:	d011      	beq.n	8010a3a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8010a16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010a1a:	3328      	adds	r3, #40	@ 0x28
 8010a1c:	2101      	movs	r1, #1
 8010a1e:	4618      	mov	r0, r3
 8010a20:	f001 fa7c 	bl	8011f1c <RCCEx_PLL3_Config>
 8010a24:	4603      	mov	r3, r0
 8010a26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8010a2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010a2e:	2b00      	cmp	r3, #0
 8010a30:	d003      	beq.n	8010a3a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010a32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010a36:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8010a3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a42:	2100      	movs	r1, #0
 8010a44:	6039      	str	r1, [r7, #0]
 8010a46:	f003 0320 	and.w	r3, r3, #32
 8010a4a:	607b      	str	r3, [r7, #4]
 8010a4c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8010a50:	460b      	mov	r3, r1
 8010a52:	4313      	orrs	r3, r2
 8010a54:	d011      	beq.n	8010a7a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8010a56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010a5a:	3328      	adds	r3, #40	@ 0x28
 8010a5c:	2102      	movs	r1, #2
 8010a5e:	4618      	mov	r0, r3
 8010a60:	f001 fa5c 	bl	8011f1c <RCCEx_PLL3_Config>
 8010a64:	4603      	mov	r3, r0
 8010a66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8010a6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010a6e:	2b00      	cmp	r3, #0
 8010a70:	d003      	beq.n	8010a7a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010a72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010a76:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8010a7a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8010a7e:	2b00      	cmp	r3, #0
 8010a80:	d101      	bne.n	8010a86 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8010a82:	2300      	movs	r3, #0
 8010a84:	e000      	b.n	8010a88 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8010a86:	2301      	movs	r3, #1
}
 8010a88:	4618      	mov	r0, r3
 8010a8a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8010a8e:	46bd      	mov	sp, r7
 8010a90:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010a94:	58024400 	.word	0x58024400

08010a98 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8010a98:	b580      	push	{r7, lr}
 8010a9a:	b090      	sub	sp, #64	@ 0x40
 8010a9c:	af00      	add	r7, sp, #0
 8010a9e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8010aa2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010aa6:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8010aaa:	430b      	orrs	r3, r1
 8010aac:	f040 8094 	bne.w	8010bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8010ab0:	4b9e      	ldr	r3, [pc, #632]	@ (8010d2c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010ab2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010ab4:	f003 0307 	and.w	r3, r3, #7
 8010ab8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8010aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010abc:	2b04      	cmp	r3, #4
 8010abe:	f200 8087 	bhi.w	8010bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8010ac2:	a201      	add	r2, pc, #4	@ (adr r2, 8010ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8010ac4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ac8:	08010add 	.word	0x08010add
 8010acc:	08010b05 	.word	0x08010b05
 8010ad0:	08010b2d 	.word	0x08010b2d
 8010ad4:	08010bc9 	.word	0x08010bc9
 8010ad8:	08010b55 	.word	0x08010b55
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010adc:	4b93      	ldr	r3, [pc, #588]	@ (8010d2c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010ade:	681b      	ldr	r3, [r3, #0]
 8010ae0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010ae4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010ae8:	d108      	bne.n	8010afc <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010aea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010aee:	4618      	mov	r0, r3
 8010af0:	f001 f810 	bl	8011b14 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010af4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010af6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010af8:	f000 bd45 	b.w	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010afc:	2300      	movs	r3, #0
 8010afe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010b00:	f000 bd41 	b.w	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010b04:	4b89      	ldr	r3, [pc, #548]	@ (8010d2c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010b06:	681b      	ldr	r3, [r3, #0]
 8010b08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010b0c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010b10:	d108      	bne.n	8010b24 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010b12:	f107 0318 	add.w	r3, r7, #24
 8010b16:	4618      	mov	r0, r3
 8010b18:	f000 fd54 	bl	80115c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010b1c:	69bb      	ldr	r3, [r7, #24]
 8010b1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010b20:	f000 bd31 	b.w	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010b24:	2300      	movs	r3, #0
 8010b26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010b28:	f000 bd2d 	b.w	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010b2c:	4b7f      	ldr	r3, [pc, #508]	@ (8010d2c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010b2e:	681b      	ldr	r3, [r3, #0]
 8010b30:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010b34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010b38:	d108      	bne.n	8010b4c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010b3a:	f107 030c 	add.w	r3, r7, #12
 8010b3e:	4618      	mov	r0, r3
 8010b40:	f000 fe94 	bl	801186c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010b44:	68fb      	ldr	r3, [r7, #12]
 8010b46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010b48:	f000 bd1d 	b.w	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010b4c:	2300      	movs	r3, #0
 8010b4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010b50:	f000 bd19 	b.w	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010b54:	4b75      	ldr	r3, [pc, #468]	@ (8010d2c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010b56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010b58:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010b5c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010b5e:	4b73      	ldr	r3, [pc, #460]	@ (8010d2c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010b60:	681b      	ldr	r3, [r3, #0]
 8010b62:	f003 0304 	and.w	r3, r3, #4
 8010b66:	2b04      	cmp	r3, #4
 8010b68:	d10c      	bne.n	8010b84 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8010b6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010b6c:	2b00      	cmp	r3, #0
 8010b6e:	d109      	bne.n	8010b84 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010b70:	4b6e      	ldr	r3, [pc, #440]	@ (8010d2c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010b72:	681b      	ldr	r3, [r3, #0]
 8010b74:	08db      	lsrs	r3, r3, #3
 8010b76:	f003 0303 	and.w	r3, r3, #3
 8010b7a:	4a6d      	ldr	r2, [pc, #436]	@ (8010d30 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8010b7c:	fa22 f303 	lsr.w	r3, r2, r3
 8010b80:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010b82:	e01f      	b.n	8010bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010b84:	4b69      	ldr	r3, [pc, #420]	@ (8010d2c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010b86:	681b      	ldr	r3, [r3, #0]
 8010b88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010b8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010b90:	d106      	bne.n	8010ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8010b92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010b94:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010b98:	d102      	bne.n	8010ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010b9a:	4b66      	ldr	r3, [pc, #408]	@ (8010d34 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8010b9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010b9e:	e011      	b.n	8010bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010ba0:	4b62      	ldr	r3, [pc, #392]	@ (8010d2c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010ba2:	681b      	ldr	r3, [r3, #0]
 8010ba4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010ba8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010bac:	d106      	bne.n	8010bbc <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8010bae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010bb0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010bb4:	d102      	bne.n	8010bbc <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010bb6:	4b60      	ldr	r3, [pc, #384]	@ (8010d38 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8010bb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010bba:	e003      	b.n	8010bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010bbc:	2300      	movs	r3, #0
 8010bbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010bc0:	f000 bce1 	b.w	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8010bc4:	f000 bcdf 	b.w	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010bc8:	4b5c      	ldr	r3, [pc, #368]	@ (8010d3c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8010bca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010bcc:	f000 bcdb 	b.w	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8010bd0:	2300      	movs	r3, #0
 8010bd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010bd4:	f000 bcd7 	b.w	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8010bd8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010bdc:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8010be0:	430b      	orrs	r3, r1
 8010be2:	f040 80ad 	bne.w	8010d40 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8010be6:	4b51      	ldr	r3, [pc, #324]	@ (8010d2c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010be8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010bea:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8010bee:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8010bf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010bf2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010bf6:	d056      	beq.n	8010ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8010bf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010bfa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010bfe:	f200 8090 	bhi.w	8010d22 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8010c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c04:	2bc0      	cmp	r3, #192	@ 0xc0
 8010c06:	f000 8088 	beq.w	8010d1a <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8010c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c0c:	2bc0      	cmp	r3, #192	@ 0xc0
 8010c0e:	f200 8088 	bhi.w	8010d22 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8010c12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c14:	2b80      	cmp	r3, #128	@ 0x80
 8010c16:	d032      	beq.n	8010c7e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8010c18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c1a:	2b80      	cmp	r3, #128	@ 0x80
 8010c1c:	f200 8081 	bhi.w	8010d22 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8010c20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c22:	2b00      	cmp	r3, #0
 8010c24:	d003      	beq.n	8010c2e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8010c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c28:	2b40      	cmp	r3, #64	@ 0x40
 8010c2a:	d014      	beq.n	8010c56 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8010c2c:	e079      	b.n	8010d22 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010c2e:	4b3f      	ldr	r3, [pc, #252]	@ (8010d2c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010c30:	681b      	ldr	r3, [r3, #0]
 8010c32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010c36:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010c3a:	d108      	bne.n	8010c4e <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010c3c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010c40:	4618      	mov	r0, r3
 8010c42:	f000 ff67 	bl	8011b14 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010c46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010c4a:	f000 bc9c 	b.w	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010c4e:	2300      	movs	r3, #0
 8010c50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010c52:	f000 bc98 	b.w	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010c56:	4b35      	ldr	r3, [pc, #212]	@ (8010d2c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010c58:	681b      	ldr	r3, [r3, #0]
 8010c5a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010c5e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010c62:	d108      	bne.n	8010c76 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010c64:	f107 0318 	add.w	r3, r7, #24
 8010c68:	4618      	mov	r0, r3
 8010c6a:	f000 fcab 	bl	80115c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010c6e:	69bb      	ldr	r3, [r7, #24]
 8010c70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010c72:	f000 bc88 	b.w	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010c76:	2300      	movs	r3, #0
 8010c78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010c7a:	f000 bc84 	b.w	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010c7e:	4b2b      	ldr	r3, [pc, #172]	@ (8010d2c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010c80:	681b      	ldr	r3, [r3, #0]
 8010c82:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010c86:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010c8a:	d108      	bne.n	8010c9e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010c8c:	f107 030c 	add.w	r3, r7, #12
 8010c90:	4618      	mov	r0, r3
 8010c92:	f000 fdeb 	bl	801186c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010c96:	68fb      	ldr	r3, [r7, #12]
 8010c98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010c9a:	f000 bc74 	b.w	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010c9e:	2300      	movs	r3, #0
 8010ca0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ca2:	f000 bc70 	b.w	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010ca6:	4b21      	ldr	r3, [pc, #132]	@ (8010d2c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010ca8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010caa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010cae:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010cb0:	4b1e      	ldr	r3, [pc, #120]	@ (8010d2c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010cb2:	681b      	ldr	r3, [r3, #0]
 8010cb4:	f003 0304 	and.w	r3, r3, #4
 8010cb8:	2b04      	cmp	r3, #4
 8010cba:	d10c      	bne.n	8010cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8010cbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010cbe:	2b00      	cmp	r3, #0
 8010cc0:	d109      	bne.n	8010cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010cc2:	4b1a      	ldr	r3, [pc, #104]	@ (8010d2c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010cc4:	681b      	ldr	r3, [r3, #0]
 8010cc6:	08db      	lsrs	r3, r3, #3
 8010cc8:	f003 0303 	and.w	r3, r3, #3
 8010ccc:	4a18      	ldr	r2, [pc, #96]	@ (8010d30 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8010cce:	fa22 f303 	lsr.w	r3, r2, r3
 8010cd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010cd4:	e01f      	b.n	8010d16 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010cd6:	4b15      	ldr	r3, [pc, #84]	@ (8010d2c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010cd8:	681b      	ldr	r3, [r3, #0]
 8010cda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010cde:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010ce2:	d106      	bne.n	8010cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8010ce4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010ce6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010cea:	d102      	bne.n	8010cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010cec:	4b11      	ldr	r3, [pc, #68]	@ (8010d34 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8010cee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010cf0:	e011      	b.n	8010d16 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010cf2:	4b0e      	ldr	r3, [pc, #56]	@ (8010d2c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010cf4:	681b      	ldr	r3, [r3, #0]
 8010cf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010cfa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010cfe:	d106      	bne.n	8010d0e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8010d00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010d02:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010d06:	d102      	bne.n	8010d0e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010d08:	4b0b      	ldr	r3, [pc, #44]	@ (8010d38 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8010d0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010d0c:	e003      	b.n	8010d16 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010d0e:	2300      	movs	r3, #0
 8010d10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010d12:	f000 bc38 	b.w	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8010d16:	f000 bc36 	b.w	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010d1a:	4b08      	ldr	r3, [pc, #32]	@ (8010d3c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8010d1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d1e:	f000 bc32 	b.w	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8010d22:	2300      	movs	r3, #0
 8010d24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d26:	f000 bc2e 	b.w	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8010d2a:	bf00      	nop
 8010d2c:	58024400 	.word	0x58024400
 8010d30:	03d09000 	.word	0x03d09000
 8010d34:	003d0900 	.word	0x003d0900
 8010d38:	017d7840 	.word	0x017d7840
 8010d3c:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8010d40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010d44:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8010d48:	430b      	orrs	r3, r1
 8010d4a:	f040 809c 	bne.w	8010e86 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8010d4e:	4b9e      	ldr	r3, [pc, #632]	@ (8010fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010d50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010d52:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8010d56:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8010d58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d5a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8010d5e:	d054      	beq.n	8010e0a <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8010d60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d62:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8010d66:	f200 808b 	bhi.w	8010e80 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8010d6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d6c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8010d70:	f000 8083 	beq.w	8010e7a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8010d74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d76:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8010d7a:	f200 8081 	bhi.w	8010e80 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8010d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d80:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010d84:	d02f      	beq.n	8010de6 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8010d86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d88:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010d8c:	d878      	bhi.n	8010e80 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8010d8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d90:	2b00      	cmp	r3, #0
 8010d92:	d004      	beq.n	8010d9e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8010d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d96:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8010d9a:	d012      	beq.n	8010dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8010d9c:	e070      	b.n	8010e80 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010d9e:	4b8a      	ldr	r3, [pc, #552]	@ (8010fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010da0:	681b      	ldr	r3, [r3, #0]
 8010da2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010da6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010daa:	d107      	bne.n	8010dbc <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010dac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010db0:	4618      	mov	r0, r3
 8010db2:	f000 feaf 	bl	8011b14 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010db6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010db8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010dba:	e3e4      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010dbc:	2300      	movs	r3, #0
 8010dbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010dc0:	e3e1      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010dc2:	4b81      	ldr	r3, [pc, #516]	@ (8010fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010dc4:	681b      	ldr	r3, [r3, #0]
 8010dc6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010dca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010dce:	d107      	bne.n	8010de0 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010dd0:	f107 0318 	add.w	r3, r7, #24
 8010dd4:	4618      	mov	r0, r3
 8010dd6:	f000 fbf5 	bl	80115c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010dda:	69bb      	ldr	r3, [r7, #24]
 8010ddc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010dde:	e3d2      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010de0:	2300      	movs	r3, #0
 8010de2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010de4:	e3cf      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010de6:	4b78      	ldr	r3, [pc, #480]	@ (8010fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010de8:	681b      	ldr	r3, [r3, #0]
 8010dea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010dee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010df2:	d107      	bne.n	8010e04 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010df4:	f107 030c 	add.w	r3, r7, #12
 8010df8:	4618      	mov	r0, r3
 8010dfa:	f000 fd37 	bl	801186c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010dfe:	68fb      	ldr	r3, [r7, #12]
 8010e00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010e02:	e3c0      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010e04:	2300      	movs	r3, #0
 8010e06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010e08:	e3bd      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010e0a:	4b6f      	ldr	r3, [pc, #444]	@ (8010fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010e0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010e0e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010e12:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010e14:	4b6c      	ldr	r3, [pc, #432]	@ (8010fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010e16:	681b      	ldr	r3, [r3, #0]
 8010e18:	f003 0304 	and.w	r3, r3, #4
 8010e1c:	2b04      	cmp	r3, #4
 8010e1e:	d10c      	bne.n	8010e3a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8010e20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e22:	2b00      	cmp	r3, #0
 8010e24:	d109      	bne.n	8010e3a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010e26:	4b68      	ldr	r3, [pc, #416]	@ (8010fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010e28:	681b      	ldr	r3, [r3, #0]
 8010e2a:	08db      	lsrs	r3, r3, #3
 8010e2c:	f003 0303 	and.w	r3, r3, #3
 8010e30:	4a66      	ldr	r2, [pc, #408]	@ (8010fcc <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8010e32:	fa22 f303 	lsr.w	r3, r2, r3
 8010e36:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010e38:	e01e      	b.n	8010e78 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010e3a:	4b63      	ldr	r3, [pc, #396]	@ (8010fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010e3c:	681b      	ldr	r3, [r3, #0]
 8010e3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010e42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010e46:	d106      	bne.n	8010e56 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8010e48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e4a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010e4e:	d102      	bne.n	8010e56 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010e50:	4b5f      	ldr	r3, [pc, #380]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8010e52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010e54:	e010      	b.n	8010e78 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010e56:	4b5c      	ldr	r3, [pc, #368]	@ (8010fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010e58:	681b      	ldr	r3, [r3, #0]
 8010e5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010e5e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010e62:	d106      	bne.n	8010e72 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8010e64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e66:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010e6a:	d102      	bne.n	8010e72 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010e6c:	4b59      	ldr	r3, [pc, #356]	@ (8010fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8010e6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010e70:	e002      	b.n	8010e78 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010e72:	2300      	movs	r3, #0
 8010e74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010e76:	e386      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8010e78:	e385      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010e7a:	4b57      	ldr	r3, [pc, #348]	@ (8010fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8010e7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010e7e:	e382      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8010e80:	2300      	movs	r3, #0
 8010e82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010e84:	e37f      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8010e86:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010e8a:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8010e8e:	430b      	orrs	r3, r1
 8010e90:	f040 80a7 	bne.w	8010fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8010e94:	4b4c      	ldr	r3, [pc, #304]	@ (8010fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010e96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010e98:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8010e9c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8010e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ea0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8010ea4:	d055      	beq.n	8010f52 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8010ea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ea8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8010eac:	f200 8096 	bhi.w	8010fdc <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8010eb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010eb2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8010eb6:	f000 8084 	beq.w	8010fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8010eba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ebc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8010ec0:	f200 808c 	bhi.w	8010fdc <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8010ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ec6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010eca:	d030      	beq.n	8010f2e <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8010ecc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ece:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010ed2:	f200 8083 	bhi.w	8010fdc <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8010ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ed8:	2b00      	cmp	r3, #0
 8010eda:	d004      	beq.n	8010ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8010edc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ede:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010ee2:	d012      	beq.n	8010f0a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8010ee4:	e07a      	b.n	8010fdc <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010ee6:	4b38      	ldr	r3, [pc, #224]	@ (8010fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010ee8:	681b      	ldr	r3, [r3, #0]
 8010eea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010eee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010ef2:	d107      	bne.n	8010f04 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010ef4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010ef8:	4618      	mov	r0, r3
 8010efa:	f000 fe0b 	bl	8011b14 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010efe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010f02:	e340      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010f04:	2300      	movs	r3, #0
 8010f06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010f08:	e33d      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010f0a:	4b2f      	ldr	r3, [pc, #188]	@ (8010fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010f0c:	681b      	ldr	r3, [r3, #0]
 8010f0e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010f12:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010f16:	d107      	bne.n	8010f28 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010f18:	f107 0318 	add.w	r3, r7, #24
 8010f1c:	4618      	mov	r0, r3
 8010f1e:	f000 fb51 	bl	80115c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010f22:	69bb      	ldr	r3, [r7, #24]
 8010f24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010f26:	e32e      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010f28:	2300      	movs	r3, #0
 8010f2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010f2c:	e32b      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010f2e:	4b26      	ldr	r3, [pc, #152]	@ (8010fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010f30:	681b      	ldr	r3, [r3, #0]
 8010f32:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010f36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010f3a:	d107      	bne.n	8010f4c <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010f3c:	f107 030c 	add.w	r3, r7, #12
 8010f40:	4618      	mov	r0, r3
 8010f42:	f000 fc93 	bl	801186c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010f46:	68fb      	ldr	r3, [r7, #12]
 8010f48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010f4a:	e31c      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010f4c:	2300      	movs	r3, #0
 8010f4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010f50:	e319      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010f52:	4b1d      	ldr	r3, [pc, #116]	@ (8010fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010f54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010f56:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010f5a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010f5c:	4b1a      	ldr	r3, [pc, #104]	@ (8010fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010f5e:	681b      	ldr	r3, [r3, #0]
 8010f60:	f003 0304 	and.w	r3, r3, #4
 8010f64:	2b04      	cmp	r3, #4
 8010f66:	d10c      	bne.n	8010f82 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8010f68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f6a:	2b00      	cmp	r3, #0
 8010f6c:	d109      	bne.n	8010f82 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010f6e:	4b16      	ldr	r3, [pc, #88]	@ (8010fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010f70:	681b      	ldr	r3, [r3, #0]
 8010f72:	08db      	lsrs	r3, r3, #3
 8010f74:	f003 0303 	and.w	r3, r3, #3
 8010f78:	4a14      	ldr	r2, [pc, #80]	@ (8010fcc <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8010f7a:	fa22 f303 	lsr.w	r3, r2, r3
 8010f7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010f80:	e01e      	b.n	8010fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010f82:	4b11      	ldr	r3, [pc, #68]	@ (8010fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010f84:	681b      	ldr	r3, [r3, #0]
 8010f86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010f8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010f8e:	d106      	bne.n	8010f9e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8010f90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f92:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010f96:	d102      	bne.n	8010f9e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010f98:	4b0d      	ldr	r3, [pc, #52]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8010f9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010f9c:	e010      	b.n	8010fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010f9e:	4b0a      	ldr	r3, [pc, #40]	@ (8010fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010fa0:	681b      	ldr	r3, [r3, #0]
 8010fa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010fa6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010faa:	d106      	bne.n	8010fba <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8010fac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010fae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010fb2:	d102      	bne.n	8010fba <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010fb4:	4b07      	ldr	r3, [pc, #28]	@ (8010fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8010fb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010fb8:	e002      	b.n	8010fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010fba:	2300      	movs	r3, #0
 8010fbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010fbe:	e2e2      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8010fc0:	e2e1      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010fc2:	4b05      	ldr	r3, [pc, #20]	@ (8010fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8010fc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010fc6:	e2de      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8010fc8:	58024400 	.word	0x58024400
 8010fcc:	03d09000 	.word	0x03d09000
 8010fd0:	003d0900 	.word	0x003d0900
 8010fd4:	017d7840 	.word	0x017d7840
 8010fd8:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8010fdc:	2300      	movs	r3, #0
 8010fde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010fe0:	e2d1      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8010fe2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010fe6:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8010fea:	430b      	orrs	r3, r1
 8010fec:	f040 809c 	bne.w	8011128 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8010ff0:	4b93      	ldr	r3, [pc, #588]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010ff2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010ff4:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8010ff8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8010ffa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ffc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8011000:	d054      	beq.n	80110ac <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8011002:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011004:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8011008:	f200 808b 	bhi.w	8011122 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 801100c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801100e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8011012:	f000 8083 	beq.w	801111c <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8011016:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011018:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 801101c:	f200 8081 	bhi.w	8011122 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8011020:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011022:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8011026:	d02f      	beq.n	8011088 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8011028:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801102a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801102e:	d878      	bhi.n	8011122 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8011030:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011032:	2b00      	cmp	r3, #0
 8011034:	d004      	beq.n	8011040 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8011036:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011038:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801103c:	d012      	beq.n	8011064 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 801103e:	e070      	b.n	8011122 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8011040:	4b7f      	ldr	r3, [pc, #508]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8011042:	681b      	ldr	r3, [r3, #0]
 8011044:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8011048:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801104c:	d107      	bne.n	801105e <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801104e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011052:	4618      	mov	r0, r3
 8011054:	f000 fd5e 	bl	8011b14 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8011058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801105a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801105c:	e293      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801105e:	2300      	movs	r3, #0
 8011060:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011062:	e290      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8011064:	4b76      	ldr	r3, [pc, #472]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8011066:	681b      	ldr	r3, [r3, #0]
 8011068:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801106c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8011070:	d107      	bne.n	8011082 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8011072:	f107 0318 	add.w	r3, r7, #24
 8011076:	4618      	mov	r0, r3
 8011078:	f000 faa4 	bl	80115c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 801107c:	69bb      	ldr	r3, [r7, #24]
 801107e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011080:	e281      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8011082:	2300      	movs	r3, #0
 8011084:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011086:	e27e      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8011088:	4b6d      	ldr	r3, [pc, #436]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 801108a:	681b      	ldr	r3, [r3, #0]
 801108c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011090:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8011094:	d107      	bne.n	80110a6 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8011096:	f107 030c 	add.w	r3, r7, #12
 801109a:	4618      	mov	r0, r3
 801109c:	f000 fbe6 	bl	801186c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80110a0:	68fb      	ldr	r3, [r7, #12]
 80110a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80110a4:	e26f      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80110a6:	2300      	movs	r3, #0
 80110a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80110aa:	e26c      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80110ac:	4b64      	ldr	r3, [pc, #400]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80110ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80110b0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80110b4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80110b6:	4b62      	ldr	r3, [pc, #392]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80110b8:	681b      	ldr	r3, [r3, #0]
 80110ba:	f003 0304 	and.w	r3, r3, #4
 80110be:	2b04      	cmp	r3, #4
 80110c0:	d10c      	bne.n	80110dc <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 80110c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80110c4:	2b00      	cmp	r3, #0
 80110c6:	d109      	bne.n	80110dc <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80110c8:	4b5d      	ldr	r3, [pc, #372]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80110ca:	681b      	ldr	r3, [r3, #0]
 80110cc:	08db      	lsrs	r3, r3, #3
 80110ce:	f003 0303 	and.w	r3, r3, #3
 80110d2:	4a5c      	ldr	r2, [pc, #368]	@ (8011244 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80110d4:	fa22 f303 	lsr.w	r3, r2, r3
 80110d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80110da:	e01e      	b.n	801111a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80110dc:	4b58      	ldr	r3, [pc, #352]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80110de:	681b      	ldr	r3, [r3, #0]
 80110e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80110e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80110e8:	d106      	bne.n	80110f8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 80110ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80110ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80110f0:	d102      	bne.n	80110f8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80110f2:	4b55      	ldr	r3, [pc, #340]	@ (8011248 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80110f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80110f6:	e010      	b.n	801111a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80110f8:	4b51      	ldr	r3, [pc, #324]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80110fa:	681b      	ldr	r3, [r3, #0]
 80110fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011100:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8011104:	d106      	bne.n	8011114 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8011106:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011108:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801110c:	d102      	bne.n	8011114 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 801110e:	4b4f      	ldr	r3, [pc, #316]	@ (801124c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8011110:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011112:	e002      	b.n	801111a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8011114:	2300      	movs	r3, #0
 8011116:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8011118:	e235      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 801111a:	e234      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 801111c:	4b4c      	ldr	r3, [pc, #304]	@ (8011250 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 801111e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011120:	e231      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8011122:	2300      	movs	r3, #0
 8011124:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011126:	e22e      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8011128:	e9d7 2300 	ldrd	r2, r3, [r7]
 801112c:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8011130:	430b      	orrs	r3, r1
 8011132:	f040 808f 	bne.w	8011254 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8011136:	4b42      	ldr	r3, [pc, #264]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8011138:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801113a:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 801113e:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8011140:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011142:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8011146:	d06b      	beq.n	8011220 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8011148:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801114a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 801114e:	d874      	bhi.n	801123a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8011150:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011152:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8011156:	d056      	beq.n	8011206 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8011158:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801115a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 801115e:	d86c      	bhi.n	801123a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8011160:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011162:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8011166:	d03b      	beq.n	80111e0 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8011168:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801116a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 801116e:	d864      	bhi.n	801123a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8011170:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011172:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8011176:	d021      	beq.n	80111bc <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8011178:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801117a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801117e:	d85c      	bhi.n	801123a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8011180:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011182:	2b00      	cmp	r3, #0
 8011184:	d004      	beq.n	8011190 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8011186:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011188:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801118c:	d004      	beq.n	8011198 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 801118e:	e054      	b.n	801123a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8011190:	f7fe fa0a 	bl	800f5a8 <HAL_RCC_GetPCLK1Freq>
 8011194:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8011196:	e1f6      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8011198:	4b29      	ldr	r3, [pc, #164]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 801119a:	681b      	ldr	r3, [r3, #0]
 801119c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80111a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80111a4:	d107      	bne.n	80111b6 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80111a6:	f107 0318 	add.w	r3, r7, #24
 80111aa:	4618      	mov	r0, r3
 80111ac:	f000 fa0a 	bl	80115c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80111b0:	69fb      	ldr	r3, [r7, #28]
 80111b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80111b4:	e1e7      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80111b6:	2300      	movs	r3, #0
 80111b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80111ba:	e1e4      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80111bc:	4b20      	ldr	r3, [pc, #128]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80111be:	681b      	ldr	r3, [r3, #0]
 80111c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80111c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80111c8:	d107      	bne.n	80111da <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80111ca:	f107 030c 	add.w	r3, r7, #12
 80111ce:	4618      	mov	r0, r3
 80111d0:	f000 fb4c 	bl	801186c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80111d4:	693b      	ldr	r3, [r7, #16]
 80111d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80111d8:	e1d5      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80111da:	2300      	movs	r3, #0
 80111dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80111de:	e1d2      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80111e0:	4b17      	ldr	r3, [pc, #92]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80111e2:	681b      	ldr	r3, [r3, #0]
 80111e4:	f003 0304 	and.w	r3, r3, #4
 80111e8:	2b04      	cmp	r3, #4
 80111ea:	d109      	bne.n	8011200 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80111ec:	4b14      	ldr	r3, [pc, #80]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80111ee:	681b      	ldr	r3, [r3, #0]
 80111f0:	08db      	lsrs	r3, r3, #3
 80111f2:	f003 0303 	and.w	r3, r3, #3
 80111f6:	4a13      	ldr	r2, [pc, #76]	@ (8011244 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80111f8:	fa22 f303 	lsr.w	r3, r2, r3
 80111fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80111fe:	e1c2      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8011200:	2300      	movs	r3, #0
 8011202:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011204:	e1bf      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8011206:	4b0e      	ldr	r3, [pc, #56]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8011208:	681b      	ldr	r3, [r3, #0]
 801120a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801120e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011212:	d102      	bne.n	801121a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8011214:	4b0c      	ldr	r3, [pc, #48]	@ (8011248 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8011216:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011218:	e1b5      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801121a:	2300      	movs	r3, #0
 801121c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801121e:	e1b2      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8011220:	4b07      	ldr	r3, [pc, #28]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8011222:	681b      	ldr	r3, [r3, #0]
 8011224:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011228:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801122c:	d102      	bne.n	8011234 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 801122e:	4b07      	ldr	r3, [pc, #28]	@ (801124c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8011230:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011232:	e1a8      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8011234:	2300      	movs	r3, #0
 8011236:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011238:	e1a5      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 801123a:	2300      	movs	r3, #0
 801123c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801123e:	e1a2      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8011240:	58024400 	.word	0x58024400
 8011244:	03d09000 	.word	0x03d09000
 8011248:	003d0900 	.word	0x003d0900
 801124c:	017d7840 	.word	0x017d7840
 8011250:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8011254:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011258:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 801125c:	430b      	orrs	r3, r1
 801125e:	d173      	bne.n	8011348 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8011260:	4b9c      	ldr	r3, [pc, #624]	@ (80114d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8011262:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011264:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8011268:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 801126a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801126c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8011270:	d02f      	beq.n	80112d2 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8011272:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011274:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8011278:	d863      	bhi.n	8011342 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 801127a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801127c:	2b00      	cmp	r3, #0
 801127e:	d004      	beq.n	801128a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8011280:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011282:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011286:	d012      	beq.n	80112ae <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8011288:	e05b      	b.n	8011342 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 801128a:	4b92      	ldr	r3, [pc, #584]	@ (80114d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 801128c:	681b      	ldr	r3, [r3, #0]
 801128e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011292:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8011296:	d107      	bne.n	80112a8 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8011298:	f107 0318 	add.w	r3, r7, #24
 801129c:	4618      	mov	r0, r3
 801129e:	f000 f991 	bl	80115c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80112a2:	69bb      	ldr	r3, [r7, #24]
 80112a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80112a6:	e16e      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80112a8:	2300      	movs	r3, #0
 80112aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80112ac:	e16b      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80112ae:	4b89      	ldr	r3, [pc, #548]	@ (80114d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80112b0:	681b      	ldr	r3, [r3, #0]
 80112b2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80112b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80112ba:	d107      	bne.n	80112cc <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80112bc:	f107 030c 	add.w	r3, r7, #12
 80112c0:	4618      	mov	r0, r3
 80112c2:	f000 fad3 	bl	801186c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80112c6:	697b      	ldr	r3, [r7, #20]
 80112c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80112ca:	e15c      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80112cc:	2300      	movs	r3, #0
 80112ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80112d0:	e159      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80112d2:	4b80      	ldr	r3, [pc, #512]	@ (80114d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80112d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80112d6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80112da:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80112dc:	4b7d      	ldr	r3, [pc, #500]	@ (80114d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80112de:	681b      	ldr	r3, [r3, #0]
 80112e0:	f003 0304 	and.w	r3, r3, #4
 80112e4:	2b04      	cmp	r3, #4
 80112e6:	d10c      	bne.n	8011302 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 80112e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80112ea:	2b00      	cmp	r3, #0
 80112ec:	d109      	bne.n	8011302 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80112ee:	4b79      	ldr	r3, [pc, #484]	@ (80114d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80112f0:	681b      	ldr	r3, [r3, #0]
 80112f2:	08db      	lsrs	r3, r3, #3
 80112f4:	f003 0303 	and.w	r3, r3, #3
 80112f8:	4a77      	ldr	r2, [pc, #476]	@ (80114d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 80112fa:	fa22 f303 	lsr.w	r3, r2, r3
 80112fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011300:	e01e      	b.n	8011340 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8011302:	4b74      	ldr	r3, [pc, #464]	@ (80114d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8011304:	681b      	ldr	r3, [r3, #0]
 8011306:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801130a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801130e:	d106      	bne.n	801131e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8011310:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011312:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011316:	d102      	bne.n	801131e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8011318:	4b70      	ldr	r3, [pc, #448]	@ (80114dc <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 801131a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801131c:	e010      	b.n	8011340 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 801131e:	4b6d      	ldr	r3, [pc, #436]	@ (80114d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8011320:	681b      	ldr	r3, [r3, #0]
 8011322:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011326:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801132a:	d106      	bne.n	801133a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 801132c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801132e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8011332:	d102      	bne.n	801133a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8011334:	4b6a      	ldr	r3, [pc, #424]	@ (80114e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8011336:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011338:	e002      	b.n	8011340 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 801133a:	2300      	movs	r3, #0
 801133c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 801133e:	e122      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8011340:	e121      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8011342:	2300      	movs	r3, #0
 8011344:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011346:	e11e      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8011348:	e9d7 2300 	ldrd	r2, r3, [r7]
 801134c:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8011350:	430b      	orrs	r3, r1
 8011352:	d133      	bne.n	80113bc <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8011354:	4b5f      	ldr	r3, [pc, #380]	@ (80114d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8011356:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011358:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801135c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 801135e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011360:	2b00      	cmp	r3, #0
 8011362:	d004      	beq.n	801136e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8011364:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011366:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801136a:	d012      	beq.n	8011392 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 801136c:	e023      	b.n	80113b6 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 801136e:	4b59      	ldr	r3, [pc, #356]	@ (80114d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8011370:	681b      	ldr	r3, [r3, #0]
 8011372:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8011376:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801137a:	d107      	bne.n	801138c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801137c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011380:	4618      	mov	r0, r3
 8011382:	f000 fbc7 	bl	8011b14 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8011386:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011388:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801138a:	e0fc      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801138c:	2300      	movs	r3, #0
 801138e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011390:	e0f9      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8011392:	4b50      	ldr	r3, [pc, #320]	@ (80114d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8011394:	681b      	ldr	r3, [r3, #0]
 8011396:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801139a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801139e:	d107      	bne.n	80113b0 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80113a0:	f107 0318 	add.w	r3, r7, #24
 80113a4:	4618      	mov	r0, r3
 80113a6:	f000 f90d 	bl	80115c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80113aa:	6a3b      	ldr	r3, [r7, #32]
 80113ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80113ae:	e0ea      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80113b0:	2300      	movs	r3, #0
 80113b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80113b4:	e0e7      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80113b6:	2300      	movs	r3, #0
 80113b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80113ba:	e0e4      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80113bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80113c0:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 80113c4:	430b      	orrs	r3, r1
 80113c6:	f040 808d 	bne.w	80114e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 80113ca:	4b42      	ldr	r3, [pc, #264]	@ (80114d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80113cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80113ce:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 80113d2:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80113d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80113da:	d06b      	beq.n	80114b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 80113dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113de:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80113e2:	d874      	bhi.n	80114ce <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80113e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80113ea:	d056      	beq.n	801149a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 80113ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80113f2:	d86c      	bhi.n	80114ce <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80113f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113f6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80113fa:	d03b      	beq.n	8011474 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 80113fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113fe:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8011402:	d864      	bhi.n	80114ce <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8011404:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011406:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801140a:	d021      	beq.n	8011450 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 801140c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801140e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8011412:	d85c      	bhi.n	80114ce <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8011414:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011416:	2b00      	cmp	r3, #0
 8011418:	d004      	beq.n	8011424 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 801141a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801141c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011420:	d004      	beq.n	801142c <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8011422:	e054      	b.n	80114ce <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8011424:	f000 f8b8 	bl	8011598 <HAL_RCCEx_GetD3PCLK1Freq>
 8011428:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801142a:	e0ac      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 801142c:	4b29      	ldr	r3, [pc, #164]	@ (80114d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 801142e:	681b      	ldr	r3, [r3, #0]
 8011430:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011434:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8011438:	d107      	bne.n	801144a <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801143a:	f107 0318 	add.w	r3, r7, #24
 801143e:	4618      	mov	r0, r3
 8011440:	f000 f8c0 	bl	80115c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8011444:	69fb      	ldr	r3, [r7, #28]
 8011446:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011448:	e09d      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801144a:	2300      	movs	r3, #0
 801144c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801144e:	e09a      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8011450:	4b20      	ldr	r3, [pc, #128]	@ (80114d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8011452:	681b      	ldr	r3, [r3, #0]
 8011454:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011458:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801145c:	d107      	bne.n	801146e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801145e:	f107 030c 	add.w	r3, r7, #12
 8011462:	4618      	mov	r0, r3
 8011464:	f000 fa02 	bl	801186c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8011468:	693b      	ldr	r3, [r7, #16]
 801146a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801146c:	e08b      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801146e:	2300      	movs	r3, #0
 8011470:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011472:	e088      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8011474:	4b17      	ldr	r3, [pc, #92]	@ (80114d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8011476:	681b      	ldr	r3, [r3, #0]
 8011478:	f003 0304 	and.w	r3, r3, #4
 801147c:	2b04      	cmp	r3, #4
 801147e:	d109      	bne.n	8011494 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8011480:	4b14      	ldr	r3, [pc, #80]	@ (80114d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8011482:	681b      	ldr	r3, [r3, #0]
 8011484:	08db      	lsrs	r3, r3, #3
 8011486:	f003 0303 	and.w	r3, r3, #3
 801148a:	4a13      	ldr	r2, [pc, #76]	@ (80114d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 801148c:	fa22 f303 	lsr.w	r3, r2, r3
 8011490:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011492:	e078      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8011494:	2300      	movs	r3, #0
 8011496:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011498:	e075      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 801149a:	4b0e      	ldr	r3, [pc, #56]	@ (80114d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 801149c:	681b      	ldr	r3, [r3, #0]
 801149e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80114a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80114a6:	d102      	bne.n	80114ae <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 80114a8:	4b0c      	ldr	r3, [pc, #48]	@ (80114dc <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80114aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80114ac:	e06b      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80114ae:	2300      	movs	r3, #0
 80114b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80114b2:	e068      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80114b4:	4b07      	ldr	r3, [pc, #28]	@ (80114d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80114b6:	681b      	ldr	r3, [r3, #0]
 80114b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80114bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80114c0:	d102      	bne.n	80114c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 80114c2:	4b07      	ldr	r3, [pc, #28]	@ (80114e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 80114c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80114c6:	e05e      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80114c8:	2300      	movs	r3, #0
 80114ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80114cc:	e05b      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 80114ce:	2300      	movs	r3, #0
 80114d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80114d2:	e058      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80114d4:	58024400 	.word	0x58024400
 80114d8:	03d09000 	.word	0x03d09000
 80114dc:	003d0900 	.word	0x003d0900
 80114e0:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80114e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80114e8:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80114ec:	430b      	orrs	r3, r1
 80114ee:	d148      	bne.n	8011582 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80114f0:	4b27      	ldr	r3, [pc, #156]	@ (8011590 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80114f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80114f4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80114f8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80114fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80114fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8011500:	d02a      	beq.n	8011558 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8011502:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011504:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8011508:	d838      	bhi.n	801157c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 801150a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801150c:	2b00      	cmp	r3, #0
 801150e:	d004      	beq.n	801151a <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8011510:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011512:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011516:	d00d      	beq.n	8011534 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8011518:	e030      	b.n	801157c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 801151a:	4b1d      	ldr	r3, [pc, #116]	@ (8011590 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 801151c:	681b      	ldr	r3, [r3, #0]
 801151e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011522:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8011526:	d102      	bne.n	801152e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8011528:	4b1a      	ldr	r3, [pc, #104]	@ (8011594 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 801152a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801152c:	e02b      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801152e:	2300      	movs	r3, #0
 8011530:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011532:	e028      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8011534:	4b16      	ldr	r3, [pc, #88]	@ (8011590 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8011536:	681b      	ldr	r3, [r3, #0]
 8011538:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801153c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8011540:	d107      	bne.n	8011552 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8011542:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011546:	4618      	mov	r0, r3
 8011548:	f000 fae4 	bl	8011b14 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 801154c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801154e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011550:	e019      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8011552:	2300      	movs	r3, #0
 8011554:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011556:	e016      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8011558:	4b0d      	ldr	r3, [pc, #52]	@ (8011590 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 801155a:	681b      	ldr	r3, [r3, #0]
 801155c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011560:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8011564:	d107      	bne.n	8011576 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8011566:	f107 0318 	add.w	r3, r7, #24
 801156a:	4618      	mov	r0, r3
 801156c:	f000 f82a 	bl	80115c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8011570:	69fb      	ldr	r3, [r7, #28]
 8011572:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011574:	e007      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8011576:	2300      	movs	r3, #0
 8011578:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801157a:	e004      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 801157c:	2300      	movs	r3, #0
 801157e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011580:	e001      	b.n	8011586 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8011582:	2300      	movs	r3, #0
 8011584:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8011586:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8011588:	4618      	mov	r0, r3
 801158a:	3740      	adds	r7, #64	@ 0x40
 801158c:	46bd      	mov	sp, r7
 801158e:	bd80      	pop	{r7, pc}
 8011590:	58024400 	.word	0x58024400
 8011594:	017d7840 	.word	0x017d7840

08011598 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8011598:	b580      	push	{r7, lr}
 801159a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 801159c:	f7fd ffd4 	bl	800f548 <HAL_RCC_GetHCLKFreq>
 80115a0:	4602      	mov	r2, r0
 80115a2:	4b06      	ldr	r3, [pc, #24]	@ (80115bc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80115a4:	6a1b      	ldr	r3, [r3, #32]
 80115a6:	091b      	lsrs	r3, r3, #4
 80115a8:	f003 0307 	and.w	r3, r3, #7
 80115ac:	4904      	ldr	r1, [pc, #16]	@ (80115c0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80115ae:	5ccb      	ldrb	r3, [r1, r3]
 80115b0:	f003 031f 	and.w	r3, r3, #31
 80115b4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80115b8:	4618      	mov	r0, r3
 80115ba:	bd80      	pop	{r7, pc}
 80115bc:	58024400 	.word	0x58024400
 80115c0:	0801be5c 	.word	0x0801be5c

080115c4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80115c4:	b480      	push	{r7}
 80115c6:	b089      	sub	sp, #36	@ 0x24
 80115c8:	af00      	add	r7, sp, #0
 80115ca:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80115cc:	4ba1      	ldr	r3, [pc, #644]	@ (8011854 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80115ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80115d0:	f003 0303 	and.w	r3, r3, #3
 80115d4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80115d6:	4b9f      	ldr	r3, [pc, #636]	@ (8011854 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80115d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80115da:	0b1b      	lsrs	r3, r3, #12
 80115dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80115e0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80115e2:	4b9c      	ldr	r3, [pc, #624]	@ (8011854 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80115e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80115e6:	091b      	lsrs	r3, r3, #4
 80115e8:	f003 0301 	and.w	r3, r3, #1
 80115ec:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80115ee:	4b99      	ldr	r3, [pc, #612]	@ (8011854 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80115f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80115f2:	08db      	lsrs	r3, r3, #3
 80115f4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80115f8:	693a      	ldr	r2, [r7, #16]
 80115fa:	fb02 f303 	mul.w	r3, r2, r3
 80115fe:	ee07 3a90 	vmov	s15, r3
 8011602:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011606:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 801160a:	697b      	ldr	r3, [r7, #20]
 801160c:	2b00      	cmp	r3, #0
 801160e:	f000 8111 	beq.w	8011834 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8011612:	69bb      	ldr	r3, [r7, #24]
 8011614:	2b02      	cmp	r3, #2
 8011616:	f000 8083 	beq.w	8011720 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 801161a:	69bb      	ldr	r3, [r7, #24]
 801161c:	2b02      	cmp	r3, #2
 801161e:	f200 80a1 	bhi.w	8011764 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8011622:	69bb      	ldr	r3, [r7, #24]
 8011624:	2b00      	cmp	r3, #0
 8011626:	d003      	beq.n	8011630 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8011628:	69bb      	ldr	r3, [r7, #24]
 801162a:	2b01      	cmp	r3, #1
 801162c:	d056      	beq.n	80116dc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 801162e:	e099      	b.n	8011764 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8011630:	4b88      	ldr	r3, [pc, #544]	@ (8011854 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011632:	681b      	ldr	r3, [r3, #0]
 8011634:	f003 0320 	and.w	r3, r3, #32
 8011638:	2b00      	cmp	r3, #0
 801163a:	d02d      	beq.n	8011698 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801163c:	4b85      	ldr	r3, [pc, #532]	@ (8011854 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801163e:	681b      	ldr	r3, [r3, #0]
 8011640:	08db      	lsrs	r3, r3, #3
 8011642:	f003 0303 	and.w	r3, r3, #3
 8011646:	4a84      	ldr	r2, [pc, #528]	@ (8011858 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8011648:	fa22 f303 	lsr.w	r3, r2, r3
 801164c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 801164e:	68bb      	ldr	r3, [r7, #8]
 8011650:	ee07 3a90 	vmov	s15, r3
 8011654:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011658:	697b      	ldr	r3, [r7, #20]
 801165a:	ee07 3a90 	vmov	s15, r3
 801165e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011662:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011666:	4b7b      	ldr	r3, [pc, #492]	@ (8011854 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011668:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801166a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801166e:	ee07 3a90 	vmov	s15, r3
 8011672:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011676:	ed97 6a03 	vldr	s12, [r7, #12]
 801167a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 801185c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 801167e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011682:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011686:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801168a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801168e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011692:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8011696:	e087      	b.n	80117a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8011698:	697b      	ldr	r3, [r7, #20]
 801169a:	ee07 3a90 	vmov	s15, r3
 801169e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80116a2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8011860 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80116a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80116aa:	4b6a      	ldr	r3, [pc, #424]	@ (8011854 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80116ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80116ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80116b2:	ee07 3a90 	vmov	s15, r3
 80116b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80116ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80116be:	eddf 5a67 	vldr	s11, [pc, #412]	@ 801185c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80116c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80116c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80116ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80116ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80116d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80116d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80116da:	e065      	b.n	80117a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80116dc:	697b      	ldr	r3, [r7, #20]
 80116de:	ee07 3a90 	vmov	s15, r3
 80116e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80116e6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8011864 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80116ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80116ee:	4b59      	ldr	r3, [pc, #356]	@ (8011854 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80116f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80116f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80116f6:	ee07 3a90 	vmov	s15, r3
 80116fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80116fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8011702:	eddf 5a56 	vldr	s11, [pc, #344]	@ 801185c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8011706:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801170a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801170e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011712:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011716:	ee67 7a27 	vmul.f32	s15, s14, s15
 801171a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801171e:	e043      	b.n	80117a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8011720:	697b      	ldr	r3, [r7, #20]
 8011722:	ee07 3a90 	vmov	s15, r3
 8011726:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801172a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8011868 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 801172e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011732:	4b48      	ldr	r3, [pc, #288]	@ (8011854 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011734:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011736:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801173a:	ee07 3a90 	vmov	s15, r3
 801173e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011742:	ed97 6a03 	vldr	s12, [r7, #12]
 8011746:	eddf 5a45 	vldr	s11, [pc, #276]	@ 801185c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 801174a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801174e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011752:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011756:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801175a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801175e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011762:	e021      	b.n	80117a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8011764:	697b      	ldr	r3, [r7, #20]
 8011766:	ee07 3a90 	vmov	s15, r3
 801176a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801176e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8011864 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8011772:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011776:	4b37      	ldr	r3, [pc, #220]	@ (8011854 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011778:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801177a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801177e:	ee07 3a90 	vmov	s15, r3
 8011782:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011786:	ed97 6a03 	vldr	s12, [r7, #12]
 801178a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 801185c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 801178e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011792:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011796:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801179a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801179e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80117a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80117a6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80117a8:	4b2a      	ldr	r3, [pc, #168]	@ (8011854 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80117aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80117ac:	0a5b      	lsrs	r3, r3, #9
 80117ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80117b2:	ee07 3a90 	vmov	s15, r3
 80117b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80117ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80117be:	ee37 7a87 	vadd.f32	s14, s15, s14
 80117c2:	edd7 6a07 	vldr	s13, [r7, #28]
 80117c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80117ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80117ce:	ee17 2a90 	vmov	r2, s15
 80117d2:	687b      	ldr	r3, [r7, #4]
 80117d4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80117d6:	4b1f      	ldr	r3, [pc, #124]	@ (8011854 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80117d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80117da:	0c1b      	lsrs	r3, r3, #16
 80117dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80117e0:	ee07 3a90 	vmov	s15, r3
 80117e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80117e8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80117ec:	ee37 7a87 	vadd.f32	s14, s15, s14
 80117f0:	edd7 6a07 	vldr	s13, [r7, #28]
 80117f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80117f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80117fc:	ee17 2a90 	vmov	r2, s15
 8011800:	687b      	ldr	r3, [r7, #4]
 8011802:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8011804:	4b13      	ldr	r3, [pc, #76]	@ (8011854 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011806:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011808:	0e1b      	lsrs	r3, r3, #24
 801180a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801180e:	ee07 3a90 	vmov	s15, r3
 8011812:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011816:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801181a:	ee37 7a87 	vadd.f32	s14, s15, s14
 801181e:	edd7 6a07 	vldr	s13, [r7, #28]
 8011822:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011826:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801182a:	ee17 2a90 	vmov	r2, s15
 801182e:	687b      	ldr	r3, [r7, #4]
 8011830:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8011832:	e008      	b.n	8011846 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8011834:	687b      	ldr	r3, [r7, #4]
 8011836:	2200      	movs	r2, #0
 8011838:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 801183a:	687b      	ldr	r3, [r7, #4]
 801183c:	2200      	movs	r2, #0
 801183e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8011840:	687b      	ldr	r3, [r7, #4]
 8011842:	2200      	movs	r2, #0
 8011844:	609a      	str	r2, [r3, #8]
}
 8011846:	bf00      	nop
 8011848:	3724      	adds	r7, #36	@ 0x24
 801184a:	46bd      	mov	sp, r7
 801184c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011850:	4770      	bx	lr
 8011852:	bf00      	nop
 8011854:	58024400 	.word	0x58024400
 8011858:	03d09000 	.word	0x03d09000
 801185c:	46000000 	.word	0x46000000
 8011860:	4c742400 	.word	0x4c742400
 8011864:	4a742400 	.word	0x4a742400
 8011868:	4bbebc20 	.word	0x4bbebc20

0801186c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 801186c:	b480      	push	{r7}
 801186e:	b089      	sub	sp, #36	@ 0x24
 8011870:	af00      	add	r7, sp, #0
 8011872:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8011874:	4ba1      	ldr	r3, [pc, #644]	@ (8011afc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011876:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011878:	f003 0303 	and.w	r3, r3, #3
 801187c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 801187e:	4b9f      	ldr	r3, [pc, #636]	@ (8011afc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011882:	0d1b      	lsrs	r3, r3, #20
 8011884:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011888:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 801188a:	4b9c      	ldr	r3, [pc, #624]	@ (8011afc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801188c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801188e:	0a1b      	lsrs	r3, r3, #8
 8011890:	f003 0301 	and.w	r3, r3, #1
 8011894:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8011896:	4b99      	ldr	r3, [pc, #612]	@ (8011afc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011898:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801189a:	08db      	lsrs	r3, r3, #3
 801189c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80118a0:	693a      	ldr	r2, [r7, #16]
 80118a2:	fb02 f303 	mul.w	r3, r2, r3
 80118a6:	ee07 3a90 	vmov	s15, r3
 80118aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80118ae:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80118b2:	697b      	ldr	r3, [r7, #20]
 80118b4:	2b00      	cmp	r3, #0
 80118b6:	f000 8111 	beq.w	8011adc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80118ba:	69bb      	ldr	r3, [r7, #24]
 80118bc:	2b02      	cmp	r3, #2
 80118be:	f000 8083 	beq.w	80119c8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80118c2:	69bb      	ldr	r3, [r7, #24]
 80118c4:	2b02      	cmp	r3, #2
 80118c6:	f200 80a1 	bhi.w	8011a0c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80118ca:	69bb      	ldr	r3, [r7, #24]
 80118cc:	2b00      	cmp	r3, #0
 80118ce:	d003      	beq.n	80118d8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80118d0:	69bb      	ldr	r3, [r7, #24]
 80118d2:	2b01      	cmp	r3, #1
 80118d4:	d056      	beq.n	8011984 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80118d6:	e099      	b.n	8011a0c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80118d8:	4b88      	ldr	r3, [pc, #544]	@ (8011afc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80118da:	681b      	ldr	r3, [r3, #0]
 80118dc:	f003 0320 	and.w	r3, r3, #32
 80118e0:	2b00      	cmp	r3, #0
 80118e2:	d02d      	beq.n	8011940 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80118e4:	4b85      	ldr	r3, [pc, #532]	@ (8011afc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80118e6:	681b      	ldr	r3, [r3, #0]
 80118e8:	08db      	lsrs	r3, r3, #3
 80118ea:	f003 0303 	and.w	r3, r3, #3
 80118ee:	4a84      	ldr	r2, [pc, #528]	@ (8011b00 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80118f0:	fa22 f303 	lsr.w	r3, r2, r3
 80118f4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80118f6:	68bb      	ldr	r3, [r7, #8]
 80118f8:	ee07 3a90 	vmov	s15, r3
 80118fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011900:	697b      	ldr	r3, [r7, #20]
 8011902:	ee07 3a90 	vmov	s15, r3
 8011906:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801190a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801190e:	4b7b      	ldr	r3, [pc, #492]	@ (8011afc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011912:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011916:	ee07 3a90 	vmov	s15, r3
 801191a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801191e:	ed97 6a03 	vldr	s12, [r7, #12]
 8011922:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8011b04 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8011926:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801192a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801192e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011932:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011936:	ee67 7a27 	vmul.f32	s15, s14, s15
 801193a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 801193e:	e087      	b.n	8011a50 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011940:	697b      	ldr	r3, [r7, #20]
 8011942:	ee07 3a90 	vmov	s15, r3
 8011946:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801194a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8011b08 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 801194e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011952:	4b6a      	ldr	r3, [pc, #424]	@ (8011afc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011956:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801195a:	ee07 3a90 	vmov	s15, r3
 801195e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011962:	ed97 6a03 	vldr	s12, [r7, #12]
 8011966:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8011b04 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801196a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801196e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011972:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011976:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801197a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801197e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011982:	e065      	b.n	8011a50 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011984:	697b      	ldr	r3, [r7, #20]
 8011986:	ee07 3a90 	vmov	s15, r3
 801198a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801198e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8011b0c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8011992:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011996:	4b59      	ldr	r3, [pc, #356]	@ (8011afc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801199a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801199e:	ee07 3a90 	vmov	s15, r3
 80119a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80119a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80119aa:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8011b04 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80119ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80119b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80119b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80119ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80119be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80119c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80119c6:	e043      	b.n	8011a50 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80119c8:	697b      	ldr	r3, [r7, #20]
 80119ca:	ee07 3a90 	vmov	s15, r3
 80119ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80119d2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8011b10 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80119d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80119da:	4b48      	ldr	r3, [pc, #288]	@ (8011afc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80119dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80119de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80119e2:	ee07 3a90 	vmov	s15, r3
 80119e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80119ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80119ee:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8011b04 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80119f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80119f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80119fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80119fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011a02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011a06:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011a0a:	e021      	b.n	8011a50 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011a0c:	697b      	ldr	r3, [r7, #20]
 8011a0e:	ee07 3a90 	vmov	s15, r3
 8011a12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011a16:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8011b0c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8011a1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011a1e:	4b37      	ldr	r3, [pc, #220]	@ (8011afc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011a22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011a26:	ee07 3a90 	vmov	s15, r3
 8011a2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011a2e:	ed97 6a03 	vldr	s12, [r7, #12]
 8011a32:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8011b04 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8011a36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011a3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011a3e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011a42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011a46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011a4a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011a4e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8011a50:	4b2a      	ldr	r3, [pc, #168]	@ (8011afc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011a54:	0a5b      	lsrs	r3, r3, #9
 8011a56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011a5a:	ee07 3a90 	vmov	s15, r3
 8011a5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011a62:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011a66:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011a6a:	edd7 6a07 	vldr	s13, [r7, #28]
 8011a6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011a72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011a76:	ee17 2a90 	vmov	r2, s15
 8011a7a:	687b      	ldr	r3, [r7, #4]
 8011a7c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8011a7e:	4b1f      	ldr	r3, [pc, #124]	@ (8011afc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011a82:	0c1b      	lsrs	r3, r3, #16
 8011a84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011a88:	ee07 3a90 	vmov	s15, r3
 8011a8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011a90:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011a94:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011a98:	edd7 6a07 	vldr	s13, [r7, #28]
 8011a9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011aa0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011aa4:	ee17 2a90 	vmov	r2, s15
 8011aa8:	687b      	ldr	r3, [r7, #4]
 8011aaa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8011aac:	4b13      	ldr	r3, [pc, #76]	@ (8011afc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011aae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011ab0:	0e1b      	lsrs	r3, r3, #24
 8011ab2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011ab6:	ee07 3a90 	vmov	s15, r3
 8011aba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011abe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011ac2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011ac6:	edd7 6a07 	vldr	s13, [r7, #28]
 8011aca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011ace:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011ad2:	ee17 2a90 	vmov	r2, s15
 8011ad6:	687b      	ldr	r3, [r7, #4]
 8011ad8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8011ada:	e008      	b.n	8011aee <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8011adc:	687b      	ldr	r3, [r7, #4]
 8011ade:	2200      	movs	r2, #0
 8011ae0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8011ae2:	687b      	ldr	r3, [r7, #4]
 8011ae4:	2200      	movs	r2, #0
 8011ae6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8011ae8:	687b      	ldr	r3, [r7, #4]
 8011aea:	2200      	movs	r2, #0
 8011aec:	609a      	str	r2, [r3, #8]
}
 8011aee:	bf00      	nop
 8011af0:	3724      	adds	r7, #36	@ 0x24
 8011af2:	46bd      	mov	sp, r7
 8011af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011af8:	4770      	bx	lr
 8011afa:	bf00      	nop
 8011afc:	58024400 	.word	0x58024400
 8011b00:	03d09000 	.word	0x03d09000
 8011b04:	46000000 	.word	0x46000000
 8011b08:	4c742400 	.word	0x4c742400
 8011b0c:	4a742400 	.word	0x4a742400
 8011b10:	4bbebc20 	.word	0x4bbebc20

08011b14 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8011b14:	b480      	push	{r7}
 8011b16:	b089      	sub	sp, #36	@ 0x24
 8011b18:	af00      	add	r7, sp, #0
 8011b1a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8011b1c:	4ba0      	ldr	r3, [pc, #640]	@ (8011da0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011b1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011b20:	f003 0303 	and.w	r3, r3, #3
 8011b24:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8011b26:	4b9e      	ldr	r3, [pc, #632]	@ (8011da0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011b28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011b2a:	091b      	lsrs	r3, r3, #4
 8011b2c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011b30:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8011b32:	4b9b      	ldr	r3, [pc, #620]	@ (8011da0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011b34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b36:	f003 0301 	and.w	r3, r3, #1
 8011b3a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8011b3c:	4b98      	ldr	r3, [pc, #608]	@ (8011da0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011b3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011b40:	08db      	lsrs	r3, r3, #3
 8011b42:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8011b46:	693a      	ldr	r2, [r7, #16]
 8011b48:	fb02 f303 	mul.w	r3, r2, r3
 8011b4c:	ee07 3a90 	vmov	s15, r3
 8011b50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011b54:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8011b58:	697b      	ldr	r3, [r7, #20]
 8011b5a:	2b00      	cmp	r3, #0
 8011b5c:	f000 8111 	beq.w	8011d82 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8011b60:	69bb      	ldr	r3, [r7, #24]
 8011b62:	2b02      	cmp	r3, #2
 8011b64:	f000 8083 	beq.w	8011c6e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8011b68:	69bb      	ldr	r3, [r7, #24]
 8011b6a:	2b02      	cmp	r3, #2
 8011b6c:	f200 80a1 	bhi.w	8011cb2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8011b70:	69bb      	ldr	r3, [r7, #24]
 8011b72:	2b00      	cmp	r3, #0
 8011b74:	d003      	beq.n	8011b7e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8011b76:	69bb      	ldr	r3, [r7, #24]
 8011b78:	2b01      	cmp	r3, #1
 8011b7a:	d056      	beq.n	8011c2a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8011b7c:	e099      	b.n	8011cb2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8011b7e:	4b88      	ldr	r3, [pc, #544]	@ (8011da0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011b80:	681b      	ldr	r3, [r3, #0]
 8011b82:	f003 0320 	and.w	r3, r3, #32
 8011b86:	2b00      	cmp	r3, #0
 8011b88:	d02d      	beq.n	8011be6 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8011b8a:	4b85      	ldr	r3, [pc, #532]	@ (8011da0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011b8c:	681b      	ldr	r3, [r3, #0]
 8011b8e:	08db      	lsrs	r3, r3, #3
 8011b90:	f003 0303 	and.w	r3, r3, #3
 8011b94:	4a83      	ldr	r2, [pc, #524]	@ (8011da4 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8011b96:	fa22 f303 	lsr.w	r3, r2, r3
 8011b9a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8011b9c:	68bb      	ldr	r3, [r7, #8]
 8011b9e:	ee07 3a90 	vmov	s15, r3
 8011ba2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011ba6:	697b      	ldr	r3, [r7, #20]
 8011ba8:	ee07 3a90 	vmov	s15, r3
 8011bac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011bb0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011bb4:	4b7a      	ldr	r3, [pc, #488]	@ (8011da0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011bb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011bb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011bbc:	ee07 3a90 	vmov	s15, r3
 8011bc0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011bc4:	ed97 6a03 	vldr	s12, [r7, #12]
 8011bc8:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8011da8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011bcc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011bd0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011bd4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011bd8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011bdc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011be0:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8011be4:	e087      	b.n	8011cf6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8011be6:	697b      	ldr	r3, [r7, #20]
 8011be8:	ee07 3a90 	vmov	s15, r3
 8011bec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011bf0:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8011dac <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8011bf4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011bf8:	4b69      	ldr	r3, [pc, #420]	@ (8011da0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011bfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011bfc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011c00:	ee07 3a90 	vmov	s15, r3
 8011c04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011c08:	ed97 6a03 	vldr	s12, [r7, #12]
 8011c0c:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8011da8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011c10:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011c14:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011c18:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011c1c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011c20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011c24:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011c28:	e065      	b.n	8011cf6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8011c2a:	697b      	ldr	r3, [r7, #20]
 8011c2c:	ee07 3a90 	vmov	s15, r3
 8011c30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011c34:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8011db0 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8011c38:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011c3c:	4b58      	ldr	r3, [pc, #352]	@ (8011da0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011c3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011c40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011c44:	ee07 3a90 	vmov	s15, r3
 8011c48:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011c4c:	ed97 6a03 	vldr	s12, [r7, #12]
 8011c50:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8011da8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011c54:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011c58:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011c5c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011c60:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011c64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011c68:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011c6c:	e043      	b.n	8011cf6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8011c6e:	697b      	ldr	r3, [r7, #20]
 8011c70:	ee07 3a90 	vmov	s15, r3
 8011c74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011c78:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8011db4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8011c7c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011c80:	4b47      	ldr	r3, [pc, #284]	@ (8011da0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011c82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011c84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011c88:	ee07 3a90 	vmov	s15, r3
 8011c8c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011c90:	ed97 6a03 	vldr	s12, [r7, #12]
 8011c94:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8011da8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011c98:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011c9c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011ca0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011ca4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011ca8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011cac:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011cb0:	e021      	b.n	8011cf6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8011cb2:	697b      	ldr	r3, [r7, #20]
 8011cb4:	ee07 3a90 	vmov	s15, r3
 8011cb8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011cbc:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8011dac <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8011cc0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011cc4:	4b36      	ldr	r3, [pc, #216]	@ (8011da0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011cc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011cc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011ccc:	ee07 3a90 	vmov	s15, r3
 8011cd0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011cd4:	ed97 6a03 	vldr	s12, [r7, #12]
 8011cd8:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8011da8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011cdc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011ce0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011ce4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011ce8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011cec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011cf0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011cf4:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8011cf6:	4b2a      	ldr	r3, [pc, #168]	@ (8011da0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011cfa:	0a5b      	lsrs	r3, r3, #9
 8011cfc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011d00:	ee07 3a90 	vmov	s15, r3
 8011d04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011d08:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011d0c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011d10:	edd7 6a07 	vldr	s13, [r7, #28]
 8011d14:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011d18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011d1c:	ee17 2a90 	vmov	r2, s15
 8011d20:	687b      	ldr	r3, [r7, #4]
 8011d22:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8011d24:	4b1e      	ldr	r3, [pc, #120]	@ (8011da0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011d26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011d28:	0c1b      	lsrs	r3, r3, #16
 8011d2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011d2e:	ee07 3a90 	vmov	s15, r3
 8011d32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011d36:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011d3a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011d3e:	edd7 6a07 	vldr	s13, [r7, #28]
 8011d42:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011d46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011d4a:	ee17 2a90 	vmov	r2, s15
 8011d4e:	687b      	ldr	r3, [r7, #4]
 8011d50:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8011d52:	4b13      	ldr	r3, [pc, #76]	@ (8011da0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011d56:	0e1b      	lsrs	r3, r3, #24
 8011d58:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011d5c:	ee07 3a90 	vmov	s15, r3
 8011d60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011d64:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011d68:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011d6c:	edd7 6a07 	vldr	s13, [r7, #28]
 8011d70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011d74:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011d78:	ee17 2a90 	vmov	r2, s15
 8011d7c:	687b      	ldr	r3, [r7, #4]
 8011d7e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8011d80:	e008      	b.n	8011d94 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8011d82:	687b      	ldr	r3, [r7, #4]
 8011d84:	2200      	movs	r2, #0
 8011d86:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8011d88:	687b      	ldr	r3, [r7, #4]
 8011d8a:	2200      	movs	r2, #0
 8011d8c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8011d8e:	687b      	ldr	r3, [r7, #4]
 8011d90:	2200      	movs	r2, #0
 8011d92:	609a      	str	r2, [r3, #8]
}
 8011d94:	bf00      	nop
 8011d96:	3724      	adds	r7, #36	@ 0x24
 8011d98:	46bd      	mov	sp, r7
 8011d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d9e:	4770      	bx	lr
 8011da0:	58024400 	.word	0x58024400
 8011da4:	03d09000 	.word	0x03d09000
 8011da8:	46000000 	.word	0x46000000
 8011dac:	4c742400 	.word	0x4c742400
 8011db0:	4a742400 	.word	0x4a742400
 8011db4:	4bbebc20 	.word	0x4bbebc20

08011db8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8011db8:	b580      	push	{r7, lr}
 8011dba:	b084      	sub	sp, #16
 8011dbc:	af00      	add	r7, sp, #0
 8011dbe:	6078      	str	r0, [r7, #4]
 8011dc0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8011dc2:	2300      	movs	r3, #0
 8011dc4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8011dc6:	4b53      	ldr	r3, [pc, #332]	@ (8011f14 <RCCEx_PLL2_Config+0x15c>)
 8011dc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011dca:	f003 0303 	and.w	r3, r3, #3
 8011dce:	2b03      	cmp	r3, #3
 8011dd0:	d101      	bne.n	8011dd6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8011dd2:	2301      	movs	r3, #1
 8011dd4:	e099      	b.n	8011f0a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8011dd6:	4b4f      	ldr	r3, [pc, #316]	@ (8011f14 <RCCEx_PLL2_Config+0x15c>)
 8011dd8:	681b      	ldr	r3, [r3, #0]
 8011dda:	4a4e      	ldr	r2, [pc, #312]	@ (8011f14 <RCCEx_PLL2_Config+0x15c>)
 8011ddc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8011de0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011de2:	f7f6 fc75 	bl	80086d0 <HAL_GetTick>
 8011de6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8011de8:	e008      	b.n	8011dfc <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8011dea:	f7f6 fc71 	bl	80086d0 <HAL_GetTick>
 8011dee:	4602      	mov	r2, r0
 8011df0:	68bb      	ldr	r3, [r7, #8]
 8011df2:	1ad3      	subs	r3, r2, r3
 8011df4:	2b02      	cmp	r3, #2
 8011df6:	d901      	bls.n	8011dfc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8011df8:	2303      	movs	r3, #3
 8011dfa:	e086      	b.n	8011f0a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8011dfc:	4b45      	ldr	r3, [pc, #276]	@ (8011f14 <RCCEx_PLL2_Config+0x15c>)
 8011dfe:	681b      	ldr	r3, [r3, #0]
 8011e00:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011e04:	2b00      	cmp	r3, #0
 8011e06:	d1f0      	bne.n	8011dea <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8011e08:	4b42      	ldr	r3, [pc, #264]	@ (8011f14 <RCCEx_PLL2_Config+0x15c>)
 8011e0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011e0c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8011e10:	687b      	ldr	r3, [r7, #4]
 8011e12:	681b      	ldr	r3, [r3, #0]
 8011e14:	031b      	lsls	r3, r3, #12
 8011e16:	493f      	ldr	r1, [pc, #252]	@ (8011f14 <RCCEx_PLL2_Config+0x15c>)
 8011e18:	4313      	orrs	r3, r2
 8011e1a:	628b      	str	r3, [r1, #40]	@ 0x28
 8011e1c:	687b      	ldr	r3, [r7, #4]
 8011e1e:	685b      	ldr	r3, [r3, #4]
 8011e20:	3b01      	subs	r3, #1
 8011e22:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8011e26:	687b      	ldr	r3, [r7, #4]
 8011e28:	689b      	ldr	r3, [r3, #8]
 8011e2a:	3b01      	subs	r3, #1
 8011e2c:	025b      	lsls	r3, r3, #9
 8011e2e:	b29b      	uxth	r3, r3
 8011e30:	431a      	orrs	r2, r3
 8011e32:	687b      	ldr	r3, [r7, #4]
 8011e34:	68db      	ldr	r3, [r3, #12]
 8011e36:	3b01      	subs	r3, #1
 8011e38:	041b      	lsls	r3, r3, #16
 8011e3a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8011e3e:	431a      	orrs	r2, r3
 8011e40:	687b      	ldr	r3, [r7, #4]
 8011e42:	691b      	ldr	r3, [r3, #16]
 8011e44:	3b01      	subs	r3, #1
 8011e46:	061b      	lsls	r3, r3, #24
 8011e48:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8011e4c:	4931      	ldr	r1, [pc, #196]	@ (8011f14 <RCCEx_PLL2_Config+0x15c>)
 8011e4e:	4313      	orrs	r3, r2
 8011e50:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8011e52:	4b30      	ldr	r3, [pc, #192]	@ (8011f14 <RCCEx_PLL2_Config+0x15c>)
 8011e54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011e56:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8011e5a:	687b      	ldr	r3, [r7, #4]
 8011e5c:	695b      	ldr	r3, [r3, #20]
 8011e5e:	492d      	ldr	r1, [pc, #180]	@ (8011f14 <RCCEx_PLL2_Config+0x15c>)
 8011e60:	4313      	orrs	r3, r2
 8011e62:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8011e64:	4b2b      	ldr	r3, [pc, #172]	@ (8011f14 <RCCEx_PLL2_Config+0x15c>)
 8011e66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011e68:	f023 0220 	bic.w	r2, r3, #32
 8011e6c:	687b      	ldr	r3, [r7, #4]
 8011e6e:	699b      	ldr	r3, [r3, #24]
 8011e70:	4928      	ldr	r1, [pc, #160]	@ (8011f14 <RCCEx_PLL2_Config+0x15c>)
 8011e72:	4313      	orrs	r3, r2
 8011e74:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8011e76:	4b27      	ldr	r3, [pc, #156]	@ (8011f14 <RCCEx_PLL2_Config+0x15c>)
 8011e78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011e7a:	4a26      	ldr	r2, [pc, #152]	@ (8011f14 <RCCEx_PLL2_Config+0x15c>)
 8011e7c:	f023 0310 	bic.w	r3, r3, #16
 8011e80:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8011e82:	4b24      	ldr	r3, [pc, #144]	@ (8011f14 <RCCEx_PLL2_Config+0x15c>)
 8011e84:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8011e86:	4b24      	ldr	r3, [pc, #144]	@ (8011f18 <RCCEx_PLL2_Config+0x160>)
 8011e88:	4013      	ands	r3, r2
 8011e8a:	687a      	ldr	r2, [r7, #4]
 8011e8c:	69d2      	ldr	r2, [r2, #28]
 8011e8e:	00d2      	lsls	r2, r2, #3
 8011e90:	4920      	ldr	r1, [pc, #128]	@ (8011f14 <RCCEx_PLL2_Config+0x15c>)
 8011e92:	4313      	orrs	r3, r2
 8011e94:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8011e96:	4b1f      	ldr	r3, [pc, #124]	@ (8011f14 <RCCEx_PLL2_Config+0x15c>)
 8011e98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011e9a:	4a1e      	ldr	r2, [pc, #120]	@ (8011f14 <RCCEx_PLL2_Config+0x15c>)
 8011e9c:	f043 0310 	orr.w	r3, r3, #16
 8011ea0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8011ea2:	683b      	ldr	r3, [r7, #0]
 8011ea4:	2b00      	cmp	r3, #0
 8011ea6:	d106      	bne.n	8011eb6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8011ea8:	4b1a      	ldr	r3, [pc, #104]	@ (8011f14 <RCCEx_PLL2_Config+0x15c>)
 8011eaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011eac:	4a19      	ldr	r2, [pc, #100]	@ (8011f14 <RCCEx_PLL2_Config+0x15c>)
 8011eae:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8011eb2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011eb4:	e00f      	b.n	8011ed6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8011eb6:	683b      	ldr	r3, [r7, #0]
 8011eb8:	2b01      	cmp	r3, #1
 8011eba:	d106      	bne.n	8011eca <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8011ebc:	4b15      	ldr	r3, [pc, #84]	@ (8011f14 <RCCEx_PLL2_Config+0x15c>)
 8011ebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011ec0:	4a14      	ldr	r2, [pc, #80]	@ (8011f14 <RCCEx_PLL2_Config+0x15c>)
 8011ec2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011ec6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011ec8:	e005      	b.n	8011ed6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8011eca:	4b12      	ldr	r3, [pc, #72]	@ (8011f14 <RCCEx_PLL2_Config+0x15c>)
 8011ecc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011ece:	4a11      	ldr	r2, [pc, #68]	@ (8011f14 <RCCEx_PLL2_Config+0x15c>)
 8011ed0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8011ed4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8011ed6:	4b0f      	ldr	r3, [pc, #60]	@ (8011f14 <RCCEx_PLL2_Config+0x15c>)
 8011ed8:	681b      	ldr	r3, [r3, #0]
 8011eda:	4a0e      	ldr	r2, [pc, #56]	@ (8011f14 <RCCEx_PLL2_Config+0x15c>)
 8011edc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8011ee0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011ee2:	f7f6 fbf5 	bl	80086d0 <HAL_GetTick>
 8011ee6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8011ee8:	e008      	b.n	8011efc <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8011eea:	f7f6 fbf1 	bl	80086d0 <HAL_GetTick>
 8011eee:	4602      	mov	r2, r0
 8011ef0:	68bb      	ldr	r3, [r7, #8]
 8011ef2:	1ad3      	subs	r3, r2, r3
 8011ef4:	2b02      	cmp	r3, #2
 8011ef6:	d901      	bls.n	8011efc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8011ef8:	2303      	movs	r3, #3
 8011efa:	e006      	b.n	8011f0a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8011efc:	4b05      	ldr	r3, [pc, #20]	@ (8011f14 <RCCEx_PLL2_Config+0x15c>)
 8011efe:	681b      	ldr	r3, [r3, #0]
 8011f00:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011f04:	2b00      	cmp	r3, #0
 8011f06:	d0f0      	beq.n	8011eea <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8011f08:	7bfb      	ldrb	r3, [r7, #15]
}
 8011f0a:	4618      	mov	r0, r3
 8011f0c:	3710      	adds	r7, #16
 8011f0e:	46bd      	mov	sp, r7
 8011f10:	bd80      	pop	{r7, pc}
 8011f12:	bf00      	nop
 8011f14:	58024400 	.word	0x58024400
 8011f18:	ffff0007 	.word	0xffff0007

08011f1c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8011f1c:	b580      	push	{r7, lr}
 8011f1e:	b084      	sub	sp, #16
 8011f20:	af00      	add	r7, sp, #0
 8011f22:	6078      	str	r0, [r7, #4]
 8011f24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8011f26:	2300      	movs	r3, #0
 8011f28:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8011f2a:	4b53      	ldr	r3, [pc, #332]	@ (8012078 <RCCEx_PLL3_Config+0x15c>)
 8011f2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011f2e:	f003 0303 	and.w	r3, r3, #3
 8011f32:	2b03      	cmp	r3, #3
 8011f34:	d101      	bne.n	8011f3a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8011f36:	2301      	movs	r3, #1
 8011f38:	e099      	b.n	801206e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8011f3a:	4b4f      	ldr	r3, [pc, #316]	@ (8012078 <RCCEx_PLL3_Config+0x15c>)
 8011f3c:	681b      	ldr	r3, [r3, #0]
 8011f3e:	4a4e      	ldr	r2, [pc, #312]	@ (8012078 <RCCEx_PLL3_Config+0x15c>)
 8011f40:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8011f44:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011f46:	f7f6 fbc3 	bl	80086d0 <HAL_GetTick>
 8011f4a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8011f4c:	e008      	b.n	8011f60 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8011f4e:	f7f6 fbbf 	bl	80086d0 <HAL_GetTick>
 8011f52:	4602      	mov	r2, r0
 8011f54:	68bb      	ldr	r3, [r7, #8]
 8011f56:	1ad3      	subs	r3, r2, r3
 8011f58:	2b02      	cmp	r3, #2
 8011f5a:	d901      	bls.n	8011f60 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8011f5c:	2303      	movs	r3, #3
 8011f5e:	e086      	b.n	801206e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8011f60:	4b45      	ldr	r3, [pc, #276]	@ (8012078 <RCCEx_PLL3_Config+0x15c>)
 8011f62:	681b      	ldr	r3, [r3, #0]
 8011f64:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011f68:	2b00      	cmp	r3, #0
 8011f6a:	d1f0      	bne.n	8011f4e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8011f6c:	4b42      	ldr	r3, [pc, #264]	@ (8012078 <RCCEx_PLL3_Config+0x15c>)
 8011f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011f70:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8011f74:	687b      	ldr	r3, [r7, #4]
 8011f76:	681b      	ldr	r3, [r3, #0]
 8011f78:	051b      	lsls	r3, r3, #20
 8011f7a:	493f      	ldr	r1, [pc, #252]	@ (8012078 <RCCEx_PLL3_Config+0x15c>)
 8011f7c:	4313      	orrs	r3, r2
 8011f7e:	628b      	str	r3, [r1, #40]	@ 0x28
 8011f80:	687b      	ldr	r3, [r7, #4]
 8011f82:	685b      	ldr	r3, [r3, #4]
 8011f84:	3b01      	subs	r3, #1
 8011f86:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8011f8a:	687b      	ldr	r3, [r7, #4]
 8011f8c:	689b      	ldr	r3, [r3, #8]
 8011f8e:	3b01      	subs	r3, #1
 8011f90:	025b      	lsls	r3, r3, #9
 8011f92:	b29b      	uxth	r3, r3
 8011f94:	431a      	orrs	r2, r3
 8011f96:	687b      	ldr	r3, [r7, #4]
 8011f98:	68db      	ldr	r3, [r3, #12]
 8011f9a:	3b01      	subs	r3, #1
 8011f9c:	041b      	lsls	r3, r3, #16
 8011f9e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8011fa2:	431a      	orrs	r2, r3
 8011fa4:	687b      	ldr	r3, [r7, #4]
 8011fa6:	691b      	ldr	r3, [r3, #16]
 8011fa8:	3b01      	subs	r3, #1
 8011faa:	061b      	lsls	r3, r3, #24
 8011fac:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8011fb0:	4931      	ldr	r1, [pc, #196]	@ (8012078 <RCCEx_PLL3_Config+0x15c>)
 8011fb2:	4313      	orrs	r3, r2
 8011fb4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8011fb6:	4b30      	ldr	r3, [pc, #192]	@ (8012078 <RCCEx_PLL3_Config+0x15c>)
 8011fb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011fba:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8011fbe:	687b      	ldr	r3, [r7, #4]
 8011fc0:	695b      	ldr	r3, [r3, #20]
 8011fc2:	492d      	ldr	r1, [pc, #180]	@ (8012078 <RCCEx_PLL3_Config+0x15c>)
 8011fc4:	4313      	orrs	r3, r2
 8011fc6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8011fc8:	4b2b      	ldr	r3, [pc, #172]	@ (8012078 <RCCEx_PLL3_Config+0x15c>)
 8011fca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011fcc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8011fd0:	687b      	ldr	r3, [r7, #4]
 8011fd2:	699b      	ldr	r3, [r3, #24]
 8011fd4:	4928      	ldr	r1, [pc, #160]	@ (8012078 <RCCEx_PLL3_Config+0x15c>)
 8011fd6:	4313      	orrs	r3, r2
 8011fd8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8011fda:	4b27      	ldr	r3, [pc, #156]	@ (8012078 <RCCEx_PLL3_Config+0x15c>)
 8011fdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011fde:	4a26      	ldr	r2, [pc, #152]	@ (8012078 <RCCEx_PLL3_Config+0x15c>)
 8011fe0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011fe4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8011fe6:	4b24      	ldr	r3, [pc, #144]	@ (8012078 <RCCEx_PLL3_Config+0x15c>)
 8011fe8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011fea:	4b24      	ldr	r3, [pc, #144]	@ (801207c <RCCEx_PLL3_Config+0x160>)
 8011fec:	4013      	ands	r3, r2
 8011fee:	687a      	ldr	r2, [r7, #4]
 8011ff0:	69d2      	ldr	r2, [r2, #28]
 8011ff2:	00d2      	lsls	r2, r2, #3
 8011ff4:	4920      	ldr	r1, [pc, #128]	@ (8012078 <RCCEx_PLL3_Config+0x15c>)
 8011ff6:	4313      	orrs	r3, r2
 8011ff8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8011ffa:	4b1f      	ldr	r3, [pc, #124]	@ (8012078 <RCCEx_PLL3_Config+0x15c>)
 8011ffc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011ffe:	4a1e      	ldr	r2, [pc, #120]	@ (8012078 <RCCEx_PLL3_Config+0x15c>)
 8012000:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8012004:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8012006:	683b      	ldr	r3, [r7, #0]
 8012008:	2b00      	cmp	r3, #0
 801200a:	d106      	bne.n	801201a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 801200c:	4b1a      	ldr	r3, [pc, #104]	@ (8012078 <RCCEx_PLL3_Config+0x15c>)
 801200e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012010:	4a19      	ldr	r2, [pc, #100]	@ (8012078 <RCCEx_PLL3_Config+0x15c>)
 8012012:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8012016:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8012018:	e00f      	b.n	801203a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 801201a:	683b      	ldr	r3, [r7, #0]
 801201c:	2b01      	cmp	r3, #1
 801201e:	d106      	bne.n	801202e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8012020:	4b15      	ldr	r3, [pc, #84]	@ (8012078 <RCCEx_PLL3_Config+0x15c>)
 8012022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012024:	4a14      	ldr	r2, [pc, #80]	@ (8012078 <RCCEx_PLL3_Config+0x15c>)
 8012026:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 801202a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 801202c:	e005      	b.n	801203a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 801202e:	4b12      	ldr	r3, [pc, #72]	@ (8012078 <RCCEx_PLL3_Config+0x15c>)
 8012030:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012032:	4a11      	ldr	r2, [pc, #68]	@ (8012078 <RCCEx_PLL3_Config+0x15c>)
 8012034:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8012038:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 801203a:	4b0f      	ldr	r3, [pc, #60]	@ (8012078 <RCCEx_PLL3_Config+0x15c>)
 801203c:	681b      	ldr	r3, [r3, #0]
 801203e:	4a0e      	ldr	r2, [pc, #56]	@ (8012078 <RCCEx_PLL3_Config+0x15c>)
 8012040:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8012044:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8012046:	f7f6 fb43 	bl	80086d0 <HAL_GetTick>
 801204a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 801204c:	e008      	b.n	8012060 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 801204e:	f7f6 fb3f 	bl	80086d0 <HAL_GetTick>
 8012052:	4602      	mov	r2, r0
 8012054:	68bb      	ldr	r3, [r7, #8]
 8012056:	1ad3      	subs	r3, r2, r3
 8012058:	2b02      	cmp	r3, #2
 801205a:	d901      	bls.n	8012060 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 801205c:	2303      	movs	r3, #3
 801205e:	e006      	b.n	801206e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8012060:	4b05      	ldr	r3, [pc, #20]	@ (8012078 <RCCEx_PLL3_Config+0x15c>)
 8012062:	681b      	ldr	r3, [r3, #0]
 8012064:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8012068:	2b00      	cmp	r3, #0
 801206a:	d0f0      	beq.n	801204e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 801206c:	7bfb      	ldrb	r3, [r7, #15]
}
 801206e:	4618      	mov	r0, r3
 8012070:	3710      	adds	r7, #16
 8012072:	46bd      	mov	sp, r7
 8012074:	bd80      	pop	{r7, pc}
 8012076:	bf00      	nop
 8012078:	58024400 	.word	0x58024400
 801207c:	ffff0007 	.word	0xffff0007

08012080 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8012080:	b580      	push	{r7, lr}
 8012082:	b084      	sub	sp, #16
 8012084:	af00      	add	r7, sp, #0
 8012086:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8012088:	687b      	ldr	r3, [r7, #4]
 801208a:	2b00      	cmp	r3, #0
 801208c:	d101      	bne.n	8012092 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 801208e:	2301      	movs	r3, #1
 8012090:	e10f      	b.n	80122b2 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8012092:	687b      	ldr	r3, [r7, #4]
 8012094:	2200      	movs	r2, #0
 8012096:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8012098:	687b      	ldr	r3, [r7, #4]
 801209a:	681b      	ldr	r3, [r3, #0]
 801209c:	4a87      	ldr	r2, [pc, #540]	@ (80122bc <HAL_SPI_Init+0x23c>)
 801209e:	4293      	cmp	r3, r2
 80120a0:	d00f      	beq.n	80120c2 <HAL_SPI_Init+0x42>
 80120a2:	687b      	ldr	r3, [r7, #4]
 80120a4:	681b      	ldr	r3, [r3, #0]
 80120a6:	4a86      	ldr	r2, [pc, #536]	@ (80122c0 <HAL_SPI_Init+0x240>)
 80120a8:	4293      	cmp	r3, r2
 80120aa:	d00a      	beq.n	80120c2 <HAL_SPI_Init+0x42>
 80120ac:	687b      	ldr	r3, [r7, #4]
 80120ae:	681b      	ldr	r3, [r3, #0]
 80120b0:	4a84      	ldr	r2, [pc, #528]	@ (80122c4 <HAL_SPI_Init+0x244>)
 80120b2:	4293      	cmp	r3, r2
 80120b4:	d005      	beq.n	80120c2 <HAL_SPI_Init+0x42>
 80120b6:	687b      	ldr	r3, [r7, #4]
 80120b8:	68db      	ldr	r3, [r3, #12]
 80120ba:	2b0f      	cmp	r3, #15
 80120bc:	d901      	bls.n	80120c2 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 80120be:	2301      	movs	r3, #1
 80120c0:	e0f7      	b.n	80122b2 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80120c2:	6878      	ldr	r0, [r7, #4]
 80120c4:	f001 f91a 	bl	80132fc <SPI_GetPacketSize>
 80120c8:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80120ca:	687b      	ldr	r3, [r7, #4]
 80120cc:	681b      	ldr	r3, [r3, #0]
 80120ce:	4a7b      	ldr	r2, [pc, #492]	@ (80122bc <HAL_SPI_Init+0x23c>)
 80120d0:	4293      	cmp	r3, r2
 80120d2:	d00c      	beq.n	80120ee <HAL_SPI_Init+0x6e>
 80120d4:	687b      	ldr	r3, [r7, #4]
 80120d6:	681b      	ldr	r3, [r3, #0]
 80120d8:	4a79      	ldr	r2, [pc, #484]	@ (80122c0 <HAL_SPI_Init+0x240>)
 80120da:	4293      	cmp	r3, r2
 80120dc:	d007      	beq.n	80120ee <HAL_SPI_Init+0x6e>
 80120de:	687b      	ldr	r3, [r7, #4]
 80120e0:	681b      	ldr	r3, [r3, #0]
 80120e2:	4a78      	ldr	r2, [pc, #480]	@ (80122c4 <HAL_SPI_Init+0x244>)
 80120e4:	4293      	cmp	r3, r2
 80120e6:	d002      	beq.n	80120ee <HAL_SPI_Init+0x6e>
 80120e8:	68fb      	ldr	r3, [r7, #12]
 80120ea:	2b08      	cmp	r3, #8
 80120ec:	d811      	bhi.n	8012112 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80120ee:	687b      	ldr	r3, [r7, #4]
 80120f0:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80120f2:	4a72      	ldr	r2, [pc, #456]	@ (80122bc <HAL_SPI_Init+0x23c>)
 80120f4:	4293      	cmp	r3, r2
 80120f6:	d009      	beq.n	801210c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80120f8:	687b      	ldr	r3, [r7, #4]
 80120fa:	681b      	ldr	r3, [r3, #0]
 80120fc:	4a70      	ldr	r2, [pc, #448]	@ (80122c0 <HAL_SPI_Init+0x240>)
 80120fe:	4293      	cmp	r3, r2
 8012100:	d004      	beq.n	801210c <HAL_SPI_Init+0x8c>
 8012102:	687b      	ldr	r3, [r7, #4]
 8012104:	681b      	ldr	r3, [r3, #0]
 8012106:	4a6f      	ldr	r2, [pc, #444]	@ (80122c4 <HAL_SPI_Init+0x244>)
 8012108:	4293      	cmp	r3, r2
 801210a:	d104      	bne.n	8012116 <HAL_SPI_Init+0x96>
 801210c:	68fb      	ldr	r3, [r7, #12]
 801210e:	2b10      	cmp	r3, #16
 8012110:	d901      	bls.n	8012116 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8012112:	2301      	movs	r3, #1
 8012114:	e0cd      	b.n	80122b2 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8012116:	687b      	ldr	r3, [r7, #4]
 8012118:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 801211c:	b2db      	uxtb	r3, r3
 801211e:	2b00      	cmp	r3, #0
 8012120:	d106      	bne.n	8012130 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8012122:	687b      	ldr	r3, [r7, #4]
 8012124:	2200      	movs	r2, #0
 8012126:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 801212a:	6878      	ldr	r0, [r7, #4]
 801212c:	f7f5 fbee 	bl	800790c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8012130:	687b      	ldr	r3, [r7, #4]
 8012132:	2202      	movs	r2, #2
 8012134:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8012138:	687b      	ldr	r3, [r7, #4]
 801213a:	681b      	ldr	r3, [r3, #0]
 801213c:	681a      	ldr	r2, [r3, #0]
 801213e:	687b      	ldr	r3, [r7, #4]
 8012140:	681b      	ldr	r3, [r3, #0]
 8012142:	f022 0201 	bic.w	r2, r2, #1
 8012146:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8012148:	687b      	ldr	r3, [r7, #4]
 801214a:	681b      	ldr	r3, [r3, #0]
 801214c:	689b      	ldr	r3, [r3, #8]
 801214e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8012152:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8012154:	687b      	ldr	r3, [r7, #4]
 8012156:	699b      	ldr	r3, [r3, #24]
 8012158:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 801215c:	d119      	bne.n	8012192 <HAL_SPI_Init+0x112>
 801215e:	687b      	ldr	r3, [r7, #4]
 8012160:	685b      	ldr	r3, [r3, #4]
 8012162:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8012166:	d103      	bne.n	8012170 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8012168:	687b      	ldr	r3, [r7, #4]
 801216a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 801216c:	2b00      	cmp	r3, #0
 801216e:	d008      	beq.n	8012182 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8012170:	687b      	ldr	r3, [r7, #4]
 8012172:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8012174:	2b00      	cmp	r3, #0
 8012176:	d10c      	bne.n	8012192 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8012178:	687b      	ldr	r3, [r7, #4]
 801217a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 801217c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8012180:	d107      	bne.n	8012192 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8012182:	687b      	ldr	r3, [r7, #4]
 8012184:	681b      	ldr	r3, [r3, #0]
 8012186:	681a      	ldr	r2, [r3, #0]
 8012188:	687b      	ldr	r3, [r7, #4]
 801218a:	681b      	ldr	r3, [r3, #0]
 801218c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8012190:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8012192:	687b      	ldr	r3, [r7, #4]
 8012194:	685b      	ldr	r3, [r3, #4]
 8012196:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801219a:	2b00      	cmp	r3, #0
 801219c:	d00f      	beq.n	80121be <HAL_SPI_Init+0x13e>
 801219e:	687b      	ldr	r3, [r7, #4]
 80121a0:	68db      	ldr	r3, [r3, #12]
 80121a2:	2b06      	cmp	r3, #6
 80121a4:	d90b      	bls.n	80121be <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80121a6:	687b      	ldr	r3, [r7, #4]
 80121a8:	681b      	ldr	r3, [r3, #0]
 80121aa:	681b      	ldr	r3, [r3, #0]
 80121ac:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80121b0:	687b      	ldr	r3, [r7, #4]
 80121b2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80121b4:	687b      	ldr	r3, [r7, #4]
 80121b6:	681b      	ldr	r3, [r3, #0]
 80121b8:	430a      	orrs	r2, r1
 80121ba:	601a      	str	r2, [r3, #0]
 80121bc:	e007      	b.n	80121ce <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80121be:	687b      	ldr	r3, [r7, #4]
 80121c0:	681b      	ldr	r3, [r3, #0]
 80121c2:	681a      	ldr	r2, [r3, #0]
 80121c4:	687b      	ldr	r3, [r7, #4]
 80121c6:	681b      	ldr	r3, [r3, #0]
 80121c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80121cc:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80121ce:	687b      	ldr	r3, [r7, #4]
 80121d0:	69da      	ldr	r2, [r3, #28]
 80121d2:	687b      	ldr	r3, [r7, #4]
 80121d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80121d6:	431a      	orrs	r2, r3
 80121d8:	68bb      	ldr	r3, [r7, #8]
 80121da:	431a      	orrs	r2, r3
 80121dc:	687b      	ldr	r3, [r7, #4]
 80121de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80121e0:	ea42 0103 	orr.w	r1, r2, r3
 80121e4:	687b      	ldr	r3, [r7, #4]
 80121e6:	68da      	ldr	r2, [r3, #12]
 80121e8:	687b      	ldr	r3, [r7, #4]
 80121ea:	681b      	ldr	r3, [r3, #0]
 80121ec:	430a      	orrs	r2, r1
 80121ee:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80121f0:	687b      	ldr	r3, [r7, #4]
 80121f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80121f4:	687b      	ldr	r3, [r7, #4]
 80121f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80121f8:	431a      	orrs	r2, r3
 80121fa:	687b      	ldr	r3, [r7, #4]
 80121fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80121fe:	431a      	orrs	r2, r3
 8012200:	687b      	ldr	r3, [r7, #4]
 8012202:	699b      	ldr	r3, [r3, #24]
 8012204:	431a      	orrs	r2, r3
 8012206:	687b      	ldr	r3, [r7, #4]
 8012208:	691b      	ldr	r3, [r3, #16]
 801220a:	431a      	orrs	r2, r3
 801220c:	687b      	ldr	r3, [r7, #4]
 801220e:	695b      	ldr	r3, [r3, #20]
 8012210:	431a      	orrs	r2, r3
 8012212:	687b      	ldr	r3, [r7, #4]
 8012214:	6a1b      	ldr	r3, [r3, #32]
 8012216:	431a      	orrs	r2, r3
 8012218:	687b      	ldr	r3, [r7, #4]
 801221a:	685b      	ldr	r3, [r3, #4]
 801221c:	431a      	orrs	r2, r3
 801221e:	687b      	ldr	r3, [r7, #4]
 8012220:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012222:	431a      	orrs	r2, r3
 8012224:	687b      	ldr	r3, [r7, #4]
 8012226:	689b      	ldr	r3, [r3, #8]
 8012228:	431a      	orrs	r2, r3
 801222a:	687b      	ldr	r3, [r7, #4]
 801222c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801222e:	ea42 0103 	orr.w	r1, r2, r3
 8012232:	687b      	ldr	r3, [r7, #4]
 8012234:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8012236:	687b      	ldr	r3, [r7, #4]
 8012238:	681b      	ldr	r3, [r3, #0]
 801223a:	430a      	orrs	r2, r1
 801223c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 801223e:	687b      	ldr	r3, [r7, #4]
 8012240:	685b      	ldr	r3, [r3, #4]
 8012242:	2b00      	cmp	r3, #0
 8012244:	d113      	bne.n	801226e <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8012246:	687b      	ldr	r3, [r7, #4]
 8012248:	681b      	ldr	r3, [r3, #0]
 801224a:	689b      	ldr	r3, [r3, #8]
 801224c:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8012250:	687b      	ldr	r3, [r7, #4]
 8012252:	681b      	ldr	r3, [r3, #0]
 8012254:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8012258:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 801225a:	687b      	ldr	r3, [r7, #4]
 801225c:	681b      	ldr	r3, [r3, #0]
 801225e:	689b      	ldr	r3, [r3, #8]
 8012260:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8012264:	687b      	ldr	r3, [r7, #4]
 8012266:	681b      	ldr	r3, [r3, #0]
 8012268:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 801226c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 801226e:	687b      	ldr	r3, [r7, #4]
 8012270:	681b      	ldr	r3, [r3, #0]
 8012272:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8012274:	687b      	ldr	r3, [r7, #4]
 8012276:	681b      	ldr	r3, [r3, #0]
 8012278:	f022 0201 	bic.w	r2, r2, #1
 801227c:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 801227e:	687b      	ldr	r3, [r7, #4]
 8012280:	685b      	ldr	r3, [r3, #4]
 8012282:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8012286:	2b00      	cmp	r3, #0
 8012288:	d00a      	beq.n	80122a0 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 801228a:	687b      	ldr	r3, [r7, #4]
 801228c:	681b      	ldr	r3, [r3, #0]
 801228e:	68db      	ldr	r3, [r3, #12]
 8012290:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8012294:	687b      	ldr	r3, [r7, #4]
 8012296:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8012298:	687b      	ldr	r3, [r7, #4]
 801229a:	681b      	ldr	r3, [r3, #0]
 801229c:	430a      	orrs	r2, r1
 801229e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80122a0:	687b      	ldr	r3, [r7, #4]
 80122a2:	2200      	movs	r2, #0
 80122a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80122a8:	687b      	ldr	r3, [r7, #4]
 80122aa:	2201      	movs	r2, #1
 80122ac:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 80122b0:	2300      	movs	r3, #0
}
 80122b2:	4618      	mov	r0, r3
 80122b4:	3710      	adds	r7, #16
 80122b6:	46bd      	mov	sp, r7
 80122b8:	bd80      	pop	{r7, pc}
 80122ba:	bf00      	nop
 80122bc:	40013000 	.word	0x40013000
 80122c0:	40003800 	.word	0x40003800
 80122c4:	40003c00 	.word	0x40003c00

080122c8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80122c8:	b580      	push	{r7, lr}
 80122ca:	b08e      	sub	sp, #56	@ 0x38
 80122cc:	af02      	add	r7, sp, #8
 80122ce:	60f8      	str	r0, [r7, #12]
 80122d0:	60b9      	str	r1, [r7, #8]
 80122d2:	607a      	str	r2, [r7, #4]
 80122d4:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80122d6:	68fb      	ldr	r3, [r7, #12]
 80122d8:	681b      	ldr	r3, [r3, #0]
 80122da:	3320      	adds	r3, #32
 80122dc:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80122de:	68fb      	ldr	r3, [r7, #12]
 80122e0:	681b      	ldr	r3, [r3, #0]
 80122e2:	3330      	adds	r3, #48	@ 0x30
 80122e4:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 80122e6:	68fb      	ldr	r3, [r7, #12]
 80122e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80122ea:	095b      	lsrs	r3, r3, #5
 80122ec:	b29b      	uxth	r3, r3
 80122ee:	3301      	adds	r3, #1
 80122f0:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80122f2:	f7f6 f9ed 	bl	80086d0 <HAL_GetTick>
 80122f6:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 80122f8:	887b      	ldrh	r3, [r7, #2]
 80122fa:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 80122fc:	887b      	ldrh	r3, [r7, #2]
 80122fe:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 8012300:	68fb      	ldr	r3, [r7, #12]
 8012302:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8012306:	b2db      	uxtb	r3, r3
 8012308:	2b01      	cmp	r3, #1
 801230a:	d001      	beq.n	8012310 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 801230c:	2302      	movs	r3, #2
 801230e:	e310      	b.n	8012932 <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8012310:	68bb      	ldr	r3, [r7, #8]
 8012312:	2b00      	cmp	r3, #0
 8012314:	d005      	beq.n	8012322 <HAL_SPI_TransmitReceive+0x5a>
 8012316:	687b      	ldr	r3, [r7, #4]
 8012318:	2b00      	cmp	r3, #0
 801231a:	d002      	beq.n	8012322 <HAL_SPI_TransmitReceive+0x5a>
 801231c:	887b      	ldrh	r3, [r7, #2]
 801231e:	2b00      	cmp	r3, #0
 8012320:	d101      	bne.n	8012326 <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 8012322:	2301      	movs	r3, #1
 8012324:	e305      	b.n	8012932 <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8012326:	68fb      	ldr	r3, [r7, #12]
 8012328:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 801232c:	2b01      	cmp	r3, #1
 801232e:	d101      	bne.n	8012334 <HAL_SPI_TransmitReceive+0x6c>
 8012330:	2302      	movs	r3, #2
 8012332:	e2fe      	b.n	8012932 <HAL_SPI_TransmitReceive+0x66a>
 8012334:	68fb      	ldr	r3, [r7, #12]
 8012336:	2201      	movs	r2, #1
 8012338:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 801233c:	68fb      	ldr	r3, [r7, #12]
 801233e:	2205      	movs	r2, #5
 8012340:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8012344:	68fb      	ldr	r3, [r7, #12]
 8012346:	2200      	movs	r2, #0
 8012348:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 801234c:	68fb      	ldr	r3, [r7, #12]
 801234e:	687a      	ldr	r2, [r7, #4]
 8012350:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 8012352:	68fb      	ldr	r3, [r7, #12]
 8012354:	887a      	ldrh	r2, [r7, #2]
 8012356:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 801235a:	68fb      	ldr	r3, [r7, #12]
 801235c:	887a      	ldrh	r2, [r7, #2]
 801235e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8012362:	68fb      	ldr	r3, [r7, #12]
 8012364:	68ba      	ldr	r2, [r7, #8]
 8012366:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 8012368:	68fb      	ldr	r3, [r7, #12]
 801236a:	887a      	ldrh	r2, [r7, #2]
 801236c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 8012370:	68fb      	ldr	r3, [r7, #12]
 8012372:	887a      	ldrh	r2, [r7, #2]
 8012374:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8012378:	68fb      	ldr	r3, [r7, #12]
 801237a:	2200      	movs	r2, #0
 801237c:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 801237e:	68fb      	ldr	r3, [r7, #12]
 8012380:	2200      	movs	r2, #0
 8012382:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 8012384:	68fb      	ldr	r3, [r7, #12]
 8012386:	681b      	ldr	r3, [r3, #0]
 8012388:	68da      	ldr	r2, [r3, #12]
 801238a:	68fb      	ldr	r3, [r7, #12]
 801238c:	681b      	ldr	r3, [r3, #0]
 801238e:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 8012392:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 8012394:	68fb      	ldr	r3, [r7, #12]
 8012396:	681b      	ldr	r3, [r3, #0]
 8012398:	4a70      	ldr	r2, [pc, #448]	@ (801255c <HAL_SPI_TransmitReceive+0x294>)
 801239a:	4293      	cmp	r3, r2
 801239c:	d009      	beq.n	80123b2 <HAL_SPI_TransmitReceive+0xea>
 801239e:	68fb      	ldr	r3, [r7, #12]
 80123a0:	681b      	ldr	r3, [r3, #0]
 80123a2:	4a6f      	ldr	r2, [pc, #444]	@ (8012560 <HAL_SPI_TransmitReceive+0x298>)
 80123a4:	4293      	cmp	r3, r2
 80123a6:	d004      	beq.n	80123b2 <HAL_SPI_TransmitReceive+0xea>
 80123a8:	68fb      	ldr	r3, [r7, #12]
 80123aa:	681b      	ldr	r3, [r3, #0]
 80123ac:	4a6d      	ldr	r2, [pc, #436]	@ (8012564 <HAL_SPI_TransmitReceive+0x29c>)
 80123ae:	4293      	cmp	r3, r2
 80123b0:	d102      	bne.n	80123b8 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 80123b2:	2310      	movs	r3, #16
 80123b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80123b6:	e001      	b.n	80123bc <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 80123b8:	2308      	movs	r3, #8
 80123ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80123bc:	68fb      	ldr	r3, [r7, #12]
 80123be:	681b      	ldr	r3, [r3, #0]
 80123c0:	685a      	ldr	r2, [r3, #4]
 80123c2:	4b69      	ldr	r3, [pc, #420]	@ (8012568 <HAL_SPI_TransmitReceive+0x2a0>)
 80123c4:	4013      	ands	r3, r2
 80123c6:	8879      	ldrh	r1, [r7, #2]
 80123c8:	68fa      	ldr	r2, [r7, #12]
 80123ca:	6812      	ldr	r2, [r2, #0]
 80123cc:	430b      	orrs	r3, r1
 80123ce:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 80123d0:	68fb      	ldr	r3, [r7, #12]
 80123d2:	681b      	ldr	r3, [r3, #0]
 80123d4:	681a      	ldr	r2, [r3, #0]
 80123d6:	68fb      	ldr	r3, [r7, #12]
 80123d8:	681b      	ldr	r3, [r3, #0]
 80123da:	f042 0201 	orr.w	r2, r2, #1
 80123de:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80123e0:	68fb      	ldr	r3, [r7, #12]
 80123e2:	685b      	ldr	r3, [r3, #4]
 80123e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80123e8:	d107      	bne.n	80123fa <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80123ea:	68fb      	ldr	r3, [r7, #12]
 80123ec:	681b      	ldr	r3, [r3, #0]
 80123ee:	681a      	ldr	r2, [r3, #0]
 80123f0:	68fb      	ldr	r3, [r7, #12]
 80123f2:	681b      	ldr	r3, [r3, #0]
 80123f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80123f8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80123fa:	68fb      	ldr	r3, [r7, #12]
 80123fc:	68db      	ldr	r3, [r3, #12]
 80123fe:	2b0f      	cmp	r3, #15
 8012400:	f240 80a2 	bls.w	8012548 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 8012404:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012406:	089b      	lsrs	r3, r3, #2
 8012408:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 801240a:	e094      	b.n	8012536 <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 801240c:	68fb      	ldr	r3, [r7, #12]
 801240e:	681b      	ldr	r3, [r3, #0]
 8012410:	695b      	ldr	r3, [r3, #20]
 8012412:	f003 0302 	and.w	r3, r3, #2
 8012416:	2b02      	cmp	r3, #2
 8012418:	d120      	bne.n	801245c <HAL_SPI_TransmitReceive+0x194>
 801241a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801241c:	2b00      	cmp	r3, #0
 801241e:	d01d      	beq.n	801245c <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8012420:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8012422:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8012424:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012426:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8012428:	429a      	cmp	r2, r3
 801242a:	d217      	bcs.n	801245c <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 801242c:	68fb      	ldr	r3, [r7, #12]
 801242e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8012430:	68fb      	ldr	r3, [r7, #12]
 8012432:	681b      	ldr	r3, [r3, #0]
 8012434:	6812      	ldr	r2, [r2, #0]
 8012436:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8012438:	68fb      	ldr	r3, [r7, #12]
 801243a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801243c:	1d1a      	adds	r2, r3, #4
 801243e:	68fb      	ldr	r3, [r7, #12]
 8012440:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 8012442:	68fb      	ldr	r3, [r7, #12]
 8012444:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8012448:	b29b      	uxth	r3, r3
 801244a:	3b01      	subs	r3, #1
 801244c:	b29a      	uxth	r2, r3
 801244e:	68fb      	ldr	r3, [r7, #12]
 8012450:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8012454:	68fb      	ldr	r3, [r7, #12]
 8012456:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801245a:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 801245c:	68fb      	ldr	r3, [r7, #12]
 801245e:	681b      	ldr	r3, [r3, #0]
 8012460:	695b      	ldr	r3, [r3, #20]
 8012462:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8012464:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8012466:	2b00      	cmp	r3, #0
 8012468:	d065      	beq.n	8012536 <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 801246a:	68fb      	ldr	r3, [r7, #12]
 801246c:	681b      	ldr	r3, [r3, #0]
 801246e:	695b      	ldr	r3, [r3, #20]
 8012470:	f003 0301 	and.w	r3, r3, #1
 8012474:	2b01      	cmp	r3, #1
 8012476:	d118      	bne.n	80124aa <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8012478:	68fb      	ldr	r3, [r7, #12]
 801247a:	681a      	ldr	r2, [r3, #0]
 801247c:	68fb      	ldr	r3, [r7, #12]
 801247e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012480:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8012482:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8012484:	68fb      	ldr	r3, [r7, #12]
 8012486:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012488:	1d1a      	adds	r2, r3, #4
 801248a:	68fb      	ldr	r3, [r7, #12]
 801248c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 801248e:	68fb      	ldr	r3, [r7, #12]
 8012490:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8012494:	b29b      	uxth	r3, r3
 8012496:	3b01      	subs	r3, #1
 8012498:	b29a      	uxth	r2, r3
 801249a:	68fb      	ldr	r3, [r7, #12]
 801249c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80124a0:	68fb      	ldr	r3, [r7, #12]
 80124a2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80124a6:	853b      	strh	r3, [r7, #40]	@ 0x28
 80124a8:	e045      	b.n	8012536 <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80124aa:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80124ac:	8bfb      	ldrh	r3, [r7, #30]
 80124ae:	429a      	cmp	r2, r3
 80124b0:	d21d      	bcs.n	80124ee <HAL_SPI_TransmitReceive+0x226>
 80124b2:	697b      	ldr	r3, [r7, #20]
 80124b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80124b8:	2b00      	cmp	r3, #0
 80124ba:	d018      	beq.n	80124ee <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80124bc:	68fb      	ldr	r3, [r7, #12]
 80124be:	681a      	ldr	r2, [r3, #0]
 80124c0:	68fb      	ldr	r3, [r7, #12]
 80124c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80124c4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80124c6:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80124c8:	68fb      	ldr	r3, [r7, #12]
 80124ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80124cc:	1d1a      	adds	r2, r3, #4
 80124ce:	68fb      	ldr	r3, [r7, #12]
 80124d0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80124d2:	68fb      	ldr	r3, [r7, #12]
 80124d4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80124d8:	b29b      	uxth	r3, r3
 80124da:	3b01      	subs	r3, #1
 80124dc:	b29a      	uxth	r2, r3
 80124de:	68fb      	ldr	r3, [r7, #12]
 80124e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80124e4:	68fb      	ldr	r3, [r7, #12]
 80124e6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80124ea:	853b      	strh	r3, [r7, #40]	@ 0x28
 80124ec:	e023      	b.n	8012536 <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80124ee:	f7f6 f8ef 	bl	80086d0 <HAL_GetTick>
 80124f2:	4602      	mov	r2, r0
 80124f4:	69bb      	ldr	r3, [r7, #24]
 80124f6:	1ad3      	subs	r3, r2, r3
 80124f8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80124fa:	429a      	cmp	r2, r3
 80124fc:	d803      	bhi.n	8012506 <HAL_SPI_TransmitReceive+0x23e>
 80124fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012500:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012504:	d102      	bne.n	801250c <HAL_SPI_TransmitReceive+0x244>
 8012506:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012508:	2b00      	cmp	r3, #0
 801250a:	d114      	bne.n	8012536 <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 801250c:	68f8      	ldr	r0, [r7, #12]
 801250e:	f000 fe27 	bl	8013160 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8012512:	68fb      	ldr	r3, [r7, #12]
 8012514:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012518:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801251c:	68fb      	ldr	r3, [r7, #12]
 801251e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8012522:	68fb      	ldr	r3, [r7, #12]
 8012524:	2201      	movs	r2, #1
 8012526:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 801252a:	68fb      	ldr	r3, [r7, #12]
 801252c:	2200      	movs	r2, #0
 801252e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8012532:	2303      	movs	r3, #3
 8012534:	e1fd      	b.n	8012932 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8012536:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8012538:	2b00      	cmp	r3, #0
 801253a:	f47f af67 	bne.w	801240c <HAL_SPI_TransmitReceive+0x144>
 801253e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8012540:	2b00      	cmp	r3, #0
 8012542:	f47f af63 	bne.w	801240c <HAL_SPI_TransmitReceive+0x144>
 8012546:	e1ce      	b.n	80128e6 <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8012548:	68fb      	ldr	r3, [r7, #12]
 801254a:	68db      	ldr	r3, [r3, #12]
 801254c:	2b07      	cmp	r3, #7
 801254e:	f240 81c2 	bls.w	80128d6 <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 8012552:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012554:	085b      	lsrs	r3, r3, #1
 8012556:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8012558:	e0c9      	b.n	80126ee <HAL_SPI_TransmitReceive+0x426>
 801255a:	bf00      	nop
 801255c:	40013000 	.word	0x40013000
 8012560:	40003800 	.word	0x40003800
 8012564:	40003c00 	.word	0x40003c00
 8012568:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 801256c:	68fb      	ldr	r3, [r7, #12]
 801256e:	681b      	ldr	r3, [r3, #0]
 8012570:	695b      	ldr	r3, [r3, #20]
 8012572:	f003 0302 	and.w	r3, r3, #2
 8012576:	2b02      	cmp	r3, #2
 8012578:	d11f      	bne.n	80125ba <HAL_SPI_TransmitReceive+0x2f2>
 801257a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801257c:	2b00      	cmp	r3, #0
 801257e:	d01c      	beq.n	80125ba <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8012580:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8012582:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8012584:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012586:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8012588:	429a      	cmp	r2, r3
 801258a:	d216      	bcs.n	80125ba <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 801258c:	68fb      	ldr	r3, [r7, #12]
 801258e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8012590:	881a      	ldrh	r2, [r3, #0]
 8012592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012594:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8012596:	68fb      	ldr	r3, [r7, #12]
 8012598:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801259a:	1c9a      	adds	r2, r3, #2
 801259c:	68fb      	ldr	r3, [r7, #12]
 801259e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 80125a0:	68fb      	ldr	r3, [r7, #12]
 80125a2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80125a6:	b29b      	uxth	r3, r3
 80125a8:	3b01      	subs	r3, #1
 80125aa:	b29a      	uxth	r2, r3
 80125ac:	68fb      	ldr	r3, [r7, #12]
 80125ae:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 80125b2:	68fb      	ldr	r3, [r7, #12]
 80125b4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80125b8:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80125ba:	68fb      	ldr	r3, [r7, #12]
 80125bc:	681b      	ldr	r3, [r3, #0]
 80125be:	695b      	ldr	r3, [r3, #20]
 80125c0:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 80125c2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80125c4:	2b00      	cmp	r3, #0
 80125c6:	f000 8092 	beq.w	80126ee <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80125ca:	68fb      	ldr	r3, [r7, #12]
 80125cc:	681b      	ldr	r3, [r3, #0]
 80125ce:	695b      	ldr	r3, [r3, #20]
 80125d0:	f003 0301 	and.w	r3, r3, #1
 80125d4:	2b01      	cmp	r3, #1
 80125d6:	d118      	bne.n	801260a <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80125d8:	68fb      	ldr	r3, [r7, #12]
 80125da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80125dc:	6a3a      	ldr	r2, [r7, #32]
 80125de:	8812      	ldrh	r2, [r2, #0]
 80125e0:	b292      	uxth	r2, r2
 80125e2:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80125e4:	68fb      	ldr	r3, [r7, #12]
 80125e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80125e8:	1c9a      	adds	r2, r3, #2
 80125ea:	68fb      	ldr	r3, [r7, #12]
 80125ec:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80125ee:	68fb      	ldr	r3, [r7, #12]
 80125f0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80125f4:	b29b      	uxth	r3, r3
 80125f6:	3b01      	subs	r3, #1
 80125f8:	b29a      	uxth	r2, r3
 80125fa:	68fb      	ldr	r3, [r7, #12]
 80125fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8012600:	68fb      	ldr	r3, [r7, #12]
 8012602:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8012606:	853b      	strh	r3, [r7, #40]	@ 0x28
 8012608:	e071      	b.n	80126ee <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 801260a:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 801260c:	8bfb      	ldrh	r3, [r7, #30]
 801260e:	429a      	cmp	r2, r3
 8012610:	d228      	bcs.n	8012664 <HAL_SPI_TransmitReceive+0x39c>
 8012612:	697b      	ldr	r3, [r7, #20]
 8012614:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8012618:	2b00      	cmp	r3, #0
 801261a:	d023      	beq.n	8012664 <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 801261c:	68fb      	ldr	r3, [r7, #12]
 801261e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012620:	6a3a      	ldr	r2, [r7, #32]
 8012622:	8812      	ldrh	r2, [r2, #0]
 8012624:	b292      	uxth	r2, r2
 8012626:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8012628:	68fb      	ldr	r3, [r7, #12]
 801262a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801262c:	1c9a      	adds	r2, r3, #2
 801262e:	68fb      	ldr	r3, [r7, #12]
 8012630:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8012632:	68fb      	ldr	r3, [r7, #12]
 8012634:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012636:	6a3a      	ldr	r2, [r7, #32]
 8012638:	8812      	ldrh	r2, [r2, #0]
 801263a:	b292      	uxth	r2, r2
 801263c:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 801263e:	68fb      	ldr	r3, [r7, #12]
 8012640:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012642:	1c9a      	adds	r2, r3, #2
 8012644:	68fb      	ldr	r3, [r7, #12]
 8012646:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8012648:	68fb      	ldr	r3, [r7, #12]
 801264a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801264e:	b29b      	uxth	r3, r3
 8012650:	3b02      	subs	r3, #2
 8012652:	b29a      	uxth	r2, r3
 8012654:	68fb      	ldr	r3, [r7, #12]
 8012656:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 801265a:	68fb      	ldr	r3, [r7, #12]
 801265c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8012660:	853b      	strh	r3, [r7, #40]	@ 0x28
 8012662:	e044      	b.n	80126ee <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8012664:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8012666:	2b01      	cmp	r3, #1
 8012668:	d11d      	bne.n	80126a6 <HAL_SPI_TransmitReceive+0x3de>
 801266a:	697b      	ldr	r3, [r7, #20]
 801266c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8012670:	2b00      	cmp	r3, #0
 8012672:	d018      	beq.n	80126a6 <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8012674:	68fb      	ldr	r3, [r7, #12]
 8012676:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012678:	6a3a      	ldr	r2, [r7, #32]
 801267a:	8812      	ldrh	r2, [r2, #0]
 801267c:	b292      	uxth	r2, r2
 801267e:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8012680:	68fb      	ldr	r3, [r7, #12]
 8012682:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012684:	1c9a      	adds	r2, r3, #2
 8012686:	68fb      	ldr	r3, [r7, #12]
 8012688:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 801268a:	68fb      	ldr	r3, [r7, #12]
 801268c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8012690:	b29b      	uxth	r3, r3
 8012692:	3b01      	subs	r3, #1
 8012694:	b29a      	uxth	r2, r3
 8012696:	68fb      	ldr	r3, [r7, #12]
 8012698:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 801269c:	68fb      	ldr	r3, [r7, #12]
 801269e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80126a2:	853b      	strh	r3, [r7, #40]	@ 0x28
 80126a4:	e023      	b.n	80126ee <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80126a6:	f7f6 f813 	bl	80086d0 <HAL_GetTick>
 80126aa:	4602      	mov	r2, r0
 80126ac:	69bb      	ldr	r3, [r7, #24]
 80126ae:	1ad3      	subs	r3, r2, r3
 80126b0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80126b2:	429a      	cmp	r2, r3
 80126b4:	d803      	bhi.n	80126be <HAL_SPI_TransmitReceive+0x3f6>
 80126b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80126b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80126bc:	d102      	bne.n	80126c4 <HAL_SPI_TransmitReceive+0x3fc>
 80126be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80126c0:	2b00      	cmp	r3, #0
 80126c2:	d114      	bne.n	80126ee <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 80126c4:	68f8      	ldr	r0, [r7, #12]
 80126c6:	f000 fd4b 	bl	8013160 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80126ca:	68fb      	ldr	r3, [r7, #12]
 80126cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80126d0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80126d4:	68fb      	ldr	r3, [r7, #12]
 80126d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 80126da:	68fb      	ldr	r3, [r7, #12]
 80126dc:	2201      	movs	r2, #1
 80126de:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 80126e2:	68fb      	ldr	r3, [r7, #12]
 80126e4:	2200      	movs	r2, #0
 80126e6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 80126ea:	2303      	movs	r3, #3
 80126ec:	e121      	b.n	8012932 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80126ee:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80126f0:	2b00      	cmp	r3, #0
 80126f2:	f47f af3b 	bne.w	801256c <HAL_SPI_TransmitReceive+0x2a4>
 80126f6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80126f8:	2b00      	cmp	r3, #0
 80126fa:	f47f af37 	bne.w	801256c <HAL_SPI_TransmitReceive+0x2a4>
 80126fe:	e0f2      	b.n	80128e6 <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8012700:	68fb      	ldr	r3, [r7, #12]
 8012702:	681b      	ldr	r3, [r3, #0]
 8012704:	695b      	ldr	r3, [r3, #20]
 8012706:	f003 0302 	and.w	r3, r3, #2
 801270a:	2b02      	cmp	r3, #2
 801270c:	d121      	bne.n	8012752 <HAL_SPI_TransmitReceive+0x48a>
 801270e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8012710:	2b00      	cmp	r3, #0
 8012712:	d01e      	beq.n	8012752 <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8012714:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8012716:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8012718:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801271a:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 801271c:	429a      	cmp	r2, r3
 801271e:	d218      	bcs.n	8012752 <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8012720:	68fb      	ldr	r3, [r7, #12]
 8012722:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8012724:	68fb      	ldr	r3, [r7, #12]
 8012726:	681b      	ldr	r3, [r3, #0]
 8012728:	3320      	adds	r3, #32
 801272a:	7812      	ldrb	r2, [r2, #0]
 801272c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 801272e:	68fb      	ldr	r3, [r7, #12]
 8012730:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8012732:	1c5a      	adds	r2, r3, #1
 8012734:	68fb      	ldr	r3, [r7, #12]
 8012736:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8012738:	68fb      	ldr	r3, [r7, #12]
 801273a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801273e:	b29b      	uxth	r3, r3
 8012740:	3b01      	subs	r3, #1
 8012742:	b29a      	uxth	r2, r3
 8012744:	68fb      	ldr	r3, [r7, #12]
 8012746:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 801274a:	68fb      	ldr	r3, [r7, #12]
 801274c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8012750:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8012752:	68fb      	ldr	r3, [r7, #12]
 8012754:	681b      	ldr	r3, [r3, #0]
 8012756:	695b      	ldr	r3, [r3, #20]
 8012758:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 801275a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801275c:	2b00      	cmp	r3, #0
 801275e:	f000 80ba 	beq.w	80128d6 <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8012762:	68fb      	ldr	r3, [r7, #12]
 8012764:	681b      	ldr	r3, [r3, #0]
 8012766:	695b      	ldr	r3, [r3, #20]
 8012768:	f003 0301 	and.w	r3, r3, #1
 801276c:	2b01      	cmp	r3, #1
 801276e:	d11b      	bne.n	80127a8 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8012770:	68fb      	ldr	r3, [r7, #12]
 8012772:	681b      	ldr	r3, [r3, #0]
 8012774:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012778:	68fb      	ldr	r3, [r7, #12]
 801277a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801277c:	7812      	ldrb	r2, [r2, #0]
 801277e:	b2d2      	uxtb	r2, r2
 8012780:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8012782:	68fb      	ldr	r3, [r7, #12]
 8012784:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012786:	1c5a      	adds	r2, r3, #1
 8012788:	68fb      	ldr	r3, [r7, #12]
 801278a:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 801278c:	68fb      	ldr	r3, [r7, #12]
 801278e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8012792:	b29b      	uxth	r3, r3
 8012794:	3b01      	subs	r3, #1
 8012796:	b29a      	uxth	r2, r3
 8012798:	68fb      	ldr	r3, [r7, #12]
 801279a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 801279e:	68fb      	ldr	r3, [r7, #12]
 80127a0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80127a4:	853b      	strh	r3, [r7, #40]	@ 0x28
 80127a6:	e096      	b.n	80128d6 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80127a8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80127aa:	8bfb      	ldrh	r3, [r7, #30]
 80127ac:	429a      	cmp	r2, r3
 80127ae:	d24a      	bcs.n	8012846 <HAL_SPI_TransmitReceive+0x57e>
 80127b0:	697b      	ldr	r3, [r7, #20]
 80127b2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80127b6:	2b00      	cmp	r3, #0
 80127b8:	d045      	beq.n	8012846 <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80127ba:	68fb      	ldr	r3, [r7, #12]
 80127bc:	681b      	ldr	r3, [r3, #0]
 80127be:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80127c2:	68fb      	ldr	r3, [r7, #12]
 80127c4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80127c6:	7812      	ldrb	r2, [r2, #0]
 80127c8:	b2d2      	uxtb	r2, r2
 80127ca:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80127cc:	68fb      	ldr	r3, [r7, #12]
 80127ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80127d0:	1c5a      	adds	r2, r3, #1
 80127d2:	68fb      	ldr	r3, [r7, #12]
 80127d4:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80127d6:	68fb      	ldr	r3, [r7, #12]
 80127d8:	681b      	ldr	r3, [r3, #0]
 80127da:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80127de:	68fb      	ldr	r3, [r7, #12]
 80127e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80127e2:	7812      	ldrb	r2, [r2, #0]
 80127e4:	b2d2      	uxtb	r2, r2
 80127e6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80127e8:	68fb      	ldr	r3, [r7, #12]
 80127ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80127ec:	1c5a      	adds	r2, r3, #1
 80127ee:	68fb      	ldr	r3, [r7, #12]
 80127f0:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80127f2:	68fb      	ldr	r3, [r7, #12]
 80127f4:	681b      	ldr	r3, [r3, #0]
 80127f6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80127fa:	68fb      	ldr	r3, [r7, #12]
 80127fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80127fe:	7812      	ldrb	r2, [r2, #0]
 8012800:	b2d2      	uxtb	r2, r2
 8012802:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8012804:	68fb      	ldr	r3, [r7, #12]
 8012806:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012808:	1c5a      	adds	r2, r3, #1
 801280a:	68fb      	ldr	r3, [r7, #12]
 801280c:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801280e:	68fb      	ldr	r3, [r7, #12]
 8012810:	681b      	ldr	r3, [r3, #0]
 8012812:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012816:	68fb      	ldr	r3, [r7, #12]
 8012818:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801281a:	7812      	ldrb	r2, [r2, #0]
 801281c:	b2d2      	uxtb	r2, r2
 801281e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8012820:	68fb      	ldr	r3, [r7, #12]
 8012822:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012824:	1c5a      	adds	r2, r3, #1
 8012826:	68fb      	ldr	r3, [r7, #12]
 8012828:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 801282a:	68fb      	ldr	r3, [r7, #12]
 801282c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8012830:	b29b      	uxth	r3, r3
 8012832:	3b04      	subs	r3, #4
 8012834:	b29a      	uxth	r2, r3
 8012836:	68fb      	ldr	r3, [r7, #12]
 8012838:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 801283c:	68fb      	ldr	r3, [r7, #12]
 801283e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8012842:	853b      	strh	r3, [r7, #40]	@ 0x28
 8012844:	e047      	b.n	80128d6 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8012846:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8012848:	2b03      	cmp	r3, #3
 801284a:	d820      	bhi.n	801288e <HAL_SPI_TransmitReceive+0x5c6>
 801284c:	697b      	ldr	r3, [r7, #20]
 801284e:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8012852:	2b00      	cmp	r3, #0
 8012854:	d01b      	beq.n	801288e <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8012856:	68fb      	ldr	r3, [r7, #12]
 8012858:	681b      	ldr	r3, [r3, #0]
 801285a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801285e:	68fb      	ldr	r3, [r7, #12]
 8012860:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012862:	7812      	ldrb	r2, [r2, #0]
 8012864:	b2d2      	uxtb	r2, r2
 8012866:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8012868:	68fb      	ldr	r3, [r7, #12]
 801286a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801286c:	1c5a      	adds	r2, r3, #1
 801286e:	68fb      	ldr	r3, [r7, #12]
 8012870:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8012872:	68fb      	ldr	r3, [r7, #12]
 8012874:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8012878:	b29b      	uxth	r3, r3
 801287a:	3b01      	subs	r3, #1
 801287c:	b29a      	uxth	r2, r3
 801287e:	68fb      	ldr	r3, [r7, #12]
 8012880:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8012884:	68fb      	ldr	r3, [r7, #12]
 8012886:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801288a:	853b      	strh	r3, [r7, #40]	@ 0x28
 801288c:	e023      	b.n	80128d6 <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801288e:	f7f5 ff1f 	bl	80086d0 <HAL_GetTick>
 8012892:	4602      	mov	r2, r0
 8012894:	69bb      	ldr	r3, [r7, #24]
 8012896:	1ad3      	subs	r3, r2, r3
 8012898:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801289a:	429a      	cmp	r2, r3
 801289c:	d803      	bhi.n	80128a6 <HAL_SPI_TransmitReceive+0x5de>
 801289e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80128a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80128a4:	d102      	bne.n	80128ac <HAL_SPI_TransmitReceive+0x5e4>
 80128a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80128a8:	2b00      	cmp	r3, #0
 80128aa:	d114      	bne.n	80128d6 <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 80128ac:	68f8      	ldr	r0, [r7, #12]
 80128ae:	f000 fc57 	bl	8013160 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80128b2:	68fb      	ldr	r3, [r7, #12]
 80128b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80128b8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80128bc:	68fb      	ldr	r3, [r7, #12]
 80128be:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 80128c2:	68fb      	ldr	r3, [r7, #12]
 80128c4:	2201      	movs	r2, #1
 80128c6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 80128ca:	68fb      	ldr	r3, [r7, #12]
 80128cc:	2200      	movs	r2, #0
 80128ce:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 80128d2:	2303      	movs	r3, #3
 80128d4:	e02d      	b.n	8012932 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80128d6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80128d8:	2b00      	cmp	r3, #0
 80128da:	f47f af11 	bne.w	8012700 <HAL_SPI_TransmitReceive+0x438>
 80128de:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80128e0:	2b00      	cmp	r3, #0
 80128e2:	f47f af0d 	bne.w	8012700 <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80128e6:	69bb      	ldr	r3, [r7, #24]
 80128e8:	9300      	str	r3, [sp, #0]
 80128ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80128ec:	2200      	movs	r2, #0
 80128ee:	2108      	movs	r1, #8
 80128f0:	68f8      	ldr	r0, [r7, #12]
 80128f2:	f000 fcd5 	bl	80132a0 <SPI_WaitOnFlagUntilTimeout>
 80128f6:	4603      	mov	r3, r0
 80128f8:	2b00      	cmp	r3, #0
 80128fa:	d007      	beq.n	801290c <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80128fc:	68fb      	ldr	r3, [r7, #12]
 80128fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012902:	f043 0220 	orr.w	r2, r3, #32
 8012906:	68fb      	ldr	r3, [r7, #12]
 8012908:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 801290c:	68f8      	ldr	r0, [r7, #12]
 801290e:	f000 fc27 	bl	8013160 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8012912:	68fb      	ldr	r3, [r7, #12]
 8012914:	2201      	movs	r2, #1
 8012916:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 801291a:	68fb      	ldr	r3, [r7, #12]
 801291c:	2200      	movs	r2, #0
 801291e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8012922:	68fb      	ldr	r3, [r7, #12]
 8012924:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012928:	2b00      	cmp	r3, #0
 801292a:	d001      	beq.n	8012930 <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 801292c:	2301      	movs	r3, #1
 801292e:	e000      	b.n	8012932 <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 8012930:	2300      	movs	r3, #0
  }
}
 8012932:	4618      	mov	r0, r3
 8012934:	3730      	adds	r7, #48	@ 0x30
 8012936:	46bd      	mov	sp, r7
 8012938:	bd80      	pop	{r7, pc}
 801293a:	bf00      	nop

0801293c <HAL_SPI_TransmitReceive_DMA>:
  * @note   When the CRC feature is enabled the pRxData Length must be Size + 1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 801293c:	b580      	push	{r7, lr}
 801293e:	b084      	sub	sp, #16
 8012940:	af00      	add	r7, sp, #0
 8012942:	60f8      	str	r0, [r7, #12]
 8012944:	60b9      	str	r1, [r7, #8]
 8012946:	607a      	str	r2, [r7, #4]
 8012948:	807b      	strh	r3, [r7, #2]
  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 801294a:	68fb      	ldr	r3, [r7, #12]
 801294c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8012950:	b2db      	uxtb	r3, r3
 8012952:	2b01      	cmp	r3, #1
 8012954:	d001      	beq.n	801295a <HAL_SPI_TransmitReceive_DMA+0x1e>
  {
    return HAL_BUSY;
 8012956:	2302      	movs	r3, #2
 8012958:	e19c      	b.n	8012c94 <HAL_SPI_TransmitReceive_DMA+0x358>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 801295a:	68bb      	ldr	r3, [r7, #8]
 801295c:	2b00      	cmp	r3, #0
 801295e:	d005      	beq.n	801296c <HAL_SPI_TransmitReceive_DMA+0x30>
 8012960:	687b      	ldr	r3, [r7, #4]
 8012962:	2b00      	cmp	r3, #0
 8012964:	d002      	beq.n	801296c <HAL_SPI_TransmitReceive_DMA+0x30>
 8012966:	887b      	ldrh	r3, [r7, #2]
 8012968:	2b00      	cmp	r3, #0
 801296a:	d101      	bne.n	8012970 <HAL_SPI_TransmitReceive_DMA+0x34>
  {
    return HAL_ERROR;
 801296c:	2301      	movs	r3, #1
 801296e:	e191      	b.n	8012c94 <HAL_SPI_TransmitReceive_DMA+0x358>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8012970:	68fb      	ldr	r3, [r7, #12]
 8012972:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8012976:	2b01      	cmp	r3, #1
 8012978:	d101      	bne.n	801297e <HAL_SPI_TransmitReceive_DMA+0x42>
 801297a:	2302      	movs	r3, #2
 801297c:	e18a      	b.n	8012c94 <HAL_SPI_TransmitReceive_DMA+0x358>
 801297e:	68fb      	ldr	r3, [r7, #12]
 8012980:	2201      	movs	r2, #1
 8012982:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8012986:	68fb      	ldr	r3, [r7, #12]
 8012988:	2205      	movs	r2, #5
 801298a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 801298e:	68fb      	ldr	r3, [r7, #12]
 8012990:	2200      	movs	r2, #0
 8012992:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8012996:	68fb      	ldr	r3, [r7, #12]
 8012998:	68ba      	ldr	r2, [r7, #8]
 801299a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 801299c:	68fb      	ldr	r3, [r7, #12]
 801299e:	887a      	ldrh	r2, [r7, #2]
 80129a0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 80129a4:	68fb      	ldr	r3, [r7, #12]
 80129a6:	887a      	ldrh	r2, [r7, #2]
 80129a8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80129ac:	68fb      	ldr	r3, [r7, #12]
 80129ae:	687a      	ldr	r2, [r7, #4]
 80129b0:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 80129b2:	68fb      	ldr	r3, [r7, #12]
 80129b4:	887a      	ldrh	r2, [r7, #2]
 80129b6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 80129ba:	68fb      	ldr	r3, [r7, #12]
 80129bc:	887a      	ldrh	r2, [r7, #2]
 80129be:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80129c2:	68fb      	ldr	r3, [r7, #12]
 80129c4:	2200      	movs	r2, #0
 80129c6:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 80129c8:	68fb      	ldr	r3, [r7, #12]
 80129ca:	2200      	movs	r2, #0
 80129cc:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 80129ce:	68fb      	ldr	r3, [r7, #12]
 80129d0:	681b      	ldr	r3, [r3, #0]
 80129d2:	68da      	ldr	r2, [r3, #12]
 80129d4:	68fb      	ldr	r3, [r7, #12]
 80129d6:	681b      	ldr	r3, [r3, #0]
 80129d8:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 80129dc:	60da      	str	r2, [r3, #12]

  /* Reset the Tx/Rx DMA bits */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80129de:	68fb      	ldr	r3, [r7, #12]
 80129e0:	681b      	ldr	r3, [r3, #0]
 80129e2:	689a      	ldr	r2, [r3, #8]
 80129e4:	68fb      	ldr	r3, [r7, #12]
 80129e6:	681b      	ldr	r3, [r3, #0]
 80129e8:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80129ec:	609a      	str	r2, [r3, #8]

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && \
 80129ee:	68fb      	ldr	r3, [r7, #12]
 80129f0:	68db      	ldr	r3, [r3, #12]
 80129f2:	2b0f      	cmp	r3, #15
 80129f4:	d90b      	bls.n	8012a0e <HAL_SPI_TransmitReceive_DMA+0xd2>
       ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD) || \
 80129f6:	68fb      	ldr	r3, [r7, #12]
 80129f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80129fa:	699b      	ldr	r3, [r3, #24]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && \
 80129fc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8012a00:	d121      	bne.n	8012a46 <HAL_SPI_TransmitReceive_DMA+0x10a>
        (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))) || \
 8012a02:	68fb      	ldr	r3, [r7, #12]
 8012a04:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012a06:	699b      	ldr	r3, [r3, #24]
       ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD) || \
 8012a08:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8012a0c:	d11b      	bne.n	8012a46 <HAL_SPI_TransmitReceive_DMA+0x10a>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && \
 8012a0e:	68fb      	ldr	r3, [r7, #12]
 8012a10:	68db      	ldr	r3, [r3, #12]
        (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))) || \
 8012a12:	2b07      	cmp	r3, #7
 8012a14:	d91d      	bls.n	8012a52 <HAL_SPI_TransmitReceive_DMA+0x116>
       (((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8012a16:	68fb      	ldr	r3, [r7, #12]
 8012a18:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8012a1a:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && \
 8012a1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8012a20:	d005      	beq.n	8012a2e <HAL_SPI_TransmitReceive_DMA+0xf2>
         (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD)) || \
 8012a22:	68fb      	ldr	r3, [r7, #12]
 8012a24:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8012a26:	699b      	ldr	r3, [r3, #24]
       (((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8012a28:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8012a2c:	d10b      	bne.n	8012a46 <HAL_SPI_TransmitReceive_DMA+0x10a>
        ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8012a2e:	68fb      	ldr	r3, [r7, #12]
 8012a30:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012a32:	699b      	ldr	r3, [r3, #24]
         (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD)) || \
 8012a34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8012a38:	d00b      	beq.n	8012a52 <HAL_SPI_TransmitReceive_DMA+0x116>
         (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD)))))
 8012a3a:	68fb      	ldr	r3, [r7, #12]
 8012a3c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012a3e:	699b      	ldr	r3, [r3, #24]
        ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8012a40:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8012a44:	d005      	beq.n	8012a52 <HAL_SPI_TransmitReceive_DMA+0x116>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 8012a46:	68fb      	ldr	r3, [r7, #12]
 8012a48:	2200      	movs	r2, #0
 8012a4a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return HAL_ERROR;
 8012a4e:	2301      	movs	r3, #1
 8012a50:	e120      	b.n	8012c94 <HAL_SPI_TransmitReceive_DMA+0x358>
  }

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8012a52:	68fb      	ldr	r3, [r7, #12]
 8012a54:	68db      	ldr	r3, [r3, #12]
 8012a56:	2b07      	cmp	r3, #7
 8012a58:	d840      	bhi.n	8012adc <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8012a5a:	68fb      	ldr	r3, [r7, #12]
 8012a5c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012a5e:	699b      	ldr	r3, [r3, #24]
 8012a60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8012a64:	d109      	bne.n	8012a7a <HAL_SPI_TransmitReceive_DMA+0x13e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 8012a66:	68fb      	ldr	r3, [r7, #12]
 8012a68:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8012a6c:	b29b      	uxth	r3, r3
 8012a6e:	3301      	adds	r3, #1
 8012a70:	105b      	asrs	r3, r3, #1
 8012a72:	b29a      	uxth	r2, r3
 8012a74:	68fb      	ldr	r3, [r7, #12]
 8012a76:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8012a7a:	68fb      	ldr	r3, [r7, #12]
 8012a7c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012a7e:	699b      	ldr	r3, [r3, #24]
 8012a80:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8012a84:	d109      	bne.n	8012a9a <HAL_SPI_TransmitReceive_DMA+0x15e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 8012a86:	68fb      	ldr	r3, [r7, #12]
 8012a88:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8012a8c:	b29b      	uxth	r3, r3
 8012a8e:	3303      	adds	r3, #3
 8012a90:	109b      	asrs	r3, r3, #2
 8012a92:	b29a      	uxth	r2, r3
 8012a94:	68fb      	ldr	r3, [r7, #12]
 8012a96:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8012a9a:	68fb      	ldr	r3, [r7, #12]
 8012a9c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8012a9e:	699b      	ldr	r3, [r3, #24]
 8012aa0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8012aa4:	d109      	bne.n	8012aba <HAL_SPI_TransmitReceive_DMA+0x17e>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 8012aa6:	68fb      	ldr	r3, [r7, #12]
 8012aa8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8012aac:	b29b      	uxth	r3, r3
 8012aae:	3301      	adds	r3, #1
 8012ab0:	105b      	asrs	r3, r3, #1
 8012ab2:	b29a      	uxth	r2, r3
 8012ab4:	68fb      	ldr	r3, [r7, #12]
 8012ab6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    }
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8012aba:	68fb      	ldr	r3, [r7, #12]
 8012abc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8012abe:	699b      	ldr	r3, [r3, #24]
 8012ac0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8012ac4:	d12e      	bne.n	8012b24 <HAL_SPI_TransmitReceive_DMA+0x1e8>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 3UL) >> 2UL;
 8012ac6:	68fb      	ldr	r3, [r7, #12]
 8012ac8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8012acc:	b29b      	uxth	r3, r3
 8012ace:	3303      	adds	r3, #3
 8012ad0:	109b      	asrs	r3, r3, #2
 8012ad2:	b29a      	uxth	r2, r3
 8012ad4:	68fb      	ldr	r3, [r7, #12]
 8012ad6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8012ada:	e023      	b.n	8012b24 <HAL_SPI_TransmitReceive_DMA+0x1e8>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 8012adc:	68fb      	ldr	r3, [r7, #12]
 8012ade:	68db      	ldr	r3, [r3, #12]
 8012ae0:	2b0f      	cmp	r3, #15
 8012ae2:	d81f      	bhi.n	8012b24 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8012ae4:	68fb      	ldr	r3, [r7, #12]
 8012ae6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012ae8:	699b      	ldr	r3, [r3, #24]
 8012aea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8012aee:	d109      	bne.n	8012b04 <HAL_SPI_TransmitReceive_DMA+0x1c8>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 8012af0:	68fb      	ldr	r3, [r7, #12]
 8012af2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8012af6:	b29b      	uxth	r3, r3
 8012af8:	3301      	adds	r3, #1
 8012afa:	105b      	asrs	r3, r3, #1
 8012afc:	b29a      	uxth	r2, r3
 8012afe:	68fb      	ldr	r3, [r7, #12]
 8012b00:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8012b04:	68fb      	ldr	r3, [r7, #12]
 8012b06:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8012b08:	699b      	ldr	r3, [r3, #24]
 8012b0a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8012b0e:	d109      	bne.n	8012b24 <HAL_SPI_TransmitReceive_DMA+0x1e8>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 8012b10:	68fb      	ldr	r3, [r7, #12]
 8012b12:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8012b16:	b29b      	uxth	r3, r3
 8012b18:	3301      	adds	r3, #1
 8012b1a:	105b      	asrs	r3, r3, #1
 8012b1c:	b29a      	uxth	r2, r3
 8012b1e:	68fb      	ldr	r3, [r7, #12]
 8012b20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  {
    /* Adjustment done */
  }

  /* Set the SPI Tx/Rx DMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8012b24:	68fb      	ldr	r3, [r7, #12]
 8012b26:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8012b28:	4a5c      	ldr	r2, [pc, #368]	@ (8012c9c <HAL_SPI_TransmitReceive_DMA+0x360>)
 8012b2a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8012b2c:	68fb      	ldr	r3, [r7, #12]
 8012b2e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8012b30:	4a5b      	ldr	r2, [pc, #364]	@ (8012ca0 <HAL_SPI_TransmitReceive_DMA+0x364>)
 8012b32:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8012b34:	68fb      	ldr	r3, [r7, #12]
 8012b36:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8012b38:	4a5a      	ldr	r2, [pc, #360]	@ (8012ca4 <HAL_SPI_TransmitReceive_DMA+0x368>)
 8012b3a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8012b3c:	68fb      	ldr	r3, [r7, #12]
 8012b3e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8012b40:	2200      	movs	r2, #0
 8012b42:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr,
 8012b44:	68fb      	ldr	r3, [r7, #12]
 8012b46:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8012b48:	68fb      	ldr	r3, [r7, #12]
 8012b4a:	681b      	ldr	r3, [r3, #0]
 8012b4c:	3330      	adds	r3, #48	@ 0x30
 8012b4e:	4619      	mov	r1, r3
 8012b50:	68fb      	ldr	r3, [r7, #12]
 8012b52:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012b54:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8012b56:	68fb      	ldr	r3, [r7, #12]
 8012b58:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8012b5c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr,
 8012b5e:	f7f7 fe77 	bl	800a850 <HAL_DMA_Start_IT>
 8012b62:	4603      	mov	r3, r0
 8012b64:	2b00      	cmp	r3, #0
 8012b66:	d011      	beq.n	8012b8c <HAL_SPI_TransmitReceive_DMA+0x250>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8012b68:	68fb      	ldr	r3, [r7, #12]
 8012b6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012b6e:	f043 0210 	orr.w	r2, r3, #16
 8012b72:	68fb      	ldr	r3, [r7, #12]
 8012b74:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8012b78:	68fb      	ldr	r3, [r7, #12]
 8012b7a:	2201      	movs	r2, #1
 8012b7c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 8012b80:	68fb      	ldr	r3, [r7, #12]
 8012b82:	2200      	movs	r2, #0
 8012b84:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_ERROR;
 8012b88:	2301      	movs	r3, #1
 8012b8a:	e083      	b.n	8012c94 <HAL_SPI_TransmitReceive_DMA+0x358>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 8012b8c:	68fb      	ldr	r3, [r7, #12]
 8012b8e:	681b      	ldr	r3, [r3, #0]
 8012b90:	689a      	ldr	r2, [r3, #8]
 8012b92:	68fb      	ldr	r3, [r7, #12]
 8012b94:	681b      	ldr	r3, [r3, #0]
 8012b96:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8012b9a:	609a      	str	r2, [r3, #8]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8012b9c:	68fb      	ldr	r3, [r7, #12]
 8012b9e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012ba0:	2200      	movs	r2, #0
 8012ba2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8012ba4:	68fb      	ldr	r3, [r7, #12]
 8012ba6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012ba8:	2200      	movs	r2, #0
 8012baa:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8012bac:	68fb      	ldr	r3, [r7, #12]
 8012bae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012bb0:	2200      	movs	r2, #0
 8012bb2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback    = SPI_DMAError;
 8012bb4:	68fb      	ldr	r3, [r7, #12]
 8012bb6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012bb8:	4a3a      	ldr	r2, [pc, #232]	@ (8012ca4 <HAL_SPI_TransmitReceive_DMA+0x368>)
 8012bba:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 8012bbc:	68fb      	ldr	r3, [r7, #12]
 8012bbe:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 8012bc0:	68fb      	ldr	r3, [r7, #12]
 8012bc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8012bc4:	4619      	mov	r1, r3
 8012bc6:	68fb      	ldr	r3, [r7, #12]
 8012bc8:	681b      	ldr	r3, [r3, #0]
 8012bca:	3320      	adds	r3, #32
 8012bcc:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8012bce:	68fb      	ldr	r3, [r7, #12]
 8012bd0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8012bd4:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 8012bd6:	f7f7 fe3b 	bl	800a850 <HAL_DMA_Start_IT>
 8012bda:	4603      	mov	r3, r0
 8012bdc:	2b00      	cmp	r3, #0
 8012bde:	d016      	beq.n	8012c0e <HAL_SPI_TransmitReceive_DMA+0x2d2>
  {
    /* Abort Rx DMA Channel already started */
    (void)HAL_DMA_Abort(hspi->hdmarx);
 8012be0:	68fb      	ldr	r3, [r7, #12]
 8012be2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8012be4:	4618      	mov	r0, r3
 8012be6:	f7f8 f89d 	bl	800ad24 <HAL_DMA_Abort>

    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8012bea:	68fb      	ldr	r3, [r7, #12]
 8012bec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012bf0:	f043 0210 	orr.w	r2, r3, #16
 8012bf4:	68fb      	ldr	r3, [r7, #12]
 8012bf6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8012bfa:	68fb      	ldr	r3, [r7, #12]
 8012bfc:	2201      	movs	r2, #1
 8012bfe:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 8012c02:	68fb      	ldr	r3, [r7, #12]
 8012c04:	2200      	movs	r2, #0
 8012c06:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_ERROR;
 8012c0a:	2301      	movs	r3, #1
 8012c0c:	e042      	b.n	8012c94 <HAL_SPI_TransmitReceive_DMA+0x358>
  }

  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 8012c0e:	68fb      	ldr	r3, [r7, #12]
 8012c10:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012c12:	69db      	ldr	r3, [r3, #28]
 8012c14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012c18:	d108      	bne.n	8012c2c <HAL_SPI_TransmitReceive_DMA+0x2f0>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 8012c1a:	68fb      	ldr	r3, [r7, #12]
 8012c1c:	681b      	ldr	r3, [r3, #0]
 8012c1e:	6859      	ldr	r1, [r3, #4]
 8012c20:	68fb      	ldr	r3, [r7, #12]
 8012c22:	681a      	ldr	r2, [r3, #0]
 8012c24:	4b20      	ldr	r3, [pc, #128]	@ (8012ca8 <HAL_SPI_TransmitReceive_DMA+0x36c>)
 8012c26:	400b      	ands	r3, r1
 8012c28:	6053      	str	r3, [r2, #4]
 8012c2a:	e009      	b.n	8012c40 <HAL_SPI_TransmitReceive_DMA+0x304>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8012c2c:	68fb      	ldr	r3, [r7, #12]
 8012c2e:	681b      	ldr	r3, [r3, #0]
 8012c30:	685a      	ldr	r2, [r3, #4]
 8012c32:	4b1d      	ldr	r3, [pc, #116]	@ (8012ca8 <HAL_SPI_TransmitReceive_DMA+0x36c>)
 8012c34:	4013      	ands	r3, r2
 8012c36:	8879      	ldrh	r1, [r7, #2]
 8012c38:	68fa      	ldr	r2, [r7, #12]
 8012c3a:	6812      	ldr	r2, [r2, #0]
 8012c3c:	430b      	orrs	r3, r1
 8012c3e:	6053      	str	r3, [r2, #4]
  }

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8012c40:	68fb      	ldr	r3, [r7, #12]
 8012c42:	681b      	ldr	r3, [r3, #0]
 8012c44:	689a      	ldr	r2, [r3, #8]
 8012c46:	68fb      	ldr	r3, [r7, #12]
 8012c48:	681b      	ldr	r3, [r3, #0]
 8012c4a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8012c4e:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_OVR | SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 8012c50:	68fb      	ldr	r3, [r7, #12]
 8012c52:	681b      	ldr	r3, [r3, #0]
 8012c54:	691a      	ldr	r2, [r3, #16]
 8012c56:	68fb      	ldr	r3, [r7, #12]
 8012c58:	681b      	ldr	r3, [r3, #0]
 8012c5a:	f442 7258 	orr.w	r2, r2, #864	@ 0x360
 8012c5e:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8012c60:	68fb      	ldr	r3, [r7, #12]
 8012c62:	681b      	ldr	r3, [r3, #0]
 8012c64:	681a      	ldr	r2, [r3, #0]
 8012c66:	68fb      	ldr	r3, [r7, #12]
 8012c68:	681b      	ldr	r3, [r3, #0]
 8012c6a:	f042 0201 	orr.w	r2, r2, #1
 8012c6e:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8012c70:	68fb      	ldr	r3, [r7, #12]
 8012c72:	685b      	ldr	r3, [r3, #4]
 8012c74:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8012c78:	d107      	bne.n	8012c8a <HAL_SPI_TransmitReceive_DMA+0x34e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8012c7a:	68fb      	ldr	r3, [r7, #12]
 8012c7c:	681b      	ldr	r3, [r3, #0]
 8012c7e:	681a      	ldr	r2, [r3, #0]
 8012c80:	68fb      	ldr	r3, [r7, #12]
 8012c82:	681b      	ldr	r3, [r3, #0]
 8012c84:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8012c88:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8012c8a:	68fb      	ldr	r3, [r7, #12]
 8012c8c:	2200      	movs	r2, #0
 8012c8e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8012c92:	2300      	movs	r3, #0
}
 8012c94:	4618      	mov	r0, r3
 8012c96:	3710      	adds	r7, #16
 8012c98:	46bd      	mov	sp, r7
 8012c9a:	bd80      	pop	{r7, pc}
 8012c9c:	080130cb 	.word	0x080130cb
 8012ca0:	08013085 	.word	0x08013085
 8012ca4:	080130e7 	.word	0x080130e7
 8012ca8:	ffff0000 	.word	0xffff0000

08012cac <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8012cac:	b580      	push	{r7, lr}
 8012cae:	b08a      	sub	sp, #40	@ 0x28
 8012cb0:	af00      	add	r7, sp, #0
 8012cb2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8012cb4:	687b      	ldr	r3, [r7, #4]
 8012cb6:	681b      	ldr	r3, [r3, #0]
 8012cb8:	691b      	ldr	r3, [r3, #16]
 8012cba:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8012cbc:	687b      	ldr	r3, [r7, #4]
 8012cbe:	681b      	ldr	r3, [r3, #0]
 8012cc0:	695b      	ldr	r3, [r3, #20]
 8012cc2:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8012cc4:	6a3a      	ldr	r2, [r7, #32]
 8012cc6:	69fb      	ldr	r3, [r7, #28]
 8012cc8:	4013      	ands	r3, r2
 8012cca:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8012ccc:	687b      	ldr	r3, [r7, #4]
 8012cce:	681b      	ldr	r3, [r3, #0]
 8012cd0:	689b      	ldr	r3, [r3, #8]
 8012cd2:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8012cd4:	2300      	movs	r3, #0
 8012cd6:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8012cd8:	687b      	ldr	r3, [r7, #4]
 8012cda:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8012cde:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8012ce0:	687b      	ldr	r3, [r7, #4]
 8012ce2:	681b      	ldr	r3, [r3, #0]
 8012ce4:	3330      	adds	r3, #48	@ 0x30
 8012ce6:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8012ce8:	69fb      	ldr	r3, [r7, #28]
 8012cea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8012cee:	2b00      	cmp	r3, #0
 8012cf0:	d010      	beq.n	8012d14 <HAL_SPI_IRQHandler+0x68>
 8012cf2:	6a3b      	ldr	r3, [r7, #32]
 8012cf4:	f003 0308 	and.w	r3, r3, #8
 8012cf8:	2b00      	cmp	r3, #0
 8012cfa:	d00b      	beq.n	8012d14 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8012cfc:	687b      	ldr	r3, [r7, #4]
 8012cfe:	681b      	ldr	r3, [r3, #0]
 8012d00:	699a      	ldr	r2, [r3, #24]
 8012d02:	687b      	ldr	r3, [r7, #4]
 8012d04:	681b      	ldr	r3, [r3, #0]
 8012d06:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8012d0a:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 8012d0c:	6878      	ldr	r0, [r7, #4]
 8012d0e:	f000 f9af 	bl	8013070 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 8012d12:	e192      	b.n	801303a <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8012d14:	69bb      	ldr	r3, [r7, #24]
 8012d16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012d1a:	2b00      	cmp	r3, #0
 8012d1c:	d113      	bne.n	8012d46 <HAL_SPI_IRQHandler+0x9a>
 8012d1e:	69bb      	ldr	r3, [r7, #24]
 8012d20:	f003 0320 	and.w	r3, r3, #32
 8012d24:	2b00      	cmp	r3, #0
 8012d26:	d10e      	bne.n	8012d46 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8012d28:	69bb      	ldr	r3, [r7, #24]
 8012d2a:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8012d2e:	2b00      	cmp	r3, #0
 8012d30:	d009      	beq.n	8012d46 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 8012d32:	687b      	ldr	r3, [r7, #4]
 8012d34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012d36:	6878      	ldr	r0, [r7, #4]
 8012d38:	4798      	blx	r3
    hspi->RxISR(hspi);
 8012d3a:	687b      	ldr	r3, [r7, #4]
 8012d3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012d3e:	6878      	ldr	r0, [r7, #4]
 8012d40:	4798      	blx	r3
    handled = 1UL;
 8012d42:	2301      	movs	r3, #1
 8012d44:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8012d46:	69bb      	ldr	r3, [r7, #24]
 8012d48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012d4c:	2b00      	cmp	r3, #0
 8012d4e:	d10f      	bne.n	8012d70 <HAL_SPI_IRQHandler+0xc4>
 8012d50:	69bb      	ldr	r3, [r7, #24]
 8012d52:	f003 0301 	and.w	r3, r3, #1
 8012d56:	2b00      	cmp	r3, #0
 8012d58:	d00a      	beq.n	8012d70 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8012d5a:	69bb      	ldr	r3, [r7, #24]
 8012d5c:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8012d60:	2b00      	cmp	r3, #0
 8012d62:	d105      	bne.n	8012d70 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 8012d64:	687b      	ldr	r3, [r7, #4]
 8012d66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012d68:	6878      	ldr	r0, [r7, #4]
 8012d6a:	4798      	blx	r3
    handled = 1UL;
 8012d6c:	2301      	movs	r3, #1
 8012d6e:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8012d70:	69bb      	ldr	r3, [r7, #24]
 8012d72:	f003 0320 	and.w	r3, r3, #32
 8012d76:	2b00      	cmp	r3, #0
 8012d78:	d10f      	bne.n	8012d9a <HAL_SPI_IRQHandler+0xee>
 8012d7a:	69bb      	ldr	r3, [r7, #24]
 8012d7c:	f003 0302 	and.w	r3, r3, #2
 8012d80:	2b00      	cmp	r3, #0
 8012d82:	d00a      	beq.n	8012d9a <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8012d84:	69bb      	ldr	r3, [r7, #24]
 8012d86:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8012d8a:	2b00      	cmp	r3, #0
 8012d8c:	d105      	bne.n	8012d9a <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 8012d8e:	687b      	ldr	r3, [r7, #4]
 8012d90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012d92:	6878      	ldr	r0, [r7, #4]
 8012d94:	4798      	blx	r3
    handled = 1UL;
 8012d96:	2301      	movs	r3, #1
 8012d98:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8012d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d9c:	2b00      	cmp	r3, #0
 8012d9e:	f040 8147 	bne.w	8013030 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8012da2:	69bb      	ldr	r3, [r7, #24]
 8012da4:	f003 0308 	and.w	r3, r3, #8
 8012da8:	2b00      	cmp	r3, #0
 8012daa:	f000 808b 	beq.w	8012ec4 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8012dae:	687b      	ldr	r3, [r7, #4]
 8012db0:	681b      	ldr	r3, [r3, #0]
 8012db2:	699a      	ldr	r2, [r3, #24]
 8012db4:	687b      	ldr	r3, [r7, #4]
 8012db6:	681b      	ldr	r3, [r3, #0]
 8012db8:	f042 0208 	orr.w	r2, r2, #8
 8012dbc:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8012dbe:	687b      	ldr	r3, [r7, #4]
 8012dc0:	681b      	ldr	r3, [r3, #0]
 8012dc2:	699a      	ldr	r2, [r3, #24]
 8012dc4:	687b      	ldr	r3, [r7, #4]
 8012dc6:	681b      	ldr	r3, [r3, #0]
 8012dc8:	f042 0210 	orr.w	r2, r2, #16
 8012dcc:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8012dce:	687b      	ldr	r3, [r7, #4]
 8012dd0:	681b      	ldr	r3, [r3, #0]
 8012dd2:	699a      	ldr	r2, [r3, #24]
 8012dd4:	687b      	ldr	r3, [r7, #4]
 8012dd6:	681b      	ldr	r3, [r3, #0]
 8012dd8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8012ddc:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8012dde:	687b      	ldr	r3, [r7, #4]
 8012de0:	681b      	ldr	r3, [r3, #0]
 8012de2:	691a      	ldr	r2, [r3, #16]
 8012de4:	687b      	ldr	r3, [r7, #4]
 8012de6:	681b      	ldr	r3, [r3, #0]
 8012de8:	f022 0208 	bic.w	r2, r2, #8
 8012dec:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8012dee:	687b      	ldr	r3, [r7, #4]
 8012df0:	681b      	ldr	r3, [r3, #0]
 8012df2:	689b      	ldr	r3, [r3, #8]
 8012df4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8012df8:	2b00      	cmp	r3, #0
 8012dfa:	d13d      	bne.n	8012e78 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8012dfc:	e036      	b.n	8012e6c <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8012dfe:	687b      	ldr	r3, [r7, #4]
 8012e00:	68db      	ldr	r3, [r3, #12]
 8012e02:	2b0f      	cmp	r3, #15
 8012e04:	d90b      	bls.n	8012e1e <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8012e06:	687b      	ldr	r3, [r7, #4]
 8012e08:	681a      	ldr	r2, [r3, #0]
 8012e0a:	687b      	ldr	r3, [r7, #4]
 8012e0c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012e0e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8012e10:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8012e12:	687b      	ldr	r3, [r7, #4]
 8012e14:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012e16:	1d1a      	adds	r2, r3, #4
 8012e18:	687b      	ldr	r3, [r7, #4]
 8012e1a:	665a      	str	r2, [r3, #100]	@ 0x64
 8012e1c:	e01d      	b.n	8012e5a <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8012e1e:	687b      	ldr	r3, [r7, #4]
 8012e20:	68db      	ldr	r3, [r3, #12]
 8012e22:	2b07      	cmp	r3, #7
 8012e24:	d90b      	bls.n	8012e3e <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8012e26:	687b      	ldr	r3, [r7, #4]
 8012e28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012e2a:	68fa      	ldr	r2, [r7, #12]
 8012e2c:	8812      	ldrh	r2, [r2, #0]
 8012e2e:	b292      	uxth	r2, r2
 8012e30:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8012e32:	687b      	ldr	r3, [r7, #4]
 8012e34:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012e36:	1c9a      	adds	r2, r3, #2
 8012e38:	687b      	ldr	r3, [r7, #4]
 8012e3a:	665a      	str	r2, [r3, #100]	@ 0x64
 8012e3c:	e00d      	b.n	8012e5a <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8012e3e:	687b      	ldr	r3, [r7, #4]
 8012e40:	681b      	ldr	r3, [r3, #0]
 8012e42:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012e46:	687b      	ldr	r3, [r7, #4]
 8012e48:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012e4a:	7812      	ldrb	r2, [r2, #0]
 8012e4c:	b2d2      	uxtb	r2, r2
 8012e4e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8012e50:	687b      	ldr	r3, [r7, #4]
 8012e52:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012e54:	1c5a      	adds	r2, r3, #1
 8012e56:	687b      	ldr	r3, [r7, #4]
 8012e58:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8012e5a:	687b      	ldr	r3, [r7, #4]
 8012e5c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8012e60:	b29b      	uxth	r3, r3
 8012e62:	3b01      	subs	r3, #1
 8012e64:	b29a      	uxth	r2, r3
 8012e66:	687b      	ldr	r3, [r7, #4]
 8012e68:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8012e6c:	687b      	ldr	r3, [r7, #4]
 8012e6e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8012e72:	b29b      	uxth	r3, r3
 8012e74:	2b00      	cmp	r3, #0
 8012e76:	d1c2      	bne.n	8012dfe <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8012e78:	6878      	ldr	r0, [r7, #4]
 8012e7a:	f000 f971 	bl	8013160 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8012e7e:	687b      	ldr	r3, [r7, #4]
 8012e80:	2201      	movs	r2, #1
 8012e82:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8012e86:	687b      	ldr	r3, [r7, #4]
 8012e88:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012e8c:	2b00      	cmp	r3, #0
 8012e8e:	d003      	beq.n	8012e98 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8012e90:	6878      	ldr	r0, [r7, #4]
 8012e92:	f7f1 fb09 	bl	80044a8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8012e96:	e0d0      	b.n	801303a <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8012e98:	7cfb      	ldrb	r3, [r7, #19]
 8012e9a:	2b05      	cmp	r3, #5
 8012e9c:	d103      	bne.n	8012ea6 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 8012e9e:	6878      	ldr	r0, [r7, #4]
 8012ea0:	f7f1 fb6e 	bl	8004580 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 8012ea4:	e0c6      	b.n	8013034 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8012ea6:	7cfb      	ldrb	r3, [r7, #19]
 8012ea8:	2b04      	cmp	r3, #4
 8012eaa:	d103      	bne.n	8012eb4 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8012eac:	6878      	ldr	r0, [r7, #4]
 8012eae:	f000 f8cb 	bl	8013048 <HAL_SPI_RxCpltCallback>
    return;
 8012eb2:	e0bf      	b.n	8013034 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8012eb4:	7cfb      	ldrb	r3, [r7, #19]
 8012eb6:	2b03      	cmp	r3, #3
 8012eb8:	f040 80bc 	bne.w	8013034 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 8012ebc:	6878      	ldr	r0, [r7, #4]
 8012ebe:	f7f1 fb27 	bl	8004510 <HAL_SPI_TxCpltCallback>
    return;
 8012ec2:	e0b7      	b.n	8013034 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8012ec4:	69bb      	ldr	r3, [r7, #24]
 8012ec6:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8012eca:	2b00      	cmp	r3, #0
 8012ecc:	f000 80b5 	beq.w	801303a <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8012ed0:	69bb      	ldr	r3, [r7, #24]
 8012ed2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012ed6:	2b00      	cmp	r3, #0
 8012ed8:	d00f      	beq.n	8012efa <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8012eda:	687b      	ldr	r3, [r7, #4]
 8012edc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012ee0:	f043 0204 	orr.w	r2, r3, #4
 8012ee4:	687b      	ldr	r3, [r7, #4]
 8012ee6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8012eea:	687b      	ldr	r3, [r7, #4]
 8012eec:	681b      	ldr	r3, [r3, #0]
 8012eee:	699a      	ldr	r2, [r3, #24]
 8012ef0:	687b      	ldr	r3, [r7, #4]
 8012ef2:	681b      	ldr	r3, [r3, #0]
 8012ef4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8012ef8:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8012efa:	69bb      	ldr	r3, [r7, #24]
 8012efc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8012f00:	2b00      	cmp	r3, #0
 8012f02:	d00f      	beq.n	8012f24 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8012f04:	687b      	ldr	r3, [r7, #4]
 8012f06:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012f0a:	f043 0201 	orr.w	r2, r3, #1
 8012f0e:	687b      	ldr	r3, [r7, #4]
 8012f10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8012f14:	687b      	ldr	r3, [r7, #4]
 8012f16:	681b      	ldr	r3, [r3, #0]
 8012f18:	699a      	ldr	r2, [r3, #24]
 8012f1a:	687b      	ldr	r3, [r7, #4]
 8012f1c:	681b      	ldr	r3, [r3, #0]
 8012f1e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8012f22:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8012f24:	69bb      	ldr	r3, [r7, #24]
 8012f26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8012f2a:	2b00      	cmp	r3, #0
 8012f2c:	d00f      	beq.n	8012f4e <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8012f2e:	687b      	ldr	r3, [r7, #4]
 8012f30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012f34:	f043 0208 	orr.w	r2, r3, #8
 8012f38:	687b      	ldr	r3, [r7, #4]
 8012f3a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8012f3e:	687b      	ldr	r3, [r7, #4]
 8012f40:	681b      	ldr	r3, [r3, #0]
 8012f42:	699a      	ldr	r2, [r3, #24]
 8012f44:	687b      	ldr	r3, [r7, #4]
 8012f46:	681b      	ldr	r3, [r3, #0]
 8012f48:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8012f4c:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8012f4e:	69bb      	ldr	r3, [r7, #24]
 8012f50:	f003 0320 	and.w	r3, r3, #32
 8012f54:	2b00      	cmp	r3, #0
 8012f56:	d00f      	beq.n	8012f78 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8012f58:	687b      	ldr	r3, [r7, #4]
 8012f5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012f5e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8012f62:	687b      	ldr	r3, [r7, #4]
 8012f64:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8012f68:	687b      	ldr	r3, [r7, #4]
 8012f6a:	681b      	ldr	r3, [r3, #0]
 8012f6c:	699a      	ldr	r2, [r3, #24]
 8012f6e:	687b      	ldr	r3, [r7, #4]
 8012f70:	681b      	ldr	r3, [r3, #0]
 8012f72:	f042 0220 	orr.w	r2, r2, #32
 8012f76:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8012f78:	687b      	ldr	r3, [r7, #4]
 8012f7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012f7e:	2b00      	cmp	r3, #0
 8012f80:	d05a      	beq.n	8013038 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8012f82:	687b      	ldr	r3, [r7, #4]
 8012f84:	681b      	ldr	r3, [r3, #0]
 8012f86:	681a      	ldr	r2, [r3, #0]
 8012f88:	687b      	ldr	r3, [r7, #4]
 8012f8a:	681b      	ldr	r3, [r3, #0]
 8012f8c:	f022 0201 	bic.w	r2, r2, #1
 8012f90:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 8012f92:	687b      	ldr	r3, [r7, #4]
 8012f94:	681b      	ldr	r3, [r3, #0]
 8012f96:	6919      	ldr	r1, [r3, #16]
 8012f98:	687b      	ldr	r3, [r7, #4]
 8012f9a:	681a      	ldr	r2, [r3, #0]
 8012f9c:	4b28      	ldr	r3, [pc, #160]	@ (8013040 <HAL_SPI_IRQHandler+0x394>)
 8012f9e:	400b      	ands	r3, r1
 8012fa0:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8012fa2:	697b      	ldr	r3, [r7, #20]
 8012fa4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8012fa8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8012fac:	d138      	bne.n	8013020 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8012fae:	687b      	ldr	r3, [r7, #4]
 8012fb0:	681b      	ldr	r3, [r3, #0]
 8012fb2:	689a      	ldr	r2, [r3, #8]
 8012fb4:	687b      	ldr	r3, [r7, #4]
 8012fb6:	681b      	ldr	r3, [r3, #0]
 8012fb8:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8012fbc:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8012fbe:	687b      	ldr	r3, [r7, #4]
 8012fc0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8012fc2:	2b00      	cmp	r3, #0
 8012fc4:	d013      	beq.n	8012fee <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8012fc6:	687b      	ldr	r3, [r7, #4]
 8012fc8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8012fca:	4a1e      	ldr	r2, [pc, #120]	@ (8013044 <HAL_SPI_IRQHandler+0x398>)
 8012fcc:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8012fce:	687b      	ldr	r3, [r7, #4]
 8012fd0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8012fd2:	4618      	mov	r0, r3
 8012fd4:	f7f8 f9c4 	bl	800b360 <HAL_DMA_Abort_IT>
 8012fd8:	4603      	mov	r3, r0
 8012fda:	2b00      	cmp	r3, #0
 8012fdc:	d007      	beq.n	8012fee <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8012fde:	687b      	ldr	r3, [r7, #4]
 8012fe0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012fe4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8012fe8:	687b      	ldr	r3, [r7, #4]
 8012fea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8012fee:	687b      	ldr	r3, [r7, #4]
 8012ff0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012ff2:	2b00      	cmp	r3, #0
 8012ff4:	d020      	beq.n	8013038 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8012ff6:	687b      	ldr	r3, [r7, #4]
 8012ff8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012ffa:	4a12      	ldr	r2, [pc, #72]	@ (8013044 <HAL_SPI_IRQHandler+0x398>)
 8012ffc:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8012ffe:	687b      	ldr	r3, [r7, #4]
 8013000:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013002:	4618      	mov	r0, r3
 8013004:	f7f8 f9ac 	bl	800b360 <HAL_DMA_Abort_IT>
 8013008:	4603      	mov	r3, r0
 801300a:	2b00      	cmp	r3, #0
 801300c:	d014      	beq.n	8013038 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 801300e:	687b      	ldr	r3, [r7, #4]
 8013010:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8013014:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8013018:	687b      	ldr	r3, [r7, #4]
 801301a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 801301e:	e00b      	b.n	8013038 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 8013020:	687b      	ldr	r3, [r7, #4]
 8013022:	2201      	movs	r2, #1
 8013024:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 8013028:	6878      	ldr	r0, [r7, #4]
 801302a:	f7f1 fa3d 	bl	80044a8 <HAL_SPI_ErrorCallback>
    return;
 801302e:	e003      	b.n	8013038 <HAL_SPI_IRQHandler+0x38c>
    return;
 8013030:	bf00      	nop
 8013032:	e002      	b.n	801303a <HAL_SPI_IRQHandler+0x38e>
    return;
 8013034:	bf00      	nop
 8013036:	e000      	b.n	801303a <HAL_SPI_IRQHandler+0x38e>
    return;
 8013038:	bf00      	nop
  }
}
 801303a:	3728      	adds	r7, #40	@ 0x28
 801303c:	46bd      	mov	sp, r7
 801303e:	bd80      	pop	{r7, pc}
 8013040:	fffffc94 	.word	0xfffffc94
 8013044:	0801312d 	.word	0x0801312d

08013048 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8013048:	b480      	push	{r7}
 801304a:	b083      	sub	sp, #12
 801304c:	af00      	add	r7, sp, #0
 801304e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8013050:	bf00      	nop
 8013052:	370c      	adds	r7, #12
 8013054:	46bd      	mov	sp, r7
 8013056:	f85d 7b04 	ldr.w	r7, [sp], #4
 801305a:	4770      	bx	lr

0801305c <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 801305c:	b480      	push	{r7}
 801305e:	b083      	sub	sp, #12
 8013060:	af00      	add	r7, sp, #0
 8013062:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8013064:	bf00      	nop
 8013066:	370c      	adds	r7, #12
 8013068:	46bd      	mov	sp, r7
 801306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801306e:	4770      	bx	lr

08013070 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8013070:	b480      	push	{r7}
 8013072:	b083      	sub	sp, #12
 8013074:	af00      	add	r7, sp, #0
 8013076:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 8013078:	bf00      	nop
 801307a:	370c      	adds	r7, #12
 801307c:	46bd      	mov	sp, r7
 801307e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013082:	4770      	bx	lr

08013084 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8013084:	b580      	push	{r7, lr}
 8013086:	b084      	sub	sp, #16
 8013088:	af00      	add	r7, sp, #0
 801308a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801308c:	687b      	ldr	r3, [r7, #4]
 801308e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013090:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 8013092:	68fb      	ldr	r3, [r7, #12]
 8013094:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8013098:	b2db      	uxtb	r3, r3
 801309a:	2b07      	cmp	r3, #7
 801309c:	d011      	beq.n	80130c2 <SPI_DMATransmitReceiveCplt+0x3e>
  {
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 801309e:	68fb      	ldr	r3, [r7, #12]
 80130a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80130a2:	69db      	ldr	r3, [r3, #28]
 80130a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80130a8:	d103      	bne.n	80130b2 <SPI_DMATransmitReceiveCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->TxRxCpltCallback(hspi);
#else
      HAL_SPI_TxRxCpltCallback(hspi);
 80130aa:	68f8      	ldr	r0, [r7, #12]
 80130ac:	f7f1 fa68 	bl	8004580 <HAL_SPI_TxRxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 80130b0:	e007      	b.n	80130c2 <SPI_DMATransmitReceiveCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 80130b2:	68fb      	ldr	r3, [r7, #12]
 80130b4:	681b      	ldr	r3, [r3, #0]
 80130b6:	691a      	ldr	r2, [r3, #16]
 80130b8:	68fb      	ldr	r3, [r7, #12]
 80130ba:	681b      	ldr	r3, [r3, #0]
 80130bc:	f042 0208 	orr.w	r2, r2, #8
 80130c0:	611a      	str	r2, [r3, #16]
}
 80130c2:	bf00      	nop
 80130c4:	3710      	adds	r7, #16
 80130c6:	46bd      	mov	sp, r7
 80130c8:	bd80      	pop	{r7, pc}

080130ca <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma) /* Derogation MISRAC2012-Rule-8.13 */
{
 80130ca:	b580      	push	{r7, lr}
 80130cc:	b084      	sub	sp, #16
 80130ce:	af00      	add	r7, sp, #0
 80130d0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)
 80130d2:	687b      	ldr	r3, [r7, #4]
 80130d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80130d6:	60fb      	str	r3, [r7, #12]
                            ((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-8.13 */

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80130d8:	68f8      	ldr	r0, [r7, #12]
 80130da:	f7ff ffbf 	bl	801305c <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80130de:	bf00      	nop
 80130e0:	3710      	adds	r7, #16
 80130e2:	46bd      	mov	sp, r7
 80130e4:	bd80      	pop	{r7, pc}

080130e6 <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80130e6:	b580      	push	{r7, lr}
 80130e8:	b084      	sub	sp, #16
 80130ea:	af00      	add	r7, sp, #0
 80130ec:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80130ee:	687b      	ldr	r3, [r7, #4]
 80130f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80130f2:	60fb      	str	r3, [r7, #12]

  /* if DMA error is FIFO error ignore it */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80130f4:	6878      	ldr	r0, [r7, #4]
 80130f6:	f7f9 faa3 	bl	800c640 <HAL_DMA_GetError>
 80130fa:	4603      	mov	r3, r0
 80130fc:	2b02      	cmp	r3, #2
 80130fe:	d011      	beq.n	8013124 <SPI_DMAError+0x3e>
  {
    /* Call SPI standard close procedure */
    SPI_CloseTransfer(hspi);
 8013100:	68f8      	ldr	r0, [r7, #12]
 8013102:	f000 f82d 	bl	8013160 <SPI_CloseTransfer>

    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8013106:	68fb      	ldr	r3, [r7, #12]
 8013108:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801310c:	f043 0210 	orr.w	r2, r3, #16
 8013110:	68fb      	ldr	r3, [r7, #12]
 8013112:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8013116:	68fb      	ldr	r3, [r7, #12]
 8013118:	2201      	movs	r2, #1
 801311a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 801311e:	68f8      	ldr	r0, [r7, #12]
 8013120:	f7f1 f9c2 	bl	80044a8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8013124:	bf00      	nop
 8013126:	3710      	adds	r7, #16
 8013128:	46bd      	mov	sp, r7
 801312a:	bd80      	pop	{r7, pc}

0801312c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801312c:	b580      	push	{r7, lr}
 801312e:	b084      	sub	sp, #16
 8013130:	af00      	add	r7, sp, #0
 8013132:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8013134:	687b      	ldr	r3, [r7, #4]
 8013136:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013138:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 801313a:	68fb      	ldr	r3, [r7, #12]
 801313c:	2200      	movs	r2, #0
 801313e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8013142:	68fb      	ldr	r3, [r7, #12]
 8013144:	2200      	movs	r2, #0
 8013146:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 801314a:	68fb      	ldr	r3, [r7, #12]
 801314c:	2201      	movs	r2, #1
 801314e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8013152:	68f8      	ldr	r0, [r7, #12]
 8013154:	f7f1 f9a8 	bl	80044a8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8013158:	bf00      	nop
 801315a:	3710      	adds	r7, #16
 801315c:	46bd      	mov	sp, r7
 801315e:	bd80      	pop	{r7, pc}

08013160 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8013160:	b480      	push	{r7}
 8013162:	b085      	sub	sp, #20
 8013164:	af00      	add	r7, sp, #0
 8013166:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8013168:	687b      	ldr	r3, [r7, #4]
 801316a:	681b      	ldr	r3, [r3, #0]
 801316c:	695b      	ldr	r3, [r3, #20]
 801316e:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8013170:	687b      	ldr	r3, [r7, #4]
 8013172:	681b      	ldr	r3, [r3, #0]
 8013174:	699a      	ldr	r2, [r3, #24]
 8013176:	687b      	ldr	r3, [r7, #4]
 8013178:	681b      	ldr	r3, [r3, #0]
 801317a:	f042 0208 	orr.w	r2, r2, #8
 801317e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8013180:	687b      	ldr	r3, [r7, #4]
 8013182:	681b      	ldr	r3, [r3, #0]
 8013184:	699a      	ldr	r2, [r3, #24]
 8013186:	687b      	ldr	r3, [r7, #4]
 8013188:	681b      	ldr	r3, [r3, #0]
 801318a:	f042 0210 	orr.w	r2, r2, #16
 801318e:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8013190:	687b      	ldr	r3, [r7, #4]
 8013192:	681b      	ldr	r3, [r3, #0]
 8013194:	681a      	ldr	r2, [r3, #0]
 8013196:	687b      	ldr	r3, [r7, #4]
 8013198:	681b      	ldr	r3, [r3, #0]
 801319a:	f022 0201 	bic.w	r2, r2, #1
 801319e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80131a0:	687b      	ldr	r3, [r7, #4]
 80131a2:	681b      	ldr	r3, [r3, #0]
 80131a4:	6919      	ldr	r1, [r3, #16]
 80131a6:	687b      	ldr	r3, [r7, #4]
 80131a8:	681a      	ldr	r2, [r3, #0]
 80131aa:	4b3c      	ldr	r3, [pc, #240]	@ (801329c <SPI_CloseTransfer+0x13c>)
 80131ac:	400b      	ands	r3, r1
 80131ae:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80131b0:	687b      	ldr	r3, [r7, #4]
 80131b2:	681b      	ldr	r3, [r3, #0]
 80131b4:	689a      	ldr	r2, [r3, #8]
 80131b6:	687b      	ldr	r3, [r7, #4]
 80131b8:	681b      	ldr	r3, [r3, #0]
 80131ba:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80131be:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80131c0:	687b      	ldr	r3, [r7, #4]
 80131c2:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80131c6:	b2db      	uxtb	r3, r3
 80131c8:	2b04      	cmp	r3, #4
 80131ca:	d014      	beq.n	80131f6 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 80131cc:	68fb      	ldr	r3, [r7, #12]
 80131ce:	f003 0320 	and.w	r3, r3, #32
 80131d2:	2b00      	cmp	r3, #0
 80131d4:	d00f      	beq.n	80131f6 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80131d6:	687b      	ldr	r3, [r7, #4]
 80131d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80131dc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80131e0:	687b      	ldr	r3, [r7, #4]
 80131e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80131e6:	687b      	ldr	r3, [r7, #4]
 80131e8:	681b      	ldr	r3, [r3, #0]
 80131ea:	699a      	ldr	r2, [r3, #24]
 80131ec:	687b      	ldr	r3, [r7, #4]
 80131ee:	681b      	ldr	r3, [r3, #0]
 80131f0:	f042 0220 	orr.w	r2, r2, #32
 80131f4:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80131f6:	687b      	ldr	r3, [r7, #4]
 80131f8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80131fc:	b2db      	uxtb	r3, r3
 80131fe:	2b03      	cmp	r3, #3
 8013200:	d014      	beq.n	801322c <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8013202:	68fb      	ldr	r3, [r7, #12]
 8013204:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013208:	2b00      	cmp	r3, #0
 801320a:	d00f      	beq.n	801322c <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 801320c:	687b      	ldr	r3, [r7, #4]
 801320e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8013212:	f043 0204 	orr.w	r2, r3, #4
 8013216:	687b      	ldr	r3, [r7, #4]
 8013218:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 801321c:	687b      	ldr	r3, [r7, #4]
 801321e:	681b      	ldr	r3, [r3, #0]
 8013220:	699a      	ldr	r2, [r3, #24]
 8013222:	687b      	ldr	r3, [r7, #4]
 8013224:	681b      	ldr	r3, [r3, #0]
 8013226:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801322a:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 801322c:	68fb      	ldr	r3, [r7, #12]
 801322e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8013232:	2b00      	cmp	r3, #0
 8013234:	d00f      	beq.n	8013256 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8013236:	687b      	ldr	r3, [r7, #4]
 8013238:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801323c:	f043 0201 	orr.w	r2, r3, #1
 8013240:	687b      	ldr	r3, [r7, #4]
 8013242:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8013246:	687b      	ldr	r3, [r7, #4]
 8013248:	681b      	ldr	r3, [r3, #0]
 801324a:	699a      	ldr	r2, [r3, #24]
 801324c:	687b      	ldr	r3, [r7, #4]
 801324e:	681b      	ldr	r3, [r3, #0]
 8013250:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8013254:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8013256:	68fb      	ldr	r3, [r7, #12]
 8013258:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801325c:	2b00      	cmp	r3, #0
 801325e:	d00f      	beq.n	8013280 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8013260:	687b      	ldr	r3, [r7, #4]
 8013262:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8013266:	f043 0208 	orr.w	r2, r3, #8
 801326a:	687b      	ldr	r3, [r7, #4]
 801326c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8013270:	687b      	ldr	r3, [r7, #4]
 8013272:	681b      	ldr	r3, [r3, #0]
 8013274:	699a      	ldr	r2, [r3, #24]
 8013276:	687b      	ldr	r3, [r7, #4]
 8013278:	681b      	ldr	r3, [r3, #0]
 801327a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 801327e:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8013280:	687b      	ldr	r3, [r7, #4]
 8013282:	2200      	movs	r2, #0
 8013284:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8013288:	687b      	ldr	r3, [r7, #4]
 801328a:	2200      	movs	r2, #0
 801328c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8013290:	bf00      	nop
 8013292:	3714      	adds	r7, #20
 8013294:	46bd      	mov	sp, r7
 8013296:	f85d 7b04 	ldr.w	r7, [sp], #4
 801329a:	4770      	bx	lr
 801329c:	fffffc90 	.word	0xfffffc90

080132a0 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80132a0:	b580      	push	{r7, lr}
 80132a2:	b084      	sub	sp, #16
 80132a4:	af00      	add	r7, sp, #0
 80132a6:	60f8      	str	r0, [r7, #12]
 80132a8:	60b9      	str	r1, [r7, #8]
 80132aa:	603b      	str	r3, [r7, #0]
 80132ac:	4613      	mov	r3, r2
 80132ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80132b0:	e010      	b.n	80132d4 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80132b2:	f7f5 fa0d 	bl	80086d0 <HAL_GetTick>
 80132b6:	4602      	mov	r2, r0
 80132b8:	69bb      	ldr	r3, [r7, #24]
 80132ba:	1ad3      	subs	r3, r2, r3
 80132bc:	683a      	ldr	r2, [r7, #0]
 80132be:	429a      	cmp	r2, r3
 80132c0:	d803      	bhi.n	80132ca <SPI_WaitOnFlagUntilTimeout+0x2a>
 80132c2:	683b      	ldr	r3, [r7, #0]
 80132c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80132c8:	d102      	bne.n	80132d0 <SPI_WaitOnFlagUntilTimeout+0x30>
 80132ca:	683b      	ldr	r3, [r7, #0]
 80132cc:	2b00      	cmp	r3, #0
 80132ce:	d101      	bne.n	80132d4 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 80132d0:	2303      	movs	r3, #3
 80132d2:	e00f      	b.n	80132f4 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80132d4:	68fb      	ldr	r3, [r7, #12]
 80132d6:	681b      	ldr	r3, [r3, #0]
 80132d8:	695a      	ldr	r2, [r3, #20]
 80132da:	68bb      	ldr	r3, [r7, #8]
 80132dc:	4013      	ands	r3, r2
 80132de:	68ba      	ldr	r2, [r7, #8]
 80132e0:	429a      	cmp	r2, r3
 80132e2:	bf0c      	ite	eq
 80132e4:	2301      	moveq	r3, #1
 80132e6:	2300      	movne	r3, #0
 80132e8:	b2db      	uxtb	r3, r3
 80132ea:	461a      	mov	r2, r3
 80132ec:	79fb      	ldrb	r3, [r7, #7]
 80132ee:	429a      	cmp	r2, r3
 80132f0:	d0df      	beq.n	80132b2 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 80132f2:	2300      	movs	r3, #0
}
 80132f4:	4618      	mov	r0, r3
 80132f6:	3710      	adds	r7, #16
 80132f8:	46bd      	mov	sp, r7
 80132fa:	bd80      	pop	{r7, pc}

080132fc <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80132fc:	b480      	push	{r7}
 80132fe:	b085      	sub	sp, #20
 8013300:	af00      	add	r7, sp, #0
 8013302:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8013304:	687b      	ldr	r3, [r7, #4]
 8013306:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013308:	095b      	lsrs	r3, r3, #5
 801330a:	3301      	adds	r3, #1
 801330c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 801330e:	687b      	ldr	r3, [r7, #4]
 8013310:	68db      	ldr	r3, [r3, #12]
 8013312:	3301      	adds	r3, #1
 8013314:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8013316:	68bb      	ldr	r3, [r7, #8]
 8013318:	3307      	adds	r3, #7
 801331a:	08db      	lsrs	r3, r3, #3
 801331c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 801331e:	68bb      	ldr	r3, [r7, #8]
 8013320:	68fa      	ldr	r2, [r7, #12]
 8013322:	fb02 f303 	mul.w	r3, r2, r3
}
 8013326:	4618      	mov	r0, r3
 8013328:	3714      	adds	r7, #20
 801332a:	46bd      	mov	sp, r7
 801332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013330:	4770      	bx	lr

08013332 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8013332:	b580      	push	{r7, lr}
 8013334:	b082      	sub	sp, #8
 8013336:	af00      	add	r7, sp, #0
 8013338:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 801333a:	687b      	ldr	r3, [r7, #4]
 801333c:	2b00      	cmp	r3, #0
 801333e:	d101      	bne.n	8013344 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8013340:	2301      	movs	r3, #1
 8013342:	e049      	b.n	80133d8 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8013344:	687b      	ldr	r3, [r7, #4]
 8013346:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801334a:	b2db      	uxtb	r3, r3
 801334c:	2b00      	cmp	r3, #0
 801334e:	d106      	bne.n	801335e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8013350:	687b      	ldr	r3, [r7, #4]
 8013352:	2200      	movs	r2, #0
 8013354:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8013358:	6878      	ldr	r0, [r7, #4]
 801335a:	f7f4 fddb 	bl	8007f14 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801335e:	687b      	ldr	r3, [r7, #4]
 8013360:	2202      	movs	r2, #2
 8013362:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8013366:	687b      	ldr	r3, [r7, #4]
 8013368:	681a      	ldr	r2, [r3, #0]
 801336a:	687b      	ldr	r3, [r7, #4]
 801336c:	3304      	adds	r3, #4
 801336e:	4619      	mov	r1, r3
 8013370:	4610      	mov	r0, r2
 8013372:	f000 fb45 	bl	8013a00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8013376:	687b      	ldr	r3, [r7, #4]
 8013378:	2201      	movs	r2, #1
 801337a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801337e:	687b      	ldr	r3, [r7, #4]
 8013380:	2201      	movs	r2, #1
 8013382:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8013386:	687b      	ldr	r3, [r7, #4]
 8013388:	2201      	movs	r2, #1
 801338a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 801338e:	687b      	ldr	r3, [r7, #4]
 8013390:	2201      	movs	r2, #1
 8013392:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8013396:	687b      	ldr	r3, [r7, #4]
 8013398:	2201      	movs	r2, #1
 801339a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 801339e:	687b      	ldr	r3, [r7, #4]
 80133a0:	2201      	movs	r2, #1
 80133a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80133a6:	687b      	ldr	r3, [r7, #4]
 80133a8:	2201      	movs	r2, #1
 80133aa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80133ae:	687b      	ldr	r3, [r7, #4]
 80133b0:	2201      	movs	r2, #1
 80133b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80133b6:	687b      	ldr	r3, [r7, #4]
 80133b8:	2201      	movs	r2, #1
 80133ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80133be:	687b      	ldr	r3, [r7, #4]
 80133c0:	2201      	movs	r2, #1
 80133c2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80133c6:	687b      	ldr	r3, [r7, #4]
 80133c8:	2201      	movs	r2, #1
 80133ca:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80133ce:	687b      	ldr	r3, [r7, #4]
 80133d0:	2201      	movs	r2, #1
 80133d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80133d6:	2300      	movs	r3, #0
}
 80133d8:	4618      	mov	r0, r3
 80133da:	3708      	adds	r7, #8
 80133dc:	46bd      	mov	sp, r7
 80133de:	bd80      	pop	{r7, pc}

080133e0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80133e0:	b480      	push	{r7}
 80133e2:	b085      	sub	sp, #20
 80133e4:	af00      	add	r7, sp, #0
 80133e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80133e8:	687b      	ldr	r3, [r7, #4]
 80133ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80133ee:	b2db      	uxtb	r3, r3
 80133f0:	2b01      	cmp	r3, #1
 80133f2:	d001      	beq.n	80133f8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80133f4:	2301      	movs	r3, #1
 80133f6:	e04c      	b.n	8013492 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80133f8:	687b      	ldr	r3, [r7, #4]
 80133fa:	2202      	movs	r2, #2
 80133fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8013400:	687b      	ldr	r3, [r7, #4]
 8013402:	681b      	ldr	r3, [r3, #0]
 8013404:	4a26      	ldr	r2, [pc, #152]	@ (80134a0 <HAL_TIM_Base_Start+0xc0>)
 8013406:	4293      	cmp	r3, r2
 8013408:	d022      	beq.n	8013450 <HAL_TIM_Base_Start+0x70>
 801340a:	687b      	ldr	r3, [r7, #4]
 801340c:	681b      	ldr	r3, [r3, #0]
 801340e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013412:	d01d      	beq.n	8013450 <HAL_TIM_Base_Start+0x70>
 8013414:	687b      	ldr	r3, [r7, #4]
 8013416:	681b      	ldr	r3, [r3, #0]
 8013418:	4a22      	ldr	r2, [pc, #136]	@ (80134a4 <HAL_TIM_Base_Start+0xc4>)
 801341a:	4293      	cmp	r3, r2
 801341c:	d018      	beq.n	8013450 <HAL_TIM_Base_Start+0x70>
 801341e:	687b      	ldr	r3, [r7, #4]
 8013420:	681b      	ldr	r3, [r3, #0]
 8013422:	4a21      	ldr	r2, [pc, #132]	@ (80134a8 <HAL_TIM_Base_Start+0xc8>)
 8013424:	4293      	cmp	r3, r2
 8013426:	d013      	beq.n	8013450 <HAL_TIM_Base_Start+0x70>
 8013428:	687b      	ldr	r3, [r7, #4]
 801342a:	681b      	ldr	r3, [r3, #0]
 801342c:	4a1f      	ldr	r2, [pc, #124]	@ (80134ac <HAL_TIM_Base_Start+0xcc>)
 801342e:	4293      	cmp	r3, r2
 8013430:	d00e      	beq.n	8013450 <HAL_TIM_Base_Start+0x70>
 8013432:	687b      	ldr	r3, [r7, #4]
 8013434:	681b      	ldr	r3, [r3, #0]
 8013436:	4a1e      	ldr	r2, [pc, #120]	@ (80134b0 <HAL_TIM_Base_Start+0xd0>)
 8013438:	4293      	cmp	r3, r2
 801343a:	d009      	beq.n	8013450 <HAL_TIM_Base_Start+0x70>
 801343c:	687b      	ldr	r3, [r7, #4]
 801343e:	681b      	ldr	r3, [r3, #0]
 8013440:	4a1c      	ldr	r2, [pc, #112]	@ (80134b4 <HAL_TIM_Base_Start+0xd4>)
 8013442:	4293      	cmp	r3, r2
 8013444:	d004      	beq.n	8013450 <HAL_TIM_Base_Start+0x70>
 8013446:	687b      	ldr	r3, [r7, #4]
 8013448:	681b      	ldr	r3, [r3, #0]
 801344a:	4a1b      	ldr	r2, [pc, #108]	@ (80134b8 <HAL_TIM_Base_Start+0xd8>)
 801344c:	4293      	cmp	r3, r2
 801344e:	d115      	bne.n	801347c <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8013450:	687b      	ldr	r3, [r7, #4]
 8013452:	681b      	ldr	r3, [r3, #0]
 8013454:	689a      	ldr	r2, [r3, #8]
 8013456:	4b19      	ldr	r3, [pc, #100]	@ (80134bc <HAL_TIM_Base_Start+0xdc>)
 8013458:	4013      	ands	r3, r2
 801345a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801345c:	68fb      	ldr	r3, [r7, #12]
 801345e:	2b06      	cmp	r3, #6
 8013460:	d015      	beq.n	801348e <HAL_TIM_Base_Start+0xae>
 8013462:	68fb      	ldr	r3, [r7, #12]
 8013464:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013468:	d011      	beq.n	801348e <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 801346a:	687b      	ldr	r3, [r7, #4]
 801346c:	681b      	ldr	r3, [r3, #0]
 801346e:	681a      	ldr	r2, [r3, #0]
 8013470:	687b      	ldr	r3, [r7, #4]
 8013472:	681b      	ldr	r3, [r3, #0]
 8013474:	f042 0201 	orr.w	r2, r2, #1
 8013478:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801347a:	e008      	b.n	801348e <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 801347c:	687b      	ldr	r3, [r7, #4]
 801347e:	681b      	ldr	r3, [r3, #0]
 8013480:	681a      	ldr	r2, [r3, #0]
 8013482:	687b      	ldr	r3, [r7, #4]
 8013484:	681b      	ldr	r3, [r3, #0]
 8013486:	f042 0201 	orr.w	r2, r2, #1
 801348a:	601a      	str	r2, [r3, #0]
 801348c:	e000      	b.n	8013490 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801348e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8013490:	2300      	movs	r3, #0
}
 8013492:	4618      	mov	r0, r3
 8013494:	3714      	adds	r7, #20
 8013496:	46bd      	mov	sp, r7
 8013498:	f85d 7b04 	ldr.w	r7, [sp], #4
 801349c:	4770      	bx	lr
 801349e:	bf00      	nop
 80134a0:	40010000 	.word	0x40010000
 80134a4:	40000400 	.word	0x40000400
 80134a8:	40000800 	.word	0x40000800
 80134ac:	40000c00 	.word	0x40000c00
 80134b0:	40010400 	.word	0x40010400
 80134b4:	40001800 	.word	0x40001800
 80134b8:	40014000 	.word	0x40014000
 80134bc:	00010007 	.word	0x00010007

080134c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80134c0:	b480      	push	{r7}
 80134c2:	b085      	sub	sp, #20
 80134c4:	af00      	add	r7, sp, #0
 80134c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80134c8:	687b      	ldr	r3, [r7, #4]
 80134ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80134ce:	b2db      	uxtb	r3, r3
 80134d0:	2b01      	cmp	r3, #1
 80134d2:	d001      	beq.n	80134d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80134d4:	2301      	movs	r3, #1
 80134d6:	e054      	b.n	8013582 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80134d8:	687b      	ldr	r3, [r7, #4]
 80134da:	2202      	movs	r2, #2
 80134dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80134e0:	687b      	ldr	r3, [r7, #4]
 80134e2:	681b      	ldr	r3, [r3, #0]
 80134e4:	68da      	ldr	r2, [r3, #12]
 80134e6:	687b      	ldr	r3, [r7, #4]
 80134e8:	681b      	ldr	r3, [r3, #0]
 80134ea:	f042 0201 	orr.w	r2, r2, #1
 80134ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80134f0:	687b      	ldr	r3, [r7, #4]
 80134f2:	681b      	ldr	r3, [r3, #0]
 80134f4:	4a26      	ldr	r2, [pc, #152]	@ (8013590 <HAL_TIM_Base_Start_IT+0xd0>)
 80134f6:	4293      	cmp	r3, r2
 80134f8:	d022      	beq.n	8013540 <HAL_TIM_Base_Start_IT+0x80>
 80134fa:	687b      	ldr	r3, [r7, #4]
 80134fc:	681b      	ldr	r3, [r3, #0]
 80134fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013502:	d01d      	beq.n	8013540 <HAL_TIM_Base_Start_IT+0x80>
 8013504:	687b      	ldr	r3, [r7, #4]
 8013506:	681b      	ldr	r3, [r3, #0]
 8013508:	4a22      	ldr	r2, [pc, #136]	@ (8013594 <HAL_TIM_Base_Start_IT+0xd4>)
 801350a:	4293      	cmp	r3, r2
 801350c:	d018      	beq.n	8013540 <HAL_TIM_Base_Start_IT+0x80>
 801350e:	687b      	ldr	r3, [r7, #4]
 8013510:	681b      	ldr	r3, [r3, #0]
 8013512:	4a21      	ldr	r2, [pc, #132]	@ (8013598 <HAL_TIM_Base_Start_IT+0xd8>)
 8013514:	4293      	cmp	r3, r2
 8013516:	d013      	beq.n	8013540 <HAL_TIM_Base_Start_IT+0x80>
 8013518:	687b      	ldr	r3, [r7, #4]
 801351a:	681b      	ldr	r3, [r3, #0]
 801351c:	4a1f      	ldr	r2, [pc, #124]	@ (801359c <HAL_TIM_Base_Start_IT+0xdc>)
 801351e:	4293      	cmp	r3, r2
 8013520:	d00e      	beq.n	8013540 <HAL_TIM_Base_Start_IT+0x80>
 8013522:	687b      	ldr	r3, [r7, #4]
 8013524:	681b      	ldr	r3, [r3, #0]
 8013526:	4a1e      	ldr	r2, [pc, #120]	@ (80135a0 <HAL_TIM_Base_Start_IT+0xe0>)
 8013528:	4293      	cmp	r3, r2
 801352a:	d009      	beq.n	8013540 <HAL_TIM_Base_Start_IT+0x80>
 801352c:	687b      	ldr	r3, [r7, #4]
 801352e:	681b      	ldr	r3, [r3, #0]
 8013530:	4a1c      	ldr	r2, [pc, #112]	@ (80135a4 <HAL_TIM_Base_Start_IT+0xe4>)
 8013532:	4293      	cmp	r3, r2
 8013534:	d004      	beq.n	8013540 <HAL_TIM_Base_Start_IT+0x80>
 8013536:	687b      	ldr	r3, [r7, #4]
 8013538:	681b      	ldr	r3, [r3, #0]
 801353a:	4a1b      	ldr	r2, [pc, #108]	@ (80135a8 <HAL_TIM_Base_Start_IT+0xe8>)
 801353c:	4293      	cmp	r3, r2
 801353e:	d115      	bne.n	801356c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8013540:	687b      	ldr	r3, [r7, #4]
 8013542:	681b      	ldr	r3, [r3, #0]
 8013544:	689a      	ldr	r2, [r3, #8]
 8013546:	4b19      	ldr	r3, [pc, #100]	@ (80135ac <HAL_TIM_Base_Start_IT+0xec>)
 8013548:	4013      	ands	r3, r2
 801354a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801354c:	68fb      	ldr	r3, [r7, #12]
 801354e:	2b06      	cmp	r3, #6
 8013550:	d015      	beq.n	801357e <HAL_TIM_Base_Start_IT+0xbe>
 8013552:	68fb      	ldr	r3, [r7, #12]
 8013554:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013558:	d011      	beq.n	801357e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 801355a:	687b      	ldr	r3, [r7, #4]
 801355c:	681b      	ldr	r3, [r3, #0]
 801355e:	681a      	ldr	r2, [r3, #0]
 8013560:	687b      	ldr	r3, [r7, #4]
 8013562:	681b      	ldr	r3, [r3, #0]
 8013564:	f042 0201 	orr.w	r2, r2, #1
 8013568:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801356a:	e008      	b.n	801357e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 801356c:	687b      	ldr	r3, [r7, #4]
 801356e:	681b      	ldr	r3, [r3, #0]
 8013570:	681a      	ldr	r2, [r3, #0]
 8013572:	687b      	ldr	r3, [r7, #4]
 8013574:	681b      	ldr	r3, [r3, #0]
 8013576:	f042 0201 	orr.w	r2, r2, #1
 801357a:	601a      	str	r2, [r3, #0]
 801357c:	e000      	b.n	8013580 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801357e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8013580:	2300      	movs	r3, #0
}
 8013582:	4618      	mov	r0, r3
 8013584:	3714      	adds	r7, #20
 8013586:	46bd      	mov	sp, r7
 8013588:	f85d 7b04 	ldr.w	r7, [sp], #4
 801358c:	4770      	bx	lr
 801358e:	bf00      	nop
 8013590:	40010000 	.word	0x40010000
 8013594:	40000400 	.word	0x40000400
 8013598:	40000800 	.word	0x40000800
 801359c:	40000c00 	.word	0x40000c00
 80135a0:	40010400 	.word	0x40010400
 80135a4:	40001800 	.word	0x40001800
 80135a8:	40014000 	.word	0x40014000
 80135ac:	00010007 	.word	0x00010007

080135b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80135b0:	b580      	push	{r7, lr}
 80135b2:	b084      	sub	sp, #16
 80135b4:	af00      	add	r7, sp, #0
 80135b6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80135b8:	687b      	ldr	r3, [r7, #4]
 80135ba:	681b      	ldr	r3, [r3, #0]
 80135bc:	68db      	ldr	r3, [r3, #12]
 80135be:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80135c0:	687b      	ldr	r3, [r7, #4]
 80135c2:	681b      	ldr	r3, [r3, #0]
 80135c4:	691b      	ldr	r3, [r3, #16]
 80135c6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80135c8:	68bb      	ldr	r3, [r7, #8]
 80135ca:	f003 0302 	and.w	r3, r3, #2
 80135ce:	2b00      	cmp	r3, #0
 80135d0:	d020      	beq.n	8013614 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80135d2:	68fb      	ldr	r3, [r7, #12]
 80135d4:	f003 0302 	and.w	r3, r3, #2
 80135d8:	2b00      	cmp	r3, #0
 80135da:	d01b      	beq.n	8013614 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80135dc:	687b      	ldr	r3, [r7, #4]
 80135de:	681b      	ldr	r3, [r3, #0]
 80135e0:	f06f 0202 	mvn.w	r2, #2
 80135e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80135e6:	687b      	ldr	r3, [r7, #4]
 80135e8:	2201      	movs	r2, #1
 80135ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80135ec:	687b      	ldr	r3, [r7, #4]
 80135ee:	681b      	ldr	r3, [r3, #0]
 80135f0:	699b      	ldr	r3, [r3, #24]
 80135f2:	f003 0303 	and.w	r3, r3, #3
 80135f6:	2b00      	cmp	r3, #0
 80135f8:	d003      	beq.n	8013602 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80135fa:	6878      	ldr	r0, [r7, #4]
 80135fc:	f000 f9e2 	bl	80139c4 <HAL_TIM_IC_CaptureCallback>
 8013600:	e005      	b.n	801360e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8013602:	6878      	ldr	r0, [r7, #4]
 8013604:	f000 f9d4 	bl	80139b0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013608:	6878      	ldr	r0, [r7, #4]
 801360a:	f000 f9e5 	bl	80139d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801360e:	687b      	ldr	r3, [r7, #4]
 8013610:	2200      	movs	r2, #0
 8013612:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8013614:	68bb      	ldr	r3, [r7, #8]
 8013616:	f003 0304 	and.w	r3, r3, #4
 801361a:	2b00      	cmp	r3, #0
 801361c:	d020      	beq.n	8013660 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 801361e:	68fb      	ldr	r3, [r7, #12]
 8013620:	f003 0304 	and.w	r3, r3, #4
 8013624:	2b00      	cmp	r3, #0
 8013626:	d01b      	beq.n	8013660 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8013628:	687b      	ldr	r3, [r7, #4]
 801362a:	681b      	ldr	r3, [r3, #0]
 801362c:	f06f 0204 	mvn.w	r2, #4
 8013630:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8013632:	687b      	ldr	r3, [r7, #4]
 8013634:	2202      	movs	r2, #2
 8013636:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8013638:	687b      	ldr	r3, [r7, #4]
 801363a:	681b      	ldr	r3, [r3, #0]
 801363c:	699b      	ldr	r3, [r3, #24]
 801363e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8013642:	2b00      	cmp	r3, #0
 8013644:	d003      	beq.n	801364e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8013646:	6878      	ldr	r0, [r7, #4]
 8013648:	f000 f9bc 	bl	80139c4 <HAL_TIM_IC_CaptureCallback>
 801364c:	e005      	b.n	801365a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801364e:	6878      	ldr	r0, [r7, #4]
 8013650:	f000 f9ae 	bl	80139b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013654:	6878      	ldr	r0, [r7, #4]
 8013656:	f000 f9bf 	bl	80139d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801365a:	687b      	ldr	r3, [r7, #4]
 801365c:	2200      	movs	r2, #0
 801365e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8013660:	68bb      	ldr	r3, [r7, #8]
 8013662:	f003 0308 	and.w	r3, r3, #8
 8013666:	2b00      	cmp	r3, #0
 8013668:	d020      	beq.n	80136ac <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 801366a:	68fb      	ldr	r3, [r7, #12]
 801366c:	f003 0308 	and.w	r3, r3, #8
 8013670:	2b00      	cmp	r3, #0
 8013672:	d01b      	beq.n	80136ac <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8013674:	687b      	ldr	r3, [r7, #4]
 8013676:	681b      	ldr	r3, [r3, #0]
 8013678:	f06f 0208 	mvn.w	r2, #8
 801367c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801367e:	687b      	ldr	r3, [r7, #4]
 8013680:	2204      	movs	r2, #4
 8013682:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8013684:	687b      	ldr	r3, [r7, #4]
 8013686:	681b      	ldr	r3, [r3, #0]
 8013688:	69db      	ldr	r3, [r3, #28]
 801368a:	f003 0303 	and.w	r3, r3, #3
 801368e:	2b00      	cmp	r3, #0
 8013690:	d003      	beq.n	801369a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8013692:	6878      	ldr	r0, [r7, #4]
 8013694:	f000 f996 	bl	80139c4 <HAL_TIM_IC_CaptureCallback>
 8013698:	e005      	b.n	80136a6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801369a:	6878      	ldr	r0, [r7, #4]
 801369c:	f000 f988 	bl	80139b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80136a0:	6878      	ldr	r0, [r7, #4]
 80136a2:	f000 f999 	bl	80139d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80136a6:	687b      	ldr	r3, [r7, #4]
 80136a8:	2200      	movs	r2, #0
 80136aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80136ac:	68bb      	ldr	r3, [r7, #8]
 80136ae:	f003 0310 	and.w	r3, r3, #16
 80136b2:	2b00      	cmp	r3, #0
 80136b4:	d020      	beq.n	80136f8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80136b6:	68fb      	ldr	r3, [r7, #12]
 80136b8:	f003 0310 	and.w	r3, r3, #16
 80136bc:	2b00      	cmp	r3, #0
 80136be:	d01b      	beq.n	80136f8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80136c0:	687b      	ldr	r3, [r7, #4]
 80136c2:	681b      	ldr	r3, [r3, #0]
 80136c4:	f06f 0210 	mvn.w	r2, #16
 80136c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80136ca:	687b      	ldr	r3, [r7, #4]
 80136cc:	2208      	movs	r2, #8
 80136ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80136d0:	687b      	ldr	r3, [r7, #4]
 80136d2:	681b      	ldr	r3, [r3, #0]
 80136d4:	69db      	ldr	r3, [r3, #28]
 80136d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80136da:	2b00      	cmp	r3, #0
 80136dc:	d003      	beq.n	80136e6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80136de:	6878      	ldr	r0, [r7, #4]
 80136e0:	f000 f970 	bl	80139c4 <HAL_TIM_IC_CaptureCallback>
 80136e4:	e005      	b.n	80136f2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80136e6:	6878      	ldr	r0, [r7, #4]
 80136e8:	f000 f962 	bl	80139b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80136ec:	6878      	ldr	r0, [r7, #4]
 80136ee:	f000 f973 	bl	80139d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80136f2:	687b      	ldr	r3, [r7, #4]
 80136f4:	2200      	movs	r2, #0
 80136f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80136f8:	68bb      	ldr	r3, [r7, #8]
 80136fa:	f003 0301 	and.w	r3, r3, #1
 80136fe:	2b00      	cmp	r3, #0
 8013700:	d00c      	beq.n	801371c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8013702:	68fb      	ldr	r3, [r7, #12]
 8013704:	f003 0301 	and.w	r3, r3, #1
 8013708:	2b00      	cmp	r3, #0
 801370a:	d007      	beq.n	801371c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 801370c:	687b      	ldr	r3, [r7, #4]
 801370e:	681b      	ldr	r3, [r3, #0]
 8013710:	f06f 0201 	mvn.w	r2, #1
 8013714:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8013716:	6878      	ldr	r0, [r7, #4]
 8013718:	f7f3 fdfe 	bl	8007318 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 801371c:	68bb      	ldr	r3, [r7, #8]
 801371e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013722:	2b00      	cmp	r3, #0
 8013724:	d104      	bne.n	8013730 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8013726:	68bb      	ldr	r3, [r7, #8]
 8013728:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 801372c:	2b00      	cmp	r3, #0
 801372e:	d00c      	beq.n	801374a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8013730:	68fb      	ldr	r3, [r7, #12]
 8013732:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013736:	2b00      	cmp	r3, #0
 8013738:	d007      	beq.n	801374a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 801373a:	687b      	ldr	r3, [r7, #4]
 801373c:	681b      	ldr	r3, [r3, #0]
 801373e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8013742:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8013744:	6878      	ldr	r0, [r7, #4]
 8013746:	f000 fb31 	bl	8013dac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 801374a:	68bb      	ldr	r3, [r7, #8]
 801374c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8013750:	2b00      	cmp	r3, #0
 8013752:	d00c      	beq.n	801376e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8013754:	68fb      	ldr	r3, [r7, #12]
 8013756:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801375a:	2b00      	cmp	r3, #0
 801375c:	d007      	beq.n	801376e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 801375e:	687b      	ldr	r3, [r7, #4]
 8013760:	681b      	ldr	r3, [r3, #0]
 8013762:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8013766:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8013768:	6878      	ldr	r0, [r7, #4]
 801376a:	f000 fb29 	bl	8013dc0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 801376e:	68bb      	ldr	r3, [r7, #8]
 8013770:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013774:	2b00      	cmp	r3, #0
 8013776:	d00c      	beq.n	8013792 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8013778:	68fb      	ldr	r3, [r7, #12]
 801377a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801377e:	2b00      	cmp	r3, #0
 8013780:	d007      	beq.n	8013792 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8013782:	687b      	ldr	r3, [r7, #4]
 8013784:	681b      	ldr	r3, [r3, #0]
 8013786:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 801378a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 801378c:	6878      	ldr	r0, [r7, #4]
 801378e:	f000 f92d 	bl	80139ec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8013792:	68bb      	ldr	r3, [r7, #8]
 8013794:	f003 0320 	and.w	r3, r3, #32
 8013798:	2b00      	cmp	r3, #0
 801379a:	d00c      	beq.n	80137b6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 801379c:	68fb      	ldr	r3, [r7, #12]
 801379e:	f003 0320 	and.w	r3, r3, #32
 80137a2:	2b00      	cmp	r3, #0
 80137a4:	d007      	beq.n	80137b6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80137a6:	687b      	ldr	r3, [r7, #4]
 80137a8:	681b      	ldr	r3, [r3, #0]
 80137aa:	f06f 0220 	mvn.w	r2, #32
 80137ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80137b0:	6878      	ldr	r0, [r7, #4]
 80137b2:	f000 faf1 	bl	8013d98 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80137b6:	bf00      	nop
 80137b8:	3710      	adds	r7, #16
 80137ba:	46bd      	mov	sp, r7
 80137bc:	bd80      	pop	{r7, pc}
	...

080137c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80137c0:	b580      	push	{r7, lr}
 80137c2:	b084      	sub	sp, #16
 80137c4:	af00      	add	r7, sp, #0
 80137c6:	6078      	str	r0, [r7, #4]
 80137c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80137ca:	2300      	movs	r3, #0
 80137cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80137ce:	687b      	ldr	r3, [r7, #4]
 80137d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80137d4:	2b01      	cmp	r3, #1
 80137d6:	d101      	bne.n	80137dc <HAL_TIM_ConfigClockSource+0x1c>
 80137d8:	2302      	movs	r3, #2
 80137da:	e0dc      	b.n	8013996 <HAL_TIM_ConfigClockSource+0x1d6>
 80137dc:	687b      	ldr	r3, [r7, #4]
 80137de:	2201      	movs	r2, #1
 80137e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80137e4:	687b      	ldr	r3, [r7, #4]
 80137e6:	2202      	movs	r2, #2
 80137e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80137ec:	687b      	ldr	r3, [r7, #4]
 80137ee:	681b      	ldr	r3, [r3, #0]
 80137f0:	689b      	ldr	r3, [r3, #8]
 80137f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80137f4:	68ba      	ldr	r2, [r7, #8]
 80137f6:	4b6a      	ldr	r3, [pc, #424]	@ (80139a0 <HAL_TIM_ConfigClockSource+0x1e0>)
 80137f8:	4013      	ands	r3, r2
 80137fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80137fc:	68bb      	ldr	r3, [r7, #8]
 80137fe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8013802:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8013804:	687b      	ldr	r3, [r7, #4]
 8013806:	681b      	ldr	r3, [r3, #0]
 8013808:	68ba      	ldr	r2, [r7, #8]
 801380a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 801380c:	683b      	ldr	r3, [r7, #0]
 801380e:	681b      	ldr	r3, [r3, #0]
 8013810:	4a64      	ldr	r2, [pc, #400]	@ (80139a4 <HAL_TIM_ConfigClockSource+0x1e4>)
 8013812:	4293      	cmp	r3, r2
 8013814:	f000 80a9 	beq.w	801396a <HAL_TIM_ConfigClockSource+0x1aa>
 8013818:	4a62      	ldr	r2, [pc, #392]	@ (80139a4 <HAL_TIM_ConfigClockSource+0x1e4>)
 801381a:	4293      	cmp	r3, r2
 801381c:	f200 80ae 	bhi.w	801397c <HAL_TIM_ConfigClockSource+0x1bc>
 8013820:	4a61      	ldr	r2, [pc, #388]	@ (80139a8 <HAL_TIM_ConfigClockSource+0x1e8>)
 8013822:	4293      	cmp	r3, r2
 8013824:	f000 80a1 	beq.w	801396a <HAL_TIM_ConfigClockSource+0x1aa>
 8013828:	4a5f      	ldr	r2, [pc, #380]	@ (80139a8 <HAL_TIM_ConfigClockSource+0x1e8>)
 801382a:	4293      	cmp	r3, r2
 801382c:	f200 80a6 	bhi.w	801397c <HAL_TIM_ConfigClockSource+0x1bc>
 8013830:	4a5e      	ldr	r2, [pc, #376]	@ (80139ac <HAL_TIM_ConfigClockSource+0x1ec>)
 8013832:	4293      	cmp	r3, r2
 8013834:	f000 8099 	beq.w	801396a <HAL_TIM_ConfigClockSource+0x1aa>
 8013838:	4a5c      	ldr	r2, [pc, #368]	@ (80139ac <HAL_TIM_ConfigClockSource+0x1ec>)
 801383a:	4293      	cmp	r3, r2
 801383c:	f200 809e 	bhi.w	801397c <HAL_TIM_ConfigClockSource+0x1bc>
 8013840:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8013844:	f000 8091 	beq.w	801396a <HAL_TIM_ConfigClockSource+0x1aa>
 8013848:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 801384c:	f200 8096 	bhi.w	801397c <HAL_TIM_ConfigClockSource+0x1bc>
 8013850:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8013854:	f000 8089 	beq.w	801396a <HAL_TIM_ConfigClockSource+0x1aa>
 8013858:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801385c:	f200 808e 	bhi.w	801397c <HAL_TIM_ConfigClockSource+0x1bc>
 8013860:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8013864:	d03e      	beq.n	80138e4 <HAL_TIM_ConfigClockSource+0x124>
 8013866:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801386a:	f200 8087 	bhi.w	801397c <HAL_TIM_ConfigClockSource+0x1bc>
 801386e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8013872:	f000 8086 	beq.w	8013982 <HAL_TIM_ConfigClockSource+0x1c2>
 8013876:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801387a:	d87f      	bhi.n	801397c <HAL_TIM_ConfigClockSource+0x1bc>
 801387c:	2b70      	cmp	r3, #112	@ 0x70
 801387e:	d01a      	beq.n	80138b6 <HAL_TIM_ConfigClockSource+0xf6>
 8013880:	2b70      	cmp	r3, #112	@ 0x70
 8013882:	d87b      	bhi.n	801397c <HAL_TIM_ConfigClockSource+0x1bc>
 8013884:	2b60      	cmp	r3, #96	@ 0x60
 8013886:	d050      	beq.n	801392a <HAL_TIM_ConfigClockSource+0x16a>
 8013888:	2b60      	cmp	r3, #96	@ 0x60
 801388a:	d877      	bhi.n	801397c <HAL_TIM_ConfigClockSource+0x1bc>
 801388c:	2b50      	cmp	r3, #80	@ 0x50
 801388e:	d03c      	beq.n	801390a <HAL_TIM_ConfigClockSource+0x14a>
 8013890:	2b50      	cmp	r3, #80	@ 0x50
 8013892:	d873      	bhi.n	801397c <HAL_TIM_ConfigClockSource+0x1bc>
 8013894:	2b40      	cmp	r3, #64	@ 0x40
 8013896:	d058      	beq.n	801394a <HAL_TIM_ConfigClockSource+0x18a>
 8013898:	2b40      	cmp	r3, #64	@ 0x40
 801389a:	d86f      	bhi.n	801397c <HAL_TIM_ConfigClockSource+0x1bc>
 801389c:	2b30      	cmp	r3, #48	@ 0x30
 801389e:	d064      	beq.n	801396a <HAL_TIM_ConfigClockSource+0x1aa>
 80138a0:	2b30      	cmp	r3, #48	@ 0x30
 80138a2:	d86b      	bhi.n	801397c <HAL_TIM_ConfigClockSource+0x1bc>
 80138a4:	2b20      	cmp	r3, #32
 80138a6:	d060      	beq.n	801396a <HAL_TIM_ConfigClockSource+0x1aa>
 80138a8:	2b20      	cmp	r3, #32
 80138aa:	d867      	bhi.n	801397c <HAL_TIM_ConfigClockSource+0x1bc>
 80138ac:	2b00      	cmp	r3, #0
 80138ae:	d05c      	beq.n	801396a <HAL_TIM_ConfigClockSource+0x1aa>
 80138b0:	2b10      	cmp	r3, #16
 80138b2:	d05a      	beq.n	801396a <HAL_TIM_ConfigClockSource+0x1aa>
 80138b4:	e062      	b.n	801397c <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80138b6:	687b      	ldr	r3, [r7, #4]
 80138b8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80138ba:	683b      	ldr	r3, [r7, #0]
 80138bc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80138be:	683b      	ldr	r3, [r7, #0]
 80138c0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80138c2:	683b      	ldr	r3, [r7, #0]
 80138c4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80138c6:	f000 f9b9 	bl	8013c3c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80138ca:	687b      	ldr	r3, [r7, #4]
 80138cc:	681b      	ldr	r3, [r3, #0]
 80138ce:	689b      	ldr	r3, [r3, #8]
 80138d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80138d2:	68bb      	ldr	r3, [r7, #8]
 80138d4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80138d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80138da:	687b      	ldr	r3, [r7, #4]
 80138dc:	681b      	ldr	r3, [r3, #0]
 80138de:	68ba      	ldr	r2, [r7, #8]
 80138e0:	609a      	str	r2, [r3, #8]
      break;
 80138e2:	e04f      	b.n	8013984 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80138e4:	687b      	ldr	r3, [r7, #4]
 80138e6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80138e8:	683b      	ldr	r3, [r7, #0]
 80138ea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80138ec:	683b      	ldr	r3, [r7, #0]
 80138ee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80138f0:	683b      	ldr	r3, [r7, #0]
 80138f2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80138f4:	f000 f9a2 	bl	8013c3c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80138f8:	687b      	ldr	r3, [r7, #4]
 80138fa:	681b      	ldr	r3, [r3, #0]
 80138fc:	689a      	ldr	r2, [r3, #8]
 80138fe:	687b      	ldr	r3, [r7, #4]
 8013900:	681b      	ldr	r3, [r3, #0]
 8013902:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8013906:	609a      	str	r2, [r3, #8]
      break;
 8013908:	e03c      	b.n	8013984 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801390a:	687b      	ldr	r3, [r7, #4]
 801390c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801390e:	683b      	ldr	r3, [r7, #0]
 8013910:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8013912:	683b      	ldr	r3, [r7, #0]
 8013914:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8013916:	461a      	mov	r2, r3
 8013918:	f000 f912 	bl	8013b40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 801391c:	687b      	ldr	r3, [r7, #4]
 801391e:	681b      	ldr	r3, [r3, #0]
 8013920:	2150      	movs	r1, #80	@ 0x50
 8013922:	4618      	mov	r0, r3
 8013924:	f000 f96c 	bl	8013c00 <TIM_ITRx_SetConfig>
      break;
 8013928:	e02c      	b.n	8013984 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 801392a:	687b      	ldr	r3, [r7, #4]
 801392c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801392e:	683b      	ldr	r3, [r7, #0]
 8013930:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8013932:	683b      	ldr	r3, [r7, #0]
 8013934:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8013936:	461a      	mov	r2, r3
 8013938:	f000 f931 	bl	8013b9e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 801393c:	687b      	ldr	r3, [r7, #4]
 801393e:	681b      	ldr	r3, [r3, #0]
 8013940:	2160      	movs	r1, #96	@ 0x60
 8013942:	4618      	mov	r0, r3
 8013944:	f000 f95c 	bl	8013c00 <TIM_ITRx_SetConfig>
      break;
 8013948:	e01c      	b.n	8013984 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801394a:	687b      	ldr	r3, [r7, #4]
 801394c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801394e:	683b      	ldr	r3, [r7, #0]
 8013950:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8013952:	683b      	ldr	r3, [r7, #0]
 8013954:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8013956:	461a      	mov	r2, r3
 8013958:	f000 f8f2 	bl	8013b40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 801395c:	687b      	ldr	r3, [r7, #4]
 801395e:	681b      	ldr	r3, [r3, #0]
 8013960:	2140      	movs	r1, #64	@ 0x40
 8013962:	4618      	mov	r0, r3
 8013964:	f000 f94c 	bl	8013c00 <TIM_ITRx_SetConfig>
      break;
 8013968:	e00c      	b.n	8013984 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 801396a:	687b      	ldr	r3, [r7, #4]
 801396c:	681a      	ldr	r2, [r3, #0]
 801396e:	683b      	ldr	r3, [r7, #0]
 8013970:	681b      	ldr	r3, [r3, #0]
 8013972:	4619      	mov	r1, r3
 8013974:	4610      	mov	r0, r2
 8013976:	f000 f943 	bl	8013c00 <TIM_ITRx_SetConfig>
      break;
 801397a:	e003      	b.n	8013984 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 801397c:	2301      	movs	r3, #1
 801397e:	73fb      	strb	r3, [r7, #15]
      break;
 8013980:	e000      	b.n	8013984 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8013982:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8013984:	687b      	ldr	r3, [r7, #4]
 8013986:	2201      	movs	r2, #1
 8013988:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 801398c:	687b      	ldr	r3, [r7, #4]
 801398e:	2200      	movs	r2, #0
 8013990:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8013994:	7bfb      	ldrb	r3, [r7, #15]
}
 8013996:	4618      	mov	r0, r3
 8013998:	3710      	adds	r7, #16
 801399a:	46bd      	mov	sp, r7
 801399c:	bd80      	pop	{r7, pc}
 801399e:	bf00      	nop
 80139a0:	ffceff88 	.word	0xffceff88
 80139a4:	00100040 	.word	0x00100040
 80139a8:	00100030 	.word	0x00100030
 80139ac:	00100020 	.word	0x00100020

080139b0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80139b0:	b480      	push	{r7}
 80139b2:	b083      	sub	sp, #12
 80139b4:	af00      	add	r7, sp, #0
 80139b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80139b8:	bf00      	nop
 80139ba:	370c      	adds	r7, #12
 80139bc:	46bd      	mov	sp, r7
 80139be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139c2:	4770      	bx	lr

080139c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80139c4:	b480      	push	{r7}
 80139c6:	b083      	sub	sp, #12
 80139c8:	af00      	add	r7, sp, #0
 80139ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80139cc:	bf00      	nop
 80139ce:	370c      	adds	r7, #12
 80139d0:	46bd      	mov	sp, r7
 80139d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139d6:	4770      	bx	lr

080139d8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80139d8:	b480      	push	{r7}
 80139da:	b083      	sub	sp, #12
 80139dc:	af00      	add	r7, sp, #0
 80139de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80139e0:	bf00      	nop
 80139e2:	370c      	adds	r7, #12
 80139e4:	46bd      	mov	sp, r7
 80139e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139ea:	4770      	bx	lr

080139ec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80139ec:	b480      	push	{r7}
 80139ee:	b083      	sub	sp, #12
 80139f0:	af00      	add	r7, sp, #0
 80139f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80139f4:	bf00      	nop
 80139f6:	370c      	adds	r7, #12
 80139f8:	46bd      	mov	sp, r7
 80139fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139fe:	4770      	bx	lr

08013a00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8013a00:	b480      	push	{r7}
 8013a02:	b085      	sub	sp, #20
 8013a04:	af00      	add	r7, sp, #0
 8013a06:	6078      	str	r0, [r7, #4]
 8013a08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8013a0a:	687b      	ldr	r3, [r7, #4]
 8013a0c:	681b      	ldr	r3, [r3, #0]
 8013a0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8013a10:	687b      	ldr	r3, [r7, #4]
 8013a12:	4a43      	ldr	r2, [pc, #268]	@ (8013b20 <TIM_Base_SetConfig+0x120>)
 8013a14:	4293      	cmp	r3, r2
 8013a16:	d013      	beq.n	8013a40 <TIM_Base_SetConfig+0x40>
 8013a18:	687b      	ldr	r3, [r7, #4]
 8013a1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013a1e:	d00f      	beq.n	8013a40 <TIM_Base_SetConfig+0x40>
 8013a20:	687b      	ldr	r3, [r7, #4]
 8013a22:	4a40      	ldr	r2, [pc, #256]	@ (8013b24 <TIM_Base_SetConfig+0x124>)
 8013a24:	4293      	cmp	r3, r2
 8013a26:	d00b      	beq.n	8013a40 <TIM_Base_SetConfig+0x40>
 8013a28:	687b      	ldr	r3, [r7, #4]
 8013a2a:	4a3f      	ldr	r2, [pc, #252]	@ (8013b28 <TIM_Base_SetConfig+0x128>)
 8013a2c:	4293      	cmp	r3, r2
 8013a2e:	d007      	beq.n	8013a40 <TIM_Base_SetConfig+0x40>
 8013a30:	687b      	ldr	r3, [r7, #4]
 8013a32:	4a3e      	ldr	r2, [pc, #248]	@ (8013b2c <TIM_Base_SetConfig+0x12c>)
 8013a34:	4293      	cmp	r3, r2
 8013a36:	d003      	beq.n	8013a40 <TIM_Base_SetConfig+0x40>
 8013a38:	687b      	ldr	r3, [r7, #4]
 8013a3a:	4a3d      	ldr	r2, [pc, #244]	@ (8013b30 <TIM_Base_SetConfig+0x130>)
 8013a3c:	4293      	cmp	r3, r2
 8013a3e:	d108      	bne.n	8013a52 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8013a40:	68fb      	ldr	r3, [r7, #12]
 8013a42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8013a46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8013a48:	683b      	ldr	r3, [r7, #0]
 8013a4a:	685b      	ldr	r3, [r3, #4]
 8013a4c:	68fa      	ldr	r2, [r7, #12]
 8013a4e:	4313      	orrs	r3, r2
 8013a50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8013a52:	687b      	ldr	r3, [r7, #4]
 8013a54:	4a32      	ldr	r2, [pc, #200]	@ (8013b20 <TIM_Base_SetConfig+0x120>)
 8013a56:	4293      	cmp	r3, r2
 8013a58:	d01f      	beq.n	8013a9a <TIM_Base_SetConfig+0x9a>
 8013a5a:	687b      	ldr	r3, [r7, #4]
 8013a5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013a60:	d01b      	beq.n	8013a9a <TIM_Base_SetConfig+0x9a>
 8013a62:	687b      	ldr	r3, [r7, #4]
 8013a64:	4a2f      	ldr	r2, [pc, #188]	@ (8013b24 <TIM_Base_SetConfig+0x124>)
 8013a66:	4293      	cmp	r3, r2
 8013a68:	d017      	beq.n	8013a9a <TIM_Base_SetConfig+0x9a>
 8013a6a:	687b      	ldr	r3, [r7, #4]
 8013a6c:	4a2e      	ldr	r2, [pc, #184]	@ (8013b28 <TIM_Base_SetConfig+0x128>)
 8013a6e:	4293      	cmp	r3, r2
 8013a70:	d013      	beq.n	8013a9a <TIM_Base_SetConfig+0x9a>
 8013a72:	687b      	ldr	r3, [r7, #4]
 8013a74:	4a2d      	ldr	r2, [pc, #180]	@ (8013b2c <TIM_Base_SetConfig+0x12c>)
 8013a76:	4293      	cmp	r3, r2
 8013a78:	d00f      	beq.n	8013a9a <TIM_Base_SetConfig+0x9a>
 8013a7a:	687b      	ldr	r3, [r7, #4]
 8013a7c:	4a2c      	ldr	r2, [pc, #176]	@ (8013b30 <TIM_Base_SetConfig+0x130>)
 8013a7e:	4293      	cmp	r3, r2
 8013a80:	d00b      	beq.n	8013a9a <TIM_Base_SetConfig+0x9a>
 8013a82:	687b      	ldr	r3, [r7, #4]
 8013a84:	4a2b      	ldr	r2, [pc, #172]	@ (8013b34 <TIM_Base_SetConfig+0x134>)
 8013a86:	4293      	cmp	r3, r2
 8013a88:	d007      	beq.n	8013a9a <TIM_Base_SetConfig+0x9a>
 8013a8a:	687b      	ldr	r3, [r7, #4]
 8013a8c:	4a2a      	ldr	r2, [pc, #168]	@ (8013b38 <TIM_Base_SetConfig+0x138>)
 8013a8e:	4293      	cmp	r3, r2
 8013a90:	d003      	beq.n	8013a9a <TIM_Base_SetConfig+0x9a>
 8013a92:	687b      	ldr	r3, [r7, #4]
 8013a94:	4a29      	ldr	r2, [pc, #164]	@ (8013b3c <TIM_Base_SetConfig+0x13c>)
 8013a96:	4293      	cmp	r3, r2
 8013a98:	d108      	bne.n	8013aac <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8013a9a:	68fb      	ldr	r3, [r7, #12]
 8013a9c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8013aa0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8013aa2:	683b      	ldr	r3, [r7, #0]
 8013aa4:	68db      	ldr	r3, [r3, #12]
 8013aa6:	68fa      	ldr	r2, [r7, #12]
 8013aa8:	4313      	orrs	r3, r2
 8013aaa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8013aac:	68fb      	ldr	r3, [r7, #12]
 8013aae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8013ab2:	683b      	ldr	r3, [r7, #0]
 8013ab4:	695b      	ldr	r3, [r3, #20]
 8013ab6:	4313      	orrs	r3, r2
 8013ab8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8013aba:	683b      	ldr	r3, [r7, #0]
 8013abc:	689a      	ldr	r2, [r3, #8]
 8013abe:	687b      	ldr	r3, [r7, #4]
 8013ac0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8013ac2:	683b      	ldr	r3, [r7, #0]
 8013ac4:	681a      	ldr	r2, [r3, #0]
 8013ac6:	687b      	ldr	r3, [r7, #4]
 8013ac8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8013aca:	687b      	ldr	r3, [r7, #4]
 8013acc:	4a14      	ldr	r2, [pc, #80]	@ (8013b20 <TIM_Base_SetConfig+0x120>)
 8013ace:	4293      	cmp	r3, r2
 8013ad0:	d00f      	beq.n	8013af2 <TIM_Base_SetConfig+0xf2>
 8013ad2:	687b      	ldr	r3, [r7, #4]
 8013ad4:	4a16      	ldr	r2, [pc, #88]	@ (8013b30 <TIM_Base_SetConfig+0x130>)
 8013ad6:	4293      	cmp	r3, r2
 8013ad8:	d00b      	beq.n	8013af2 <TIM_Base_SetConfig+0xf2>
 8013ada:	687b      	ldr	r3, [r7, #4]
 8013adc:	4a15      	ldr	r2, [pc, #84]	@ (8013b34 <TIM_Base_SetConfig+0x134>)
 8013ade:	4293      	cmp	r3, r2
 8013ae0:	d007      	beq.n	8013af2 <TIM_Base_SetConfig+0xf2>
 8013ae2:	687b      	ldr	r3, [r7, #4]
 8013ae4:	4a14      	ldr	r2, [pc, #80]	@ (8013b38 <TIM_Base_SetConfig+0x138>)
 8013ae6:	4293      	cmp	r3, r2
 8013ae8:	d003      	beq.n	8013af2 <TIM_Base_SetConfig+0xf2>
 8013aea:	687b      	ldr	r3, [r7, #4]
 8013aec:	4a13      	ldr	r2, [pc, #76]	@ (8013b3c <TIM_Base_SetConfig+0x13c>)
 8013aee:	4293      	cmp	r3, r2
 8013af0:	d103      	bne.n	8013afa <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8013af2:	683b      	ldr	r3, [r7, #0]
 8013af4:	691a      	ldr	r2, [r3, #16]
 8013af6:	687b      	ldr	r3, [r7, #4]
 8013af8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8013afa:	687b      	ldr	r3, [r7, #4]
 8013afc:	681b      	ldr	r3, [r3, #0]
 8013afe:	f043 0204 	orr.w	r2, r3, #4
 8013b02:	687b      	ldr	r3, [r7, #4]
 8013b04:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8013b06:	687b      	ldr	r3, [r7, #4]
 8013b08:	2201      	movs	r2, #1
 8013b0a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8013b0c:	687b      	ldr	r3, [r7, #4]
 8013b0e:	68fa      	ldr	r2, [r7, #12]
 8013b10:	601a      	str	r2, [r3, #0]
}
 8013b12:	bf00      	nop
 8013b14:	3714      	adds	r7, #20
 8013b16:	46bd      	mov	sp, r7
 8013b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b1c:	4770      	bx	lr
 8013b1e:	bf00      	nop
 8013b20:	40010000 	.word	0x40010000
 8013b24:	40000400 	.word	0x40000400
 8013b28:	40000800 	.word	0x40000800
 8013b2c:	40000c00 	.word	0x40000c00
 8013b30:	40010400 	.word	0x40010400
 8013b34:	40014000 	.word	0x40014000
 8013b38:	40014400 	.word	0x40014400
 8013b3c:	40014800 	.word	0x40014800

08013b40 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8013b40:	b480      	push	{r7}
 8013b42:	b087      	sub	sp, #28
 8013b44:	af00      	add	r7, sp, #0
 8013b46:	60f8      	str	r0, [r7, #12]
 8013b48:	60b9      	str	r1, [r7, #8]
 8013b4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8013b4c:	68fb      	ldr	r3, [r7, #12]
 8013b4e:	6a1b      	ldr	r3, [r3, #32]
 8013b50:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8013b52:	68fb      	ldr	r3, [r7, #12]
 8013b54:	6a1b      	ldr	r3, [r3, #32]
 8013b56:	f023 0201 	bic.w	r2, r3, #1
 8013b5a:	68fb      	ldr	r3, [r7, #12]
 8013b5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8013b5e:	68fb      	ldr	r3, [r7, #12]
 8013b60:	699b      	ldr	r3, [r3, #24]
 8013b62:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8013b64:	693b      	ldr	r3, [r7, #16]
 8013b66:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8013b6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8013b6c:	687b      	ldr	r3, [r7, #4]
 8013b6e:	011b      	lsls	r3, r3, #4
 8013b70:	693a      	ldr	r2, [r7, #16]
 8013b72:	4313      	orrs	r3, r2
 8013b74:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8013b76:	697b      	ldr	r3, [r7, #20]
 8013b78:	f023 030a 	bic.w	r3, r3, #10
 8013b7c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8013b7e:	697a      	ldr	r2, [r7, #20]
 8013b80:	68bb      	ldr	r3, [r7, #8]
 8013b82:	4313      	orrs	r3, r2
 8013b84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8013b86:	68fb      	ldr	r3, [r7, #12]
 8013b88:	693a      	ldr	r2, [r7, #16]
 8013b8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8013b8c:	68fb      	ldr	r3, [r7, #12]
 8013b8e:	697a      	ldr	r2, [r7, #20]
 8013b90:	621a      	str	r2, [r3, #32]
}
 8013b92:	bf00      	nop
 8013b94:	371c      	adds	r7, #28
 8013b96:	46bd      	mov	sp, r7
 8013b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b9c:	4770      	bx	lr

08013b9e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8013b9e:	b480      	push	{r7}
 8013ba0:	b087      	sub	sp, #28
 8013ba2:	af00      	add	r7, sp, #0
 8013ba4:	60f8      	str	r0, [r7, #12]
 8013ba6:	60b9      	str	r1, [r7, #8]
 8013ba8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8013baa:	68fb      	ldr	r3, [r7, #12]
 8013bac:	6a1b      	ldr	r3, [r3, #32]
 8013bae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8013bb0:	68fb      	ldr	r3, [r7, #12]
 8013bb2:	6a1b      	ldr	r3, [r3, #32]
 8013bb4:	f023 0210 	bic.w	r2, r3, #16
 8013bb8:	68fb      	ldr	r3, [r7, #12]
 8013bba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8013bbc:	68fb      	ldr	r3, [r7, #12]
 8013bbe:	699b      	ldr	r3, [r3, #24]
 8013bc0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8013bc2:	693b      	ldr	r3, [r7, #16]
 8013bc4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8013bc8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8013bca:	687b      	ldr	r3, [r7, #4]
 8013bcc:	031b      	lsls	r3, r3, #12
 8013bce:	693a      	ldr	r2, [r7, #16]
 8013bd0:	4313      	orrs	r3, r2
 8013bd2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8013bd4:	697b      	ldr	r3, [r7, #20]
 8013bd6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8013bda:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8013bdc:	68bb      	ldr	r3, [r7, #8]
 8013bde:	011b      	lsls	r3, r3, #4
 8013be0:	697a      	ldr	r2, [r7, #20]
 8013be2:	4313      	orrs	r3, r2
 8013be4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8013be6:	68fb      	ldr	r3, [r7, #12]
 8013be8:	693a      	ldr	r2, [r7, #16]
 8013bea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8013bec:	68fb      	ldr	r3, [r7, #12]
 8013bee:	697a      	ldr	r2, [r7, #20]
 8013bf0:	621a      	str	r2, [r3, #32]
}
 8013bf2:	bf00      	nop
 8013bf4:	371c      	adds	r7, #28
 8013bf6:	46bd      	mov	sp, r7
 8013bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bfc:	4770      	bx	lr
	...

08013c00 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8013c00:	b480      	push	{r7}
 8013c02:	b085      	sub	sp, #20
 8013c04:	af00      	add	r7, sp, #0
 8013c06:	6078      	str	r0, [r7, #4]
 8013c08:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8013c0a:	687b      	ldr	r3, [r7, #4]
 8013c0c:	689b      	ldr	r3, [r3, #8]
 8013c0e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8013c10:	68fa      	ldr	r2, [r7, #12]
 8013c12:	4b09      	ldr	r3, [pc, #36]	@ (8013c38 <TIM_ITRx_SetConfig+0x38>)
 8013c14:	4013      	ands	r3, r2
 8013c16:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8013c18:	683a      	ldr	r2, [r7, #0]
 8013c1a:	68fb      	ldr	r3, [r7, #12]
 8013c1c:	4313      	orrs	r3, r2
 8013c1e:	f043 0307 	orr.w	r3, r3, #7
 8013c22:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8013c24:	687b      	ldr	r3, [r7, #4]
 8013c26:	68fa      	ldr	r2, [r7, #12]
 8013c28:	609a      	str	r2, [r3, #8]
}
 8013c2a:	bf00      	nop
 8013c2c:	3714      	adds	r7, #20
 8013c2e:	46bd      	mov	sp, r7
 8013c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c34:	4770      	bx	lr
 8013c36:	bf00      	nop
 8013c38:	ffcfff8f 	.word	0xffcfff8f

08013c3c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8013c3c:	b480      	push	{r7}
 8013c3e:	b087      	sub	sp, #28
 8013c40:	af00      	add	r7, sp, #0
 8013c42:	60f8      	str	r0, [r7, #12]
 8013c44:	60b9      	str	r1, [r7, #8]
 8013c46:	607a      	str	r2, [r7, #4]
 8013c48:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8013c4a:	68fb      	ldr	r3, [r7, #12]
 8013c4c:	689b      	ldr	r3, [r3, #8]
 8013c4e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8013c50:	697b      	ldr	r3, [r7, #20]
 8013c52:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8013c56:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8013c58:	683b      	ldr	r3, [r7, #0]
 8013c5a:	021a      	lsls	r2, r3, #8
 8013c5c:	687b      	ldr	r3, [r7, #4]
 8013c5e:	431a      	orrs	r2, r3
 8013c60:	68bb      	ldr	r3, [r7, #8]
 8013c62:	4313      	orrs	r3, r2
 8013c64:	697a      	ldr	r2, [r7, #20]
 8013c66:	4313      	orrs	r3, r2
 8013c68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8013c6a:	68fb      	ldr	r3, [r7, #12]
 8013c6c:	697a      	ldr	r2, [r7, #20]
 8013c6e:	609a      	str	r2, [r3, #8]
}
 8013c70:	bf00      	nop
 8013c72:	371c      	adds	r7, #28
 8013c74:	46bd      	mov	sp, r7
 8013c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c7a:	4770      	bx	lr

08013c7c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8013c7c:	b480      	push	{r7}
 8013c7e:	b085      	sub	sp, #20
 8013c80:	af00      	add	r7, sp, #0
 8013c82:	6078      	str	r0, [r7, #4]
 8013c84:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8013c86:	687b      	ldr	r3, [r7, #4]
 8013c88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8013c8c:	2b01      	cmp	r3, #1
 8013c8e:	d101      	bne.n	8013c94 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8013c90:	2302      	movs	r3, #2
 8013c92:	e06d      	b.n	8013d70 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8013c94:	687b      	ldr	r3, [r7, #4]
 8013c96:	2201      	movs	r2, #1
 8013c98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8013c9c:	687b      	ldr	r3, [r7, #4]
 8013c9e:	2202      	movs	r2, #2
 8013ca0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8013ca4:	687b      	ldr	r3, [r7, #4]
 8013ca6:	681b      	ldr	r3, [r3, #0]
 8013ca8:	685b      	ldr	r3, [r3, #4]
 8013caa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8013cac:	687b      	ldr	r3, [r7, #4]
 8013cae:	681b      	ldr	r3, [r3, #0]
 8013cb0:	689b      	ldr	r3, [r3, #8]
 8013cb2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8013cb4:	687b      	ldr	r3, [r7, #4]
 8013cb6:	681b      	ldr	r3, [r3, #0]
 8013cb8:	4a30      	ldr	r2, [pc, #192]	@ (8013d7c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8013cba:	4293      	cmp	r3, r2
 8013cbc:	d004      	beq.n	8013cc8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8013cbe:	687b      	ldr	r3, [r7, #4]
 8013cc0:	681b      	ldr	r3, [r3, #0]
 8013cc2:	4a2f      	ldr	r2, [pc, #188]	@ (8013d80 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8013cc4:	4293      	cmp	r3, r2
 8013cc6:	d108      	bne.n	8013cda <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8013cc8:	68fb      	ldr	r3, [r7, #12]
 8013cca:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8013cce:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8013cd0:	683b      	ldr	r3, [r7, #0]
 8013cd2:	685b      	ldr	r3, [r3, #4]
 8013cd4:	68fa      	ldr	r2, [r7, #12]
 8013cd6:	4313      	orrs	r3, r2
 8013cd8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8013cda:	68fb      	ldr	r3, [r7, #12]
 8013cdc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8013ce0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8013ce2:	683b      	ldr	r3, [r7, #0]
 8013ce4:	681b      	ldr	r3, [r3, #0]
 8013ce6:	68fa      	ldr	r2, [r7, #12]
 8013ce8:	4313      	orrs	r3, r2
 8013cea:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8013cec:	687b      	ldr	r3, [r7, #4]
 8013cee:	681b      	ldr	r3, [r3, #0]
 8013cf0:	68fa      	ldr	r2, [r7, #12]
 8013cf2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8013cf4:	687b      	ldr	r3, [r7, #4]
 8013cf6:	681b      	ldr	r3, [r3, #0]
 8013cf8:	4a20      	ldr	r2, [pc, #128]	@ (8013d7c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8013cfa:	4293      	cmp	r3, r2
 8013cfc:	d022      	beq.n	8013d44 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8013cfe:	687b      	ldr	r3, [r7, #4]
 8013d00:	681b      	ldr	r3, [r3, #0]
 8013d02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013d06:	d01d      	beq.n	8013d44 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8013d08:	687b      	ldr	r3, [r7, #4]
 8013d0a:	681b      	ldr	r3, [r3, #0]
 8013d0c:	4a1d      	ldr	r2, [pc, #116]	@ (8013d84 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8013d0e:	4293      	cmp	r3, r2
 8013d10:	d018      	beq.n	8013d44 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8013d12:	687b      	ldr	r3, [r7, #4]
 8013d14:	681b      	ldr	r3, [r3, #0]
 8013d16:	4a1c      	ldr	r2, [pc, #112]	@ (8013d88 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8013d18:	4293      	cmp	r3, r2
 8013d1a:	d013      	beq.n	8013d44 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8013d1c:	687b      	ldr	r3, [r7, #4]
 8013d1e:	681b      	ldr	r3, [r3, #0]
 8013d20:	4a1a      	ldr	r2, [pc, #104]	@ (8013d8c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8013d22:	4293      	cmp	r3, r2
 8013d24:	d00e      	beq.n	8013d44 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8013d26:	687b      	ldr	r3, [r7, #4]
 8013d28:	681b      	ldr	r3, [r3, #0]
 8013d2a:	4a15      	ldr	r2, [pc, #84]	@ (8013d80 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8013d2c:	4293      	cmp	r3, r2
 8013d2e:	d009      	beq.n	8013d44 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8013d30:	687b      	ldr	r3, [r7, #4]
 8013d32:	681b      	ldr	r3, [r3, #0]
 8013d34:	4a16      	ldr	r2, [pc, #88]	@ (8013d90 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8013d36:	4293      	cmp	r3, r2
 8013d38:	d004      	beq.n	8013d44 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8013d3a:	687b      	ldr	r3, [r7, #4]
 8013d3c:	681b      	ldr	r3, [r3, #0]
 8013d3e:	4a15      	ldr	r2, [pc, #84]	@ (8013d94 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8013d40:	4293      	cmp	r3, r2
 8013d42:	d10c      	bne.n	8013d5e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8013d44:	68bb      	ldr	r3, [r7, #8]
 8013d46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8013d4a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8013d4c:	683b      	ldr	r3, [r7, #0]
 8013d4e:	689b      	ldr	r3, [r3, #8]
 8013d50:	68ba      	ldr	r2, [r7, #8]
 8013d52:	4313      	orrs	r3, r2
 8013d54:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8013d56:	687b      	ldr	r3, [r7, #4]
 8013d58:	681b      	ldr	r3, [r3, #0]
 8013d5a:	68ba      	ldr	r2, [r7, #8]
 8013d5c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8013d5e:	687b      	ldr	r3, [r7, #4]
 8013d60:	2201      	movs	r2, #1
 8013d62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8013d66:	687b      	ldr	r3, [r7, #4]
 8013d68:	2200      	movs	r2, #0
 8013d6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8013d6e:	2300      	movs	r3, #0
}
 8013d70:	4618      	mov	r0, r3
 8013d72:	3714      	adds	r7, #20
 8013d74:	46bd      	mov	sp, r7
 8013d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d7a:	4770      	bx	lr
 8013d7c:	40010000 	.word	0x40010000
 8013d80:	40010400 	.word	0x40010400
 8013d84:	40000400 	.word	0x40000400
 8013d88:	40000800 	.word	0x40000800
 8013d8c:	40000c00 	.word	0x40000c00
 8013d90:	40001800 	.word	0x40001800
 8013d94:	40014000 	.word	0x40014000

08013d98 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8013d98:	b480      	push	{r7}
 8013d9a:	b083      	sub	sp, #12
 8013d9c:	af00      	add	r7, sp, #0
 8013d9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8013da0:	bf00      	nop
 8013da2:	370c      	adds	r7, #12
 8013da4:	46bd      	mov	sp, r7
 8013da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013daa:	4770      	bx	lr

08013dac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8013dac:	b480      	push	{r7}
 8013dae:	b083      	sub	sp, #12
 8013db0:	af00      	add	r7, sp, #0
 8013db2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8013db4:	bf00      	nop
 8013db6:	370c      	adds	r7, #12
 8013db8:	46bd      	mov	sp, r7
 8013dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013dbe:	4770      	bx	lr

08013dc0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8013dc0:	b480      	push	{r7}
 8013dc2:	b083      	sub	sp, #12
 8013dc4:	af00      	add	r7, sp, #0
 8013dc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8013dc8:	bf00      	nop
 8013dca:	370c      	adds	r7, #12
 8013dcc:	46bd      	mov	sp, r7
 8013dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013dd2:	4770      	bx	lr

08013dd4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8013dd4:	b084      	sub	sp, #16
 8013dd6:	b580      	push	{r7, lr}
 8013dd8:	b084      	sub	sp, #16
 8013dda:	af00      	add	r7, sp, #0
 8013ddc:	6078      	str	r0, [r7, #4]
 8013dde:	f107 001c 	add.w	r0, r7, #28
 8013de2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8013de6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8013dea:	2b01      	cmp	r3, #1
 8013dec:	d121      	bne.n	8013e32 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8013dee:	687b      	ldr	r3, [r7, #4]
 8013df0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013df2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8013df6:	687b      	ldr	r3, [r7, #4]
 8013df8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8013dfa:	687b      	ldr	r3, [r7, #4]
 8013dfc:	68da      	ldr	r2, [r3, #12]
 8013dfe:	4b2c      	ldr	r3, [pc, #176]	@ (8013eb0 <USB_CoreInit+0xdc>)
 8013e00:	4013      	ands	r3, r2
 8013e02:	687a      	ldr	r2, [r7, #4]
 8013e04:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8013e06:	687b      	ldr	r3, [r7, #4]
 8013e08:	68db      	ldr	r3, [r3, #12]
 8013e0a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8013e0e:	687b      	ldr	r3, [r7, #4]
 8013e10:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8013e12:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8013e16:	2b01      	cmp	r3, #1
 8013e18:	d105      	bne.n	8013e26 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8013e1a:	687b      	ldr	r3, [r7, #4]
 8013e1c:	68db      	ldr	r3, [r3, #12]
 8013e1e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8013e22:	687b      	ldr	r3, [r7, #4]
 8013e24:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8013e26:	6878      	ldr	r0, [r7, #4]
 8013e28:	f000 faaa 	bl	8014380 <USB_CoreReset>
 8013e2c:	4603      	mov	r3, r0
 8013e2e:	73fb      	strb	r3, [r7, #15]
 8013e30:	e01b      	b.n	8013e6a <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8013e32:	687b      	ldr	r3, [r7, #4]
 8013e34:	68db      	ldr	r3, [r3, #12]
 8013e36:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8013e3a:	687b      	ldr	r3, [r7, #4]
 8013e3c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8013e3e:	6878      	ldr	r0, [r7, #4]
 8013e40:	f000 fa9e 	bl	8014380 <USB_CoreReset>
 8013e44:	4603      	mov	r3, r0
 8013e46:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8013e48:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8013e4c:	2b00      	cmp	r3, #0
 8013e4e:	d106      	bne.n	8013e5e <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8013e50:	687b      	ldr	r3, [r7, #4]
 8013e52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013e54:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8013e58:	687b      	ldr	r3, [r7, #4]
 8013e5a:	639a      	str	r2, [r3, #56]	@ 0x38
 8013e5c:	e005      	b.n	8013e6a <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8013e5e:	687b      	ldr	r3, [r7, #4]
 8013e60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013e62:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8013e66:	687b      	ldr	r3, [r7, #4]
 8013e68:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8013e6a:	7fbb      	ldrb	r3, [r7, #30]
 8013e6c:	2b01      	cmp	r3, #1
 8013e6e:	d116      	bne.n	8013e9e <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8013e70:	687b      	ldr	r3, [r7, #4]
 8013e72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8013e74:	b29a      	uxth	r2, r3
 8013e76:	687b      	ldr	r3, [r7, #4]
 8013e78:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8013e7a:	687b      	ldr	r3, [r7, #4]
 8013e7c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8013e7e:	4b0d      	ldr	r3, [pc, #52]	@ (8013eb4 <USB_CoreInit+0xe0>)
 8013e80:	4313      	orrs	r3, r2
 8013e82:	687a      	ldr	r2, [r7, #4]
 8013e84:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8013e86:	687b      	ldr	r3, [r7, #4]
 8013e88:	689b      	ldr	r3, [r3, #8]
 8013e8a:	f043 0206 	orr.w	r2, r3, #6
 8013e8e:	687b      	ldr	r3, [r7, #4]
 8013e90:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8013e92:	687b      	ldr	r3, [r7, #4]
 8013e94:	689b      	ldr	r3, [r3, #8]
 8013e96:	f043 0220 	orr.w	r2, r3, #32
 8013e9a:	687b      	ldr	r3, [r7, #4]
 8013e9c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8013e9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8013ea0:	4618      	mov	r0, r3
 8013ea2:	3710      	adds	r7, #16
 8013ea4:	46bd      	mov	sp, r7
 8013ea6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8013eaa:	b004      	add	sp, #16
 8013eac:	4770      	bx	lr
 8013eae:	bf00      	nop
 8013eb0:	ffbdffbf 	.word	0xffbdffbf
 8013eb4:	03ee0000 	.word	0x03ee0000

08013eb8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8013eb8:	b480      	push	{r7}
 8013eba:	b083      	sub	sp, #12
 8013ebc:	af00      	add	r7, sp, #0
 8013ebe:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8013ec0:	687b      	ldr	r3, [r7, #4]
 8013ec2:	689b      	ldr	r3, [r3, #8]
 8013ec4:	f023 0201 	bic.w	r2, r3, #1
 8013ec8:	687b      	ldr	r3, [r7, #4]
 8013eca:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8013ecc:	2300      	movs	r3, #0
}
 8013ece:	4618      	mov	r0, r3
 8013ed0:	370c      	adds	r7, #12
 8013ed2:	46bd      	mov	sp, r7
 8013ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ed8:	4770      	bx	lr

08013eda <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8013eda:	b580      	push	{r7, lr}
 8013edc:	b084      	sub	sp, #16
 8013ede:	af00      	add	r7, sp, #0
 8013ee0:	6078      	str	r0, [r7, #4]
 8013ee2:	460b      	mov	r3, r1
 8013ee4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8013ee6:	2300      	movs	r3, #0
 8013ee8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8013eea:	687b      	ldr	r3, [r7, #4]
 8013eec:	68db      	ldr	r3, [r3, #12]
 8013eee:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8013ef2:	687b      	ldr	r3, [r7, #4]
 8013ef4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8013ef6:	78fb      	ldrb	r3, [r7, #3]
 8013ef8:	2b01      	cmp	r3, #1
 8013efa:	d115      	bne.n	8013f28 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8013efc:	687b      	ldr	r3, [r7, #4]
 8013efe:	68db      	ldr	r3, [r3, #12]
 8013f00:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8013f04:	687b      	ldr	r3, [r7, #4]
 8013f06:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8013f08:	200a      	movs	r0, #10
 8013f0a:	f7f4 fbed 	bl	80086e8 <HAL_Delay>
      ms += 10U;
 8013f0e:	68fb      	ldr	r3, [r7, #12]
 8013f10:	330a      	adds	r3, #10
 8013f12:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8013f14:	6878      	ldr	r0, [r7, #4]
 8013f16:	f000 fa25 	bl	8014364 <USB_GetMode>
 8013f1a:	4603      	mov	r3, r0
 8013f1c:	2b01      	cmp	r3, #1
 8013f1e:	d01e      	beq.n	8013f5e <USB_SetCurrentMode+0x84>
 8013f20:	68fb      	ldr	r3, [r7, #12]
 8013f22:	2bc7      	cmp	r3, #199	@ 0xc7
 8013f24:	d9f0      	bls.n	8013f08 <USB_SetCurrentMode+0x2e>
 8013f26:	e01a      	b.n	8013f5e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8013f28:	78fb      	ldrb	r3, [r7, #3]
 8013f2a:	2b00      	cmp	r3, #0
 8013f2c:	d115      	bne.n	8013f5a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8013f2e:	687b      	ldr	r3, [r7, #4]
 8013f30:	68db      	ldr	r3, [r3, #12]
 8013f32:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8013f36:	687b      	ldr	r3, [r7, #4]
 8013f38:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8013f3a:	200a      	movs	r0, #10
 8013f3c:	f7f4 fbd4 	bl	80086e8 <HAL_Delay>
      ms += 10U;
 8013f40:	68fb      	ldr	r3, [r7, #12]
 8013f42:	330a      	adds	r3, #10
 8013f44:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8013f46:	6878      	ldr	r0, [r7, #4]
 8013f48:	f000 fa0c 	bl	8014364 <USB_GetMode>
 8013f4c:	4603      	mov	r3, r0
 8013f4e:	2b00      	cmp	r3, #0
 8013f50:	d005      	beq.n	8013f5e <USB_SetCurrentMode+0x84>
 8013f52:	68fb      	ldr	r3, [r7, #12]
 8013f54:	2bc7      	cmp	r3, #199	@ 0xc7
 8013f56:	d9f0      	bls.n	8013f3a <USB_SetCurrentMode+0x60>
 8013f58:	e001      	b.n	8013f5e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8013f5a:	2301      	movs	r3, #1
 8013f5c:	e005      	b.n	8013f6a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8013f5e:	68fb      	ldr	r3, [r7, #12]
 8013f60:	2bc8      	cmp	r3, #200	@ 0xc8
 8013f62:	d101      	bne.n	8013f68 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8013f64:	2301      	movs	r3, #1
 8013f66:	e000      	b.n	8013f6a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8013f68:	2300      	movs	r3, #0
}
 8013f6a:	4618      	mov	r0, r3
 8013f6c:	3710      	adds	r7, #16
 8013f6e:	46bd      	mov	sp, r7
 8013f70:	bd80      	pop	{r7, pc}
	...

08013f74 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8013f74:	b084      	sub	sp, #16
 8013f76:	b580      	push	{r7, lr}
 8013f78:	b086      	sub	sp, #24
 8013f7a:	af00      	add	r7, sp, #0
 8013f7c:	6078      	str	r0, [r7, #4]
 8013f7e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8013f82:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8013f86:	2300      	movs	r3, #0
 8013f88:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013f8a:	687b      	ldr	r3, [r7, #4]
 8013f8c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8013f8e:	2300      	movs	r3, #0
 8013f90:	613b      	str	r3, [r7, #16]
 8013f92:	e009      	b.n	8013fa8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8013f94:	687a      	ldr	r2, [r7, #4]
 8013f96:	693b      	ldr	r3, [r7, #16]
 8013f98:	3340      	adds	r3, #64	@ 0x40
 8013f9a:	009b      	lsls	r3, r3, #2
 8013f9c:	4413      	add	r3, r2
 8013f9e:	2200      	movs	r2, #0
 8013fa0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8013fa2:	693b      	ldr	r3, [r7, #16]
 8013fa4:	3301      	adds	r3, #1
 8013fa6:	613b      	str	r3, [r7, #16]
 8013fa8:	693b      	ldr	r3, [r7, #16]
 8013faa:	2b0e      	cmp	r3, #14
 8013fac:	d9f2      	bls.n	8013f94 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8013fae:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8013fb2:	2b00      	cmp	r3, #0
 8013fb4:	d11c      	bne.n	8013ff0 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8013fb6:	68fb      	ldr	r3, [r7, #12]
 8013fb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013fbc:	685b      	ldr	r3, [r3, #4]
 8013fbe:	68fa      	ldr	r2, [r7, #12]
 8013fc0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8013fc4:	f043 0302 	orr.w	r3, r3, #2
 8013fc8:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8013fca:	687b      	ldr	r3, [r7, #4]
 8013fcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013fce:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8013fd2:	687b      	ldr	r3, [r7, #4]
 8013fd4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8013fd6:	687b      	ldr	r3, [r7, #4]
 8013fd8:	681b      	ldr	r3, [r3, #0]
 8013fda:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8013fde:	687b      	ldr	r3, [r7, #4]
 8013fe0:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8013fe2:	687b      	ldr	r3, [r7, #4]
 8013fe4:	681b      	ldr	r3, [r3, #0]
 8013fe6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8013fea:	687b      	ldr	r3, [r7, #4]
 8013fec:	601a      	str	r2, [r3, #0]
 8013fee:	e005      	b.n	8013ffc <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8013ff0:	687b      	ldr	r3, [r7, #4]
 8013ff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013ff4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8013ff8:	687b      	ldr	r3, [r7, #4]
 8013ffa:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8013ffc:	68fb      	ldr	r3, [r7, #12]
 8013ffe:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8014002:	461a      	mov	r2, r3
 8014004:	2300      	movs	r3, #0
 8014006:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8014008:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 801400c:	2b01      	cmp	r3, #1
 801400e:	d10d      	bne.n	801402c <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8014010:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014014:	2b00      	cmp	r3, #0
 8014016:	d104      	bne.n	8014022 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8014018:	2100      	movs	r1, #0
 801401a:	6878      	ldr	r0, [r7, #4]
 801401c:	f000 f968 	bl	80142f0 <USB_SetDevSpeed>
 8014020:	e008      	b.n	8014034 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8014022:	2101      	movs	r1, #1
 8014024:	6878      	ldr	r0, [r7, #4]
 8014026:	f000 f963 	bl	80142f0 <USB_SetDevSpeed>
 801402a:	e003      	b.n	8014034 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 801402c:	2103      	movs	r1, #3
 801402e:	6878      	ldr	r0, [r7, #4]
 8014030:	f000 f95e 	bl	80142f0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8014034:	2110      	movs	r1, #16
 8014036:	6878      	ldr	r0, [r7, #4]
 8014038:	f000 f8fa 	bl	8014230 <USB_FlushTxFifo>
 801403c:	4603      	mov	r3, r0
 801403e:	2b00      	cmp	r3, #0
 8014040:	d001      	beq.n	8014046 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8014042:	2301      	movs	r3, #1
 8014044:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8014046:	6878      	ldr	r0, [r7, #4]
 8014048:	f000 f924 	bl	8014294 <USB_FlushRxFifo>
 801404c:	4603      	mov	r3, r0
 801404e:	2b00      	cmp	r3, #0
 8014050:	d001      	beq.n	8014056 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8014052:	2301      	movs	r3, #1
 8014054:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8014056:	68fb      	ldr	r3, [r7, #12]
 8014058:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801405c:	461a      	mov	r2, r3
 801405e:	2300      	movs	r3, #0
 8014060:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8014062:	68fb      	ldr	r3, [r7, #12]
 8014064:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014068:	461a      	mov	r2, r3
 801406a:	2300      	movs	r3, #0
 801406c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 801406e:	68fb      	ldr	r3, [r7, #12]
 8014070:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014074:	461a      	mov	r2, r3
 8014076:	2300      	movs	r3, #0
 8014078:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 801407a:	2300      	movs	r3, #0
 801407c:	613b      	str	r3, [r7, #16]
 801407e:	e043      	b.n	8014108 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014080:	693b      	ldr	r3, [r7, #16]
 8014082:	015a      	lsls	r2, r3, #5
 8014084:	68fb      	ldr	r3, [r7, #12]
 8014086:	4413      	add	r3, r2
 8014088:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801408c:	681b      	ldr	r3, [r3, #0]
 801408e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014092:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014096:	d118      	bne.n	80140ca <USB_DevInit+0x156>
    {
      if (i == 0U)
 8014098:	693b      	ldr	r3, [r7, #16]
 801409a:	2b00      	cmp	r3, #0
 801409c:	d10a      	bne.n	80140b4 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 801409e:	693b      	ldr	r3, [r7, #16]
 80140a0:	015a      	lsls	r2, r3, #5
 80140a2:	68fb      	ldr	r3, [r7, #12]
 80140a4:	4413      	add	r3, r2
 80140a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80140aa:	461a      	mov	r2, r3
 80140ac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80140b0:	6013      	str	r3, [r2, #0]
 80140b2:	e013      	b.n	80140dc <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80140b4:	693b      	ldr	r3, [r7, #16]
 80140b6:	015a      	lsls	r2, r3, #5
 80140b8:	68fb      	ldr	r3, [r7, #12]
 80140ba:	4413      	add	r3, r2
 80140bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80140c0:	461a      	mov	r2, r3
 80140c2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80140c6:	6013      	str	r3, [r2, #0]
 80140c8:	e008      	b.n	80140dc <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80140ca:	693b      	ldr	r3, [r7, #16]
 80140cc:	015a      	lsls	r2, r3, #5
 80140ce:	68fb      	ldr	r3, [r7, #12]
 80140d0:	4413      	add	r3, r2
 80140d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80140d6:	461a      	mov	r2, r3
 80140d8:	2300      	movs	r3, #0
 80140da:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80140dc:	693b      	ldr	r3, [r7, #16]
 80140de:	015a      	lsls	r2, r3, #5
 80140e0:	68fb      	ldr	r3, [r7, #12]
 80140e2:	4413      	add	r3, r2
 80140e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80140e8:	461a      	mov	r2, r3
 80140ea:	2300      	movs	r3, #0
 80140ec:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80140ee:	693b      	ldr	r3, [r7, #16]
 80140f0:	015a      	lsls	r2, r3, #5
 80140f2:	68fb      	ldr	r3, [r7, #12]
 80140f4:	4413      	add	r3, r2
 80140f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80140fa:	461a      	mov	r2, r3
 80140fc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8014100:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014102:	693b      	ldr	r3, [r7, #16]
 8014104:	3301      	adds	r3, #1
 8014106:	613b      	str	r3, [r7, #16]
 8014108:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801410c:	461a      	mov	r2, r3
 801410e:	693b      	ldr	r3, [r7, #16]
 8014110:	4293      	cmp	r3, r2
 8014112:	d3b5      	bcc.n	8014080 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014114:	2300      	movs	r3, #0
 8014116:	613b      	str	r3, [r7, #16]
 8014118:	e043      	b.n	80141a2 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801411a:	693b      	ldr	r3, [r7, #16]
 801411c:	015a      	lsls	r2, r3, #5
 801411e:	68fb      	ldr	r3, [r7, #12]
 8014120:	4413      	add	r3, r2
 8014122:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014126:	681b      	ldr	r3, [r3, #0]
 8014128:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801412c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014130:	d118      	bne.n	8014164 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8014132:	693b      	ldr	r3, [r7, #16]
 8014134:	2b00      	cmp	r3, #0
 8014136:	d10a      	bne.n	801414e <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8014138:	693b      	ldr	r3, [r7, #16]
 801413a:	015a      	lsls	r2, r3, #5
 801413c:	68fb      	ldr	r3, [r7, #12]
 801413e:	4413      	add	r3, r2
 8014140:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014144:	461a      	mov	r2, r3
 8014146:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 801414a:	6013      	str	r3, [r2, #0]
 801414c:	e013      	b.n	8014176 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 801414e:	693b      	ldr	r3, [r7, #16]
 8014150:	015a      	lsls	r2, r3, #5
 8014152:	68fb      	ldr	r3, [r7, #12]
 8014154:	4413      	add	r3, r2
 8014156:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801415a:	461a      	mov	r2, r3
 801415c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8014160:	6013      	str	r3, [r2, #0]
 8014162:	e008      	b.n	8014176 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8014164:	693b      	ldr	r3, [r7, #16]
 8014166:	015a      	lsls	r2, r3, #5
 8014168:	68fb      	ldr	r3, [r7, #12]
 801416a:	4413      	add	r3, r2
 801416c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014170:	461a      	mov	r2, r3
 8014172:	2300      	movs	r3, #0
 8014174:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8014176:	693b      	ldr	r3, [r7, #16]
 8014178:	015a      	lsls	r2, r3, #5
 801417a:	68fb      	ldr	r3, [r7, #12]
 801417c:	4413      	add	r3, r2
 801417e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014182:	461a      	mov	r2, r3
 8014184:	2300      	movs	r3, #0
 8014186:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8014188:	693b      	ldr	r3, [r7, #16]
 801418a:	015a      	lsls	r2, r3, #5
 801418c:	68fb      	ldr	r3, [r7, #12]
 801418e:	4413      	add	r3, r2
 8014190:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014194:	461a      	mov	r2, r3
 8014196:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 801419a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 801419c:	693b      	ldr	r3, [r7, #16]
 801419e:	3301      	adds	r3, #1
 80141a0:	613b      	str	r3, [r7, #16]
 80141a2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80141a6:	461a      	mov	r2, r3
 80141a8:	693b      	ldr	r3, [r7, #16]
 80141aa:	4293      	cmp	r3, r2
 80141ac:	d3b5      	bcc.n	801411a <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80141ae:	68fb      	ldr	r3, [r7, #12]
 80141b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80141b4:	691b      	ldr	r3, [r3, #16]
 80141b6:	68fa      	ldr	r2, [r7, #12]
 80141b8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80141bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80141c0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80141c2:	687b      	ldr	r3, [r7, #4]
 80141c4:	2200      	movs	r2, #0
 80141c6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80141c8:	687b      	ldr	r3, [r7, #4]
 80141ca:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80141ce:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80141d0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80141d4:	2b00      	cmp	r3, #0
 80141d6:	d105      	bne.n	80141e4 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80141d8:	687b      	ldr	r3, [r7, #4]
 80141da:	699b      	ldr	r3, [r3, #24]
 80141dc:	f043 0210 	orr.w	r2, r3, #16
 80141e0:	687b      	ldr	r3, [r7, #4]
 80141e2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80141e4:	687b      	ldr	r3, [r7, #4]
 80141e6:	699a      	ldr	r2, [r3, #24]
 80141e8:	4b0f      	ldr	r3, [pc, #60]	@ (8014228 <USB_DevInit+0x2b4>)
 80141ea:	4313      	orrs	r3, r2
 80141ec:	687a      	ldr	r2, [r7, #4]
 80141ee:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80141f0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80141f4:	2b00      	cmp	r3, #0
 80141f6:	d005      	beq.n	8014204 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80141f8:	687b      	ldr	r3, [r7, #4]
 80141fa:	699b      	ldr	r3, [r3, #24]
 80141fc:	f043 0208 	orr.w	r2, r3, #8
 8014200:	687b      	ldr	r3, [r7, #4]
 8014202:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8014204:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8014208:	2b01      	cmp	r3, #1
 801420a:	d105      	bne.n	8014218 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 801420c:	687b      	ldr	r3, [r7, #4]
 801420e:	699a      	ldr	r2, [r3, #24]
 8014210:	4b06      	ldr	r3, [pc, #24]	@ (801422c <USB_DevInit+0x2b8>)
 8014212:	4313      	orrs	r3, r2
 8014214:	687a      	ldr	r2, [r7, #4]
 8014216:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8014218:	7dfb      	ldrb	r3, [r7, #23]
}
 801421a:	4618      	mov	r0, r3
 801421c:	3718      	adds	r7, #24
 801421e:	46bd      	mov	sp, r7
 8014220:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8014224:	b004      	add	sp, #16
 8014226:	4770      	bx	lr
 8014228:	803c3800 	.word	0x803c3800
 801422c:	40000004 	.word	0x40000004

08014230 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8014230:	b480      	push	{r7}
 8014232:	b085      	sub	sp, #20
 8014234:	af00      	add	r7, sp, #0
 8014236:	6078      	str	r0, [r7, #4]
 8014238:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 801423a:	2300      	movs	r3, #0
 801423c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801423e:	68fb      	ldr	r3, [r7, #12]
 8014240:	3301      	adds	r3, #1
 8014242:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014244:	68fb      	ldr	r3, [r7, #12]
 8014246:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801424a:	d901      	bls.n	8014250 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 801424c:	2303      	movs	r3, #3
 801424e:	e01b      	b.n	8014288 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8014250:	687b      	ldr	r3, [r7, #4]
 8014252:	691b      	ldr	r3, [r3, #16]
 8014254:	2b00      	cmp	r3, #0
 8014256:	daf2      	bge.n	801423e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8014258:	2300      	movs	r3, #0
 801425a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 801425c:	683b      	ldr	r3, [r7, #0]
 801425e:	019b      	lsls	r3, r3, #6
 8014260:	f043 0220 	orr.w	r2, r3, #32
 8014264:	687b      	ldr	r3, [r7, #4]
 8014266:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8014268:	68fb      	ldr	r3, [r7, #12]
 801426a:	3301      	adds	r3, #1
 801426c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801426e:	68fb      	ldr	r3, [r7, #12]
 8014270:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014274:	d901      	bls.n	801427a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8014276:	2303      	movs	r3, #3
 8014278:	e006      	b.n	8014288 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 801427a:	687b      	ldr	r3, [r7, #4]
 801427c:	691b      	ldr	r3, [r3, #16]
 801427e:	f003 0320 	and.w	r3, r3, #32
 8014282:	2b20      	cmp	r3, #32
 8014284:	d0f0      	beq.n	8014268 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8014286:	2300      	movs	r3, #0
}
 8014288:	4618      	mov	r0, r3
 801428a:	3714      	adds	r7, #20
 801428c:	46bd      	mov	sp, r7
 801428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014292:	4770      	bx	lr

08014294 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8014294:	b480      	push	{r7}
 8014296:	b085      	sub	sp, #20
 8014298:	af00      	add	r7, sp, #0
 801429a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 801429c:	2300      	movs	r3, #0
 801429e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80142a0:	68fb      	ldr	r3, [r7, #12]
 80142a2:	3301      	adds	r3, #1
 80142a4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80142a6:	68fb      	ldr	r3, [r7, #12]
 80142a8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80142ac:	d901      	bls.n	80142b2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80142ae:	2303      	movs	r3, #3
 80142b0:	e018      	b.n	80142e4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80142b2:	687b      	ldr	r3, [r7, #4]
 80142b4:	691b      	ldr	r3, [r3, #16]
 80142b6:	2b00      	cmp	r3, #0
 80142b8:	daf2      	bge.n	80142a0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80142ba:	2300      	movs	r3, #0
 80142bc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80142be:	687b      	ldr	r3, [r7, #4]
 80142c0:	2210      	movs	r2, #16
 80142c2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80142c4:	68fb      	ldr	r3, [r7, #12]
 80142c6:	3301      	adds	r3, #1
 80142c8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80142ca:	68fb      	ldr	r3, [r7, #12]
 80142cc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80142d0:	d901      	bls.n	80142d6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80142d2:	2303      	movs	r3, #3
 80142d4:	e006      	b.n	80142e4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80142d6:	687b      	ldr	r3, [r7, #4]
 80142d8:	691b      	ldr	r3, [r3, #16]
 80142da:	f003 0310 	and.w	r3, r3, #16
 80142de:	2b10      	cmp	r3, #16
 80142e0:	d0f0      	beq.n	80142c4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80142e2:	2300      	movs	r3, #0
}
 80142e4:	4618      	mov	r0, r3
 80142e6:	3714      	adds	r7, #20
 80142e8:	46bd      	mov	sp, r7
 80142ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142ee:	4770      	bx	lr

080142f0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80142f0:	b480      	push	{r7}
 80142f2:	b085      	sub	sp, #20
 80142f4:	af00      	add	r7, sp, #0
 80142f6:	6078      	str	r0, [r7, #4]
 80142f8:	460b      	mov	r3, r1
 80142fa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80142fc:	687b      	ldr	r3, [r7, #4]
 80142fe:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8014300:	68fb      	ldr	r3, [r7, #12]
 8014302:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014306:	681a      	ldr	r2, [r3, #0]
 8014308:	78fb      	ldrb	r3, [r7, #3]
 801430a:	68f9      	ldr	r1, [r7, #12]
 801430c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014310:	4313      	orrs	r3, r2
 8014312:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8014314:	2300      	movs	r3, #0
}
 8014316:	4618      	mov	r0, r3
 8014318:	3714      	adds	r7, #20
 801431a:	46bd      	mov	sp, r7
 801431c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014320:	4770      	bx	lr

08014322 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8014322:	b480      	push	{r7}
 8014324:	b085      	sub	sp, #20
 8014326:	af00      	add	r7, sp, #0
 8014328:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801432a:	687b      	ldr	r3, [r7, #4]
 801432c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 801432e:	68fb      	ldr	r3, [r7, #12]
 8014330:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8014334:	681b      	ldr	r3, [r3, #0]
 8014336:	68fa      	ldr	r2, [r7, #12]
 8014338:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801433c:	f023 0303 	bic.w	r3, r3, #3
 8014340:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8014342:	68fb      	ldr	r3, [r7, #12]
 8014344:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014348:	685b      	ldr	r3, [r3, #4]
 801434a:	68fa      	ldr	r2, [r7, #12]
 801434c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014350:	f043 0302 	orr.w	r3, r3, #2
 8014354:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8014356:	2300      	movs	r3, #0
}
 8014358:	4618      	mov	r0, r3
 801435a:	3714      	adds	r7, #20
 801435c:	46bd      	mov	sp, r7
 801435e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014362:	4770      	bx	lr

08014364 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8014364:	b480      	push	{r7}
 8014366:	b083      	sub	sp, #12
 8014368:	af00      	add	r7, sp, #0
 801436a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 801436c:	687b      	ldr	r3, [r7, #4]
 801436e:	695b      	ldr	r3, [r3, #20]
 8014370:	f003 0301 	and.w	r3, r3, #1
}
 8014374:	4618      	mov	r0, r3
 8014376:	370c      	adds	r7, #12
 8014378:	46bd      	mov	sp, r7
 801437a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801437e:	4770      	bx	lr

08014380 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8014380:	b480      	push	{r7}
 8014382:	b085      	sub	sp, #20
 8014384:	af00      	add	r7, sp, #0
 8014386:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8014388:	2300      	movs	r3, #0
 801438a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801438c:	68fb      	ldr	r3, [r7, #12]
 801438e:	3301      	adds	r3, #1
 8014390:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014392:	68fb      	ldr	r3, [r7, #12]
 8014394:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014398:	d901      	bls.n	801439e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 801439a:	2303      	movs	r3, #3
 801439c:	e01b      	b.n	80143d6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801439e:	687b      	ldr	r3, [r7, #4]
 80143a0:	691b      	ldr	r3, [r3, #16]
 80143a2:	2b00      	cmp	r3, #0
 80143a4:	daf2      	bge.n	801438c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80143a6:	2300      	movs	r3, #0
 80143a8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80143aa:	687b      	ldr	r3, [r7, #4]
 80143ac:	691b      	ldr	r3, [r3, #16]
 80143ae:	f043 0201 	orr.w	r2, r3, #1
 80143b2:	687b      	ldr	r3, [r7, #4]
 80143b4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80143b6:	68fb      	ldr	r3, [r7, #12]
 80143b8:	3301      	adds	r3, #1
 80143ba:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80143bc:	68fb      	ldr	r3, [r7, #12]
 80143be:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80143c2:	d901      	bls.n	80143c8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80143c4:	2303      	movs	r3, #3
 80143c6:	e006      	b.n	80143d6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80143c8:	687b      	ldr	r3, [r7, #4]
 80143ca:	691b      	ldr	r3, [r3, #16]
 80143cc:	f003 0301 	and.w	r3, r3, #1
 80143d0:	2b01      	cmp	r3, #1
 80143d2:	d0f0      	beq.n	80143b6 <USB_CoreReset+0x36>

  return HAL_OK;
 80143d4:	2300      	movs	r3, #0
}
 80143d6:	4618      	mov	r0, r3
 80143d8:	3714      	adds	r7, #20
 80143da:	46bd      	mov	sp, r7
 80143dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143e0:	4770      	bx	lr
	...

080143e4 <__NVIC_SetPriority>:
{
 80143e4:	b480      	push	{r7}
 80143e6:	b083      	sub	sp, #12
 80143e8:	af00      	add	r7, sp, #0
 80143ea:	4603      	mov	r3, r0
 80143ec:	6039      	str	r1, [r7, #0]
 80143ee:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80143f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80143f4:	2b00      	cmp	r3, #0
 80143f6:	db0a      	blt.n	801440e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80143f8:	683b      	ldr	r3, [r7, #0]
 80143fa:	b2da      	uxtb	r2, r3
 80143fc:	490c      	ldr	r1, [pc, #48]	@ (8014430 <__NVIC_SetPriority+0x4c>)
 80143fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8014402:	0112      	lsls	r2, r2, #4
 8014404:	b2d2      	uxtb	r2, r2
 8014406:	440b      	add	r3, r1
 8014408:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 801440c:	e00a      	b.n	8014424 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801440e:	683b      	ldr	r3, [r7, #0]
 8014410:	b2da      	uxtb	r2, r3
 8014412:	4908      	ldr	r1, [pc, #32]	@ (8014434 <__NVIC_SetPriority+0x50>)
 8014414:	88fb      	ldrh	r3, [r7, #6]
 8014416:	f003 030f 	and.w	r3, r3, #15
 801441a:	3b04      	subs	r3, #4
 801441c:	0112      	lsls	r2, r2, #4
 801441e:	b2d2      	uxtb	r2, r2
 8014420:	440b      	add	r3, r1
 8014422:	761a      	strb	r2, [r3, #24]
}
 8014424:	bf00      	nop
 8014426:	370c      	adds	r7, #12
 8014428:	46bd      	mov	sp, r7
 801442a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801442e:	4770      	bx	lr
 8014430:	e000e100 	.word	0xe000e100
 8014434:	e000ed00 	.word	0xe000ed00

08014438 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8014438:	b580      	push	{r7, lr}
 801443a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 801443c:	4b05      	ldr	r3, [pc, #20]	@ (8014454 <SysTick_Handler+0x1c>)
 801443e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8014440:	f001 ffb0 	bl	80163a4 <xTaskGetSchedulerState>
 8014444:	4603      	mov	r3, r0
 8014446:	2b01      	cmp	r3, #1
 8014448:	d001      	beq.n	801444e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 801444a:	f002 fea5 	bl	8017198 <xPortSysTickHandler>
  }
}
 801444e:	bf00      	nop
 8014450:	bd80      	pop	{r7, pc}
 8014452:	bf00      	nop
 8014454:	e000e010 	.word	0xe000e010

08014458 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8014458:	b580      	push	{r7, lr}
 801445a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 801445c:	2100      	movs	r1, #0
 801445e:	f06f 0004 	mvn.w	r0, #4
 8014462:	f7ff ffbf 	bl	80143e4 <__NVIC_SetPriority>
#endif
}
 8014466:	bf00      	nop
 8014468:	bd80      	pop	{r7, pc}
	...

0801446c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 801446c:	b480      	push	{r7}
 801446e:	b083      	sub	sp, #12
 8014470:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8014472:	f3ef 8305 	mrs	r3, IPSR
 8014476:	603b      	str	r3, [r7, #0]
  return(result);
 8014478:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 801447a:	2b00      	cmp	r3, #0
 801447c:	d003      	beq.n	8014486 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 801447e:	f06f 0305 	mvn.w	r3, #5
 8014482:	607b      	str	r3, [r7, #4]
 8014484:	e00c      	b.n	80144a0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8014486:	4b0a      	ldr	r3, [pc, #40]	@ (80144b0 <osKernelInitialize+0x44>)
 8014488:	681b      	ldr	r3, [r3, #0]
 801448a:	2b00      	cmp	r3, #0
 801448c:	d105      	bne.n	801449a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 801448e:	4b08      	ldr	r3, [pc, #32]	@ (80144b0 <osKernelInitialize+0x44>)
 8014490:	2201      	movs	r2, #1
 8014492:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8014494:	2300      	movs	r3, #0
 8014496:	607b      	str	r3, [r7, #4]
 8014498:	e002      	b.n	80144a0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 801449a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801449e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80144a0:	687b      	ldr	r3, [r7, #4]
}
 80144a2:	4618      	mov	r0, r3
 80144a4:	370c      	adds	r7, #12
 80144a6:	46bd      	mov	sp, r7
 80144a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144ac:	4770      	bx	lr
 80144ae:	bf00      	nop
 80144b0:	24004220 	.word	0x24004220

080144b4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80144b4:	b580      	push	{r7, lr}
 80144b6:	b082      	sub	sp, #8
 80144b8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80144ba:	f3ef 8305 	mrs	r3, IPSR
 80144be:	603b      	str	r3, [r7, #0]
  return(result);
 80144c0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80144c2:	2b00      	cmp	r3, #0
 80144c4:	d003      	beq.n	80144ce <osKernelStart+0x1a>
    stat = osErrorISR;
 80144c6:	f06f 0305 	mvn.w	r3, #5
 80144ca:	607b      	str	r3, [r7, #4]
 80144cc:	e010      	b.n	80144f0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80144ce:	4b0b      	ldr	r3, [pc, #44]	@ (80144fc <osKernelStart+0x48>)
 80144d0:	681b      	ldr	r3, [r3, #0]
 80144d2:	2b01      	cmp	r3, #1
 80144d4:	d109      	bne.n	80144ea <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80144d6:	f7ff ffbf 	bl	8014458 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80144da:	4b08      	ldr	r3, [pc, #32]	@ (80144fc <osKernelStart+0x48>)
 80144dc:	2202      	movs	r2, #2
 80144de:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80144e0:	f001 fafc 	bl	8015adc <vTaskStartScheduler>
      stat = osOK;
 80144e4:	2300      	movs	r3, #0
 80144e6:	607b      	str	r3, [r7, #4]
 80144e8:	e002      	b.n	80144f0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80144ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80144ee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80144f0:	687b      	ldr	r3, [r7, #4]
}
 80144f2:	4618      	mov	r0, r3
 80144f4:	3708      	adds	r7, #8
 80144f6:	46bd      	mov	sp, r7
 80144f8:	bd80      	pop	{r7, pc}
 80144fa:	bf00      	nop
 80144fc:	24004220 	.word	0x24004220

08014500 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8014500:	b580      	push	{r7, lr}
 8014502:	b08e      	sub	sp, #56	@ 0x38
 8014504:	af04      	add	r7, sp, #16
 8014506:	60f8      	str	r0, [r7, #12]
 8014508:	60b9      	str	r1, [r7, #8]
 801450a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 801450c:	2300      	movs	r3, #0
 801450e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8014510:	f3ef 8305 	mrs	r3, IPSR
 8014514:	617b      	str	r3, [r7, #20]
  return(result);
 8014516:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8014518:	2b00      	cmp	r3, #0
 801451a:	d17e      	bne.n	801461a <osThreadNew+0x11a>
 801451c:	68fb      	ldr	r3, [r7, #12]
 801451e:	2b00      	cmp	r3, #0
 8014520:	d07b      	beq.n	801461a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8014522:	2380      	movs	r3, #128	@ 0x80
 8014524:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8014526:	2318      	movs	r3, #24
 8014528:	61fb      	str	r3, [r7, #28]

    name = NULL;
 801452a:	2300      	movs	r3, #0
 801452c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 801452e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8014532:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8014534:	687b      	ldr	r3, [r7, #4]
 8014536:	2b00      	cmp	r3, #0
 8014538:	d045      	beq.n	80145c6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 801453a:	687b      	ldr	r3, [r7, #4]
 801453c:	681b      	ldr	r3, [r3, #0]
 801453e:	2b00      	cmp	r3, #0
 8014540:	d002      	beq.n	8014548 <osThreadNew+0x48>
        name = attr->name;
 8014542:	687b      	ldr	r3, [r7, #4]
 8014544:	681b      	ldr	r3, [r3, #0]
 8014546:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8014548:	687b      	ldr	r3, [r7, #4]
 801454a:	699b      	ldr	r3, [r3, #24]
 801454c:	2b00      	cmp	r3, #0
 801454e:	d002      	beq.n	8014556 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8014550:	687b      	ldr	r3, [r7, #4]
 8014552:	699b      	ldr	r3, [r3, #24]
 8014554:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8014556:	69fb      	ldr	r3, [r7, #28]
 8014558:	2b00      	cmp	r3, #0
 801455a:	d008      	beq.n	801456e <osThreadNew+0x6e>
 801455c:	69fb      	ldr	r3, [r7, #28]
 801455e:	2b38      	cmp	r3, #56	@ 0x38
 8014560:	d805      	bhi.n	801456e <osThreadNew+0x6e>
 8014562:	687b      	ldr	r3, [r7, #4]
 8014564:	685b      	ldr	r3, [r3, #4]
 8014566:	f003 0301 	and.w	r3, r3, #1
 801456a:	2b00      	cmp	r3, #0
 801456c:	d001      	beq.n	8014572 <osThreadNew+0x72>
        return (NULL);
 801456e:	2300      	movs	r3, #0
 8014570:	e054      	b.n	801461c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8014572:	687b      	ldr	r3, [r7, #4]
 8014574:	695b      	ldr	r3, [r3, #20]
 8014576:	2b00      	cmp	r3, #0
 8014578:	d003      	beq.n	8014582 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 801457a:	687b      	ldr	r3, [r7, #4]
 801457c:	695b      	ldr	r3, [r3, #20]
 801457e:	089b      	lsrs	r3, r3, #2
 8014580:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8014582:	687b      	ldr	r3, [r7, #4]
 8014584:	689b      	ldr	r3, [r3, #8]
 8014586:	2b00      	cmp	r3, #0
 8014588:	d00e      	beq.n	80145a8 <osThreadNew+0xa8>
 801458a:	687b      	ldr	r3, [r7, #4]
 801458c:	68db      	ldr	r3, [r3, #12]
 801458e:	2ba7      	cmp	r3, #167	@ 0xa7
 8014590:	d90a      	bls.n	80145a8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8014592:	687b      	ldr	r3, [r7, #4]
 8014594:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8014596:	2b00      	cmp	r3, #0
 8014598:	d006      	beq.n	80145a8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 801459a:	687b      	ldr	r3, [r7, #4]
 801459c:	695b      	ldr	r3, [r3, #20]
 801459e:	2b00      	cmp	r3, #0
 80145a0:	d002      	beq.n	80145a8 <osThreadNew+0xa8>
        mem = 1;
 80145a2:	2301      	movs	r3, #1
 80145a4:	61bb      	str	r3, [r7, #24]
 80145a6:	e010      	b.n	80145ca <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80145a8:	687b      	ldr	r3, [r7, #4]
 80145aa:	689b      	ldr	r3, [r3, #8]
 80145ac:	2b00      	cmp	r3, #0
 80145ae:	d10c      	bne.n	80145ca <osThreadNew+0xca>
 80145b0:	687b      	ldr	r3, [r7, #4]
 80145b2:	68db      	ldr	r3, [r3, #12]
 80145b4:	2b00      	cmp	r3, #0
 80145b6:	d108      	bne.n	80145ca <osThreadNew+0xca>
 80145b8:	687b      	ldr	r3, [r7, #4]
 80145ba:	691b      	ldr	r3, [r3, #16]
 80145bc:	2b00      	cmp	r3, #0
 80145be:	d104      	bne.n	80145ca <osThreadNew+0xca>
          mem = 0;
 80145c0:	2300      	movs	r3, #0
 80145c2:	61bb      	str	r3, [r7, #24]
 80145c4:	e001      	b.n	80145ca <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80145c6:	2300      	movs	r3, #0
 80145c8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80145ca:	69bb      	ldr	r3, [r7, #24]
 80145cc:	2b01      	cmp	r3, #1
 80145ce:	d110      	bne.n	80145f2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80145d0:	687b      	ldr	r3, [r7, #4]
 80145d2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80145d4:	687a      	ldr	r2, [r7, #4]
 80145d6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80145d8:	9202      	str	r2, [sp, #8]
 80145da:	9301      	str	r3, [sp, #4]
 80145dc:	69fb      	ldr	r3, [r7, #28]
 80145de:	9300      	str	r3, [sp, #0]
 80145e0:	68bb      	ldr	r3, [r7, #8]
 80145e2:	6a3a      	ldr	r2, [r7, #32]
 80145e4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80145e6:	68f8      	ldr	r0, [r7, #12]
 80145e8:	f001 f80e 	bl	8015608 <xTaskCreateStatic>
 80145ec:	4603      	mov	r3, r0
 80145ee:	613b      	str	r3, [r7, #16]
 80145f0:	e013      	b.n	801461a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80145f2:	69bb      	ldr	r3, [r7, #24]
 80145f4:	2b00      	cmp	r3, #0
 80145f6:	d110      	bne.n	801461a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80145f8:	6a3b      	ldr	r3, [r7, #32]
 80145fa:	b29a      	uxth	r2, r3
 80145fc:	f107 0310 	add.w	r3, r7, #16
 8014600:	9301      	str	r3, [sp, #4]
 8014602:	69fb      	ldr	r3, [r7, #28]
 8014604:	9300      	str	r3, [sp, #0]
 8014606:	68bb      	ldr	r3, [r7, #8]
 8014608:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801460a:	68f8      	ldr	r0, [r7, #12]
 801460c:	f001 f85c 	bl	80156c8 <xTaskCreate>
 8014610:	4603      	mov	r3, r0
 8014612:	2b01      	cmp	r3, #1
 8014614:	d001      	beq.n	801461a <osThreadNew+0x11a>
            hTask = NULL;
 8014616:	2300      	movs	r3, #0
 8014618:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 801461a:	693b      	ldr	r3, [r7, #16]
}
 801461c:	4618      	mov	r0, r3
 801461e:	3728      	adds	r7, #40	@ 0x28
 8014620:	46bd      	mov	sp, r7
 8014622:	bd80      	pop	{r7, pc}

08014624 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8014624:	b580      	push	{r7, lr}
 8014626:	b084      	sub	sp, #16
 8014628:	af00      	add	r7, sp, #0
 801462a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801462c:	f3ef 8305 	mrs	r3, IPSR
 8014630:	60bb      	str	r3, [r7, #8]
  return(result);
 8014632:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8014634:	2b00      	cmp	r3, #0
 8014636:	d003      	beq.n	8014640 <osDelay+0x1c>
    stat = osErrorISR;
 8014638:	f06f 0305 	mvn.w	r3, #5
 801463c:	60fb      	str	r3, [r7, #12]
 801463e:	e007      	b.n	8014650 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8014640:	2300      	movs	r3, #0
 8014642:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8014644:	687b      	ldr	r3, [r7, #4]
 8014646:	2b00      	cmp	r3, #0
 8014648:	d002      	beq.n	8014650 <osDelay+0x2c>
      vTaskDelay(ticks);
 801464a:	6878      	ldr	r0, [r7, #4]
 801464c:	f001 f99a 	bl	8015984 <vTaskDelay>
    }
  }

  return (stat);
 8014650:	68fb      	ldr	r3, [r7, #12]
}
 8014652:	4618      	mov	r0, r3
 8014654:	3710      	adds	r7, #16
 8014656:	46bd      	mov	sp, r7
 8014658:	bd80      	pop	{r7, pc}
	...

0801465c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 801465c:	b480      	push	{r7}
 801465e:	b085      	sub	sp, #20
 8014660:	af00      	add	r7, sp, #0
 8014662:	60f8      	str	r0, [r7, #12]
 8014664:	60b9      	str	r1, [r7, #8]
 8014666:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8014668:	68fb      	ldr	r3, [r7, #12]
 801466a:	4a07      	ldr	r2, [pc, #28]	@ (8014688 <vApplicationGetIdleTaskMemory+0x2c>)
 801466c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 801466e:	68bb      	ldr	r3, [r7, #8]
 8014670:	4a06      	ldr	r2, [pc, #24]	@ (801468c <vApplicationGetIdleTaskMemory+0x30>)
 8014672:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8014674:	687b      	ldr	r3, [r7, #4]
 8014676:	2280      	movs	r2, #128	@ 0x80
 8014678:	601a      	str	r2, [r3, #0]
}
 801467a:	bf00      	nop
 801467c:	3714      	adds	r7, #20
 801467e:	46bd      	mov	sp, r7
 8014680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014684:	4770      	bx	lr
 8014686:	bf00      	nop
 8014688:	24004224 	.word	0x24004224
 801468c:	240042cc 	.word	0x240042cc

08014690 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8014690:	b480      	push	{r7}
 8014692:	b085      	sub	sp, #20
 8014694:	af00      	add	r7, sp, #0
 8014696:	60f8      	str	r0, [r7, #12]
 8014698:	60b9      	str	r1, [r7, #8]
 801469a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 801469c:	68fb      	ldr	r3, [r7, #12]
 801469e:	4a07      	ldr	r2, [pc, #28]	@ (80146bc <vApplicationGetTimerTaskMemory+0x2c>)
 80146a0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80146a2:	68bb      	ldr	r3, [r7, #8]
 80146a4:	4a06      	ldr	r2, [pc, #24]	@ (80146c0 <vApplicationGetTimerTaskMemory+0x30>)
 80146a6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80146a8:	687b      	ldr	r3, [r7, #4]
 80146aa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80146ae:	601a      	str	r2, [r3, #0]
}
 80146b0:	bf00      	nop
 80146b2:	3714      	adds	r7, #20
 80146b4:	46bd      	mov	sp, r7
 80146b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146ba:	4770      	bx	lr
 80146bc:	240044cc 	.word	0x240044cc
 80146c0:	24004574 	.word	0x24004574

080146c4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80146c4:	b480      	push	{r7}
 80146c6:	b083      	sub	sp, #12
 80146c8:	af00      	add	r7, sp, #0
 80146ca:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80146cc:	687b      	ldr	r3, [r7, #4]
 80146ce:	f103 0208 	add.w	r2, r3, #8
 80146d2:	687b      	ldr	r3, [r7, #4]
 80146d4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80146d6:	687b      	ldr	r3, [r7, #4]
 80146d8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80146dc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80146de:	687b      	ldr	r3, [r7, #4]
 80146e0:	f103 0208 	add.w	r2, r3, #8
 80146e4:	687b      	ldr	r3, [r7, #4]
 80146e6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80146e8:	687b      	ldr	r3, [r7, #4]
 80146ea:	f103 0208 	add.w	r2, r3, #8
 80146ee:	687b      	ldr	r3, [r7, #4]
 80146f0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80146f2:	687b      	ldr	r3, [r7, #4]
 80146f4:	2200      	movs	r2, #0
 80146f6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80146f8:	bf00      	nop
 80146fa:	370c      	adds	r7, #12
 80146fc:	46bd      	mov	sp, r7
 80146fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014702:	4770      	bx	lr

08014704 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8014704:	b480      	push	{r7}
 8014706:	b083      	sub	sp, #12
 8014708:	af00      	add	r7, sp, #0
 801470a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 801470c:	687b      	ldr	r3, [r7, #4]
 801470e:	2200      	movs	r2, #0
 8014710:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8014712:	bf00      	nop
 8014714:	370c      	adds	r7, #12
 8014716:	46bd      	mov	sp, r7
 8014718:	f85d 7b04 	ldr.w	r7, [sp], #4
 801471c:	4770      	bx	lr

0801471e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801471e:	b480      	push	{r7}
 8014720:	b085      	sub	sp, #20
 8014722:	af00      	add	r7, sp, #0
 8014724:	6078      	str	r0, [r7, #4]
 8014726:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8014728:	687b      	ldr	r3, [r7, #4]
 801472a:	685b      	ldr	r3, [r3, #4]
 801472c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 801472e:	683b      	ldr	r3, [r7, #0]
 8014730:	68fa      	ldr	r2, [r7, #12]
 8014732:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8014734:	68fb      	ldr	r3, [r7, #12]
 8014736:	689a      	ldr	r2, [r3, #8]
 8014738:	683b      	ldr	r3, [r7, #0]
 801473a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 801473c:	68fb      	ldr	r3, [r7, #12]
 801473e:	689b      	ldr	r3, [r3, #8]
 8014740:	683a      	ldr	r2, [r7, #0]
 8014742:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8014744:	68fb      	ldr	r3, [r7, #12]
 8014746:	683a      	ldr	r2, [r7, #0]
 8014748:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 801474a:	683b      	ldr	r3, [r7, #0]
 801474c:	687a      	ldr	r2, [r7, #4]
 801474e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8014750:	687b      	ldr	r3, [r7, #4]
 8014752:	681b      	ldr	r3, [r3, #0]
 8014754:	1c5a      	adds	r2, r3, #1
 8014756:	687b      	ldr	r3, [r7, #4]
 8014758:	601a      	str	r2, [r3, #0]
}
 801475a:	bf00      	nop
 801475c:	3714      	adds	r7, #20
 801475e:	46bd      	mov	sp, r7
 8014760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014764:	4770      	bx	lr

08014766 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8014766:	b480      	push	{r7}
 8014768:	b085      	sub	sp, #20
 801476a:	af00      	add	r7, sp, #0
 801476c:	6078      	str	r0, [r7, #4]
 801476e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8014770:	683b      	ldr	r3, [r7, #0]
 8014772:	681b      	ldr	r3, [r3, #0]
 8014774:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8014776:	68bb      	ldr	r3, [r7, #8]
 8014778:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801477c:	d103      	bne.n	8014786 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801477e:	687b      	ldr	r3, [r7, #4]
 8014780:	691b      	ldr	r3, [r3, #16]
 8014782:	60fb      	str	r3, [r7, #12]
 8014784:	e00c      	b.n	80147a0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8014786:	687b      	ldr	r3, [r7, #4]
 8014788:	3308      	adds	r3, #8
 801478a:	60fb      	str	r3, [r7, #12]
 801478c:	e002      	b.n	8014794 <vListInsert+0x2e>
 801478e:	68fb      	ldr	r3, [r7, #12]
 8014790:	685b      	ldr	r3, [r3, #4]
 8014792:	60fb      	str	r3, [r7, #12]
 8014794:	68fb      	ldr	r3, [r7, #12]
 8014796:	685b      	ldr	r3, [r3, #4]
 8014798:	681b      	ldr	r3, [r3, #0]
 801479a:	68ba      	ldr	r2, [r7, #8]
 801479c:	429a      	cmp	r2, r3
 801479e:	d2f6      	bcs.n	801478e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80147a0:	68fb      	ldr	r3, [r7, #12]
 80147a2:	685a      	ldr	r2, [r3, #4]
 80147a4:	683b      	ldr	r3, [r7, #0]
 80147a6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80147a8:	683b      	ldr	r3, [r7, #0]
 80147aa:	685b      	ldr	r3, [r3, #4]
 80147ac:	683a      	ldr	r2, [r7, #0]
 80147ae:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80147b0:	683b      	ldr	r3, [r7, #0]
 80147b2:	68fa      	ldr	r2, [r7, #12]
 80147b4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80147b6:	68fb      	ldr	r3, [r7, #12]
 80147b8:	683a      	ldr	r2, [r7, #0]
 80147ba:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80147bc:	683b      	ldr	r3, [r7, #0]
 80147be:	687a      	ldr	r2, [r7, #4]
 80147c0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80147c2:	687b      	ldr	r3, [r7, #4]
 80147c4:	681b      	ldr	r3, [r3, #0]
 80147c6:	1c5a      	adds	r2, r3, #1
 80147c8:	687b      	ldr	r3, [r7, #4]
 80147ca:	601a      	str	r2, [r3, #0]
}
 80147cc:	bf00      	nop
 80147ce:	3714      	adds	r7, #20
 80147d0:	46bd      	mov	sp, r7
 80147d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147d6:	4770      	bx	lr

080147d8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80147d8:	b480      	push	{r7}
 80147da:	b085      	sub	sp, #20
 80147dc:	af00      	add	r7, sp, #0
 80147de:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80147e0:	687b      	ldr	r3, [r7, #4]
 80147e2:	691b      	ldr	r3, [r3, #16]
 80147e4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80147e6:	687b      	ldr	r3, [r7, #4]
 80147e8:	685b      	ldr	r3, [r3, #4]
 80147ea:	687a      	ldr	r2, [r7, #4]
 80147ec:	6892      	ldr	r2, [r2, #8]
 80147ee:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80147f0:	687b      	ldr	r3, [r7, #4]
 80147f2:	689b      	ldr	r3, [r3, #8]
 80147f4:	687a      	ldr	r2, [r7, #4]
 80147f6:	6852      	ldr	r2, [r2, #4]
 80147f8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80147fa:	68fb      	ldr	r3, [r7, #12]
 80147fc:	685b      	ldr	r3, [r3, #4]
 80147fe:	687a      	ldr	r2, [r7, #4]
 8014800:	429a      	cmp	r2, r3
 8014802:	d103      	bne.n	801480c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8014804:	687b      	ldr	r3, [r7, #4]
 8014806:	689a      	ldr	r2, [r3, #8]
 8014808:	68fb      	ldr	r3, [r7, #12]
 801480a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 801480c:	687b      	ldr	r3, [r7, #4]
 801480e:	2200      	movs	r2, #0
 8014810:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8014812:	68fb      	ldr	r3, [r7, #12]
 8014814:	681b      	ldr	r3, [r3, #0]
 8014816:	1e5a      	subs	r2, r3, #1
 8014818:	68fb      	ldr	r3, [r7, #12]
 801481a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 801481c:	68fb      	ldr	r3, [r7, #12]
 801481e:	681b      	ldr	r3, [r3, #0]
}
 8014820:	4618      	mov	r0, r3
 8014822:	3714      	adds	r7, #20
 8014824:	46bd      	mov	sp, r7
 8014826:	f85d 7b04 	ldr.w	r7, [sp], #4
 801482a:	4770      	bx	lr

0801482c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 801482c:	b580      	push	{r7, lr}
 801482e:	b084      	sub	sp, #16
 8014830:	af00      	add	r7, sp, #0
 8014832:	6078      	str	r0, [r7, #4]
 8014834:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8014836:	687b      	ldr	r3, [r7, #4]
 8014838:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801483a:	68fb      	ldr	r3, [r7, #12]
 801483c:	2b00      	cmp	r3, #0
 801483e:	d10b      	bne.n	8014858 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8014840:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014844:	f383 8811 	msr	BASEPRI, r3
 8014848:	f3bf 8f6f 	isb	sy
 801484c:	f3bf 8f4f 	dsb	sy
 8014850:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8014852:	bf00      	nop
 8014854:	bf00      	nop
 8014856:	e7fd      	b.n	8014854 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8014858:	f002 fc0e 	bl	8017078 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801485c:	68fb      	ldr	r3, [r7, #12]
 801485e:	681a      	ldr	r2, [r3, #0]
 8014860:	68fb      	ldr	r3, [r7, #12]
 8014862:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014864:	68f9      	ldr	r1, [r7, #12]
 8014866:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8014868:	fb01 f303 	mul.w	r3, r1, r3
 801486c:	441a      	add	r2, r3
 801486e:	68fb      	ldr	r3, [r7, #12]
 8014870:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8014872:	68fb      	ldr	r3, [r7, #12]
 8014874:	2200      	movs	r2, #0
 8014876:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8014878:	68fb      	ldr	r3, [r7, #12]
 801487a:	681a      	ldr	r2, [r3, #0]
 801487c:	68fb      	ldr	r3, [r7, #12]
 801487e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8014880:	68fb      	ldr	r3, [r7, #12]
 8014882:	681a      	ldr	r2, [r3, #0]
 8014884:	68fb      	ldr	r3, [r7, #12]
 8014886:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014888:	3b01      	subs	r3, #1
 801488a:	68f9      	ldr	r1, [r7, #12]
 801488c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 801488e:	fb01 f303 	mul.w	r3, r1, r3
 8014892:	441a      	add	r2, r3
 8014894:	68fb      	ldr	r3, [r7, #12]
 8014896:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8014898:	68fb      	ldr	r3, [r7, #12]
 801489a:	22ff      	movs	r2, #255	@ 0xff
 801489c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80148a0:	68fb      	ldr	r3, [r7, #12]
 80148a2:	22ff      	movs	r2, #255	@ 0xff
 80148a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80148a8:	683b      	ldr	r3, [r7, #0]
 80148aa:	2b00      	cmp	r3, #0
 80148ac:	d114      	bne.n	80148d8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80148ae:	68fb      	ldr	r3, [r7, #12]
 80148b0:	691b      	ldr	r3, [r3, #16]
 80148b2:	2b00      	cmp	r3, #0
 80148b4:	d01a      	beq.n	80148ec <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80148b6:	68fb      	ldr	r3, [r7, #12]
 80148b8:	3310      	adds	r3, #16
 80148ba:	4618      	mov	r0, r3
 80148bc:	f001 fbac 	bl	8016018 <xTaskRemoveFromEventList>
 80148c0:	4603      	mov	r3, r0
 80148c2:	2b00      	cmp	r3, #0
 80148c4:	d012      	beq.n	80148ec <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80148c6:	4b0d      	ldr	r3, [pc, #52]	@ (80148fc <xQueueGenericReset+0xd0>)
 80148c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80148cc:	601a      	str	r2, [r3, #0]
 80148ce:	f3bf 8f4f 	dsb	sy
 80148d2:	f3bf 8f6f 	isb	sy
 80148d6:	e009      	b.n	80148ec <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80148d8:	68fb      	ldr	r3, [r7, #12]
 80148da:	3310      	adds	r3, #16
 80148dc:	4618      	mov	r0, r3
 80148de:	f7ff fef1 	bl	80146c4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80148e2:	68fb      	ldr	r3, [r7, #12]
 80148e4:	3324      	adds	r3, #36	@ 0x24
 80148e6:	4618      	mov	r0, r3
 80148e8:	f7ff feec 	bl	80146c4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80148ec:	f002 fbf6 	bl	80170dc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80148f0:	2301      	movs	r3, #1
}
 80148f2:	4618      	mov	r0, r3
 80148f4:	3710      	adds	r7, #16
 80148f6:	46bd      	mov	sp, r7
 80148f8:	bd80      	pop	{r7, pc}
 80148fa:	bf00      	nop
 80148fc:	e000ed04 	.word	0xe000ed04

08014900 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8014900:	b580      	push	{r7, lr}
 8014902:	b08e      	sub	sp, #56	@ 0x38
 8014904:	af02      	add	r7, sp, #8
 8014906:	60f8      	str	r0, [r7, #12]
 8014908:	60b9      	str	r1, [r7, #8]
 801490a:	607a      	str	r2, [r7, #4]
 801490c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801490e:	68fb      	ldr	r3, [r7, #12]
 8014910:	2b00      	cmp	r3, #0
 8014912:	d10b      	bne.n	801492c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8014914:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014918:	f383 8811 	msr	BASEPRI, r3
 801491c:	f3bf 8f6f 	isb	sy
 8014920:	f3bf 8f4f 	dsb	sy
 8014924:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8014926:	bf00      	nop
 8014928:	bf00      	nop
 801492a:	e7fd      	b.n	8014928 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 801492c:	683b      	ldr	r3, [r7, #0]
 801492e:	2b00      	cmp	r3, #0
 8014930:	d10b      	bne.n	801494a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8014932:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014936:	f383 8811 	msr	BASEPRI, r3
 801493a:	f3bf 8f6f 	isb	sy
 801493e:	f3bf 8f4f 	dsb	sy
 8014942:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8014944:	bf00      	nop
 8014946:	bf00      	nop
 8014948:	e7fd      	b.n	8014946 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 801494a:	687b      	ldr	r3, [r7, #4]
 801494c:	2b00      	cmp	r3, #0
 801494e:	d002      	beq.n	8014956 <xQueueGenericCreateStatic+0x56>
 8014950:	68bb      	ldr	r3, [r7, #8]
 8014952:	2b00      	cmp	r3, #0
 8014954:	d001      	beq.n	801495a <xQueueGenericCreateStatic+0x5a>
 8014956:	2301      	movs	r3, #1
 8014958:	e000      	b.n	801495c <xQueueGenericCreateStatic+0x5c>
 801495a:	2300      	movs	r3, #0
 801495c:	2b00      	cmp	r3, #0
 801495e:	d10b      	bne.n	8014978 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8014960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014964:	f383 8811 	msr	BASEPRI, r3
 8014968:	f3bf 8f6f 	isb	sy
 801496c:	f3bf 8f4f 	dsb	sy
 8014970:	623b      	str	r3, [r7, #32]
}
 8014972:	bf00      	nop
 8014974:	bf00      	nop
 8014976:	e7fd      	b.n	8014974 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8014978:	687b      	ldr	r3, [r7, #4]
 801497a:	2b00      	cmp	r3, #0
 801497c:	d102      	bne.n	8014984 <xQueueGenericCreateStatic+0x84>
 801497e:	68bb      	ldr	r3, [r7, #8]
 8014980:	2b00      	cmp	r3, #0
 8014982:	d101      	bne.n	8014988 <xQueueGenericCreateStatic+0x88>
 8014984:	2301      	movs	r3, #1
 8014986:	e000      	b.n	801498a <xQueueGenericCreateStatic+0x8a>
 8014988:	2300      	movs	r3, #0
 801498a:	2b00      	cmp	r3, #0
 801498c:	d10b      	bne.n	80149a6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 801498e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014992:	f383 8811 	msr	BASEPRI, r3
 8014996:	f3bf 8f6f 	isb	sy
 801499a:	f3bf 8f4f 	dsb	sy
 801499e:	61fb      	str	r3, [r7, #28]
}
 80149a0:	bf00      	nop
 80149a2:	bf00      	nop
 80149a4:	e7fd      	b.n	80149a2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80149a6:	2350      	movs	r3, #80	@ 0x50
 80149a8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80149aa:	697b      	ldr	r3, [r7, #20]
 80149ac:	2b50      	cmp	r3, #80	@ 0x50
 80149ae:	d00b      	beq.n	80149c8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80149b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80149b4:	f383 8811 	msr	BASEPRI, r3
 80149b8:	f3bf 8f6f 	isb	sy
 80149bc:	f3bf 8f4f 	dsb	sy
 80149c0:	61bb      	str	r3, [r7, #24]
}
 80149c2:	bf00      	nop
 80149c4:	bf00      	nop
 80149c6:	e7fd      	b.n	80149c4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80149c8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80149ca:	683b      	ldr	r3, [r7, #0]
 80149cc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80149ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80149d0:	2b00      	cmp	r3, #0
 80149d2:	d00d      	beq.n	80149f0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80149d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80149d6:	2201      	movs	r2, #1
 80149d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80149dc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80149e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80149e2:	9300      	str	r3, [sp, #0]
 80149e4:	4613      	mov	r3, r2
 80149e6:	687a      	ldr	r2, [r7, #4]
 80149e8:	68b9      	ldr	r1, [r7, #8]
 80149ea:	68f8      	ldr	r0, [r7, #12]
 80149ec:	f000 f840 	bl	8014a70 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80149f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80149f2:	4618      	mov	r0, r3
 80149f4:	3730      	adds	r7, #48	@ 0x30
 80149f6:	46bd      	mov	sp, r7
 80149f8:	bd80      	pop	{r7, pc}

080149fa <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80149fa:	b580      	push	{r7, lr}
 80149fc:	b08a      	sub	sp, #40	@ 0x28
 80149fe:	af02      	add	r7, sp, #8
 8014a00:	60f8      	str	r0, [r7, #12]
 8014a02:	60b9      	str	r1, [r7, #8]
 8014a04:	4613      	mov	r3, r2
 8014a06:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8014a08:	68fb      	ldr	r3, [r7, #12]
 8014a0a:	2b00      	cmp	r3, #0
 8014a0c:	d10b      	bne.n	8014a26 <xQueueGenericCreate+0x2c>
	__asm volatile
 8014a0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014a12:	f383 8811 	msr	BASEPRI, r3
 8014a16:	f3bf 8f6f 	isb	sy
 8014a1a:	f3bf 8f4f 	dsb	sy
 8014a1e:	613b      	str	r3, [r7, #16]
}
 8014a20:	bf00      	nop
 8014a22:	bf00      	nop
 8014a24:	e7fd      	b.n	8014a22 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014a26:	68fb      	ldr	r3, [r7, #12]
 8014a28:	68ba      	ldr	r2, [r7, #8]
 8014a2a:	fb02 f303 	mul.w	r3, r2, r3
 8014a2e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8014a30:	69fb      	ldr	r3, [r7, #28]
 8014a32:	3350      	adds	r3, #80	@ 0x50
 8014a34:	4618      	mov	r0, r3
 8014a36:	f002 fc41 	bl	80172bc <pvPortMalloc>
 8014a3a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8014a3c:	69bb      	ldr	r3, [r7, #24]
 8014a3e:	2b00      	cmp	r3, #0
 8014a40:	d011      	beq.n	8014a66 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8014a42:	69bb      	ldr	r3, [r7, #24]
 8014a44:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8014a46:	697b      	ldr	r3, [r7, #20]
 8014a48:	3350      	adds	r3, #80	@ 0x50
 8014a4a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8014a4c:	69bb      	ldr	r3, [r7, #24]
 8014a4e:	2200      	movs	r2, #0
 8014a50:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8014a54:	79fa      	ldrb	r2, [r7, #7]
 8014a56:	69bb      	ldr	r3, [r7, #24]
 8014a58:	9300      	str	r3, [sp, #0]
 8014a5a:	4613      	mov	r3, r2
 8014a5c:	697a      	ldr	r2, [r7, #20]
 8014a5e:	68b9      	ldr	r1, [r7, #8]
 8014a60:	68f8      	ldr	r0, [r7, #12]
 8014a62:	f000 f805 	bl	8014a70 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8014a66:	69bb      	ldr	r3, [r7, #24]
	}
 8014a68:	4618      	mov	r0, r3
 8014a6a:	3720      	adds	r7, #32
 8014a6c:	46bd      	mov	sp, r7
 8014a6e:	bd80      	pop	{r7, pc}

08014a70 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8014a70:	b580      	push	{r7, lr}
 8014a72:	b084      	sub	sp, #16
 8014a74:	af00      	add	r7, sp, #0
 8014a76:	60f8      	str	r0, [r7, #12]
 8014a78:	60b9      	str	r1, [r7, #8]
 8014a7a:	607a      	str	r2, [r7, #4]
 8014a7c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8014a7e:	68bb      	ldr	r3, [r7, #8]
 8014a80:	2b00      	cmp	r3, #0
 8014a82:	d103      	bne.n	8014a8c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8014a84:	69bb      	ldr	r3, [r7, #24]
 8014a86:	69ba      	ldr	r2, [r7, #24]
 8014a88:	601a      	str	r2, [r3, #0]
 8014a8a:	e002      	b.n	8014a92 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8014a8c:	69bb      	ldr	r3, [r7, #24]
 8014a8e:	687a      	ldr	r2, [r7, #4]
 8014a90:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8014a92:	69bb      	ldr	r3, [r7, #24]
 8014a94:	68fa      	ldr	r2, [r7, #12]
 8014a96:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8014a98:	69bb      	ldr	r3, [r7, #24]
 8014a9a:	68ba      	ldr	r2, [r7, #8]
 8014a9c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8014a9e:	2101      	movs	r1, #1
 8014aa0:	69b8      	ldr	r0, [r7, #24]
 8014aa2:	f7ff fec3 	bl	801482c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8014aa6:	69bb      	ldr	r3, [r7, #24]
 8014aa8:	78fa      	ldrb	r2, [r7, #3]
 8014aaa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8014aae:	bf00      	nop
 8014ab0:	3710      	adds	r7, #16
 8014ab2:	46bd      	mov	sp, r7
 8014ab4:	bd80      	pop	{r7, pc}
	...

08014ab8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8014ab8:	b580      	push	{r7, lr}
 8014aba:	b08e      	sub	sp, #56	@ 0x38
 8014abc:	af00      	add	r7, sp, #0
 8014abe:	60f8      	str	r0, [r7, #12]
 8014ac0:	60b9      	str	r1, [r7, #8]
 8014ac2:	607a      	str	r2, [r7, #4]
 8014ac4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8014ac6:	2300      	movs	r3, #0
 8014ac8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8014aca:	68fb      	ldr	r3, [r7, #12]
 8014acc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8014ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014ad0:	2b00      	cmp	r3, #0
 8014ad2:	d10b      	bne.n	8014aec <xQueueGenericSend+0x34>
	__asm volatile
 8014ad4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014ad8:	f383 8811 	msr	BASEPRI, r3
 8014adc:	f3bf 8f6f 	isb	sy
 8014ae0:	f3bf 8f4f 	dsb	sy
 8014ae4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8014ae6:	bf00      	nop
 8014ae8:	bf00      	nop
 8014aea:	e7fd      	b.n	8014ae8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014aec:	68bb      	ldr	r3, [r7, #8]
 8014aee:	2b00      	cmp	r3, #0
 8014af0:	d103      	bne.n	8014afa <xQueueGenericSend+0x42>
 8014af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014af4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014af6:	2b00      	cmp	r3, #0
 8014af8:	d101      	bne.n	8014afe <xQueueGenericSend+0x46>
 8014afa:	2301      	movs	r3, #1
 8014afc:	e000      	b.n	8014b00 <xQueueGenericSend+0x48>
 8014afe:	2300      	movs	r3, #0
 8014b00:	2b00      	cmp	r3, #0
 8014b02:	d10b      	bne.n	8014b1c <xQueueGenericSend+0x64>
	__asm volatile
 8014b04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014b08:	f383 8811 	msr	BASEPRI, r3
 8014b0c:	f3bf 8f6f 	isb	sy
 8014b10:	f3bf 8f4f 	dsb	sy
 8014b14:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8014b16:	bf00      	nop
 8014b18:	bf00      	nop
 8014b1a:	e7fd      	b.n	8014b18 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8014b1c:	683b      	ldr	r3, [r7, #0]
 8014b1e:	2b02      	cmp	r3, #2
 8014b20:	d103      	bne.n	8014b2a <xQueueGenericSend+0x72>
 8014b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014b24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014b26:	2b01      	cmp	r3, #1
 8014b28:	d101      	bne.n	8014b2e <xQueueGenericSend+0x76>
 8014b2a:	2301      	movs	r3, #1
 8014b2c:	e000      	b.n	8014b30 <xQueueGenericSend+0x78>
 8014b2e:	2300      	movs	r3, #0
 8014b30:	2b00      	cmp	r3, #0
 8014b32:	d10b      	bne.n	8014b4c <xQueueGenericSend+0x94>
	__asm volatile
 8014b34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014b38:	f383 8811 	msr	BASEPRI, r3
 8014b3c:	f3bf 8f6f 	isb	sy
 8014b40:	f3bf 8f4f 	dsb	sy
 8014b44:	623b      	str	r3, [r7, #32]
}
 8014b46:	bf00      	nop
 8014b48:	bf00      	nop
 8014b4a:	e7fd      	b.n	8014b48 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8014b4c:	f001 fc2a 	bl	80163a4 <xTaskGetSchedulerState>
 8014b50:	4603      	mov	r3, r0
 8014b52:	2b00      	cmp	r3, #0
 8014b54:	d102      	bne.n	8014b5c <xQueueGenericSend+0xa4>
 8014b56:	687b      	ldr	r3, [r7, #4]
 8014b58:	2b00      	cmp	r3, #0
 8014b5a:	d101      	bne.n	8014b60 <xQueueGenericSend+0xa8>
 8014b5c:	2301      	movs	r3, #1
 8014b5e:	e000      	b.n	8014b62 <xQueueGenericSend+0xaa>
 8014b60:	2300      	movs	r3, #0
 8014b62:	2b00      	cmp	r3, #0
 8014b64:	d10b      	bne.n	8014b7e <xQueueGenericSend+0xc6>
	__asm volatile
 8014b66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014b6a:	f383 8811 	msr	BASEPRI, r3
 8014b6e:	f3bf 8f6f 	isb	sy
 8014b72:	f3bf 8f4f 	dsb	sy
 8014b76:	61fb      	str	r3, [r7, #28]
}
 8014b78:	bf00      	nop
 8014b7a:	bf00      	nop
 8014b7c:	e7fd      	b.n	8014b7a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8014b7e:	f002 fa7b 	bl	8017078 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8014b82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014b84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8014b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014b88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014b8a:	429a      	cmp	r2, r3
 8014b8c:	d302      	bcc.n	8014b94 <xQueueGenericSend+0xdc>
 8014b8e:	683b      	ldr	r3, [r7, #0]
 8014b90:	2b02      	cmp	r3, #2
 8014b92:	d129      	bne.n	8014be8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8014b94:	683a      	ldr	r2, [r7, #0]
 8014b96:	68b9      	ldr	r1, [r7, #8]
 8014b98:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014b9a:	f000 fbc7 	bl	801532c <prvCopyDataToQueue>
 8014b9e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014ba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014ba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014ba4:	2b00      	cmp	r3, #0
 8014ba6:	d010      	beq.n	8014bca <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8014ba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014baa:	3324      	adds	r3, #36	@ 0x24
 8014bac:	4618      	mov	r0, r3
 8014bae:	f001 fa33 	bl	8016018 <xTaskRemoveFromEventList>
 8014bb2:	4603      	mov	r3, r0
 8014bb4:	2b00      	cmp	r3, #0
 8014bb6:	d013      	beq.n	8014be0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8014bb8:	4b3f      	ldr	r3, [pc, #252]	@ (8014cb8 <xQueueGenericSend+0x200>)
 8014bba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014bbe:	601a      	str	r2, [r3, #0]
 8014bc0:	f3bf 8f4f 	dsb	sy
 8014bc4:	f3bf 8f6f 	isb	sy
 8014bc8:	e00a      	b.n	8014be0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8014bca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014bcc:	2b00      	cmp	r3, #0
 8014bce:	d007      	beq.n	8014be0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8014bd0:	4b39      	ldr	r3, [pc, #228]	@ (8014cb8 <xQueueGenericSend+0x200>)
 8014bd2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014bd6:	601a      	str	r2, [r3, #0]
 8014bd8:	f3bf 8f4f 	dsb	sy
 8014bdc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8014be0:	f002 fa7c 	bl	80170dc <vPortExitCritical>
				return pdPASS;
 8014be4:	2301      	movs	r3, #1
 8014be6:	e063      	b.n	8014cb0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8014be8:	687b      	ldr	r3, [r7, #4]
 8014bea:	2b00      	cmp	r3, #0
 8014bec:	d103      	bne.n	8014bf6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8014bee:	f002 fa75 	bl	80170dc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8014bf2:	2300      	movs	r3, #0
 8014bf4:	e05c      	b.n	8014cb0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8014bf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014bf8:	2b00      	cmp	r3, #0
 8014bfa:	d106      	bne.n	8014c0a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8014bfc:	f107 0314 	add.w	r3, r7, #20
 8014c00:	4618      	mov	r0, r3
 8014c02:	f001 fa6d 	bl	80160e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8014c06:	2301      	movs	r3, #1
 8014c08:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8014c0a:	f002 fa67 	bl	80170dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8014c0e:	f000 ffd5 	bl	8015bbc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8014c12:	f002 fa31 	bl	8017078 <vPortEnterCritical>
 8014c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c18:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8014c1c:	b25b      	sxtb	r3, r3
 8014c1e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8014c22:	d103      	bne.n	8014c2c <xQueueGenericSend+0x174>
 8014c24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c26:	2200      	movs	r2, #0
 8014c28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8014c2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c2e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8014c32:	b25b      	sxtb	r3, r3
 8014c34:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8014c38:	d103      	bne.n	8014c42 <xQueueGenericSend+0x18a>
 8014c3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c3c:	2200      	movs	r2, #0
 8014c3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8014c42:	f002 fa4b 	bl	80170dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8014c46:	1d3a      	adds	r2, r7, #4
 8014c48:	f107 0314 	add.w	r3, r7, #20
 8014c4c:	4611      	mov	r1, r2
 8014c4e:	4618      	mov	r0, r3
 8014c50:	f001 fa5c 	bl	801610c <xTaskCheckForTimeOut>
 8014c54:	4603      	mov	r3, r0
 8014c56:	2b00      	cmp	r3, #0
 8014c58:	d124      	bne.n	8014ca4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8014c5a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014c5c:	f000 fc5e 	bl	801551c <prvIsQueueFull>
 8014c60:	4603      	mov	r3, r0
 8014c62:	2b00      	cmp	r3, #0
 8014c64:	d018      	beq.n	8014c98 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8014c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c68:	3310      	adds	r3, #16
 8014c6a:	687a      	ldr	r2, [r7, #4]
 8014c6c:	4611      	mov	r1, r2
 8014c6e:	4618      	mov	r0, r3
 8014c70:	f001 f980 	bl	8015f74 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8014c74:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014c76:	f000 fbe9 	bl	801544c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8014c7a:	f000 ffad 	bl	8015bd8 <xTaskResumeAll>
 8014c7e:	4603      	mov	r3, r0
 8014c80:	2b00      	cmp	r3, #0
 8014c82:	f47f af7c 	bne.w	8014b7e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8014c86:	4b0c      	ldr	r3, [pc, #48]	@ (8014cb8 <xQueueGenericSend+0x200>)
 8014c88:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014c8c:	601a      	str	r2, [r3, #0]
 8014c8e:	f3bf 8f4f 	dsb	sy
 8014c92:	f3bf 8f6f 	isb	sy
 8014c96:	e772      	b.n	8014b7e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8014c98:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014c9a:	f000 fbd7 	bl	801544c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8014c9e:	f000 ff9b 	bl	8015bd8 <xTaskResumeAll>
 8014ca2:	e76c      	b.n	8014b7e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8014ca4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014ca6:	f000 fbd1 	bl	801544c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8014caa:	f000 ff95 	bl	8015bd8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8014cae:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8014cb0:	4618      	mov	r0, r3
 8014cb2:	3738      	adds	r7, #56	@ 0x38
 8014cb4:	46bd      	mov	sp, r7
 8014cb6:	bd80      	pop	{r7, pc}
 8014cb8:	e000ed04 	.word	0xe000ed04

08014cbc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8014cbc:	b580      	push	{r7, lr}
 8014cbe:	b090      	sub	sp, #64	@ 0x40
 8014cc0:	af00      	add	r7, sp, #0
 8014cc2:	60f8      	str	r0, [r7, #12]
 8014cc4:	60b9      	str	r1, [r7, #8]
 8014cc6:	607a      	str	r2, [r7, #4]
 8014cc8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8014cca:	68fb      	ldr	r3, [r7, #12]
 8014ccc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8014cce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014cd0:	2b00      	cmp	r3, #0
 8014cd2:	d10b      	bne.n	8014cec <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8014cd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014cd8:	f383 8811 	msr	BASEPRI, r3
 8014cdc:	f3bf 8f6f 	isb	sy
 8014ce0:	f3bf 8f4f 	dsb	sy
 8014ce4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8014ce6:	bf00      	nop
 8014ce8:	bf00      	nop
 8014cea:	e7fd      	b.n	8014ce8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014cec:	68bb      	ldr	r3, [r7, #8]
 8014cee:	2b00      	cmp	r3, #0
 8014cf0:	d103      	bne.n	8014cfa <xQueueGenericSendFromISR+0x3e>
 8014cf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014cf6:	2b00      	cmp	r3, #0
 8014cf8:	d101      	bne.n	8014cfe <xQueueGenericSendFromISR+0x42>
 8014cfa:	2301      	movs	r3, #1
 8014cfc:	e000      	b.n	8014d00 <xQueueGenericSendFromISR+0x44>
 8014cfe:	2300      	movs	r3, #0
 8014d00:	2b00      	cmp	r3, #0
 8014d02:	d10b      	bne.n	8014d1c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8014d04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014d08:	f383 8811 	msr	BASEPRI, r3
 8014d0c:	f3bf 8f6f 	isb	sy
 8014d10:	f3bf 8f4f 	dsb	sy
 8014d14:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8014d16:	bf00      	nop
 8014d18:	bf00      	nop
 8014d1a:	e7fd      	b.n	8014d18 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8014d1c:	683b      	ldr	r3, [r7, #0]
 8014d1e:	2b02      	cmp	r3, #2
 8014d20:	d103      	bne.n	8014d2a <xQueueGenericSendFromISR+0x6e>
 8014d22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014d24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014d26:	2b01      	cmp	r3, #1
 8014d28:	d101      	bne.n	8014d2e <xQueueGenericSendFromISR+0x72>
 8014d2a:	2301      	movs	r3, #1
 8014d2c:	e000      	b.n	8014d30 <xQueueGenericSendFromISR+0x74>
 8014d2e:	2300      	movs	r3, #0
 8014d30:	2b00      	cmp	r3, #0
 8014d32:	d10b      	bne.n	8014d4c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8014d34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014d38:	f383 8811 	msr	BASEPRI, r3
 8014d3c:	f3bf 8f6f 	isb	sy
 8014d40:	f3bf 8f4f 	dsb	sy
 8014d44:	623b      	str	r3, [r7, #32]
}
 8014d46:	bf00      	nop
 8014d48:	bf00      	nop
 8014d4a:	e7fd      	b.n	8014d48 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8014d4c:	f002 fa74 	bl	8017238 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8014d50:	f3ef 8211 	mrs	r2, BASEPRI
 8014d54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014d58:	f383 8811 	msr	BASEPRI, r3
 8014d5c:	f3bf 8f6f 	isb	sy
 8014d60:	f3bf 8f4f 	dsb	sy
 8014d64:	61fa      	str	r2, [r7, #28]
 8014d66:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8014d68:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8014d6a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8014d6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014d6e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8014d70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014d72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014d74:	429a      	cmp	r2, r3
 8014d76:	d302      	bcc.n	8014d7e <xQueueGenericSendFromISR+0xc2>
 8014d78:	683b      	ldr	r3, [r7, #0]
 8014d7a:	2b02      	cmp	r3, #2
 8014d7c:	d12f      	bne.n	8014dde <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8014d7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014d80:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8014d84:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8014d88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014d8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014d8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8014d8e:	683a      	ldr	r2, [r7, #0]
 8014d90:	68b9      	ldr	r1, [r7, #8]
 8014d92:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8014d94:	f000 faca 	bl	801532c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8014d98:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8014d9c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8014da0:	d112      	bne.n	8014dc8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014da2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014da6:	2b00      	cmp	r3, #0
 8014da8:	d016      	beq.n	8014dd8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8014daa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014dac:	3324      	adds	r3, #36	@ 0x24
 8014dae:	4618      	mov	r0, r3
 8014db0:	f001 f932 	bl	8016018 <xTaskRemoveFromEventList>
 8014db4:	4603      	mov	r3, r0
 8014db6:	2b00      	cmp	r3, #0
 8014db8:	d00e      	beq.n	8014dd8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8014dba:	687b      	ldr	r3, [r7, #4]
 8014dbc:	2b00      	cmp	r3, #0
 8014dbe:	d00b      	beq.n	8014dd8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8014dc0:	687b      	ldr	r3, [r7, #4]
 8014dc2:	2201      	movs	r2, #1
 8014dc4:	601a      	str	r2, [r3, #0]
 8014dc6:	e007      	b.n	8014dd8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8014dc8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8014dcc:	3301      	adds	r3, #1
 8014dce:	b2db      	uxtb	r3, r3
 8014dd0:	b25a      	sxtb	r2, r3
 8014dd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014dd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8014dd8:	2301      	movs	r3, #1
 8014dda:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8014ddc:	e001      	b.n	8014de2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8014dde:	2300      	movs	r3, #0
 8014de0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014de2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014de4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8014de6:	697b      	ldr	r3, [r7, #20]
 8014de8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8014dec:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8014dee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8014df0:	4618      	mov	r0, r3
 8014df2:	3740      	adds	r7, #64	@ 0x40
 8014df4:	46bd      	mov	sp, r7
 8014df6:	bd80      	pop	{r7, pc}

08014df8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8014df8:	b580      	push	{r7, lr}
 8014dfa:	b08e      	sub	sp, #56	@ 0x38
 8014dfc:	af00      	add	r7, sp, #0
 8014dfe:	6078      	str	r0, [r7, #4]
 8014e00:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8014e02:	687b      	ldr	r3, [r7, #4]
 8014e04:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8014e06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e08:	2b00      	cmp	r3, #0
 8014e0a:	d10b      	bne.n	8014e24 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8014e0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014e10:	f383 8811 	msr	BASEPRI, r3
 8014e14:	f3bf 8f6f 	isb	sy
 8014e18:	f3bf 8f4f 	dsb	sy
 8014e1c:	623b      	str	r3, [r7, #32]
}
 8014e1e:	bf00      	nop
 8014e20:	bf00      	nop
 8014e22:	e7fd      	b.n	8014e20 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8014e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014e28:	2b00      	cmp	r3, #0
 8014e2a:	d00b      	beq.n	8014e44 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8014e2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014e30:	f383 8811 	msr	BASEPRI, r3
 8014e34:	f3bf 8f6f 	isb	sy
 8014e38:	f3bf 8f4f 	dsb	sy
 8014e3c:	61fb      	str	r3, [r7, #28]
}
 8014e3e:	bf00      	nop
 8014e40:	bf00      	nop
 8014e42:	e7fd      	b.n	8014e40 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8014e44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e46:	681b      	ldr	r3, [r3, #0]
 8014e48:	2b00      	cmp	r3, #0
 8014e4a:	d103      	bne.n	8014e54 <xQueueGiveFromISR+0x5c>
 8014e4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e4e:	689b      	ldr	r3, [r3, #8]
 8014e50:	2b00      	cmp	r3, #0
 8014e52:	d101      	bne.n	8014e58 <xQueueGiveFromISR+0x60>
 8014e54:	2301      	movs	r3, #1
 8014e56:	e000      	b.n	8014e5a <xQueueGiveFromISR+0x62>
 8014e58:	2300      	movs	r3, #0
 8014e5a:	2b00      	cmp	r3, #0
 8014e5c:	d10b      	bne.n	8014e76 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8014e5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014e62:	f383 8811 	msr	BASEPRI, r3
 8014e66:	f3bf 8f6f 	isb	sy
 8014e6a:	f3bf 8f4f 	dsb	sy
 8014e6e:	61bb      	str	r3, [r7, #24]
}
 8014e70:	bf00      	nop
 8014e72:	bf00      	nop
 8014e74:	e7fd      	b.n	8014e72 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8014e76:	f002 f9df 	bl	8017238 <vPortValidateInterruptPriority>
	__asm volatile
 8014e7a:	f3ef 8211 	mrs	r2, BASEPRI
 8014e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014e82:	f383 8811 	msr	BASEPRI, r3
 8014e86:	f3bf 8f6f 	isb	sy
 8014e8a:	f3bf 8f4f 	dsb	sy
 8014e8e:	617a      	str	r2, [r7, #20]
 8014e90:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8014e92:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8014e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8014e96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014e9a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8014e9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014ea0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014ea2:	429a      	cmp	r2, r3
 8014ea4:	d22b      	bcs.n	8014efe <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8014ea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014ea8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8014eac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8014eb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014eb2:	1c5a      	adds	r2, r3, #1
 8014eb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014eb6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8014eb8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8014ebc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8014ec0:	d112      	bne.n	8014ee8 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014ec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014ec6:	2b00      	cmp	r3, #0
 8014ec8:	d016      	beq.n	8014ef8 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8014eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014ecc:	3324      	adds	r3, #36	@ 0x24
 8014ece:	4618      	mov	r0, r3
 8014ed0:	f001 f8a2 	bl	8016018 <xTaskRemoveFromEventList>
 8014ed4:	4603      	mov	r3, r0
 8014ed6:	2b00      	cmp	r3, #0
 8014ed8:	d00e      	beq.n	8014ef8 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8014eda:	683b      	ldr	r3, [r7, #0]
 8014edc:	2b00      	cmp	r3, #0
 8014ede:	d00b      	beq.n	8014ef8 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8014ee0:	683b      	ldr	r3, [r7, #0]
 8014ee2:	2201      	movs	r2, #1
 8014ee4:	601a      	str	r2, [r3, #0]
 8014ee6:	e007      	b.n	8014ef8 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8014ee8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014eec:	3301      	adds	r3, #1
 8014eee:	b2db      	uxtb	r3, r3
 8014ef0:	b25a      	sxtb	r2, r3
 8014ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014ef4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8014ef8:	2301      	movs	r3, #1
 8014efa:	637b      	str	r3, [r7, #52]	@ 0x34
 8014efc:	e001      	b.n	8014f02 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8014efe:	2300      	movs	r3, #0
 8014f00:	637b      	str	r3, [r7, #52]	@ 0x34
 8014f02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014f04:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8014f06:	68fb      	ldr	r3, [r7, #12]
 8014f08:	f383 8811 	msr	BASEPRI, r3
}
 8014f0c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8014f0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8014f10:	4618      	mov	r0, r3
 8014f12:	3738      	adds	r7, #56	@ 0x38
 8014f14:	46bd      	mov	sp, r7
 8014f16:	bd80      	pop	{r7, pc}

08014f18 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8014f18:	b580      	push	{r7, lr}
 8014f1a:	b08c      	sub	sp, #48	@ 0x30
 8014f1c:	af00      	add	r7, sp, #0
 8014f1e:	60f8      	str	r0, [r7, #12]
 8014f20:	60b9      	str	r1, [r7, #8]
 8014f22:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8014f24:	2300      	movs	r3, #0
 8014f26:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8014f28:	68fb      	ldr	r3, [r7, #12]
 8014f2a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8014f2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f2e:	2b00      	cmp	r3, #0
 8014f30:	d10b      	bne.n	8014f4a <xQueueReceive+0x32>
	__asm volatile
 8014f32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014f36:	f383 8811 	msr	BASEPRI, r3
 8014f3a:	f3bf 8f6f 	isb	sy
 8014f3e:	f3bf 8f4f 	dsb	sy
 8014f42:	623b      	str	r3, [r7, #32]
}
 8014f44:	bf00      	nop
 8014f46:	bf00      	nop
 8014f48:	e7fd      	b.n	8014f46 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014f4a:	68bb      	ldr	r3, [r7, #8]
 8014f4c:	2b00      	cmp	r3, #0
 8014f4e:	d103      	bne.n	8014f58 <xQueueReceive+0x40>
 8014f50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014f54:	2b00      	cmp	r3, #0
 8014f56:	d101      	bne.n	8014f5c <xQueueReceive+0x44>
 8014f58:	2301      	movs	r3, #1
 8014f5a:	e000      	b.n	8014f5e <xQueueReceive+0x46>
 8014f5c:	2300      	movs	r3, #0
 8014f5e:	2b00      	cmp	r3, #0
 8014f60:	d10b      	bne.n	8014f7a <xQueueReceive+0x62>
	__asm volatile
 8014f62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014f66:	f383 8811 	msr	BASEPRI, r3
 8014f6a:	f3bf 8f6f 	isb	sy
 8014f6e:	f3bf 8f4f 	dsb	sy
 8014f72:	61fb      	str	r3, [r7, #28]
}
 8014f74:	bf00      	nop
 8014f76:	bf00      	nop
 8014f78:	e7fd      	b.n	8014f76 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8014f7a:	f001 fa13 	bl	80163a4 <xTaskGetSchedulerState>
 8014f7e:	4603      	mov	r3, r0
 8014f80:	2b00      	cmp	r3, #0
 8014f82:	d102      	bne.n	8014f8a <xQueueReceive+0x72>
 8014f84:	687b      	ldr	r3, [r7, #4]
 8014f86:	2b00      	cmp	r3, #0
 8014f88:	d101      	bne.n	8014f8e <xQueueReceive+0x76>
 8014f8a:	2301      	movs	r3, #1
 8014f8c:	e000      	b.n	8014f90 <xQueueReceive+0x78>
 8014f8e:	2300      	movs	r3, #0
 8014f90:	2b00      	cmp	r3, #0
 8014f92:	d10b      	bne.n	8014fac <xQueueReceive+0x94>
	__asm volatile
 8014f94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014f98:	f383 8811 	msr	BASEPRI, r3
 8014f9c:	f3bf 8f6f 	isb	sy
 8014fa0:	f3bf 8f4f 	dsb	sy
 8014fa4:	61bb      	str	r3, [r7, #24]
}
 8014fa6:	bf00      	nop
 8014fa8:	bf00      	nop
 8014faa:	e7fd      	b.n	8014fa8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8014fac:	f002 f864 	bl	8017078 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8014fb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014fb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014fb4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8014fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014fb8:	2b00      	cmp	r3, #0
 8014fba:	d01f      	beq.n	8014ffc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8014fbc:	68b9      	ldr	r1, [r7, #8]
 8014fbe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014fc0:	f000 fa1e 	bl	8015400 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8014fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014fc6:	1e5a      	subs	r2, r3, #1
 8014fc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014fca:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8014fcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014fce:	691b      	ldr	r3, [r3, #16]
 8014fd0:	2b00      	cmp	r3, #0
 8014fd2:	d00f      	beq.n	8014ff4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8014fd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014fd6:	3310      	adds	r3, #16
 8014fd8:	4618      	mov	r0, r3
 8014fda:	f001 f81d 	bl	8016018 <xTaskRemoveFromEventList>
 8014fde:	4603      	mov	r3, r0
 8014fe0:	2b00      	cmp	r3, #0
 8014fe2:	d007      	beq.n	8014ff4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8014fe4:	4b3c      	ldr	r3, [pc, #240]	@ (80150d8 <xQueueReceive+0x1c0>)
 8014fe6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014fea:	601a      	str	r2, [r3, #0]
 8014fec:	f3bf 8f4f 	dsb	sy
 8014ff0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8014ff4:	f002 f872 	bl	80170dc <vPortExitCritical>
				return pdPASS;
 8014ff8:	2301      	movs	r3, #1
 8014ffa:	e069      	b.n	80150d0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8014ffc:	687b      	ldr	r3, [r7, #4]
 8014ffe:	2b00      	cmp	r3, #0
 8015000:	d103      	bne.n	801500a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8015002:	f002 f86b 	bl	80170dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8015006:	2300      	movs	r3, #0
 8015008:	e062      	b.n	80150d0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 801500a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801500c:	2b00      	cmp	r3, #0
 801500e:	d106      	bne.n	801501e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8015010:	f107 0310 	add.w	r3, r7, #16
 8015014:	4618      	mov	r0, r3
 8015016:	f001 f863 	bl	80160e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801501a:	2301      	movs	r3, #1
 801501c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801501e:	f002 f85d 	bl	80170dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8015022:	f000 fdcb 	bl	8015bbc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8015026:	f002 f827 	bl	8017078 <vPortEnterCritical>
 801502a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801502c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015030:	b25b      	sxtb	r3, r3
 8015032:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015036:	d103      	bne.n	8015040 <xQueueReceive+0x128>
 8015038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801503a:	2200      	movs	r2, #0
 801503c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8015040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015042:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015046:	b25b      	sxtb	r3, r3
 8015048:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801504c:	d103      	bne.n	8015056 <xQueueReceive+0x13e>
 801504e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015050:	2200      	movs	r2, #0
 8015052:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8015056:	f002 f841 	bl	80170dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801505a:	1d3a      	adds	r2, r7, #4
 801505c:	f107 0310 	add.w	r3, r7, #16
 8015060:	4611      	mov	r1, r2
 8015062:	4618      	mov	r0, r3
 8015064:	f001 f852 	bl	801610c <xTaskCheckForTimeOut>
 8015068:	4603      	mov	r3, r0
 801506a:	2b00      	cmp	r3, #0
 801506c:	d123      	bne.n	80150b6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801506e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015070:	f000 fa3e 	bl	80154f0 <prvIsQueueEmpty>
 8015074:	4603      	mov	r3, r0
 8015076:	2b00      	cmp	r3, #0
 8015078:	d017      	beq.n	80150aa <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801507a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801507c:	3324      	adds	r3, #36	@ 0x24
 801507e:	687a      	ldr	r2, [r7, #4]
 8015080:	4611      	mov	r1, r2
 8015082:	4618      	mov	r0, r3
 8015084:	f000 ff76 	bl	8015f74 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8015088:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801508a:	f000 f9df 	bl	801544c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801508e:	f000 fda3 	bl	8015bd8 <xTaskResumeAll>
 8015092:	4603      	mov	r3, r0
 8015094:	2b00      	cmp	r3, #0
 8015096:	d189      	bne.n	8014fac <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8015098:	4b0f      	ldr	r3, [pc, #60]	@ (80150d8 <xQueueReceive+0x1c0>)
 801509a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801509e:	601a      	str	r2, [r3, #0]
 80150a0:	f3bf 8f4f 	dsb	sy
 80150a4:	f3bf 8f6f 	isb	sy
 80150a8:	e780      	b.n	8014fac <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80150aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80150ac:	f000 f9ce 	bl	801544c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80150b0:	f000 fd92 	bl	8015bd8 <xTaskResumeAll>
 80150b4:	e77a      	b.n	8014fac <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80150b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80150b8:	f000 f9c8 	bl	801544c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80150bc:	f000 fd8c 	bl	8015bd8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80150c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80150c2:	f000 fa15 	bl	80154f0 <prvIsQueueEmpty>
 80150c6:	4603      	mov	r3, r0
 80150c8:	2b00      	cmp	r3, #0
 80150ca:	f43f af6f 	beq.w	8014fac <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80150ce:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80150d0:	4618      	mov	r0, r3
 80150d2:	3730      	adds	r7, #48	@ 0x30
 80150d4:	46bd      	mov	sp, r7
 80150d6:	bd80      	pop	{r7, pc}
 80150d8:	e000ed04 	.word	0xe000ed04

080150dc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80150dc:	b580      	push	{r7, lr}
 80150de:	b08e      	sub	sp, #56	@ 0x38
 80150e0:	af00      	add	r7, sp, #0
 80150e2:	6078      	str	r0, [r7, #4]
 80150e4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80150e6:	2300      	movs	r3, #0
 80150e8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80150ea:	687b      	ldr	r3, [r7, #4]
 80150ec:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80150ee:	2300      	movs	r3, #0
 80150f0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80150f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80150f4:	2b00      	cmp	r3, #0
 80150f6:	d10b      	bne.n	8015110 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80150f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80150fc:	f383 8811 	msr	BASEPRI, r3
 8015100:	f3bf 8f6f 	isb	sy
 8015104:	f3bf 8f4f 	dsb	sy
 8015108:	623b      	str	r3, [r7, #32]
}
 801510a:	bf00      	nop
 801510c:	bf00      	nop
 801510e:	e7fd      	b.n	801510c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8015110:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015112:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015114:	2b00      	cmp	r3, #0
 8015116:	d00b      	beq.n	8015130 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8015118:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801511c:	f383 8811 	msr	BASEPRI, r3
 8015120:	f3bf 8f6f 	isb	sy
 8015124:	f3bf 8f4f 	dsb	sy
 8015128:	61fb      	str	r3, [r7, #28]
}
 801512a:	bf00      	nop
 801512c:	bf00      	nop
 801512e:	e7fd      	b.n	801512c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8015130:	f001 f938 	bl	80163a4 <xTaskGetSchedulerState>
 8015134:	4603      	mov	r3, r0
 8015136:	2b00      	cmp	r3, #0
 8015138:	d102      	bne.n	8015140 <xQueueSemaphoreTake+0x64>
 801513a:	683b      	ldr	r3, [r7, #0]
 801513c:	2b00      	cmp	r3, #0
 801513e:	d101      	bne.n	8015144 <xQueueSemaphoreTake+0x68>
 8015140:	2301      	movs	r3, #1
 8015142:	e000      	b.n	8015146 <xQueueSemaphoreTake+0x6a>
 8015144:	2300      	movs	r3, #0
 8015146:	2b00      	cmp	r3, #0
 8015148:	d10b      	bne.n	8015162 <xQueueSemaphoreTake+0x86>
	__asm volatile
 801514a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801514e:	f383 8811 	msr	BASEPRI, r3
 8015152:	f3bf 8f6f 	isb	sy
 8015156:	f3bf 8f4f 	dsb	sy
 801515a:	61bb      	str	r3, [r7, #24]
}
 801515c:	bf00      	nop
 801515e:	bf00      	nop
 8015160:	e7fd      	b.n	801515e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8015162:	f001 ff89 	bl	8017078 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8015166:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015168:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801516a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 801516c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801516e:	2b00      	cmp	r3, #0
 8015170:	d024      	beq.n	80151bc <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8015172:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015174:	1e5a      	subs	r2, r3, #1
 8015176:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015178:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801517a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801517c:	681b      	ldr	r3, [r3, #0]
 801517e:	2b00      	cmp	r3, #0
 8015180:	d104      	bne.n	801518c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8015182:	f001 fa89 	bl	8016698 <pvTaskIncrementMutexHeldCount>
 8015186:	4602      	mov	r2, r0
 8015188:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801518a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801518c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801518e:	691b      	ldr	r3, [r3, #16]
 8015190:	2b00      	cmp	r3, #0
 8015192:	d00f      	beq.n	80151b4 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015196:	3310      	adds	r3, #16
 8015198:	4618      	mov	r0, r3
 801519a:	f000 ff3d 	bl	8016018 <xTaskRemoveFromEventList>
 801519e:	4603      	mov	r3, r0
 80151a0:	2b00      	cmp	r3, #0
 80151a2:	d007      	beq.n	80151b4 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80151a4:	4b54      	ldr	r3, [pc, #336]	@ (80152f8 <xQueueSemaphoreTake+0x21c>)
 80151a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80151aa:	601a      	str	r2, [r3, #0]
 80151ac:	f3bf 8f4f 	dsb	sy
 80151b0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80151b4:	f001 ff92 	bl	80170dc <vPortExitCritical>
				return pdPASS;
 80151b8:	2301      	movs	r3, #1
 80151ba:	e098      	b.n	80152ee <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80151bc:	683b      	ldr	r3, [r7, #0]
 80151be:	2b00      	cmp	r3, #0
 80151c0:	d112      	bne.n	80151e8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80151c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80151c4:	2b00      	cmp	r3, #0
 80151c6:	d00b      	beq.n	80151e0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 80151c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80151cc:	f383 8811 	msr	BASEPRI, r3
 80151d0:	f3bf 8f6f 	isb	sy
 80151d4:	f3bf 8f4f 	dsb	sy
 80151d8:	617b      	str	r3, [r7, #20]
}
 80151da:	bf00      	nop
 80151dc:	bf00      	nop
 80151de:	e7fd      	b.n	80151dc <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80151e0:	f001 ff7c 	bl	80170dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80151e4:	2300      	movs	r3, #0
 80151e6:	e082      	b.n	80152ee <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80151e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80151ea:	2b00      	cmp	r3, #0
 80151ec:	d106      	bne.n	80151fc <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80151ee:	f107 030c 	add.w	r3, r7, #12
 80151f2:	4618      	mov	r0, r3
 80151f4:	f000 ff74 	bl	80160e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80151f8:	2301      	movs	r3, #1
 80151fa:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80151fc:	f001 ff6e 	bl	80170dc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8015200:	f000 fcdc 	bl	8015bbc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8015204:	f001 ff38 	bl	8017078 <vPortEnterCritical>
 8015208:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801520a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801520e:	b25b      	sxtb	r3, r3
 8015210:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015214:	d103      	bne.n	801521e <xQueueSemaphoreTake+0x142>
 8015216:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015218:	2200      	movs	r2, #0
 801521a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801521e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015220:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015224:	b25b      	sxtb	r3, r3
 8015226:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801522a:	d103      	bne.n	8015234 <xQueueSemaphoreTake+0x158>
 801522c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801522e:	2200      	movs	r2, #0
 8015230:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8015234:	f001 ff52 	bl	80170dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8015238:	463a      	mov	r2, r7
 801523a:	f107 030c 	add.w	r3, r7, #12
 801523e:	4611      	mov	r1, r2
 8015240:	4618      	mov	r0, r3
 8015242:	f000 ff63 	bl	801610c <xTaskCheckForTimeOut>
 8015246:	4603      	mov	r3, r0
 8015248:	2b00      	cmp	r3, #0
 801524a:	d132      	bne.n	80152b2 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801524c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801524e:	f000 f94f 	bl	80154f0 <prvIsQueueEmpty>
 8015252:	4603      	mov	r3, r0
 8015254:	2b00      	cmp	r3, #0
 8015256:	d026      	beq.n	80152a6 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8015258:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801525a:	681b      	ldr	r3, [r3, #0]
 801525c:	2b00      	cmp	r3, #0
 801525e:	d109      	bne.n	8015274 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8015260:	f001 ff0a 	bl	8017078 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8015264:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015266:	689b      	ldr	r3, [r3, #8]
 8015268:	4618      	mov	r0, r3
 801526a:	f001 f8b9 	bl	80163e0 <xTaskPriorityInherit>
 801526e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8015270:	f001 ff34 	bl	80170dc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8015274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015276:	3324      	adds	r3, #36	@ 0x24
 8015278:	683a      	ldr	r2, [r7, #0]
 801527a:	4611      	mov	r1, r2
 801527c:	4618      	mov	r0, r3
 801527e:	f000 fe79 	bl	8015f74 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8015282:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015284:	f000 f8e2 	bl	801544c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8015288:	f000 fca6 	bl	8015bd8 <xTaskResumeAll>
 801528c:	4603      	mov	r3, r0
 801528e:	2b00      	cmp	r3, #0
 8015290:	f47f af67 	bne.w	8015162 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8015294:	4b18      	ldr	r3, [pc, #96]	@ (80152f8 <xQueueSemaphoreTake+0x21c>)
 8015296:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801529a:	601a      	str	r2, [r3, #0]
 801529c:	f3bf 8f4f 	dsb	sy
 80152a0:	f3bf 8f6f 	isb	sy
 80152a4:	e75d      	b.n	8015162 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80152a6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80152a8:	f000 f8d0 	bl	801544c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80152ac:	f000 fc94 	bl	8015bd8 <xTaskResumeAll>
 80152b0:	e757      	b.n	8015162 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80152b2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80152b4:	f000 f8ca 	bl	801544c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80152b8:	f000 fc8e 	bl	8015bd8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80152bc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80152be:	f000 f917 	bl	80154f0 <prvIsQueueEmpty>
 80152c2:	4603      	mov	r3, r0
 80152c4:	2b00      	cmp	r3, #0
 80152c6:	f43f af4c 	beq.w	8015162 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80152ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80152cc:	2b00      	cmp	r3, #0
 80152ce:	d00d      	beq.n	80152ec <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80152d0:	f001 fed2 	bl	8017078 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80152d4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80152d6:	f000 f811 	bl	80152fc <prvGetDisinheritPriorityAfterTimeout>
 80152da:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80152dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152de:	689b      	ldr	r3, [r3, #8]
 80152e0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80152e2:	4618      	mov	r0, r3
 80152e4:	f001 f954 	bl	8016590 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80152e8:	f001 fef8 	bl	80170dc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80152ec:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80152ee:	4618      	mov	r0, r3
 80152f0:	3738      	adds	r7, #56	@ 0x38
 80152f2:	46bd      	mov	sp, r7
 80152f4:	bd80      	pop	{r7, pc}
 80152f6:	bf00      	nop
 80152f8:	e000ed04 	.word	0xe000ed04

080152fc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80152fc:	b480      	push	{r7}
 80152fe:	b085      	sub	sp, #20
 8015300:	af00      	add	r7, sp, #0
 8015302:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8015304:	687b      	ldr	r3, [r7, #4]
 8015306:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015308:	2b00      	cmp	r3, #0
 801530a:	d006      	beq.n	801531a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 801530c:	687b      	ldr	r3, [r7, #4]
 801530e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015310:	681b      	ldr	r3, [r3, #0]
 8015312:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8015316:	60fb      	str	r3, [r7, #12]
 8015318:	e001      	b.n	801531e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 801531a:	2300      	movs	r3, #0
 801531c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 801531e:	68fb      	ldr	r3, [r7, #12]
	}
 8015320:	4618      	mov	r0, r3
 8015322:	3714      	adds	r7, #20
 8015324:	46bd      	mov	sp, r7
 8015326:	f85d 7b04 	ldr.w	r7, [sp], #4
 801532a:	4770      	bx	lr

0801532c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 801532c:	b580      	push	{r7, lr}
 801532e:	b086      	sub	sp, #24
 8015330:	af00      	add	r7, sp, #0
 8015332:	60f8      	str	r0, [r7, #12]
 8015334:	60b9      	str	r1, [r7, #8]
 8015336:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8015338:	2300      	movs	r3, #0
 801533a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801533c:	68fb      	ldr	r3, [r7, #12]
 801533e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015340:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8015342:	68fb      	ldr	r3, [r7, #12]
 8015344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015346:	2b00      	cmp	r3, #0
 8015348:	d10d      	bne.n	8015366 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801534a:	68fb      	ldr	r3, [r7, #12]
 801534c:	681b      	ldr	r3, [r3, #0]
 801534e:	2b00      	cmp	r3, #0
 8015350:	d14d      	bne.n	80153ee <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8015352:	68fb      	ldr	r3, [r7, #12]
 8015354:	689b      	ldr	r3, [r3, #8]
 8015356:	4618      	mov	r0, r3
 8015358:	f001 f8aa 	bl	80164b0 <xTaskPriorityDisinherit>
 801535c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801535e:	68fb      	ldr	r3, [r7, #12]
 8015360:	2200      	movs	r2, #0
 8015362:	609a      	str	r2, [r3, #8]
 8015364:	e043      	b.n	80153ee <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8015366:	687b      	ldr	r3, [r7, #4]
 8015368:	2b00      	cmp	r3, #0
 801536a:	d119      	bne.n	80153a0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801536c:	68fb      	ldr	r3, [r7, #12]
 801536e:	6858      	ldr	r0, [r3, #4]
 8015370:	68fb      	ldr	r3, [r7, #12]
 8015372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015374:	461a      	mov	r2, r3
 8015376:	68b9      	ldr	r1, [r7, #8]
 8015378:	f004 fdb8 	bl	8019eec <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801537c:	68fb      	ldr	r3, [r7, #12]
 801537e:	685a      	ldr	r2, [r3, #4]
 8015380:	68fb      	ldr	r3, [r7, #12]
 8015382:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015384:	441a      	add	r2, r3
 8015386:	68fb      	ldr	r3, [r7, #12]
 8015388:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801538a:	68fb      	ldr	r3, [r7, #12]
 801538c:	685a      	ldr	r2, [r3, #4]
 801538e:	68fb      	ldr	r3, [r7, #12]
 8015390:	689b      	ldr	r3, [r3, #8]
 8015392:	429a      	cmp	r2, r3
 8015394:	d32b      	bcc.n	80153ee <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8015396:	68fb      	ldr	r3, [r7, #12]
 8015398:	681a      	ldr	r2, [r3, #0]
 801539a:	68fb      	ldr	r3, [r7, #12]
 801539c:	605a      	str	r2, [r3, #4]
 801539e:	e026      	b.n	80153ee <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80153a0:	68fb      	ldr	r3, [r7, #12]
 80153a2:	68d8      	ldr	r0, [r3, #12]
 80153a4:	68fb      	ldr	r3, [r7, #12]
 80153a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80153a8:	461a      	mov	r2, r3
 80153aa:	68b9      	ldr	r1, [r7, #8]
 80153ac:	f004 fd9e 	bl	8019eec <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80153b0:	68fb      	ldr	r3, [r7, #12]
 80153b2:	68da      	ldr	r2, [r3, #12]
 80153b4:	68fb      	ldr	r3, [r7, #12]
 80153b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80153b8:	425b      	negs	r3, r3
 80153ba:	441a      	add	r2, r3
 80153bc:	68fb      	ldr	r3, [r7, #12]
 80153be:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80153c0:	68fb      	ldr	r3, [r7, #12]
 80153c2:	68da      	ldr	r2, [r3, #12]
 80153c4:	68fb      	ldr	r3, [r7, #12]
 80153c6:	681b      	ldr	r3, [r3, #0]
 80153c8:	429a      	cmp	r2, r3
 80153ca:	d207      	bcs.n	80153dc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80153cc:	68fb      	ldr	r3, [r7, #12]
 80153ce:	689a      	ldr	r2, [r3, #8]
 80153d0:	68fb      	ldr	r3, [r7, #12]
 80153d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80153d4:	425b      	negs	r3, r3
 80153d6:	441a      	add	r2, r3
 80153d8:	68fb      	ldr	r3, [r7, #12]
 80153da:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80153dc:	687b      	ldr	r3, [r7, #4]
 80153de:	2b02      	cmp	r3, #2
 80153e0:	d105      	bne.n	80153ee <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80153e2:	693b      	ldr	r3, [r7, #16]
 80153e4:	2b00      	cmp	r3, #0
 80153e6:	d002      	beq.n	80153ee <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80153e8:	693b      	ldr	r3, [r7, #16]
 80153ea:	3b01      	subs	r3, #1
 80153ec:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80153ee:	693b      	ldr	r3, [r7, #16]
 80153f0:	1c5a      	adds	r2, r3, #1
 80153f2:	68fb      	ldr	r3, [r7, #12]
 80153f4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80153f6:	697b      	ldr	r3, [r7, #20]
}
 80153f8:	4618      	mov	r0, r3
 80153fa:	3718      	adds	r7, #24
 80153fc:	46bd      	mov	sp, r7
 80153fe:	bd80      	pop	{r7, pc}

08015400 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8015400:	b580      	push	{r7, lr}
 8015402:	b082      	sub	sp, #8
 8015404:	af00      	add	r7, sp, #0
 8015406:	6078      	str	r0, [r7, #4]
 8015408:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801540a:	687b      	ldr	r3, [r7, #4]
 801540c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801540e:	2b00      	cmp	r3, #0
 8015410:	d018      	beq.n	8015444 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8015412:	687b      	ldr	r3, [r7, #4]
 8015414:	68da      	ldr	r2, [r3, #12]
 8015416:	687b      	ldr	r3, [r7, #4]
 8015418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801541a:	441a      	add	r2, r3
 801541c:	687b      	ldr	r3, [r7, #4]
 801541e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8015420:	687b      	ldr	r3, [r7, #4]
 8015422:	68da      	ldr	r2, [r3, #12]
 8015424:	687b      	ldr	r3, [r7, #4]
 8015426:	689b      	ldr	r3, [r3, #8]
 8015428:	429a      	cmp	r2, r3
 801542a:	d303      	bcc.n	8015434 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 801542c:	687b      	ldr	r3, [r7, #4]
 801542e:	681a      	ldr	r2, [r3, #0]
 8015430:	687b      	ldr	r3, [r7, #4]
 8015432:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8015434:	687b      	ldr	r3, [r7, #4]
 8015436:	68d9      	ldr	r1, [r3, #12]
 8015438:	687b      	ldr	r3, [r7, #4]
 801543a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801543c:	461a      	mov	r2, r3
 801543e:	6838      	ldr	r0, [r7, #0]
 8015440:	f004 fd54 	bl	8019eec <memcpy>
	}
}
 8015444:	bf00      	nop
 8015446:	3708      	adds	r7, #8
 8015448:	46bd      	mov	sp, r7
 801544a:	bd80      	pop	{r7, pc}

0801544c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 801544c:	b580      	push	{r7, lr}
 801544e:	b084      	sub	sp, #16
 8015450:	af00      	add	r7, sp, #0
 8015452:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8015454:	f001 fe10 	bl	8017078 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8015458:	687b      	ldr	r3, [r7, #4]
 801545a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801545e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8015460:	e011      	b.n	8015486 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015462:	687b      	ldr	r3, [r7, #4]
 8015464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015466:	2b00      	cmp	r3, #0
 8015468:	d012      	beq.n	8015490 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801546a:	687b      	ldr	r3, [r7, #4]
 801546c:	3324      	adds	r3, #36	@ 0x24
 801546e:	4618      	mov	r0, r3
 8015470:	f000 fdd2 	bl	8016018 <xTaskRemoveFromEventList>
 8015474:	4603      	mov	r3, r0
 8015476:	2b00      	cmp	r3, #0
 8015478:	d001      	beq.n	801547e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801547a:	f000 feab 	bl	80161d4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 801547e:	7bfb      	ldrb	r3, [r7, #15]
 8015480:	3b01      	subs	r3, #1
 8015482:	b2db      	uxtb	r3, r3
 8015484:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8015486:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801548a:	2b00      	cmp	r3, #0
 801548c:	dce9      	bgt.n	8015462 <prvUnlockQueue+0x16>
 801548e:	e000      	b.n	8015492 <prvUnlockQueue+0x46>
					break;
 8015490:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8015492:	687b      	ldr	r3, [r7, #4]
 8015494:	22ff      	movs	r2, #255	@ 0xff
 8015496:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 801549a:	f001 fe1f 	bl	80170dc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 801549e:	f001 fdeb 	bl	8017078 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80154a2:	687b      	ldr	r3, [r7, #4]
 80154a4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80154a8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80154aa:	e011      	b.n	80154d0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80154ac:	687b      	ldr	r3, [r7, #4]
 80154ae:	691b      	ldr	r3, [r3, #16]
 80154b0:	2b00      	cmp	r3, #0
 80154b2:	d012      	beq.n	80154da <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80154b4:	687b      	ldr	r3, [r7, #4]
 80154b6:	3310      	adds	r3, #16
 80154b8:	4618      	mov	r0, r3
 80154ba:	f000 fdad 	bl	8016018 <xTaskRemoveFromEventList>
 80154be:	4603      	mov	r3, r0
 80154c0:	2b00      	cmp	r3, #0
 80154c2:	d001      	beq.n	80154c8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80154c4:	f000 fe86 	bl	80161d4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80154c8:	7bbb      	ldrb	r3, [r7, #14]
 80154ca:	3b01      	subs	r3, #1
 80154cc:	b2db      	uxtb	r3, r3
 80154ce:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80154d0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80154d4:	2b00      	cmp	r3, #0
 80154d6:	dce9      	bgt.n	80154ac <prvUnlockQueue+0x60>
 80154d8:	e000      	b.n	80154dc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80154da:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80154dc:	687b      	ldr	r3, [r7, #4]
 80154de:	22ff      	movs	r2, #255	@ 0xff
 80154e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80154e4:	f001 fdfa 	bl	80170dc <vPortExitCritical>
}
 80154e8:	bf00      	nop
 80154ea:	3710      	adds	r7, #16
 80154ec:	46bd      	mov	sp, r7
 80154ee:	bd80      	pop	{r7, pc}

080154f0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80154f0:	b580      	push	{r7, lr}
 80154f2:	b084      	sub	sp, #16
 80154f4:	af00      	add	r7, sp, #0
 80154f6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80154f8:	f001 fdbe 	bl	8017078 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80154fc:	687b      	ldr	r3, [r7, #4]
 80154fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015500:	2b00      	cmp	r3, #0
 8015502:	d102      	bne.n	801550a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8015504:	2301      	movs	r3, #1
 8015506:	60fb      	str	r3, [r7, #12]
 8015508:	e001      	b.n	801550e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 801550a:	2300      	movs	r3, #0
 801550c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801550e:	f001 fde5 	bl	80170dc <vPortExitCritical>

	return xReturn;
 8015512:	68fb      	ldr	r3, [r7, #12]
}
 8015514:	4618      	mov	r0, r3
 8015516:	3710      	adds	r7, #16
 8015518:	46bd      	mov	sp, r7
 801551a:	bd80      	pop	{r7, pc}

0801551c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 801551c:	b580      	push	{r7, lr}
 801551e:	b084      	sub	sp, #16
 8015520:	af00      	add	r7, sp, #0
 8015522:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8015524:	f001 fda8 	bl	8017078 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8015528:	687b      	ldr	r3, [r7, #4]
 801552a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801552c:	687b      	ldr	r3, [r7, #4]
 801552e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015530:	429a      	cmp	r2, r3
 8015532:	d102      	bne.n	801553a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8015534:	2301      	movs	r3, #1
 8015536:	60fb      	str	r3, [r7, #12]
 8015538:	e001      	b.n	801553e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801553a:	2300      	movs	r3, #0
 801553c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801553e:	f001 fdcd 	bl	80170dc <vPortExitCritical>

	return xReturn;
 8015542:	68fb      	ldr	r3, [r7, #12]
}
 8015544:	4618      	mov	r0, r3
 8015546:	3710      	adds	r7, #16
 8015548:	46bd      	mov	sp, r7
 801554a:	bd80      	pop	{r7, pc}

0801554c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 801554c:	b480      	push	{r7}
 801554e:	b085      	sub	sp, #20
 8015550:	af00      	add	r7, sp, #0
 8015552:	6078      	str	r0, [r7, #4]
 8015554:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8015556:	2300      	movs	r3, #0
 8015558:	60fb      	str	r3, [r7, #12]
 801555a:	e014      	b.n	8015586 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 801555c:	4a0f      	ldr	r2, [pc, #60]	@ (801559c <vQueueAddToRegistry+0x50>)
 801555e:	68fb      	ldr	r3, [r7, #12]
 8015560:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8015564:	2b00      	cmp	r3, #0
 8015566:	d10b      	bne.n	8015580 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8015568:	490c      	ldr	r1, [pc, #48]	@ (801559c <vQueueAddToRegistry+0x50>)
 801556a:	68fb      	ldr	r3, [r7, #12]
 801556c:	683a      	ldr	r2, [r7, #0]
 801556e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8015572:	4a0a      	ldr	r2, [pc, #40]	@ (801559c <vQueueAddToRegistry+0x50>)
 8015574:	68fb      	ldr	r3, [r7, #12]
 8015576:	00db      	lsls	r3, r3, #3
 8015578:	4413      	add	r3, r2
 801557a:	687a      	ldr	r2, [r7, #4]
 801557c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 801557e:	e006      	b.n	801558e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8015580:	68fb      	ldr	r3, [r7, #12]
 8015582:	3301      	adds	r3, #1
 8015584:	60fb      	str	r3, [r7, #12]
 8015586:	68fb      	ldr	r3, [r7, #12]
 8015588:	2b07      	cmp	r3, #7
 801558a:	d9e7      	bls.n	801555c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 801558c:	bf00      	nop
 801558e:	bf00      	nop
 8015590:	3714      	adds	r7, #20
 8015592:	46bd      	mov	sp, r7
 8015594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015598:	4770      	bx	lr
 801559a:	bf00      	nop
 801559c:	24004974 	.word	0x24004974

080155a0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80155a0:	b580      	push	{r7, lr}
 80155a2:	b086      	sub	sp, #24
 80155a4:	af00      	add	r7, sp, #0
 80155a6:	60f8      	str	r0, [r7, #12]
 80155a8:	60b9      	str	r1, [r7, #8]
 80155aa:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80155ac:	68fb      	ldr	r3, [r7, #12]
 80155ae:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80155b0:	f001 fd62 	bl	8017078 <vPortEnterCritical>
 80155b4:	697b      	ldr	r3, [r7, #20]
 80155b6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80155ba:	b25b      	sxtb	r3, r3
 80155bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80155c0:	d103      	bne.n	80155ca <vQueueWaitForMessageRestricted+0x2a>
 80155c2:	697b      	ldr	r3, [r7, #20]
 80155c4:	2200      	movs	r2, #0
 80155c6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80155ca:	697b      	ldr	r3, [r7, #20]
 80155cc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80155d0:	b25b      	sxtb	r3, r3
 80155d2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80155d6:	d103      	bne.n	80155e0 <vQueueWaitForMessageRestricted+0x40>
 80155d8:	697b      	ldr	r3, [r7, #20]
 80155da:	2200      	movs	r2, #0
 80155dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80155e0:	f001 fd7c 	bl	80170dc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80155e4:	697b      	ldr	r3, [r7, #20]
 80155e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80155e8:	2b00      	cmp	r3, #0
 80155ea:	d106      	bne.n	80155fa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80155ec:	697b      	ldr	r3, [r7, #20]
 80155ee:	3324      	adds	r3, #36	@ 0x24
 80155f0:	687a      	ldr	r2, [r7, #4]
 80155f2:	68b9      	ldr	r1, [r7, #8]
 80155f4:	4618      	mov	r0, r3
 80155f6:	f000 fce3 	bl	8015fc0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80155fa:	6978      	ldr	r0, [r7, #20]
 80155fc:	f7ff ff26 	bl	801544c <prvUnlockQueue>
	}
 8015600:	bf00      	nop
 8015602:	3718      	adds	r7, #24
 8015604:	46bd      	mov	sp, r7
 8015606:	bd80      	pop	{r7, pc}

08015608 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8015608:	b580      	push	{r7, lr}
 801560a:	b08e      	sub	sp, #56	@ 0x38
 801560c:	af04      	add	r7, sp, #16
 801560e:	60f8      	str	r0, [r7, #12]
 8015610:	60b9      	str	r1, [r7, #8]
 8015612:	607a      	str	r2, [r7, #4]
 8015614:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8015616:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015618:	2b00      	cmp	r3, #0
 801561a:	d10b      	bne.n	8015634 <xTaskCreateStatic+0x2c>
	__asm volatile
 801561c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015620:	f383 8811 	msr	BASEPRI, r3
 8015624:	f3bf 8f6f 	isb	sy
 8015628:	f3bf 8f4f 	dsb	sy
 801562c:	623b      	str	r3, [r7, #32]
}
 801562e:	bf00      	nop
 8015630:	bf00      	nop
 8015632:	e7fd      	b.n	8015630 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8015634:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015636:	2b00      	cmp	r3, #0
 8015638:	d10b      	bne.n	8015652 <xTaskCreateStatic+0x4a>
	__asm volatile
 801563a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801563e:	f383 8811 	msr	BASEPRI, r3
 8015642:	f3bf 8f6f 	isb	sy
 8015646:	f3bf 8f4f 	dsb	sy
 801564a:	61fb      	str	r3, [r7, #28]
}
 801564c:	bf00      	nop
 801564e:	bf00      	nop
 8015650:	e7fd      	b.n	801564e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8015652:	23a8      	movs	r3, #168	@ 0xa8
 8015654:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8015656:	693b      	ldr	r3, [r7, #16]
 8015658:	2ba8      	cmp	r3, #168	@ 0xa8
 801565a:	d00b      	beq.n	8015674 <xTaskCreateStatic+0x6c>
	__asm volatile
 801565c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015660:	f383 8811 	msr	BASEPRI, r3
 8015664:	f3bf 8f6f 	isb	sy
 8015668:	f3bf 8f4f 	dsb	sy
 801566c:	61bb      	str	r3, [r7, #24]
}
 801566e:	bf00      	nop
 8015670:	bf00      	nop
 8015672:	e7fd      	b.n	8015670 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8015674:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8015676:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015678:	2b00      	cmp	r3, #0
 801567a:	d01e      	beq.n	80156ba <xTaskCreateStatic+0xb2>
 801567c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801567e:	2b00      	cmp	r3, #0
 8015680:	d01b      	beq.n	80156ba <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8015682:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015684:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8015686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015688:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801568a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 801568c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801568e:	2202      	movs	r2, #2
 8015690:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8015694:	2300      	movs	r3, #0
 8015696:	9303      	str	r3, [sp, #12]
 8015698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801569a:	9302      	str	r3, [sp, #8]
 801569c:	f107 0314 	add.w	r3, r7, #20
 80156a0:	9301      	str	r3, [sp, #4]
 80156a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80156a4:	9300      	str	r3, [sp, #0]
 80156a6:	683b      	ldr	r3, [r7, #0]
 80156a8:	687a      	ldr	r2, [r7, #4]
 80156aa:	68b9      	ldr	r1, [r7, #8]
 80156ac:	68f8      	ldr	r0, [r7, #12]
 80156ae:	f000 f851 	bl	8015754 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80156b2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80156b4:	f000 f8f6 	bl	80158a4 <prvAddNewTaskToReadyList>
 80156b8:	e001      	b.n	80156be <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80156ba:	2300      	movs	r3, #0
 80156bc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80156be:	697b      	ldr	r3, [r7, #20]
	}
 80156c0:	4618      	mov	r0, r3
 80156c2:	3728      	adds	r7, #40	@ 0x28
 80156c4:	46bd      	mov	sp, r7
 80156c6:	bd80      	pop	{r7, pc}

080156c8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80156c8:	b580      	push	{r7, lr}
 80156ca:	b08c      	sub	sp, #48	@ 0x30
 80156cc:	af04      	add	r7, sp, #16
 80156ce:	60f8      	str	r0, [r7, #12]
 80156d0:	60b9      	str	r1, [r7, #8]
 80156d2:	603b      	str	r3, [r7, #0]
 80156d4:	4613      	mov	r3, r2
 80156d6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80156d8:	88fb      	ldrh	r3, [r7, #6]
 80156da:	009b      	lsls	r3, r3, #2
 80156dc:	4618      	mov	r0, r3
 80156de:	f001 fded 	bl	80172bc <pvPortMalloc>
 80156e2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80156e4:	697b      	ldr	r3, [r7, #20]
 80156e6:	2b00      	cmp	r3, #0
 80156e8:	d00e      	beq.n	8015708 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80156ea:	20a8      	movs	r0, #168	@ 0xa8
 80156ec:	f001 fde6 	bl	80172bc <pvPortMalloc>
 80156f0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80156f2:	69fb      	ldr	r3, [r7, #28]
 80156f4:	2b00      	cmp	r3, #0
 80156f6:	d003      	beq.n	8015700 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80156f8:	69fb      	ldr	r3, [r7, #28]
 80156fa:	697a      	ldr	r2, [r7, #20]
 80156fc:	631a      	str	r2, [r3, #48]	@ 0x30
 80156fe:	e005      	b.n	801570c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8015700:	6978      	ldr	r0, [r7, #20]
 8015702:	f001 fea9 	bl	8017458 <vPortFree>
 8015706:	e001      	b.n	801570c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8015708:	2300      	movs	r3, #0
 801570a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 801570c:	69fb      	ldr	r3, [r7, #28]
 801570e:	2b00      	cmp	r3, #0
 8015710:	d017      	beq.n	8015742 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8015712:	69fb      	ldr	r3, [r7, #28]
 8015714:	2200      	movs	r2, #0
 8015716:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 801571a:	88fa      	ldrh	r2, [r7, #6]
 801571c:	2300      	movs	r3, #0
 801571e:	9303      	str	r3, [sp, #12]
 8015720:	69fb      	ldr	r3, [r7, #28]
 8015722:	9302      	str	r3, [sp, #8]
 8015724:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015726:	9301      	str	r3, [sp, #4]
 8015728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801572a:	9300      	str	r3, [sp, #0]
 801572c:	683b      	ldr	r3, [r7, #0]
 801572e:	68b9      	ldr	r1, [r7, #8]
 8015730:	68f8      	ldr	r0, [r7, #12]
 8015732:	f000 f80f 	bl	8015754 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8015736:	69f8      	ldr	r0, [r7, #28]
 8015738:	f000 f8b4 	bl	80158a4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 801573c:	2301      	movs	r3, #1
 801573e:	61bb      	str	r3, [r7, #24]
 8015740:	e002      	b.n	8015748 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8015742:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8015746:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8015748:	69bb      	ldr	r3, [r7, #24]
	}
 801574a:	4618      	mov	r0, r3
 801574c:	3720      	adds	r7, #32
 801574e:	46bd      	mov	sp, r7
 8015750:	bd80      	pop	{r7, pc}
	...

08015754 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8015754:	b580      	push	{r7, lr}
 8015756:	b088      	sub	sp, #32
 8015758:	af00      	add	r7, sp, #0
 801575a:	60f8      	str	r0, [r7, #12]
 801575c:	60b9      	str	r1, [r7, #8]
 801575e:	607a      	str	r2, [r7, #4]
 8015760:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8015762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015764:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8015766:	687b      	ldr	r3, [r7, #4]
 8015768:	009b      	lsls	r3, r3, #2
 801576a:	461a      	mov	r2, r3
 801576c:	21a5      	movs	r1, #165	@ 0xa5
 801576e:	f004 fad1 	bl	8019d14 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8015772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015774:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8015776:	6879      	ldr	r1, [r7, #4]
 8015778:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 801577c:	440b      	add	r3, r1
 801577e:	009b      	lsls	r3, r3, #2
 8015780:	4413      	add	r3, r2
 8015782:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8015784:	69bb      	ldr	r3, [r7, #24]
 8015786:	f023 0307 	bic.w	r3, r3, #7
 801578a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 801578c:	69bb      	ldr	r3, [r7, #24]
 801578e:	f003 0307 	and.w	r3, r3, #7
 8015792:	2b00      	cmp	r3, #0
 8015794:	d00b      	beq.n	80157ae <prvInitialiseNewTask+0x5a>
	__asm volatile
 8015796:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801579a:	f383 8811 	msr	BASEPRI, r3
 801579e:	f3bf 8f6f 	isb	sy
 80157a2:	f3bf 8f4f 	dsb	sy
 80157a6:	617b      	str	r3, [r7, #20]
}
 80157a8:	bf00      	nop
 80157aa:	bf00      	nop
 80157ac:	e7fd      	b.n	80157aa <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80157ae:	68bb      	ldr	r3, [r7, #8]
 80157b0:	2b00      	cmp	r3, #0
 80157b2:	d01f      	beq.n	80157f4 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80157b4:	2300      	movs	r3, #0
 80157b6:	61fb      	str	r3, [r7, #28]
 80157b8:	e012      	b.n	80157e0 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80157ba:	68ba      	ldr	r2, [r7, #8]
 80157bc:	69fb      	ldr	r3, [r7, #28]
 80157be:	4413      	add	r3, r2
 80157c0:	7819      	ldrb	r1, [r3, #0]
 80157c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80157c4:	69fb      	ldr	r3, [r7, #28]
 80157c6:	4413      	add	r3, r2
 80157c8:	3334      	adds	r3, #52	@ 0x34
 80157ca:	460a      	mov	r2, r1
 80157cc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80157ce:	68ba      	ldr	r2, [r7, #8]
 80157d0:	69fb      	ldr	r3, [r7, #28]
 80157d2:	4413      	add	r3, r2
 80157d4:	781b      	ldrb	r3, [r3, #0]
 80157d6:	2b00      	cmp	r3, #0
 80157d8:	d006      	beq.n	80157e8 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80157da:	69fb      	ldr	r3, [r7, #28]
 80157dc:	3301      	adds	r3, #1
 80157de:	61fb      	str	r3, [r7, #28]
 80157e0:	69fb      	ldr	r3, [r7, #28]
 80157e2:	2b0f      	cmp	r3, #15
 80157e4:	d9e9      	bls.n	80157ba <prvInitialiseNewTask+0x66>
 80157e6:	e000      	b.n	80157ea <prvInitialiseNewTask+0x96>
			{
				break;
 80157e8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80157ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80157ec:	2200      	movs	r2, #0
 80157ee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80157f2:	e003      	b.n	80157fc <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80157f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80157f6:	2200      	movs	r2, #0
 80157f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80157fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80157fe:	2b37      	cmp	r3, #55	@ 0x37
 8015800:	d901      	bls.n	8015806 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8015802:	2337      	movs	r3, #55	@ 0x37
 8015804:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8015806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015808:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801580a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 801580c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801580e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015810:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8015812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015814:	2200      	movs	r2, #0
 8015816:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8015818:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801581a:	3304      	adds	r3, #4
 801581c:	4618      	mov	r0, r3
 801581e:	f7fe ff71 	bl	8014704 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8015822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015824:	3318      	adds	r3, #24
 8015826:	4618      	mov	r0, r3
 8015828:	f7fe ff6c 	bl	8014704 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 801582c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801582e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015830:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015832:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015834:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8015838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801583a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801583c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801583e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015840:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8015842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015844:	2200      	movs	r2, #0
 8015846:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801584a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801584c:	2200      	movs	r2, #0
 801584e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8015852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015854:	3354      	adds	r3, #84	@ 0x54
 8015856:	224c      	movs	r2, #76	@ 0x4c
 8015858:	2100      	movs	r1, #0
 801585a:	4618      	mov	r0, r3
 801585c:	f004 fa5a 	bl	8019d14 <memset>
 8015860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015862:	4a0d      	ldr	r2, [pc, #52]	@ (8015898 <prvInitialiseNewTask+0x144>)
 8015864:	659a      	str	r2, [r3, #88]	@ 0x58
 8015866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015868:	4a0c      	ldr	r2, [pc, #48]	@ (801589c <prvInitialiseNewTask+0x148>)
 801586a:	65da      	str	r2, [r3, #92]	@ 0x5c
 801586c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801586e:	4a0c      	ldr	r2, [pc, #48]	@ (80158a0 <prvInitialiseNewTask+0x14c>)
 8015870:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8015872:	683a      	ldr	r2, [r7, #0]
 8015874:	68f9      	ldr	r1, [r7, #12]
 8015876:	69b8      	ldr	r0, [r7, #24]
 8015878:	f001 fad0 	bl	8016e1c <pxPortInitialiseStack>
 801587c:	4602      	mov	r2, r0
 801587e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015880:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8015882:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015884:	2b00      	cmp	r3, #0
 8015886:	d002      	beq.n	801588e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8015888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801588a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801588c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801588e:	bf00      	nop
 8015890:	3720      	adds	r7, #32
 8015892:	46bd      	mov	sp, r7
 8015894:	bd80      	pop	{r7, pc}
 8015896:	bf00      	nop
 8015898:	2400f8d8 	.word	0x2400f8d8
 801589c:	2400f940 	.word	0x2400f940
 80158a0:	2400f9a8 	.word	0x2400f9a8

080158a4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80158a4:	b580      	push	{r7, lr}
 80158a6:	b082      	sub	sp, #8
 80158a8:	af00      	add	r7, sp, #0
 80158aa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80158ac:	f001 fbe4 	bl	8017078 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80158b0:	4b2d      	ldr	r3, [pc, #180]	@ (8015968 <prvAddNewTaskToReadyList+0xc4>)
 80158b2:	681b      	ldr	r3, [r3, #0]
 80158b4:	3301      	adds	r3, #1
 80158b6:	4a2c      	ldr	r2, [pc, #176]	@ (8015968 <prvAddNewTaskToReadyList+0xc4>)
 80158b8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80158ba:	4b2c      	ldr	r3, [pc, #176]	@ (801596c <prvAddNewTaskToReadyList+0xc8>)
 80158bc:	681b      	ldr	r3, [r3, #0]
 80158be:	2b00      	cmp	r3, #0
 80158c0:	d109      	bne.n	80158d6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80158c2:	4a2a      	ldr	r2, [pc, #168]	@ (801596c <prvAddNewTaskToReadyList+0xc8>)
 80158c4:	687b      	ldr	r3, [r7, #4]
 80158c6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80158c8:	4b27      	ldr	r3, [pc, #156]	@ (8015968 <prvAddNewTaskToReadyList+0xc4>)
 80158ca:	681b      	ldr	r3, [r3, #0]
 80158cc:	2b01      	cmp	r3, #1
 80158ce:	d110      	bne.n	80158f2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80158d0:	f000 fca4 	bl	801621c <prvInitialiseTaskLists>
 80158d4:	e00d      	b.n	80158f2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80158d6:	4b26      	ldr	r3, [pc, #152]	@ (8015970 <prvAddNewTaskToReadyList+0xcc>)
 80158d8:	681b      	ldr	r3, [r3, #0]
 80158da:	2b00      	cmp	r3, #0
 80158dc:	d109      	bne.n	80158f2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80158de:	4b23      	ldr	r3, [pc, #140]	@ (801596c <prvAddNewTaskToReadyList+0xc8>)
 80158e0:	681b      	ldr	r3, [r3, #0]
 80158e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80158e4:	687b      	ldr	r3, [r7, #4]
 80158e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80158e8:	429a      	cmp	r2, r3
 80158ea:	d802      	bhi.n	80158f2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80158ec:	4a1f      	ldr	r2, [pc, #124]	@ (801596c <prvAddNewTaskToReadyList+0xc8>)
 80158ee:	687b      	ldr	r3, [r7, #4]
 80158f0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80158f2:	4b20      	ldr	r3, [pc, #128]	@ (8015974 <prvAddNewTaskToReadyList+0xd0>)
 80158f4:	681b      	ldr	r3, [r3, #0]
 80158f6:	3301      	adds	r3, #1
 80158f8:	4a1e      	ldr	r2, [pc, #120]	@ (8015974 <prvAddNewTaskToReadyList+0xd0>)
 80158fa:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80158fc:	4b1d      	ldr	r3, [pc, #116]	@ (8015974 <prvAddNewTaskToReadyList+0xd0>)
 80158fe:	681a      	ldr	r2, [r3, #0]
 8015900:	687b      	ldr	r3, [r7, #4]
 8015902:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8015904:	687b      	ldr	r3, [r7, #4]
 8015906:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015908:	4b1b      	ldr	r3, [pc, #108]	@ (8015978 <prvAddNewTaskToReadyList+0xd4>)
 801590a:	681b      	ldr	r3, [r3, #0]
 801590c:	429a      	cmp	r2, r3
 801590e:	d903      	bls.n	8015918 <prvAddNewTaskToReadyList+0x74>
 8015910:	687b      	ldr	r3, [r7, #4]
 8015912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015914:	4a18      	ldr	r2, [pc, #96]	@ (8015978 <prvAddNewTaskToReadyList+0xd4>)
 8015916:	6013      	str	r3, [r2, #0]
 8015918:	687b      	ldr	r3, [r7, #4]
 801591a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801591c:	4613      	mov	r3, r2
 801591e:	009b      	lsls	r3, r3, #2
 8015920:	4413      	add	r3, r2
 8015922:	009b      	lsls	r3, r3, #2
 8015924:	4a15      	ldr	r2, [pc, #84]	@ (801597c <prvAddNewTaskToReadyList+0xd8>)
 8015926:	441a      	add	r2, r3
 8015928:	687b      	ldr	r3, [r7, #4]
 801592a:	3304      	adds	r3, #4
 801592c:	4619      	mov	r1, r3
 801592e:	4610      	mov	r0, r2
 8015930:	f7fe fef5 	bl	801471e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8015934:	f001 fbd2 	bl	80170dc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8015938:	4b0d      	ldr	r3, [pc, #52]	@ (8015970 <prvAddNewTaskToReadyList+0xcc>)
 801593a:	681b      	ldr	r3, [r3, #0]
 801593c:	2b00      	cmp	r3, #0
 801593e:	d00e      	beq.n	801595e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8015940:	4b0a      	ldr	r3, [pc, #40]	@ (801596c <prvAddNewTaskToReadyList+0xc8>)
 8015942:	681b      	ldr	r3, [r3, #0]
 8015944:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015946:	687b      	ldr	r3, [r7, #4]
 8015948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801594a:	429a      	cmp	r2, r3
 801594c:	d207      	bcs.n	801595e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 801594e:	4b0c      	ldr	r3, [pc, #48]	@ (8015980 <prvAddNewTaskToReadyList+0xdc>)
 8015950:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015954:	601a      	str	r2, [r3, #0]
 8015956:	f3bf 8f4f 	dsb	sy
 801595a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801595e:	bf00      	nop
 8015960:	3708      	adds	r7, #8
 8015962:	46bd      	mov	sp, r7
 8015964:	bd80      	pop	{r7, pc}
 8015966:	bf00      	nop
 8015968:	24004e88 	.word	0x24004e88
 801596c:	240049b4 	.word	0x240049b4
 8015970:	24004e94 	.word	0x24004e94
 8015974:	24004ea4 	.word	0x24004ea4
 8015978:	24004e90 	.word	0x24004e90
 801597c:	240049b8 	.word	0x240049b8
 8015980:	e000ed04 	.word	0xe000ed04

08015984 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8015984:	b580      	push	{r7, lr}
 8015986:	b084      	sub	sp, #16
 8015988:	af00      	add	r7, sp, #0
 801598a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 801598c:	2300      	movs	r3, #0
 801598e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8015990:	687b      	ldr	r3, [r7, #4]
 8015992:	2b00      	cmp	r3, #0
 8015994:	d018      	beq.n	80159c8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8015996:	4b14      	ldr	r3, [pc, #80]	@ (80159e8 <vTaskDelay+0x64>)
 8015998:	681b      	ldr	r3, [r3, #0]
 801599a:	2b00      	cmp	r3, #0
 801599c:	d00b      	beq.n	80159b6 <vTaskDelay+0x32>
	__asm volatile
 801599e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80159a2:	f383 8811 	msr	BASEPRI, r3
 80159a6:	f3bf 8f6f 	isb	sy
 80159aa:	f3bf 8f4f 	dsb	sy
 80159ae:	60bb      	str	r3, [r7, #8]
}
 80159b0:	bf00      	nop
 80159b2:	bf00      	nop
 80159b4:	e7fd      	b.n	80159b2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80159b6:	f000 f901 	bl	8015bbc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80159ba:	2100      	movs	r1, #0
 80159bc:	6878      	ldr	r0, [r7, #4]
 80159be:	f000 fe7f 	bl	80166c0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80159c2:	f000 f909 	bl	8015bd8 <xTaskResumeAll>
 80159c6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80159c8:	68fb      	ldr	r3, [r7, #12]
 80159ca:	2b00      	cmp	r3, #0
 80159cc:	d107      	bne.n	80159de <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80159ce:	4b07      	ldr	r3, [pc, #28]	@ (80159ec <vTaskDelay+0x68>)
 80159d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80159d4:	601a      	str	r2, [r3, #0]
 80159d6:	f3bf 8f4f 	dsb	sy
 80159da:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80159de:	bf00      	nop
 80159e0:	3710      	adds	r7, #16
 80159e2:	46bd      	mov	sp, r7
 80159e4:	bd80      	pop	{r7, pc}
 80159e6:	bf00      	nop
 80159e8:	24004eb0 	.word	0x24004eb0
 80159ec:	e000ed04 	.word	0xe000ed04

080159f0 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 80159f0:	b580      	push	{r7, lr}
 80159f2:	b084      	sub	sp, #16
 80159f4:	af00      	add	r7, sp, #0
 80159f6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 80159f8:	f001 fb3e 	bl	8017078 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 80159fc:	687b      	ldr	r3, [r7, #4]
 80159fe:	2b00      	cmp	r3, #0
 8015a00:	d102      	bne.n	8015a08 <vTaskSuspend+0x18>
 8015a02:	4b30      	ldr	r3, [pc, #192]	@ (8015ac4 <vTaskSuspend+0xd4>)
 8015a04:	681b      	ldr	r3, [r3, #0]
 8015a06:	e000      	b.n	8015a0a <vTaskSuspend+0x1a>
 8015a08:	687b      	ldr	r3, [r7, #4]
 8015a0a:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015a0c:	68fb      	ldr	r3, [r7, #12]
 8015a0e:	3304      	adds	r3, #4
 8015a10:	4618      	mov	r0, r3
 8015a12:	f7fe fee1 	bl	80147d8 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8015a16:	68fb      	ldr	r3, [r7, #12]
 8015a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015a1a:	2b00      	cmp	r3, #0
 8015a1c:	d004      	beq.n	8015a28 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8015a1e:	68fb      	ldr	r3, [r7, #12]
 8015a20:	3318      	adds	r3, #24
 8015a22:	4618      	mov	r0, r3
 8015a24:	f7fe fed8 	bl	80147d8 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8015a28:	68fb      	ldr	r3, [r7, #12]
 8015a2a:	3304      	adds	r3, #4
 8015a2c:	4619      	mov	r1, r3
 8015a2e:	4826      	ldr	r0, [pc, #152]	@ (8015ac8 <vTaskSuspend+0xd8>)
 8015a30:	f7fe fe75 	bl	801471e <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8015a34:	68fb      	ldr	r3, [r7, #12]
 8015a36:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8015a3a:	b2db      	uxtb	r3, r3
 8015a3c:	2b01      	cmp	r3, #1
 8015a3e:	d103      	bne.n	8015a48 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8015a40:	68fb      	ldr	r3, [r7, #12]
 8015a42:	2200      	movs	r2, #0
 8015a44:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8015a48:	f001 fb48 	bl	80170dc <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8015a4c:	4b1f      	ldr	r3, [pc, #124]	@ (8015acc <vTaskSuspend+0xdc>)
 8015a4e:	681b      	ldr	r3, [r3, #0]
 8015a50:	2b00      	cmp	r3, #0
 8015a52:	d005      	beq.n	8015a60 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8015a54:	f001 fb10 	bl	8017078 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8015a58:	f000 fc84 	bl	8016364 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8015a5c:	f001 fb3e 	bl	80170dc <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8015a60:	4b18      	ldr	r3, [pc, #96]	@ (8015ac4 <vTaskSuspend+0xd4>)
 8015a62:	681b      	ldr	r3, [r3, #0]
 8015a64:	68fa      	ldr	r2, [r7, #12]
 8015a66:	429a      	cmp	r2, r3
 8015a68:	d128      	bne.n	8015abc <vTaskSuspend+0xcc>
		{
			if( xSchedulerRunning != pdFALSE )
 8015a6a:	4b18      	ldr	r3, [pc, #96]	@ (8015acc <vTaskSuspend+0xdc>)
 8015a6c:	681b      	ldr	r3, [r3, #0]
 8015a6e:	2b00      	cmp	r3, #0
 8015a70:	d018      	beq.n	8015aa4 <vTaskSuspend+0xb4>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8015a72:	4b17      	ldr	r3, [pc, #92]	@ (8015ad0 <vTaskSuspend+0xe0>)
 8015a74:	681b      	ldr	r3, [r3, #0]
 8015a76:	2b00      	cmp	r3, #0
 8015a78:	d00b      	beq.n	8015a92 <vTaskSuspend+0xa2>
	__asm volatile
 8015a7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015a7e:	f383 8811 	msr	BASEPRI, r3
 8015a82:	f3bf 8f6f 	isb	sy
 8015a86:	f3bf 8f4f 	dsb	sy
 8015a8a:	60bb      	str	r3, [r7, #8]
}
 8015a8c:	bf00      	nop
 8015a8e:	bf00      	nop
 8015a90:	e7fd      	b.n	8015a8e <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 8015a92:	4b10      	ldr	r3, [pc, #64]	@ (8015ad4 <vTaskSuspend+0xe4>)
 8015a94:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015a98:	601a      	str	r2, [r3, #0]
 8015a9a:	f3bf 8f4f 	dsb	sy
 8015a9e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8015aa2:	e00b      	b.n	8015abc <vTaskSuspend+0xcc>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8015aa4:	4b08      	ldr	r3, [pc, #32]	@ (8015ac8 <vTaskSuspend+0xd8>)
 8015aa6:	681a      	ldr	r2, [r3, #0]
 8015aa8:	4b0b      	ldr	r3, [pc, #44]	@ (8015ad8 <vTaskSuspend+0xe8>)
 8015aaa:	681b      	ldr	r3, [r3, #0]
 8015aac:	429a      	cmp	r2, r3
 8015aae:	d103      	bne.n	8015ab8 <vTaskSuspend+0xc8>
					pxCurrentTCB = NULL;
 8015ab0:	4b04      	ldr	r3, [pc, #16]	@ (8015ac4 <vTaskSuspend+0xd4>)
 8015ab2:	2200      	movs	r2, #0
 8015ab4:	601a      	str	r2, [r3, #0]
	}
 8015ab6:	e001      	b.n	8015abc <vTaskSuspend+0xcc>
					vTaskSwitchContext();
 8015ab8:	f000 f9f6 	bl	8015ea8 <vTaskSwitchContext>
	}
 8015abc:	bf00      	nop
 8015abe:	3710      	adds	r7, #16
 8015ac0:	46bd      	mov	sp, r7
 8015ac2:	bd80      	pop	{r7, pc}
 8015ac4:	240049b4 	.word	0x240049b4
 8015ac8:	24004e74 	.word	0x24004e74
 8015acc:	24004e94 	.word	0x24004e94
 8015ad0:	24004eb0 	.word	0x24004eb0
 8015ad4:	e000ed04 	.word	0xe000ed04
 8015ad8:	24004e88 	.word	0x24004e88

08015adc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8015adc:	b580      	push	{r7, lr}
 8015ade:	b08a      	sub	sp, #40	@ 0x28
 8015ae0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8015ae2:	2300      	movs	r3, #0
 8015ae4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8015ae6:	2300      	movs	r3, #0
 8015ae8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8015aea:	463a      	mov	r2, r7
 8015aec:	1d39      	adds	r1, r7, #4
 8015aee:	f107 0308 	add.w	r3, r7, #8
 8015af2:	4618      	mov	r0, r3
 8015af4:	f7fe fdb2 	bl	801465c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8015af8:	6839      	ldr	r1, [r7, #0]
 8015afa:	687b      	ldr	r3, [r7, #4]
 8015afc:	68ba      	ldr	r2, [r7, #8]
 8015afe:	9202      	str	r2, [sp, #8]
 8015b00:	9301      	str	r3, [sp, #4]
 8015b02:	2300      	movs	r3, #0
 8015b04:	9300      	str	r3, [sp, #0]
 8015b06:	2300      	movs	r3, #0
 8015b08:	460a      	mov	r2, r1
 8015b0a:	4924      	ldr	r1, [pc, #144]	@ (8015b9c <vTaskStartScheduler+0xc0>)
 8015b0c:	4824      	ldr	r0, [pc, #144]	@ (8015ba0 <vTaskStartScheduler+0xc4>)
 8015b0e:	f7ff fd7b 	bl	8015608 <xTaskCreateStatic>
 8015b12:	4603      	mov	r3, r0
 8015b14:	4a23      	ldr	r2, [pc, #140]	@ (8015ba4 <vTaskStartScheduler+0xc8>)
 8015b16:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8015b18:	4b22      	ldr	r3, [pc, #136]	@ (8015ba4 <vTaskStartScheduler+0xc8>)
 8015b1a:	681b      	ldr	r3, [r3, #0]
 8015b1c:	2b00      	cmp	r3, #0
 8015b1e:	d002      	beq.n	8015b26 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8015b20:	2301      	movs	r3, #1
 8015b22:	617b      	str	r3, [r7, #20]
 8015b24:	e001      	b.n	8015b2a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8015b26:	2300      	movs	r3, #0
 8015b28:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8015b2a:	697b      	ldr	r3, [r7, #20]
 8015b2c:	2b01      	cmp	r3, #1
 8015b2e:	d102      	bne.n	8015b36 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8015b30:	f000 fe1a 	bl	8016768 <xTimerCreateTimerTask>
 8015b34:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8015b36:	697b      	ldr	r3, [r7, #20]
 8015b38:	2b01      	cmp	r3, #1
 8015b3a:	d11b      	bne.n	8015b74 <vTaskStartScheduler+0x98>
	__asm volatile
 8015b3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015b40:	f383 8811 	msr	BASEPRI, r3
 8015b44:	f3bf 8f6f 	isb	sy
 8015b48:	f3bf 8f4f 	dsb	sy
 8015b4c:	613b      	str	r3, [r7, #16]
}
 8015b4e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8015b50:	4b15      	ldr	r3, [pc, #84]	@ (8015ba8 <vTaskStartScheduler+0xcc>)
 8015b52:	681b      	ldr	r3, [r3, #0]
 8015b54:	3354      	adds	r3, #84	@ 0x54
 8015b56:	4a15      	ldr	r2, [pc, #84]	@ (8015bac <vTaskStartScheduler+0xd0>)
 8015b58:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8015b5a:	4b15      	ldr	r3, [pc, #84]	@ (8015bb0 <vTaskStartScheduler+0xd4>)
 8015b5c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8015b60:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8015b62:	4b14      	ldr	r3, [pc, #80]	@ (8015bb4 <vTaskStartScheduler+0xd8>)
 8015b64:	2201      	movs	r2, #1
 8015b66:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8015b68:	4b13      	ldr	r3, [pc, #76]	@ (8015bb8 <vTaskStartScheduler+0xdc>)
 8015b6a:	2200      	movs	r2, #0
 8015b6c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8015b6e:	f001 f9df 	bl	8016f30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8015b72:	e00f      	b.n	8015b94 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8015b74:	697b      	ldr	r3, [r7, #20]
 8015b76:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015b7a:	d10b      	bne.n	8015b94 <vTaskStartScheduler+0xb8>
	__asm volatile
 8015b7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015b80:	f383 8811 	msr	BASEPRI, r3
 8015b84:	f3bf 8f6f 	isb	sy
 8015b88:	f3bf 8f4f 	dsb	sy
 8015b8c:	60fb      	str	r3, [r7, #12]
}
 8015b8e:	bf00      	nop
 8015b90:	bf00      	nop
 8015b92:	e7fd      	b.n	8015b90 <vTaskStartScheduler+0xb4>
}
 8015b94:	bf00      	nop
 8015b96:	3718      	adds	r7, #24
 8015b98:	46bd      	mov	sp, r7
 8015b9a:	bd80      	pop	{r7, pc}
 8015b9c:	0801bc44 	.word	0x0801bc44
 8015ba0:	080161ed 	.word	0x080161ed
 8015ba4:	24004eac 	.word	0x24004eac
 8015ba8:	240049b4 	.word	0x240049b4
 8015bac:	24000048 	.word	0x24000048
 8015bb0:	24004ea8 	.word	0x24004ea8
 8015bb4:	24004e94 	.word	0x24004e94
 8015bb8:	24004e8c 	.word	0x24004e8c

08015bbc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8015bbc:	b480      	push	{r7}
 8015bbe:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8015bc0:	4b04      	ldr	r3, [pc, #16]	@ (8015bd4 <vTaskSuspendAll+0x18>)
 8015bc2:	681b      	ldr	r3, [r3, #0]
 8015bc4:	3301      	adds	r3, #1
 8015bc6:	4a03      	ldr	r2, [pc, #12]	@ (8015bd4 <vTaskSuspendAll+0x18>)
 8015bc8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8015bca:	bf00      	nop
 8015bcc:	46bd      	mov	sp, r7
 8015bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015bd2:	4770      	bx	lr
 8015bd4:	24004eb0 	.word	0x24004eb0

08015bd8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8015bd8:	b580      	push	{r7, lr}
 8015bda:	b084      	sub	sp, #16
 8015bdc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8015bde:	2300      	movs	r3, #0
 8015be0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8015be2:	2300      	movs	r3, #0
 8015be4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8015be6:	4b42      	ldr	r3, [pc, #264]	@ (8015cf0 <xTaskResumeAll+0x118>)
 8015be8:	681b      	ldr	r3, [r3, #0]
 8015bea:	2b00      	cmp	r3, #0
 8015bec:	d10b      	bne.n	8015c06 <xTaskResumeAll+0x2e>
	__asm volatile
 8015bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015bf2:	f383 8811 	msr	BASEPRI, r3
 8015bf6:	f3bf 8f6f 	isb	sy
 8015bfa:	f3bf 8f4f 	dsb	sy
 8015bfe:	603b      	str	r3, [r7, #0]
}
 8015c00:	bf00      	nop
 8015c02:	bf00      	nop
 8015c04:	e7fd      	b.n	8015c02 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8015c06:	f001 fa37 	bl	8017078 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8015c0a:	4b39      	ldr	r3, [pc, #228]	@ (8015cf0 <xTaskResumeAll+0x118>)
 8015c0c:	681b      	ldr	r3, [r3, #0]
 8015c0e:	3b01      	subs	r3, #1
 8015c10:	4a37      	ldr	r2, [pc, #220]	@ (8015cf0 <xTaskResumeAll+0x118>)
 8015c12:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015c14:	4b36      	ldr	r3, [pc, #216]	@ (8015cf0 <xTaskResumeAll+0x118>)
 8015c16:	681b      	ldr	r3, [r3, #0]
 8015c18:	2b00      	cmp	r3, #0
 8015c1a:	d162      	bne.n	8015ce2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8015c1c:	4b35      	ldr	r3, [pc, #212]	@ (8015cf4 <xTaskResumeAll+0x11c>)
 8015c1e:	681b      	ldr	r3, [r3, #0]
 8015c20:	2b00      	cmp	r3, #0
 8015c22:	d05e      	beq.n	8015ce2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8015c24:	e02f      	b.n	8015c86 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015c26:	4b34      	ldr	r3, [pc, #208]	@ (8015cf8 <xTaskResumeAll+0x120>)
 8015c28:	68db      	ldr	r3, [r3, #12]
 8015c2a:	68db      	ldr	r3, [r3, #12]
 8015c2c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8015c2e:	68fb      	ldr	r3, [r7, #12]
 8015c30:	3318      	adds	r3, #24
 8015c32:	4618      	mov	r0, r3
 8015c34:	f7fe fdd0 	bl	80147d8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8015c38:	68fb      	ldr	r3, [r7, #12]
 8015c3a:	3304      	adds	r3, #4
 8015c3c:	4618      	mov	r0, r3
 8015c3e:	f7fe fdcb 	bl	80147d8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8015c42:	68fb      	ldr	r3, [r7, #12]
 8015c44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015c46:	4b2d      	ldr	r3, [pc, #180]	@ (8015cfc <xTaskResumeAll+0x124>)
 8015c48:	681b      	ldr	r3, [r3, #0]
 8015c4a:	429a      	cmp	r2, r3
 8015c4c:	d903      	bls.n	8015c56 <xTaskResumeAll+0x7e>
 8015c4e:	68fb      	ldr	r3, [r7, #12]
 8015c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015c52:	4a2a      	ldr	r2, [pc, #168]	@ (8015cfc <xTaskResumeAll+0x124>)
 8015c54:	6013      	str	r3, [r2, #0]
 8015c56:	68fb      	ldr	r3, [r7, #12]
 8015c58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015c5a:	4613      	mov	r3, r2
 8015c5c:	009b      	lsls	r3, r3, #2
 8015c5e:	4413      	add	r3, r2
 8015c60:	009b      	lsls	r3, r3, #2
 8015c62:	4a27      	ldr	r2, [pc, #156]	@ (8015d00 <xTaskResumeAll+0x128>)
 8015c64:	441a      	add	r2, r3
 8015c66:	68fb      	ldr	r3, [r7, #12]
 8015c68:	3304      	adds	r3, #4
 8015c6a:	4619      	mov	r1, r3
 8015c6c:	4610      	mov	r0, r2
 8015c6e:	f7fe fd56 	bl	801471e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8015c72:	68fb      	ldr	r3, [r7, #12]
 8015c74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015c76:	4b23      	ldr	r3, [pc, #140]	@ (8015d04 <xTaskResumeAll+0x12c>)
 8015c78:	681b      	ldr	r3, [r3, #0]
 8015c7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015c7c:	429a      	cmp	r2, r3
 8015c7e:	d302      	bcc.n	8015c86 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8015c80:	4b21      	ldr	r3, [pc, #132]	@ (8015d08 <xTaskResumeAll+0x130>)
 8015c82:	2201      	movs	r2, #1
 8015c84:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8015c86:	4b1c      	ldr	r3, [pc, #112]	@ (8015cf8 <xTaskResumeAll+0x120>)
 8015c88:	681b      	ldr	r3, [r3, #0]
 8015c8a:	2b00      	cmp	r3, #0
 8015c8c:	d1cb      	bne.n	8015c26 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8015c8e:	68fb      	ldr	r3, [r7, #12]
 8015c90:	2b00      	cmp	r3, #0
 8015c92:	d001      	beq.n	8015c98 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8015c94:	f000 fb66 	bl	8016364 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8015c98:	4b1c      	ldr	r3, [pc, #112]	@ (8015d0c <xTaskResumeAll+0x134>)
 8015c9a:	681b      	ldr	r3, [r3, #0]
 8015c9c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8015c9e:	687b      	ldr	r3, [r7, #4]
 8015ca0:	2b00      	cmp	r3, #0
 8015ca2:	d010      	beq.n	8015cc6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8015ca4:	f000 f846 	bl	8015d34 <xTaskIncrementTick>
 8015ca8:	4603      	mov	r3, r0
 8015caa:	2b00      	cmp	r3, #0
 8015cac:	d002      	beq.n	8015cb4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8015cae:	4b16      	ldr	r3, [pc, #88]	@ (8015d08 <xTaskResumeAll+0x130>)
 8015cb0:	2201      	movs	r2, #1
 8015cb2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8015cb4:	687b      	ldr	r3, [r7, #4]
 8015cb6:	3b01      	subs	r3, #1
 8015cb8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8015cba:	687b      	ldr	r3, [r7, #4]
 8015cbc:	2b00      	cmp	r3, #0
 8015cbe:	d1f1      	bne.n	8015ca4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8015cc0:	4b12      	ldr	r3, [pc, #72]	@ (8015d0c <xTaskResumeAll+0x134>)
 8015cc2:	2200      	movs	r2, #0
 8015cc4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8015cc6:	4b10      	ldr	r3, [pc, #64]	@ (8015d08 <xTaskResumeAll+0x130>)
 8015cc8:	681b      	ldr	r3, [r3, #0]
 8015cca:	2b00      	cmp	r3, #0
 8015ccc:	d009      	beq.n	8015ce2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8015cce:	2301      	movs	r3, #1
 8015cd0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8015cd2:	4b0f      	ldr	r3, [pc, #60]	@ (8015d10 <xTaskResumeAll+0x138>)
 8015cd4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015cd8:	601a      	str	r2, [r3, #0]
 8015cda:	f3bf 8f4f 	dsb	sy
 8015cde:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8015ce2:	f001 f9fb 	bl	80170dc <vPortExitCritical>

	return xAlreadyYielded;
 8015ce6:	68bb      	ldr	r3, [r7, #8]
}
 8015ce8:	4618      	mov	r0, r3
 8015cea:	3710      	adds	r7, #16
 8015cec:	46bd      	mov	sp, r7
 8015cee:	bd80      	pop	{r7, pc}
 8015cf0:	24004eb0 	.word	0x24004eb0
 8015cf4:	24004e88 	.word	0x24004e88
 8015cf8:	24004e48 	.word	0x24004e48
 8015cfc:	24004e90 	.word	0x24004e90
 8015d00:	240049b8 	.word	0x240049b8
 8015d04:	240049b4 	.word	0x240049b4
 8015d08:	24004e9c 	.word	0x24004e9c
 8015d0c:	24004e98 	.word	0x24004e98
 8015d10:	e000ed04 	.word	0xe000ed04

08015d14 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8015d14:	b480      	push	{r7}
 8015d16:	b083      	sub	sp, #12
 8015d18:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8015d1a:	4b05      	ldr	r3, [pc, #20]	@ (8015d30 <xTaskGetTickCount+0x1c>)
 8015d1c:	681b      	ldr	r3, [r3, #0]
 8015d1e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8015d20:	687b      	ldr	r3, [r7, #4]
}
 8015d22:	4618      	mov	r0, r3
 8015d24:	370c      	adds	r7, #12
 8015d26:	46bd      	mov	sp, r7
 8015d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d2c:	4770      	bx	lr
 8015d2e:	bf00      	nop
 8015d30:	24004e8c 	.word	0x24004e8c

08015d34 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8015d34:	b580      	push	{r7, lr}
 8015d36:	b086      	sub	sp, #24
 8015d38:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8015d3a:	2300      	movs	r3, #0
 8015d3c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015d3e:	4b4f      	ldr	r3, [pc, #316]	@ (8015e7c <xTaskIncrementTick+0x148>)
 8015d40:	681b      	ldr	r3, [r3, #0]
 8015d42:	2b00      	cmp	r3, #0
 8015d44:	f040 8090 	bne.w	8015e68 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8015d48:	4b4d      	ldr	r3, [pc, #308]	@ (8015e80 <xTaskIncrementTick+0x14c>)
 8015d4a:	681b      	ldr	r3, [r3, #0]
 8015d4c:	3301      	adds	r3, #1
 8015d4e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8015d50:	4a4b      	ldr	r2, [pc, #300]	@ (8015e80 <xTaskIncrementTick+0x14c>)
 8015d52:	693b      	ldr	r3, [r7, #16]
 8015d54:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8015d56:	693b      	ldr	r3, [r7, #16]
 8015d58:	2b00      	cmp	r3, #0
 8015d5a:	d121      	bne.n	8015da0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8015d5c:	4b49      	ldr	r3, [pc, #292]	@ (8015e84 <xTaskIncrementTick+0x150>)
 8015d5e:	681b      	ldr	r3, [r3, #0]
 8015d60:	681b      	ldr	r3, [r3, #0]
 8015d62:	2b00      	cmp	r3, #0
 8015d64:	d00b      	beq.n	8015d7e <xTaskIncrementTick+0x4a>
	__asm volatile
 8015d66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015d6a:	f383 8811 	msr	BASEPRI, r3
 8015d6e:	f3bf 8f6f 	isb	sy
 8015d72:	f3bf 8f4f 	dsb	sy
 8015d76:	603b      	str	r3, [r7, #0]
}
 8015d78:	bf00      	nop
 8015d7a:	bf00      	nop
 8015d7c:	e7fd      	b.n	8015d7a <xTaskIncrementTick+0x46>
 8015d7e:	4b41      	ldr	r3, [pc, #260]	@ (8015e84 <xTaskIncrementTick+0x150>)
 8015d80:	681b      	ldr	r3, [r3, #0]
 8015d82:	60fb      	str	r3, [r7, #12]
 8015d84:	4b40      	ldr	r3, [pc, #256]	@ (8015e88 <xTaskIncrementTick+0x154>)
 8015d86:	681b      	ldr	r3, [r3, #0]
 8015d88:	4a3e      	ldr	r2, [pc, #248]	@ (8015e84 <xTaskIncrementTick+0x150>)
 8015d8a:	6013      	str	r3, [r2, #0]
 8015d8c:	4a3e      	ldr	r2, [pc, #248]	@ (8015e88 <xTaskIncrementTick+0x154>)
 8015d8e:	68fb      	ldr	r3, [r7, #12]
 8015d90:	6013      	str	r3, [r2, #0]
 8015d92:	4b3e      	ldr	r3, [pc, #248]	@ (8015e8c <xTaskIncrementTick+0x158>)
 8015d94:	681b      	ldr	r3, [r3, #0]
 8015d96:	3301      	adds	r3, #1
 8015d98:	4a3c      	ldr	r2, [pc, #240]	@ (8015e8c <xTaskIncrementTick+0x158>)
 8015d9a:	6013      	str	r3, [r2, #0]
 8015d9c:	f000 fae2 	bl	8016364 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8015da0:	4b3b      	ldr	r3, [pc, #236]	@ (8015e90 <xTaskIncrementTick+0x15c>)
 8015da2:	681b      	ldr	r3, [r3, #0]
 8015da4:	693a      	ldr	r2, [r7, #16]
 8015da6:	429a      	cmp	r2, r3
 8015da8:	d349      	bcc.n	8015e3e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8015daa:	4b36      	ldr	r3, [pc, #216]	@ (8015e84 <xTaskIncrementTick+0x150>)
 8015dac:	681b      	ldr	r3, [r3, #0]
 8015dae:	681b      	ldr	r3, [r3, #0]
 8015db0:	2b00      	cmp	r3, #0
 8015db2:	d104      	bne.n	8015dbe <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015db4:	4b36      	ldr	r3, [pc, #216]	@ (8015e90 <xTaskIncrementTick+0x15c>)
 8015db6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8015dba:	601a      	str	r2, [r3, #0]
					break;
 8015dbc:	e03f      	b.n	8015e3e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015dbe:	4b31      	ldr	r3, [pc, #196]	@ (8015e84 <xTaskIncrementTick+0x150>)
 8015dc0:	681b      	ldr	r3, [r3, #0]
 8015dc2:	68db      	ldr	r3, [r3, #12]
 8015dc4:	68db      	ldr	r3, [r3, #12]
 8015dc6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8015dc8:	68bb      	ldr	r3, [r7, #8]
 8015dca:	685b      	ldr	r3, [r3, #4]
 8015dcc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8015dce:	693a      	ldr	r2, [r7, #16]
 8015dd0:	687b      	ldr	r3, [r7, #4]
 8015dd2:	429a      	cmp	r2, r3
 8015dd4:	d203      	bcs.n	8015dde <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8015dd6:	4a2e      	ldr	r2, [pc, #184]	@ (8015e90 <xTaskIncrementTick+0x15c>)
 8015dd8:	687b      	ldr	r3, [r7, #4]
 8015dda:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8015ddc:	e02f      	b.n	8015e3e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8015dde:	68bb      	ldr	r3, [r7, #8]
 8015de0:	3304      	adds	r3, #4
 8015de2:	4618      	mov	r0, r3
 8015de4:	f7fe fcf8 	bl	80147d8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8015de8:	68bb      	ldr	r3, [r7, #8]
 8015dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015dec:	2b00      	cmp	r3, #0
 8015dee:	d004      	beq.n	8015dfa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8015df0:	68bb      	ldr	r3, [r7, #8]
 8015df2:	3318      	adds	r3, #24
 8015df4:	4618      	mov	r0, r3
 8015df6:	f7fe fcef 	bl	80147d8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8015dfa:	68bb      	ldr	r3, [r7, #8]
 8015dfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015dfe:	4b25      	ldr	r3, [pc, #148]	@ (8015e94 <xTaskIncrementTick+0x160>)
 8015e00:	681b      	ldr	r3, [r3, #0]
 8015e02:	429a      	cmp	r2, r3
 8015e04:	d903      	bls.n	8015e0e <xTaskIncrementTick+0xda>
 8015e06:	68bb      	ldr	r3, [r7, #8]
 8015e08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015e0a:	4a22      	ldr	r2, [pc, #136]	@ (8015e94 <xTaskIncrementTick+0x160>)
 8015e0c:	6013      	str	r3, [r2, #0]
 8015e0e:	68bb      	ldr	r3, [r7, #8]
 8015e10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015e12:	4613      	mov	r3, r2
 8015e14:	009b      	lsls	r3, r3, #2
 8015e16:	4413      	add	r3, r2
 8015e18:	009b      	lsls	r3, r3, #2
 8015e1a:	4a1f      	ldr	r2, [pc, #124]	@ (8015e98 <xTaskIncrementTick+0x164>)
 8015e1c:	441a      	add	r2, r3
 8015e1e:	68bb      	ldr	r3, [r7, #8]
 8015e20:	3304      	adds	r3, #4
 8015e22:	4619      	mov	r1, r3
 8015e24:	4610      	mov	r0, r2
 8015e26:	f7fe fc7a 	bl	801471e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8015e2a:	68bb      	ldr	r3, [r7, #8]
 8015e2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015e2e:	4b1b      	ldr	r3, [pc, #108]	@ (8015e9c <xTaskIncrementTick+0x168>)
 8015e30:	681b      	ldr	r3, [r3, #0]
 8015e32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015e34:	429a      	cmp	r2, r3
 8015e36:	d3b8      	bcc.n	8015daa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8015e38:	2301      	movs	r3, #1
 8015e3a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8015e3c:	e7b5      	b.n	8015daa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8015e3e:	4b17      	ldr	r3, [pc, #92]	@ (8015e9c <xTaskIncrementTick+0x168>)
 8015e40:	681b      	ldr	r3, [r3, #0]
 8015e42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015e44:	4914      	ldr	r1, [pc, #80]	@ (8015e98 <xTaskIncrementTick+0x164>)
 8015e46:	4613      	mov	r3, r2
 8015e48:	009b      	lsls	r3, r3, #2
 8015e4a:	4413      	add	r3, r2
 8015e4c:	009b      	lsls	r3, r3, #2
 8015e4e:	440b      	add	r3, r1
 8015e50:	681b      	ldr	r3, [r3, #0]
 8015e52:	2b01      	cmp	r3, #1
 8015e54:	d901      	bls.n	8015e5a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8015e56:	2301      	movs	r3, #1
 8015e58:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8015e5a:	4b11      	ldr	r3, [pc, #68]	@ (8015ea0 <xTaskIncrementTick+0x16c>)
 8015e5c:	681b      	ldr	r3, [r3, #0]
 8015e5e:	2b00      	cmp	r3, #0
 8015e60:	d007      	beq.n	8015e72 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8015e62:	2301      	movs	r3, #1
 8015e64:	617b      	str	r3, [r7, #20]
 8015e66:	e004      	b.n	8015e72 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8015e68:	4b0e      	ldr	r3, [pc, #56]	@ (8015ea4 <xTaskIncrementTick+0x170>)
 8015e6a:	681b      	ldr	r3, [r3, #0]
 8015e6c:	3301      	adds	r3, #1
 8015e6e:	4a0d      	ldr	r2, [pc, #52]	@ (8015ea4 <xTaskIncrementTick+0x170>)
 8015e70:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8015e72:	697b      	ldr	r3, [r7, #20]
}
 8015e74:	4618      	mov	r0, r3
 8015e76:	3718      	adds	r7, #24
 8015e78:	46bd      	mov	sp, r7
 8015e7a:	bd80      	pop	{r7, pc}
 8015e7c:	24004eb0 	.word	0x24004eb0
 8015e80:	24004e8c 	.word	0x24004e8c
 8015e84:	24004e40 	.word	0x24004e40
 8015e88:	24004e44 	.word	0x24004e44
 8015e8c:	24004ea0 	.word	0x24004ea0
 8015e90:	24004ea8 	.word	0x24004ea8
 8015e94:	24004e90 	.word	0x24004e90
 8015e98:	240049b8 	.word	0x240049b8
 8015e9c:	240049b4 	.word	0x240049b4
 8015ea0:	24004e9c 	.word	0x24004e9c
 8015ea4:	24004e98 	.word	0x24004e98

08015ea8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8015ea8:	b480      	push	{r7}
 8015eaa:	b085      	sub	sp, #20
 8015eac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8015eae:	4b2b      	ldr	r3, [pc, #172]	@ (8015f5c <vTaskSwitchContext+0xb4>)
 8015eb0:	681b      	ldr	r3, [r3, #0]
 8015eb2:	2b00      	cmp	r3, #0
 8015eb4:	d003      	beq.n	8015ebe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8015eb6:	4b2a      	ldr	r3, [pc, #168]	@ (8015f60 <vTaskSwitchContext+0xb8>)
 8015eb8:	2201      	movs	r2, #1
 8015eba:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8015ebc:	e047      	b.n	8015f4e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8015ebe:	4b28      	ldr	r3, [pc, #160]	@ (8015f60 <vTaskSwitchContext+0xb8>)
 8015ec0:	2200      	movs	r2, #0
 8015ec2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015ec4:	4b27      	ldr	r3, [pc, #156]	@ (8015f64 <vTaskSwitchContext+0xbc>)
 8015ec6:	681b      	ldr	r3, [r3, #0]
 8015ec8:	60fb      	str	r3, [r7, #12]
 8015eca:	e011      	b.n	8015ef0 <vTaskSwitchContext+0x48>
 8015ecc:	68fb      	ldr	r3, [r7, #12]
 8015ece:	2b00      	cmp	r3, #0
 8015ed0:	d10b      	bne.n	8015eea <vTaskSwitchContext+0x42>
	__asm volatile
 8015ed2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015ed6:	f383 8811 	msr	BASEPRI, r3
 8015eda:	f3bf 8f6f 	isb	sy
 8015ede:	f3bf 8f4f 	dsb	sy
 8015ee2:	607b      	str	r3, [r7, #4]
}
 8015ee4:	bf00      	nop
 8015ee6:	bf00      	nop
 8015ee8:	e7fd      	b.n	8015ee6 <vTaskSwitchContext+0x3e>
 8015eea:	68fb      	ldr	r3, [r7, #12]
 8015eec:	3b01      	subs	r3, #1
 8015eee:	60fb      	str	r3, [r7, #12]
 8015ef0:	491d      	ldr	r1, [pc, #116]	@ (8015f68 <vTaskSwitchContext+0xc0>)
 8015ef2:	68fa      	ldr	r2, [r7, #12]
 8015ef4:	4613      	mov	r3, r2
 8015ef6:	009b      	lsls	r3, r3, #2
 8015ef8:	4413      	add	r3, r2
 8015efa:	009b      	lsls	r3, r3, #2
 8015efc:	440b      	add	r3, r1
 8015efe:	681b      	ldr	r3, [r3, #0]
 8015f00:	2b00      	cmp	r3, #0
 8015f02:	d0e3      	beq.n	8015ecc <vTaskSwitchContext+0x24>
 8015f04:	68fa      	ldr	r2, [r7, #12]
 8015f06:	4613      	mov	r3, r2
 8015f08:	009b      	lsls	r3, r3, #2
 8015f0a:	4413      	add	r3, r2
 8015f0c:	009b      	lsls	r3, r3, #2
 8015f0e:	4a16      	ldr	r2, [pc, #88]	@ (8015f68 <vTaskSwitchContext+0xc0>)
 8015f10:	4413      	add	r3, r2
 8015f12:	60bb      	str	r3, [r7, #8]
 8015f14:	68bb      	ldr	r3, [r7, #8]
 8015f16:	685b      	ldr	r3, [r3, #4]
 8015f18:	685a      	ldr	r2, [r3, #4]
 8015f1a:	68bb      	ldr	r3, [r7, #8]
 8015f1c:	605a      	str	r2, [r3, #4]
 8015f1e:	68bb      	ldr	r3, [r7, #8]
 8015f20:	685a      	ldr	r2, [r3, #4]
 8015f22:	68bb      	ldr	r3, [r7, #8]
 8015f24:	3308      	adds	r3, #8
 8015f26:	429a      	cmp	r2, r3
 8015f28:	d104      	bne.n	8015f34 <vTaskSwitchContext+0x8c>
 8015f2a:	68bb      	ldr	r3, [r7, #8]
 8015f2c:	685b      	ldr	r3, [r3, #4]
 8015f2e:	685a      	ldr	r2, [r3, #4]
 8015f30:	68bb      	ldr	r3, [r7, #8]
 8015f32:	605a      	str	r2, [r3, #4]
 8015f34:	68bb      	ldr	r3, [r7, #8]
 8015f36:	685b      	ldr	r3, [r3, #4]
 8015f38:	68db      	ldr	r3, [r3, #12]
 8015f3a:	4a0c      	ldr	r2, [pc, #48]	@ (8015f6c <vTaskSwitchContext+0xc4>)
 8015f3c:	6013      	str	r3, [r2, #0]
 8015f3e:	4a09      	ldr	r2, [pc, #36]	@ (8015f64 <vTaskSwitchContext+0xbc>)
 8015f40:	68fb      	ldr	r3, [r7, #12]
 8015f42:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8015f44:	4b09      	ldr	r3, [pc, #36]	@ (8015f6c <vTaskSwitchContext+0xc4>)
 8015f46:	681b      	ldr	r3, [r3, #0]
 8015f48:	3354      	adds	r3, #84	@ 0x54
 8015f4a:	4a09      	ldr	r2, [pc, #36]	@ (8015f70 <vTaskSwitchContext+0xc8>)
 8015f4c:	6013      	str	r3, [r2, #0]
}
 8015f4e:	bf00      	nop
 8015f50:	3714      	adds	r7, #20
 8015f52:	46bd      	mov	sp, r7
 8015f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f58:	4770      	bx	lr
 8015f5a:	bf00      	nop
 8015f5c:	24004eb0 	.word	0x24004eb0
 8015f60:	24004e9c 	.word	0x24004e9c
 8015f64:	24004e90 	.word	0x24004e90
 8015f68:	240049b8 	.word	0x240049b8
 8015f6c:	240049b4 	.word	0x240049b4
 8015f70:	24000048 	.word	0x24000048

08015f74 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8015f74:	b580      	push	{r7, lr}
 8015f76:	b084      	sub	sp, #16
 8015f78:	af00      	add	r7, sp, #0
 8015f7a:	6078      	str	r0, [r7, #4]
 8015f7c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8015f7e:	687b      	ldr	r3, [r7, #4]
 8015f80:	2b00      	cmp	r3, #0
 8015f82:	d10b      	bne.n	8015f9c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8015f84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015f88:	f383 8811 	msr	BASEPRI, r3
 8015f8c:	f3bf 8f6f 	isb	sy
 8015f90:	f3bf 8f4f 	dsb	sy
 8015f94:	60fb      	str	r3, [r7, #12]
}
 8015f96:	bf00      	nop
 8015f98:	bf00      	nop
 8015f9a:	e7fd      	b.n	8015f98 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8015f9c:	4b07      	ldr	r3, [pc, #28]	@ (8015fbc <vTaskPlaceOnEventList+0x48>)
 8015f9e:	681b      	ldr	r3, [r3, #0]
 8015fa0:	3318      	adds	r3, #24
 8015fa2:	4619      	mov	r1, r3
 8015fa4:	6878      	ldr	r0, [r7, #4]
 8015fa6:	f7fe fbde 	bl	8014766 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8015faa:	2101      	movs	r1, #1
 8015fac:	6838      	ldr	r0, [r7, #0]
 8015fae:	f000 fb87 	bl	80166c0 <prvAddCurrentTaskToDelayedList>
}
 8015fb2:	bf00      	nop
 8015fb4:	3710      	adds	r7, #16
 8015fb6:	46bd      	mov	sp, r7
 8015fb8:	bd80      	pop	{r7, pc}
 8015fba:	bf00      	nop
 8015fbc:	240049b4 	.word	0x240049b4

08015fc0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8015fc0:	b580      	push	{r7, lr}
 8015fc2:	b086      	sub	sp, #24
 8015fc4:	af00      	add	r7, sp, #0
 8015fc6:	60f8      	str	r0, [r7, #12]
 8015fc8:	60b9      	str	r1, [r7, #8]
 8015fca:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8015fcc:	68fb      	ldr	r3, [r7, #12]
 8015fce:	2b00      	cmp	r3, #0
 8015fd0:	d10b      	bne.n	8015fea <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8015fd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015fd6:	f383 8811 	msr	BASEPRI, r3
 8015fda:	f3bf 8f6f 	isb	sy
 8015fde:	f3bf 8f4f 	dsb	sy
 8015fe2:	617b      	str	r3, [r7, #20]
}
 8015fe4:	bf00      	nop
 8015fe6:	bf00      	nop
 8015fe8:	e7fd      	b.n	8015fe6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8015fea:	4b0a      	ldr	r3, [pc, #40]	@ (8016014 <vTaskPlaceOnEventListRestricted+0x54>)
 8015fec:	681b      	ldr	r3, [r3, #0]
 8015fee:	3318      	adds	r3, #24
 8015ff0:	4619      	mov	r1, r3
 8015ff2:	68f8      	ldr	r0, [r7, #12]
 8015ff4:	f7fe fb93 	bl	801471e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8015ff8:	687b      	ldr	r3, [r7, #4]
 8015ffa:	2b00      	cmp	r3, #0
 8015ffc:	d002      	beq.n	8016004 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8015ffe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8016002:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8016004:	6879      	ldr	r1, [r7, #4]
 8016006:	68b8      	ldr	r0, [r7, #8]
 8016008:	f000 fb5a 	bl	80166c0 <prvAddCurrentTaskToDelayedList>
	}
 801600c:	bf00      	nop
 801600e:	3718      	adds	r7, #24
 8016010:	46bd      	mov	sp, r7
 8016012:	bd80      	pop	{r7, pc}
 8016014:	240049b4 	.word	0x240049b4

08016018 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8016018:	b580      	push	{r7, lr}
 801601a:	b086      	sub	sp, #24
 801601c:	af00      	add	r7, sp, #0
 801601e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016020:	687b      	ldr	r3, [r7, #4]
 8016022:	68db      	ldr	r3, [r3, #12]
 8016024:	68db      	ldr	r3, [r3, #12]
 8016026:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8016028:	693b      	ldr	r3, [r7, #16]
 801602a:	2b00      	cmp	r3, #0
 801602c:	d10b      	bne.n	8016046 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 801602e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016032:	f383 8811 	msr	BASEPRI, r3
 8016036:	f3bf 8f6f 	isb	sy
 801603a:	f3bf 8f4f 	dsb	sy
 801603e:	60fb      	str	r3, [r7, #12]
}
 8016040:	bf00      	nop
 8016042:	bf00      	nop
 8016044:	e7fd      	b.n	8016042 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8016046:	693b      	ldr	r3, [r7, #16]
 8016048:	3318      	adds	r3, #24
 801604a:	4618      	mov	r0, r3
 801604c:	f7fe fbc4 	bl	80147d8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016050:	4b1d      	ldr	r3, [pc, #116]	@ (80160c8 <xTaskRemoveFromEventList+0xb0>)
 8016052:	681b      	ldr	r3, [r3, #0]
 8016054:	2b00      	cmp	r3, #0
 8016056:	d11d      	bne.n	8016094 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8016058:	693b      	ldr	r3, [r7, #16]
 801605a:	3304      	adds	r3, #4
 801605c:	4618      	mov	r0, r3
 801605e:	f7fe fbbb 	bl	80147d8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8016062:	693b      	ldr	r3, [r7, #16]
 8016064:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016066:	4b19      	ldr	r3, [pc, #100]	@ (80160cc <xTaskRemoveFromEventList+0xb4>)
 8016068:	681b      	ldr	r3, [r3, #0]
 801606a:	429a      	cmp	r2, r3
 801606c:	d903      	bls.n	8016076 <xTaskRemoveFromEventList+0x5e>
 801606e:	693b      	ldr	r3, [r7, #16]
 8016070:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016072:	4a16      	ldr	r2, [pc, #88]	@ (80160cc <xTaskRemoveFromEventList+0xb4>)
 8016074:	6013      	str	r3, [r2, #0]
 8016076:	693b      	ldr	r3, [r7, #16]
 8016078:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801607a:	4613      	mov	r3, r2
 801607c:	009b      	lsls	r3, r3, #2
 801607e:	4413      	add	r3, r2
 8016080:	009b      	lsls	r3, r3, #2
 8016082:	4a13      	ldr	r2, [pc, #76]	@ (80160d0 <xTaskRemoveFromEventList+0xb8>)
 8016084:	441a      	add	r2, r3
 8016086:	693b      	ldr	r3, [r7, #16]
 8016088:	3304      	adds	r3, #4
 801608a:	4619      	mov	r1, r3
 801608c:	4610      	mov	r0, r2
 801608e:	f7fe fb46 	bl	801471e <vListInsertEnd>
 8016092:	e005      	b.n	80160a0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8016094:	693b      	ldr	r3, [r7, #16]
 8016096:	3318      	adds	r3, #24
 8016098:	4619      	mov	r1, r3
 801609a:	480e      	ldr	r0, [pc, #56]	@ (80160d4 <xTaskRemoveFromEventList+0xbc>)
 801609c:	f7fe fb3f 	bl	801471e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80160a0:	693b      	ldr	r3, [r7, #16]
 80160a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80160a4:	4b0c      	ldr	r3, [pc, #48]	@ (80160d8 <xTaskRemoveFromEventList+0xc0>)
 80160a6:	681b      	ldr	r3, [r3, #0]
 80160a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80160aa:	429a      	cmp	r2, r3
 80160ac:	d905      	bls.n	80160ba <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80160ae:	2301      	movs	r3, #1
 80160b0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80160b2:	4b0a      	ldr	r3, [pc, #40]	@ (80160dc <xTaskRemoveFromEventList+0xc4>)
 80160b4:	2201      	movs	r2, #1
 80160b6:	601a      	str	r2, [r3, #0]
 80160b8:	e001      	b.n	80160be <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80160ba:	2300      	movs	r3, #0
 80160bc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80160be:	697b      	ldr	r3, [r7, #20]
}
 80160c0:	4618      	mov	r0, r3
 80160c2:	3718      	adds	r7, #24
 80160c4:	46bd      	mov	sp, r7
 80160c6:	bd80      	pop	{r7, pc}
 80160c8:	24004eb0 	.word	0x24004eb0
 80160cc:	24004e90 	.word	0x24004e90
 80160d0:	240049b8 	.word	0x240049b8
 80160d4:	24004e48 	.word	0x24004e48
 80160d8:	240049b4 	.word	0x240049b4
 80160dc:	24004e9c 	.word	0x24004e9c

080160e0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80160e0:	b480      	push	{r7}
 80160e2:	b083      	sub	sp, #12
 80160e4:	af00      	add	r7, sp, #0
 80160e6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80160e8:	4b06      	ldr	r3, [pc, #24]	@ (8016104 <vTaskInternalSetTimeOutState+0x24>)
 80160ea:	681a      	ldr	r2, [r3, #0]
 80160ec:	687b      	ldr	r3, [r7, #4]
 80160ee:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80160f0:	4b05      	ldr	r3, [pc, #20]	@ (8016108 <vTaskInternalSetTimeOutState+0x28>)
 80160f2:	681a      	ldr	r2, [r3, #0]
 80160f4:	687b      	ldr	r3, [r7, #4]
 80160f6:	605a      	str	r2, [r3, #4]
}
 80160f8:	bf00      	nop
 80160fa:	370c      	adds	r7, #12
 80160fc:	46bd      	mov	sp, r7
 80160fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016102:	4770      	bx	lr
 8016104:	24004ea0 	.word	0x24004ea0
 8016108:	24004e8c 	.word	0x24004e8c

0801610c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 801610c:	b580      	push	{r7, lr}
 801610e:	b088      	sub	sp, #32
 8016110:	af00      	add	r7, sp, #0
 8016112:	6078      	str	r0, [r7, #4]
 8016114:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8016116:	687b      	ldr	r3, [r7, #4]
 8016118:	2b00      	cmp	r3, #0
 801611a:	d10b      	bne.n	8016134 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 801611c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016120:	f383 8811 	msr	BASEPRI, r3
 8016124:	f3bf 8f6f 	isb	sy
 8016128:	f3bf 8f4f 	dsb	sy
 801612c:	613b      	str	r3, [r7, #16]
}
 801612e:	bf00      	nop
 8016130:	bf00      	nop
 8016132:	e7fd      	b.n	8016130 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8016134:	683b      	ldr	r3, [r7, #0]
 8016136:	2b00      	cmp	r3, #0
 8016138:	d10b      	bne.n	8016152 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 801613a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801613e:	f383 8811 	msr	BASEPRI, r3
 8016142:	f3bf 8f6f 	isb	sy
 8016146:	f3bf 8f4f 	dsb	sy
 801614a:	60fb      	str	r3, [r7, #12]
}
 801614c:	bf00      	nop
 801614e:	bf00      	nop
 8016150:	e7fd      	b.n	801614e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8016152:	f000 ff91 	bl	8017078 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8016156:	4b1d      	ldr	r3, [pc, #116]	@ (80161cc <xTaskCheckForTimeOut+0xc0>)
 8016158:	681b      	ldr	r3, [r3, #0]
 801615a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801615c:	687b      	ldr	r3, [r7, #4]
 801615e:	685b      	ldr	r3, [r3, #4]
 8016160:	69ba      	ldr	r2, [r7, #24]
 8016162:	1ad3      	subs	r3, r2, r3
 8016164:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8016166:	683b      	ldr	r3, [r7, #0]
 8016168:	681b      	ldr	r3, [r3, #0]
 801616a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801616e:	d102      	bne.n	8016176 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8016170:	2300      	movs	r3, #0
 8016172:	61fb      	str	r3, [r7, #28]
 8016174:	e023      	b.n	80161be <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8016176:	687b      	ldr	r3, [r7, #4]
 8016178:	681a      	ldr	r2, [r3, #0]
 801617a:	4b15      	ldr	r3, [pc, #84]	@ (80161d0 <xTaskCheckForTimeOut+0xc4>)
 801617c:	681b      	ldr	r3, [r3, #0]
 801617e:	429a      	cmp	r2, r3
 8016180:	d007      	beq.n	8016192 <xTaskCheckForTimeOut+0x86>
 8016182:	687b      	ldr	r3, [r7, #4]
 8016184:	685b      	ldr	r3, [r3, #4]
 8016186:	69ba      	ldr	r2, [r7, #24]
 8016188:	429a      	cmp	r2, r3
 801618a:	d302      	bcc.n	8016192 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 801618c:	2301      	movs	r3, #1
 801618e:	61fb      	str	r3, [r7, #28]
 8016190:	e015      	b.n	80161be <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8016192:	683b      	ldr	r3, [r7, #0]
 8016194:	681b      	ldr	r3, [r3, #0]
 8016196:	697a      	ldr	r2, [r7, #20]
 8016198:	429a      	cmp	r2, r3
 801619a:	d20b      	bcs.n	80161b4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 801619c:	683b      	ldr	r3, [r7, #0]
 801619e:	681a      	ldr	r2, [r3, #0]
 80161a0:	697b      	ldr	r3, [r7, #20]
 80161a2:	1ad2      	subs	r2, r2, r3
 80161a4:	683b      	ldr	r3, [r7, #0]
 80161a6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80161a8:	6878      	ldr	r0, [r7, #4]
 80161aa:	f7ff ff99 	bl	80160e0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80161ae:	2300      	movs	r3, #0
 80161b0:	61fb      	str	r3, [r7, #28]
 80161b2:	e004      	b.n	80161be <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80161b4:	683b      	ldr	r3, [r7, #0]
 80161b6:	2200      	movs	r2, #0
 80161b8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80161ba:	2301      	movs	r3, #1
 80161bc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80161be:	f000 ff8d 	bl	80170dc <vPortExitCritical>

	return xReturn;
 80161c2:	69fb      	ldr	r3, [r7, #28]
}
 80161c4:	4618      	mov	r0, r3
 80161c6:	3720      	adds	r7, #32
 80161c8:	46bd      	mov	sp, r7
 80161ca:	bd80      	pop	{r7, pc}
 80161cc:	24004e8c 	.word	0x24004e8c
 80161d0:	24004ea0 	.word	0x24004ea0

080161d4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80161d4:	b480      	push	{r7}
 80161d6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80161d8:	4b03      	ldr	r3, [pc, #12]	@ (80161e8 <vTaskMissedYield+0x14>)
 80161da:	2201      	movs	r2, #1
 80161dc:	601a      	str	r2, [r3, #0]
}
 80161de:	bf00      	nop
 80161e0:	46bd      	mov	sp, r7
 80161e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161e6:	4770      	bx	lr
 80161e8:	24004e9c 	.word	0x24004e9c

080161ec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80161ec:	b580      	push	{r7, lr}
 80161ee:	b082      	sub	sp, #8
 80161f0:	af00      	add	r7, sp, #0
 80161f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80161f4:	f000 f852 	bl	801629c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80161f8:	4b06      	ldr	r3, [pc, #24]	@ (8016214 <prvIdleTask+0x28>)
 80161fa:	681b      	ldr	r3, [r3, #0]
 80161fc:	2b01      	cmp	r3, #1
 80161fe:	d9f9      	bls.n	80161f4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8016200:	4b05      	ldr	r3, [pc, #20]	@ (8016218 <prvIdleTask+0x2c>)
 8016202:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016206:	601a      	str	r2, [r3, #0]
 8016208:	f3bf 8f4f 	dsb	sy
 801620c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8016210:	e7f0      	b.n	80161f4 <prvIdleTask+0x8>
 8016212:	bf00      	nop
 8016214:	240049b8 	.word	0x240049b8
 8016218:	e000ed04 	.word	0xe000ed04

0801621c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 801621c:	b580      	push	{r7, lr}
 801621e:	b082      	sub	sp, #8
 8016220:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016222:	2300      	movs	r3, #0
 8016224:	607b      	str	r3, [r7, #4]
 8016226:	e00c      	b.n	8016242 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8016228:	687a      	ldr	r2, [r7, #4]
 801622a:	4613      	mov	r3, r2
 801622c:	009b      	lsls	r3, r3, #2
 801622e:	4413      	add	r3, r2
 8016230:	009b      	lsls	r3, r3, #2
 8016232:	4a12      	ldr	r2, [pc, #72]	@ (801627c <prvInitialiseTaskLists+0x60>)
 8016234:	4413      	add	r3, r2
 8016236:	4618      	mov	r0, r3
 8016238:	f7fe fa44 	bl	80146c4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801623c:	687b      	ldr	r3, [r7, #4]
 801623e:	3301      	adds	r3, #1
 8016240:	607b      	str	r3, [r7, #4]
 8016242:	687b      	ldr	r3, [r7, #4]
 8016244:	2b37      	cmp	r3, #55	@ 0x37
 8016246:	d9ef      	bls.n	8016228 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8016248:	480d      	ldr	r0, [pc, #52]	@ (8016280 <prvInitialiseTaskLists+0x64>)
 801624a:	f7fe fa3b 	bl	80146c4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801624e:	480d      	ldr	r0, [pc, #52]	@ (8016284 <prvInitialiseTaskLists+0x68>)
 8016250:	f7fe fa38 	bl	80146c4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8016254:	480c      	ldr	r0, [pc, #48]	@ (8016288 <prvInitialiseTaskLists+0x6c>)
 8016256:	f7fe fa35 	bl	80146c4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801625a:	480c      	ldr	r0, [pc, #48]	@ (801628c <prvInitialiseTaskLists+0x70>)
 801625c:	f7fe fa32 	bl	80146c4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8016260:	480b      	ldr	r0, [pc, #44]	@ (8016290 <prvInitialiseTaskLists+0x74>)
 8016262:	f7fe fa2f 	bl	80146c4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8016266:	4b0b      	ldr	r3, [pc, #44]	@ (8016294 <prvInitialiseTaskLists+0x78>)
 8016268:	4a05      	ldr	r2, [pc, #20]	@ (8016280 <prvInitialiseTaskLists+0x64>)
 801626a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801626c:	4b0a      	ldr	r3, [pc, #40]	@ (8016298 <prvInitialiseTaskLists+0x7c>)
 801626e:	4a05      	ldr	r2, [pc, #20]	@ (8016284 <prvInitialiseTaskLists+0x68>)
 8016270:	601a      	str	r2, [r3, #0]
}
 8016272:	bf00      	nop
 8016274:	3708      	adds	r7, #8
 8016276:	46bd      	mov	sp, r7
 8016278:	bd80      	pop	{r7, pc}
 801627a:	bf00      	nop
 801627c:	240049b8 	.word	0x240049b8
 8016280:	24004e18 	.word	0x24004e18
 8016284:	24004e2c 	.word	0x24004e2c
 8016288:	24004e48 	.word	0x24004e48
 801628c:	24004e5c 	.word	0x24004e5c
 8016290:	24004e74 	.word	0x24004e74
 8016294:	24004e40 	.word	0x24004e40
 8016298:	24004e44 	.word	0x24004e44

0801629c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 801629c:	b580      	push	{r7, lr}
 801629e:	b082      	sub	sp, #8
 80162a0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80162a2:	e019      	b.n	80162d8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80162a4:	f000 fee8 	bl	8017078 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80162a8:	4b10      	ldr	r3, [pc, #64]	@ (80162ec <prvCheckTasksWaitingTermination+0x50>)
 80162aa:	68db      	ldr	r3, [r3, #12]
 80162ac:	68db      	ldr	r3, [r3, #12]
 80162ae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80162b0:	687b      	ldr	r3, [r7, #4]
 80162b2:	3304      	adds	r3, #4
 80162b4:	4618      	mov	r0, r3
 80162b6:	f7fe fa8f 	bl	80147d8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80162ba:	4b0d      	ldr	r3, [pc, #52]	@ (80162f0 <prvCheckTasksWaitingTermination+0x54>)
 80162bc:	681b      	ldr	r3, [r3, #0]
 80162be:	3b01      	subs	r3, #1
 80162c0:	4a0b      	ldr	r2, [pc, #44]	@ (80162f0 <prvCheckTasksWaitingTermination+0x54>)
 80162c2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80162c4:	4b0b      	ldr	r3, [pc, #44]	@ (80162f4 <prvCheckTasksWaitingTermination+0x58>)
 80162c6:	681b      	ldr	r3, [r3, #0]
 80162c8:	3b01      	subs	r3, #1
 80162ca:	4a0a      	ldr	r2, [pc, #40]	@ (80162f4 <prvCheckTasksWaitingTermination+0x58>)
 80162cc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80162ce:	f000 ff05 	bl	80170dc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80162d2:	6878      	ldr	r0, [r7, #4]
 80162d4:	f000 f810 	bl	80162f8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80162d8:	4b06      	ldr	r3, [pc, #24]	@ (80162f4 <prvCheckTasksWaitingTermination+0x58>)
 80162da:	681b      	ldr	r3, [r3, #0]
 80162dc:	2b00      	cmp	r3, #0
 80162de:	d1e1      	bne.n	80162a4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80162e0:	bf00      	nop
 80162e2:	bf00      	nop
 80162e4:	3708      	adds	r7, #8
 80162e6:	46bd      	mov	sp, r7
 80162e8:	bd80      	pop	{r7, pc}
 80162ea:	bf00      	nop
 80162ec:	24004e5c 	.word	0x24004e5c
 80162f0:	24004e88 	.word	0x24004e88
 80162f4:	24004e70 	.word	0x24004e70

080162f8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80162f8:	b580      	push	{r7, lr}
 80162fa:	b084      	sub	sp, #16
 80162fc:	af00      	add	r7, sp, #0
 80162fe:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8016300:	687b      	ldr	r3, [r7, #4]
 8016302:	3354      	adds	r3, #84	@ 0x54
 8016304:	4618      	mov	r0, r3
 8016306:	f003 fd93 	bl	8019e30 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 801630a:	687b      	ldr	r3, [r7, #4]
 801630c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8016310:	2b00      	cmp	r3, #0
 8016312:	d108      	bne.n	8016326 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8016314:	687b      	ldr	r3, [r7, #4]
 8016316:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016318:	4618      	mov	r0, r3
 801631a:	f001 f89d 	bl	8017458 <vPortFree>
				vPortFree( pxTCB );
 801631e:	6878      	ldr	r0, [r7, #4]
 8016320:	f001 f89a 	bl	8017458 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8016324:	e019      	b.n	801635a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8016326:	687b      	ldr	r3, [r7, #4]
 8016328:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 801632c:	2b01      	cmp	r3, #1
 801632e:	d103      	bne.n	8016338 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8016330:	6878      	ldr	r0, [r7, #4]
 8016332:	f001 f891 	bl	8017458 <vPortFree>
	}
 8016336:	e010      	b.n	801635a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8016338:	687b      	ldr	r3, [r7, #4]
 801633a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 801633e:	2b02      	cmp	r3, #2
 8016340:	d00b      	beq.n	801635a <prvDeleteTCB+0x62>
	__asm volatile
 8016342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016346:	f383 8811 	msr	BASEPRI, r3
 801634a:	f3bf 8f6f 	isb	sy
 801634e:	f3bf 8f4f 	dsb	sy
 8016352:	60fb      	str	r3, [r7, #12]
}
 8016354:	bf00      	nop
 8016356:	bf00      	nop
 8016358:	e7fd      	b.n	8016356 <prvDeleteTCB+0x5e>
	}
 801635a:	bf00      	nop
 801635c:	3710      	adds	r7, #16
 801635e:	46bd      	mov	sp, r7
 8016360:	bd80      	pop	{r7, pc}
	...

08016364 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8016364:	b480      	push	{r7}
 8016366:	b083      	sub	sp, #12
 8016368:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801636a:	4b0c      	ldr	r3, [pc, #48]	@ (801639c <prvResetNextTaskUnblockTime+0x38>)
 801636c:	681b      	ldr	r3, [r3, #0]
 801636e:	681b      	ldr	r3, [r3, #0]
 8016370:	2b00      	cmp	r3, #0
 8016372:	d104      	bne.n	801637e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8016374:	4b0a      	ldr	r3, [pc, #40]	@ (80163a0 <prvResetNextTaskUnblockTime+0x3c>)
 8016376:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801637a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801637c:	e008      	b.n	8016390 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801637e:	4b07      	ldr	r3, [pc, #28]	@ (801639c <prvResetNextTaskUnblockTime+0x38>)
 8016380:	681b      	ldr	r3, [r3, #0]
 8016382:	68db      	ldr	r3, [r3, #12]
 8016384:	68db      	ldr	r3, [r3, #12]
 8016386:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8016388:	687b      	ldr	r3, [r7, #4]
 801638a:	685b      	ldr	r3, [r3, #4]
 801638c:	4a04      	ldr	r2, [pc, #16]	@ (80163a0 <prvResetNextTaskUnblockTime+0x3c>)
 801638e:	6013      	str	r3, [r2, #0]
}
 8016390:	bf00      	nop
 8016392:	370c      	adds	r7, #12
 8016394:	46bd      	mov	sp, r7
 8016396:	f85d 7b04 	ldr.w	r7, [sp], #4
 801639a:	4770      	bx	lr
 801639c:	24004e40 	.word	0x24004e40
 80163a0:	24004ea8 	.word	0x24004ea8

080163a4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80163a4:	b480      	push	{r7}
 80163a6:	b083      	sub	sp, #12
 80163a8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80163aa:	4b0b      	ldr	r3, [pc, #44]	@ (80163d8 <xTaskGetSchedulerState+0x34>)
 80163ac:	681b      	ldr	r3, [r3, #0]
 80163ae:	2b00      	cmp	r3, #0
 80163b0:	d102      	bne.n	80163b8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80163b2:	2301      	movs	r3, #1
 80163b4:	607b      	str	r3, [r7, #4]
 80163b6:	e008      	b.n	80163ca <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80163b8:	4b08      	ldr	r3, [pc, #32]	@ (80163dc <xTaskGetSchedulerState+0x38>)
 80163ba:	681b      	ldr	r3, [r3, #0]
 80163bc:	2b00      	cmp	r3, #0
 80163be:	d102      	bne.n	80163c6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80163c0:	2302      	movs	r3, #2
 80163c2:	607b      	str	r3, [r7, #4]
 80163c4:	e001      	b.n	80163ca <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80163c6:	2300      	movs	r3, #0
 80163c8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80163ca:	687b      	ldr	r3, [r7, #4]
	}
 80163cc:	4618      	mov	r0, r3
 80163ce:	370c      	adds	r7, #12
 80163d0:	46bd      	mov	sp, r7
 80163d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163d6:	4770      	bx	lr
 80163d8:	24004e94 	.word	0x24004e94
 80163dc:	24004eb0 	.word	0x24004eb0

080163e0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80163e0:	b580      	push	{r7, lr}
 80163e2:	b084      	sub	sp, #16
 80163e4:	af00      	add	r7, sp, #0
 80163e6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80163e8:	687b      	ldr	r3, [r7, #4]
 80163ea:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80163ec:	2300      	movs	r3, #0
 80163ee:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80163f0:	687b      	ldr	r3, [r7, #4]
 80163f2:	2b00      	cmp	r3, #0
 80163f4:	d051      	beq.n	801649a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80163f6:	68bb      	ldr	r3, [r7, #8]
 80163f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80163fa:	4b2a      	ldr	r3, [pc, #168]	@ (80164a4 <xTaskPriorityInherit+0xc4>)
 80163fc:	681b      	ldr	r3, [r3, #0]
 80163fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016400:	429a      	cmp	r2, r3
 8016402:	d241      	bcs.n	8016488 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8016404:	68bb      	ldr	r3, [r7, #8]
 8016406:	699b      	ldr	r3, [r3, #24]
 8016408:	2b00      	cmp	r3, #0
 801640a:	db06      	blt.n	801641a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801640c:	4b25      	ldr	r3, [pc, #148]	@ (80164a4 <xTaskPriorityInherit+0xc4>)
 801640e:	681b      	ldr	r3, [r3, #0]
 8016410:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016412:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8016416:	68bb      	ldr	r3, [r7, #8]
 8016418:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 801641a:	68bb      	ldr	r3, [r7, #8]
 801641c:	6959      	ldr	r1, [r3, #20]
 801641e:	68bb      	ldr	r3, [r7, #8]
 8016420:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016422:	4613      	mov	r3, r2
 8016424:	009b      	lsls	r3, r3, #2
 8016426:	4413      	add	r3, r2
 8016428:	009b      	lsls	r3, r3, #2
 801642a:	4a1f      	ldr	r2, [pc, #124]	@ (80164a8 <xTaskPriorityInherit+0xc8>)
 801642c:	4413      	add	r3, r2
 801642e:	4299      	cmp	r1, r3
 8016430:	d122      	bne.n	8016478 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016432:	68bb      	ldr	r3, [r7, #8]
 8016434:	3304      	adds	r3, #4
 8016436:	4618      	mov	r0, r3
 8016438:	f7fe f9ce 	bl	80147d8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801643c:	4b19      	ldr	r3, [pc, #100]	@ (80164a4 <xTaskPriorityInherit+0xc4>)
 801643e:	681b      	ldr	r3, [r3, #0]
 8016440:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016442:	68bb      	ldr	r3, [r7, #8]
 8016444:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8016446:	68bb      	ldr	r3, [r7, #8]
 8016448:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801644a:	4b18      	ldr	r3, [pc, #96]	@ (80164ac <xTaskPriorityInherit+0xcc>)
 801644c:	681b      	ldr	r3, [r3, #0]
 801644e:	429a      	cmp	r2, r3
 8016450:	d903      	bls.n	801645a <xTaskPriorityInherit+0x7a>
 8016452:	68bb      	ldr	r3, [r7, #8]
 8016454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016456:	4a15      	ldr	r2, [pc, #84]	@ (80164ac <xTaskPriorityInherit+0xcc>)
 8016458:	6013      	str	r3, [r2, #0]
 801645a:	68bb      	ldr	r3, [r7, #8]
 801645c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801645e:	4613      	mov	r3, r2
 8016460:	009b      	lsls	r3, r3, #2
 8016462:	4413      	add	r3, r2
 8016464:	009b      	lsls	r3, r3, #2
 8016466:	4a10      	ldr	r2, [pc, #64]	@ (80164a8 <xTaskPriorityInherit+0xc8>)
 8016468:	441a      	add	r2, r3
 801646a:	68bb      	ldr	r3, [r7, #8]
 801646c:	3304      	adds	r3, #4
 801646e:	4619      	mov	r1, r3
 8016470:	4610      	mov	r0, r2
 8016472:	f7fe f954 	bl	801471e <vListInsertEnd>
 8016476:	e004      	b.n	8016482 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8016478:	4b0a      	ldr	r3, [pc, #40]	@ (80164a4 <xTaskPriorityInherit+0xc4>)
 801647a:	681b      	ldr	r3, [r3, #0]
 801647c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801647e:	68bb      	ldr	r3, [r7, #8]
 8016480:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8016482:	2301      	movs	r3, #1
 8016484:	60fb      	str	r3, [r7, #12]
 8016486:	e008      	b.n	801649a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8016488:	68bb      	ldr	r3, [r7, #8]
 801648a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801648c:	4b05      	ldr	r3, [pc, #20]	@ (80164a4 <xTaskPriorityInherit+0xc4>)
 801648e:	681b      	ldr	r3, [r3, #0]
 8016490:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016492:	429a      	cmp	r2, r3
 8016494:	d201      	bcs.n	801649a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8016496:	2301      	movs	r3, #1
 8016498:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801649a:	68fb      	ldr	r3, [r7, #12]
	}
 801649c:	4618      	mov	r0, r3
 801649e:	3710      	adds	r7, #16
 80164a0:	46bd      	mov	sp, r7
 80164a2:	bd80      	pop	{r7, pc}
 80164a4:	240049b4 	.word	0x240049b4
 80164a8:	240049b8 	.word	0x240049b8
 80164ac:	24004e90 	.word	0x24004e90

080164b0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80164b0:	b580      	push	{r7, lr}
 80164b2:	b086      	sub	sp, #24
 80164b4:	af00      	add	r7, sp, #0
 80164b6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80164b8:	687b      	ldr	r3, [r7, #4]
 80164ba:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80164bc:	2300      	movs	r3, #0
 80164be:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80164c0:	687b      	ldr	r3, [r7, #4]
 80164c2:	2b00      	cmp	r3, #0
 80164c4:	d058      	beq.n	8016578 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80164c6:	4b2f      	ldr	r3, [pc, #188]	@ (8016584 <xTaskPriorityDisinherit+0xd4>)
 80164c8:	681b      	ldr	r3, [r3, #0]
 80164ca:	693a      	ldr	r2, [r7, #16]
 80164cc:	429a      	cmp	r2, r3
 80164ce:	d00b      	beq.n	80164e8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80164d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80164d4:	f383 8811 	msr	BASEPRI, r3
 80164d8:	f3bf 8f6f 	isb	sy
 80164dc:	f3bf 8f4f 	dsb	sy
 80164e0:	60fb      	str	r3, [r7, #12]
}
 80164e2:	bf00      	nop
 80164e4:	bf00      	nop
 80164e6:	e7fd      	b.n	80164e4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80164e8:	693b      	ldr	r3, [r7, #16]
 80164ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80164ec:	2b00      	cmp	r3, #0
 80164ee:	d10b      	bne.n	8016508 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80164f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80164f4:	f383 8811 	msr	BASEPRI, r3
 80164f8:	f3bf 8f6f 	isb	sy
 80164fc:	f3bf 8f4f 	dsb	sy
 8016500:	60bb      	str	r3, [r7, #8]
}
 8016502:	bf00      	nop
 8016504:	bf00      	nop
 8016506:	e7fd      	b.n	8016504 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8016508:	693b      	ldr	r3, [r7, #16]
 801650a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801650c:	1e5a      	subs	r2, r3, #1
 801650e:	693b      	ldr	r3, [r7, #16]
 8016510:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8016512:	693b      	ldr	r3, [r7, #16]
 8016514:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016516:	693b      	ldr	r3, [r7, #16]
 8016518:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801651a:	429a      	cmp	r2, r3
 801651c:	d02c      	beq.n	8016578 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801651e:	693b      	ldr	r3, [r7, #16]
 8016520:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016522:	2b00      	cmp	r3, #0
 8016524:	d128      	bne.n	8016578 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016526:	693b      	ldr	r3, [r7, #16]
 8016528:	3304      	adds	r3, #4
 801652a:	4618      	mov	r0, r3
 801652c:	f7fe f954 	bl	80147d8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8016530:	693b      	ldr	r3, [r7, #16]
 8016532:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8016534:	693b      	ldr	r3, [r7, #16]
 8016536:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016538:	693b      	ldr	r3, [r7, #16]
 801653a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801653c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8016540:	693b      	ldr	r3, [r7, #16]
 8016542:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8016544:	693b      	ldr	r3, [r7, #16]
 8016546:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016548:	4b0f      	ldr	r3, [pc, #60]	@ (8016588 <xTaskPriorityDisinherit+0xd8>)
 801654a:	681b      	ldr	r3, [r3, #0]
 801654c:	429a      	cmp	r2, r3
 801654e:	d903      	bls.n	8016558 <xTaskPriorityDisinherit+0xa8>
 8016550:	693b      	ldr	r3, [r7, #16]
 8016552:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016554:	4a0c      	ldr	r2, [pc, #48]	@ (8016588 <xTaskPriorityDisinherit+0xd8>)
 8016556:	6013      	str	r3, [r2, #0]
 8016558:	693b      	ldr	r3, [r7, #16]
 801655a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801655c:	4613      	mov	r3, r2
 801655e:	009b      	lsls	r3, r3, #2
 8016560:	4413      	add	r3, r2
 8016562:	009b      	lsls	r3, r3, #2
 8016564:	4a09      	ldr	r2, [pc, #36]	@ (801658c <xTaskPriorityDisinherit+0xdc>)
 8016566:	441a      	add	r2, r3
 8016568:	693b      	ldr	r3, [r7, #16]
 801656a:	3304      	adds	r3, #4
 801656c:	4619      	mov	r1, r3
 801656e:	4610      	mov	r0, r2
 8016570:	f7fe f8d5 	bl	801471e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8016574:	2301      	movs	r3, #1
 8016576:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8016578:	697b      	ldr	r3, [r7, #20]
	}
 801657a:	4618      	mov	r0, r3
 801657c:	3718      	adds	r7, #24
 801657e:	46bd      	mov	sp, r7
 8016580:	bd80      	pop	{r7, pc}
 8016582:	bf00      	nop
 8016584:	240049b4 	.word	0x240049b4
 8016588:	24004e90 	.word	0x24004e90
 801658c:	240049b8 	.word	0x240049b8

08016590 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8016590:	b580      	push	{r7, lr}
 8016592:	b088      	sub	sp, #32
 8016594:	af00      	add	r7, sp, #0
 8016596:	6078      	str	r0, [r7, #4]
 8016598:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 801659a:	687b      	ldr	r3, [r7, #4]
 801659c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801659e:	2301      	movs	r3, #1
 80165a0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80165a2:	687b      	ldr	r3, [r7, #4]
 80165a4:	2b00      	cmp	r3, #0
 80165a6:	d06c      	beq.n	8016682 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80165a8:	69bb      	ldr	r3, [r7, #24]
 80165aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80165ac:	2b00      	cmp	r3, #0
 80165ae:	d10b      	bne.n	80165c8 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80165b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80165b4:	f383 8811 	msr	BASEPRI, r3
 80165b8:	f3bf 8f6f 	isb	sy
 80165bc:	f3bf 8f4f 	dsb	sy
 80165c0:	60fb      	str	r3, [r7, #12]
}
 80165c2:	bf00      	nop
 80165c4:	bf00      	nop
 80165c6:	e7fd      	b.n	80165c4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80165c8:	69bb      	ldr	r3, [r7, #24]
 80165ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80165cc:	683a      	ldr	r2, [r7, #0]
 80165ce:	429a      	cmp	r2, r3
 80165d0:	d902      	bls.n	80165d8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80165d2:	683b      	ldr	r3, [r7, #0]
 80165d4:	61fb      	str	r3, [r7, #28]
 80165d6:	e002      	b.n	80165de <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80165d8:	69bb      	ldr	r3, [r7, #24]
 80165da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80165dc:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80165de:	69bb      	ldr	r3, [r7, #24]
 80165e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80165e2:	69fa      	ldr	r2, [r7, #28]
 80165e4:	429a      	cmp	r2, r3
 80165e6:	d04c      	beq.n	8016682 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80165e8:	69bb      	ldr	r3, [r7, #24]
 80165ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80165ec:	697a      	ldr	r2, [r7, #20]
 80165ee:	429a      	cmp	r2, r3
 80165f0:	d147      	bne.n	8016682 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80165f2:	4b26      	ldr	r3, [pc, #152]	@ (801668c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80165f4:	681b      	ldr	r3, [r3, #0]
 80165f6:	69ba      	ldr	r2, [r7, #24]
 80165f8:	429a      	cmp	r2, r3
 80165fa:	d10b      	bne.n	8016614 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80165fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016600:	f383 8811 	msr	BASEPRI, r3
 8016604:	f3bf 8f6f 	isb	sy
 8016608:	f3bf 8f4f 	dsb	sy
 801660c:	60bb      	str	r3, [r7, #8]
}
 801660e:	bf00      	nop
 8016610:	bf00      	nop
 8016612:	e7fd      	b.n	8016610 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8016614:	69bb      	ldr	r3, [r7, #24]
 8016616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016618:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 801661a:	69bb      	ldr	r3, [r7, #24]
 801661c:	69fa      	ldr	r2, [r7, #28]
 801661e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8016620:	69bb      	ldr	r3, [r7, #24]
 8016622:	699b      	ldr	r3, [r3, #24]
 8016624:	2b00      	cmp	r3, #0
 8016626:	db04      	blt.n	8016632 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016628:	69fb      	ldr	r3, [r7, #28]
 801662a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 801662e:	69bb      	ldr	r3, [r7, #24]
 8016630:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8016632:	69bb      	ldr	r3, [r7, #24]
 8016634:	6959      	ldr	r1, [r3, #20]
 8016636:	693a      	ldr	r2, [r7, #16]
 8016638:	4613      	mov	r3, r2
 801663a:	009b      	lsls	r3, r3, #2
 801663c:	4413      	add	r3, r2
 801663e:	009b      	lsls	r3, r3, #2
 8016640:	4a13      	ldr	r2, [pc, #76]	@ (8016690 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8016642:	4413      	add	r3, r2
 8016644:	4299      	cmp	r1, r3
 8016646:	d11c      	bne.n	8016682 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016648:	69bb      	ldr	r3, [r7, #24]
 801664a:	3304      	adds	r3, #4
 801664c:	4618      	mov	r0, r3
 801664e:	f7fe f8c3 	bl	80147d8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8016652:	69bb      	ldr	r3, [r7, #24]
 8016654:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016656:	4b0f      	ldr	r3, [pc, #60]	@ (8016694 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8016658:	681b      	ldr	r3, [r3, #0]
 801665a:	429a      	cmp	r2, r3
 801665c:	d903      	bls.n	8016666 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 801665e:	69bb      	ldr	r3, [r7, #24]
 8016660:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016662:	4a0c      	ldr	r2, [pc, #48]	@ (8016694 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8016664:	6013      	str	r3, [r2, #0]
 8016666:	69bb      	ldr	r3, [r7, #24]
 8016668:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801666a:	4613      	mov	r3, r2
 801666c:	009b      	lsls	r3, r3, #2
 801666e:	4413      	add	r3, r2
 8016670:	009b      	lsls	r3, r3, #2
 8016672:	4a07      	ldr	r2, [pc, #28]	@ (8016690 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8016674:	441a      	add	r2, r3
 8016676:	69bb      	ldr	r3, [r7, #24]
 8016678:	3304      	adds	r3, #4
 801667a:	4619      	mov	r1, r3
 801667c:	4610      	mov	r0, r2
 801667e:	f7fe f84e 	bl	801471e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8016682:	bf00      	nop
 8016684:	3720      	adds	r7, #32
 8016686:	46bd      	mov	sp, r7
 8016688:	bd80      	pop	{r7, pc}
 801668a:	bf00      	nop
 801668c:	240049b4 	.word	0x240049b4
 8016690:	240049b8 	.word	0x240049b8
 8016694:	24004e90 	.word	0x24004e90

08016698 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8016698:	b480      	push	{r7}
 801669a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 801669c:	4b07      	ldr	r3, [pc, #28]	@ (80166bc <pvTaskIncrementMutexHeldCount+0x24>)
 801669e:	681b      	ldr	r3, [r3, #0]
 80166a0:	2b00      	cmp	r3, #0
 80166a2:	d004      	beq.n	80166ae <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80166a4:	4b05      	ldr	r3, [pc, #20]	@ (80166bc <pvTaskIncrementMutexHeldCount+0x24>)
 80166a6:	681b      	ldr	r3, [r3, #0]
 80166a8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80166aa:	3201      	adds	r2, #1
 80166ac:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80166ae:	4b03      	ldr	r3, [pc, #12]	@ (80166bc <pvTaskIncrementMutexHeldCount+0x24>)
 80166b0:	681b      	ldr	r3, [r3, #0]
	}
 80166b2:	4618      	mov	r0, r3
 80166b4:	46bd      	mov	sp, r7
 80166b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166ba:	4770      	bx	lr
 80166bc:	240049b4 	.word	0x240049b4

080166c0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80166c0:	b580      	push	{r7, lr}
 80166c2:	b084      	sub	sp, #16
 80166c4:	af00      	add	r7, sp, #0
 80166c6:	6078      	str	r0, [r7, #4]
 80166c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80166ca:	4b21      	ldr	r3, [pc, #132]	@ (8016750 <prvAddCurrentTaskToDelayedList+0x90>)
 80166cc:	681b      	ldr	r3, [r3, #0]
 80166ce:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80166d0:	4b20      	ldr	r3, [pc, #128]	@ (8016754 <prvAddCurrentTaskToDelayedList+0x94>)
 80166d2:	681b      	ldr	r3, [r3, #0]
 80166d4:	3304      	adds	r3, #4
 80166d6:	4618      	mov	r0, r3
 80166d8:	f7fe f87e 	bl	80147d8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80166dc:	687b      	ldr	r3, [r7, #4]
 80166de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80166e2:	d10a      	bne.n	80166fa <prvAddCurrentTaskToDelayedList+0x3a>
 80166e4:	683b      	ldr	r3, [r7, #0]
 80166e6:	2b00      	cmp	r3, #0
 80166e8:	d007      	beq.n	80166fa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80166ea:	4b1a      	ldr	r3, [pc, #104]	@ (8016754 <prvAddCurrentTaskToDelayedList+0x94>)
 80166ec:	681b      	ldr	r3, [r3, #0]
 80166ee:	3304      	adds	r3, #4
 80166f0:	4619      	mov	r1, r3
 80166f2:	4819      	ldr	r0, [pc, #100]	@ (8016758 <prvAddCurrentTaskToDelayedList+0x98>)
 80166f4:	f7fe f813 	bl	801471e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80166f8:	e026      	b.n	8016748 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80166fa:	68fa      	ldr	r2, [r7, #12]
 80166fc:	687b      	ldr	r3, [r7, #4]
 80166fe:	4413      	add	r3, r2
 8016700:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8016702:	4b14      	ldr	r3, [pc, #80]	@ (8016754 <prvAddCurrentTaskToDelayedList+0x94>)
 8016704:	681b      	ldr	r3, [r3, #0]
 8016706:	68ba      	ldr	r2, [r7, #8]
 8016708:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801670a:	68ba      	ldr	r2, [r7, #8]
 801670c:	68fb      	ldr	r3, [r7, #12]
 801670e:	429a      	cmp	r2, r3
 8016710:	d209      	bcs.n	8016726 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016712:	4b12      	ldr	r3, [pc, #72]	@ (801675c <prvAddCurrentTaskToDelayedList+0x9c>)
 8016714:	681a      	ldr	r2, [r3, #0]
 8016716:	4b0f      	ldr	r3, [pc, #60]	@ (8016754 <prvAddCurrentTaskToDelayedList+0x94>)
 8016718:	681b      	ldr	r3, [r3, #0]
 801671a:	3304      	adds	r3, #4
 801671c:	4619      	mov	r1, r3
 801671e:	4610      	mov	r0, r2
 8016720:	f7fe f821 	bl	8014766 <vListInsert>
}
 8016724:	e010      	b.n	8016748 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016726:	4b0e      	ldr	r3, [pc, #56]	@ (8016760 <prvAddCurrentTaskToDelayedList+0xa0>)
 8016728:	681a      	ldr	r2, [r3, #0]
 801672a:	4b0a      	ldr	r3, [pc, #40]	@ (8016754 <prvAddCurrentTaskToDelayedList+0x94>)
 801672c:	681b      	ldr	r3, [r3, #0]
 801672e:	3304      	adds	r3, #4
 8016730:	4619      	mov	r1, r3
 8016732:	4610      	mov	r0, r2
 8016734:	f7fe f817 	bl	8014766 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8016738:	4b0a      	ldr	r3, [pc, #40]	@ (8016764 <prvAddCurrentTaskToDelayedList+0xa4>)
 801673a:	681b      	ldr	r3, [r3, #0]
 801673c:	68ba      	ldr	r2, [r7, #8]
 801673e:	429a      	cmp	r2, r3
 8016740:	d202      	bcs.n	8016748 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8016742:	4a08      	ldr	r2, [pc, #32]	@ (8016764 <prvAddCurrentTaskToDelayedList+0xa4>)
 8016744:	68bb      	ldr	r3, [r7, #8]
 8016746:	6013      	str	r3, [r2, #0]
}
 8016748:	bf00      	nop
 801674a:	3710      	adds	r7, #16
 801674c:	46bd      	mov	sp, r7
 801674e:	bd80      	pop	{r7, pc}
 8016750:	24004e8c 	.word	0x24004e8c
 8016754:	240049b4 	.word	0x240049b4
 8016758:	24004e74 	.word	0x24004e74
 801675c:	24004e44 	.word	0x24004e44
 8016760:	24004e40 	.word	0x24004e40
 8016764:	24004ea8 	.word	0x24004ea8

08016768 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8016768:	b580      	push	{r7, lr}
 801676a:	b08a      	sub	sp, #40	@ 0x28
 801676c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801676e:	2300      	movs	r3, #0
 8016770:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8016772:	f000 fb13 	bl	8016d9c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8016776:	4b1d      	ldr	r3, [pc, #116]	@ (80167ec <xTimerCreateTimerTask+0x84>)
 8016778:	681b      	ldr	r3, [r3, #0]
 801677a:	2b00      	cmp	r3, #0
 801677c:	d021      	beq.n	80167c2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801677e:	2300      	movs	r3, #0
 8016780:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8016782:	2300      	movs	r3, #0
 8016784:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8016786:	1d3a      	adds	r2, r7, #4
 8016788:	f107 0108 	add.w	r1, r7, #8
 801678c:	f107 030c 	add.w	r3, r7, #12
 8016790:	4618      	mov	r0, r3
 8016792:	f7fd ff7d 	bl	8014690 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8016796:	6879      	ldr	r1, [r7, #4]
 8016798:	68bb      	ldr	r3, [r7, #8]
 801679a:	68fa      	ldr	r2, [r7, #12]
 801679c:	9202      	str	r2, [sp, #8]
 801679e:	9301      	str	r3, [sp, #4]
 80167a0:	2302      	movs	r3, #2
 80167a2:	9300      	str	r3, [sp, #0]
 80167a4:	2300      	movs	r3, #0
 80167a6:	460a      	mov	r2, r1
 80167a8:	4911      	ldr	r1, [pc, #68]	@ (80167f0 <xTimerCreateTimerTask+0x88>)
 80167aa:	4812      	ldr	r0, [pc, #72]	@ (80167f4 <xTimerCreateTimerTask+0x8c>)
 80167ac:	f7fe ff2c 	bl	8015608 <xTaskCreateStatic>
 80167b0:	4603      	mov	r3, r0
 80167b2:	4a11      	ldr	r2, [pc, #68]	@ (80167f8 <xTimerCreateTimerTask+0x90>)
 80167b4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80167b6:	4b10      	ldr	r3, [pc, #64]	@ (80167f8 <xTimerCreateTimerTask+0x90>)
 80167b8:	681b      	ldr	r3, [r3, #0]
 80167ba:	2b00      	cmp	r3, #0
 80167bc:	d001      	beq.n	80167c2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80167be:	2301      	movs	r3, #1
 80167c0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80167c2:	697b      	ldr	r3, [r7, #20]
 80167c4:	2b00      	cmp	r3, #0
 80167c6:	d10b      	bne.n	80167e0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80167c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80167cc:	f383 8811 	msr	BASEPRI, r3
 80167d0:	f3bf 8f6f 	isb	sy
 80167d4:	f3bf 8f4f 	dsb	sy
 80167d8:	613b      	str	r3, [r7, #16]
}
 80167da:	bf00      	nop
 80167dc:	bf00      	nop
 80167de:	e7fd      	b.n	80167dc <xTimerCreateTimerTask+0x74>
	return xReturn;
 80167e0:	697b      	ldr	r3, [r7, #20]
}
 80167e2:	4618      	mov	r0, r3
 80167e4:	3718      	adds	r7, #24
 80167e6:	46bd      	mov	sp, r7
 80167e8:	bd80      	pop	{r7, pc}
 80167ea:	bf00      	nop
 80167ec:	24004ee4 	.word	0x24004ee4
 80167f0:	0801bc4c 	.word	0x0801bc4c
 80167f4:	08016935 	.word	0x08016935
 80167f8:	24004ee8 	.word	0x24004ee8

080167fc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80167fc:	b580      	push	{r7, lr}
 80167fe:	b08a      	sub	sp, #40	@ 0x28
 8016800:	af00      	add	r7, sp, #0
 8016802:	60f8      	str	r0, [r7, #12]
 8016804:	60b9      	str	r1, [r7, #8]
 8016806:	607a      	str	r2, [r7, #4]
 8016808:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 801680a:	2300      	movs	r3, #0
 801680c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 801680e:	68fb      	ldr	r3, [r7, #12]
 8016810:	2b00      	cmp	r3, #0
 8016812:	d10b      	bne.n	801682c <xTimerGenericCommand+0x30>
	__asm volatile
 8016814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016818:	f383 8811 	msr	BASEPRI, r3
 801681c:	f3bf 8f6f 	isb	sy
 8016820:	f3bf 8f4f 	dsb	sy
 8016824:	623b      	str	r3, [r7, #32]
}
 8016826:	bf00      	nop
 8016828:	bf00      	nop
 801682a:	e7fd      	b.n	8016828 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 801682c:	4b19      	ldr	r3, [pc, #100]	@ (8016894 <xTimerGenericCommand+0x98>)
 801682e:	681b      	ldr	r3, [r3, #0]
 8016830:	2b00      	cmp	r3, #0
 8016832:	d02a      	beq.n	801688a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8016834:	68bb      	ldr	r3, [r7, #8]
 8016836:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8016838:	687b      	ldr	r3, [r7, #4]
 801683a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 801683c:	68fb      	ldr	r3, [r7, #12]
 801683e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8016840:	68bb      	ldr	r3, [r7, #8]
 8016842:	2b05      	cmp	r3, #5
 8016844:	dc18      	bgt.n	8016878 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8016846:	f7ff fdad 	bl	80163a4 <xTaskGetSchedulerState>
 801684a:	4603      	mov	r3, r0
 801684c:	2b02      	cmp	r3, #2
 801684e:	d109      	bne.n	8016864 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8016850:	4b10      	ldr	r3, [pc, #64]	@ (8016894 <xTimerGenericCommand+0x98>)
 8016852:	6818      	ldr	r0, [r3, #0]
 8016854:	f107 0110 	add.w	r1, r7, #16
 8016858:	2300      	movs	r3, #0
 801685a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801685c:	f7fe f92c 	bl	8014ab8 <xQueueGenericSend>
 8016860:	6278      	str	r0, [r7, #36]	@ 0x24
 8016862:	e012      	b.n	801688a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8016864:	4b0b      	ldr	r3, [pc, #44]	@ (8016894 <xTimerGenericCommand+0x98>)
 8016866:	6818      	ldr	r0, [r3, #0]
 8016868:	f107 0110 	add.w	r1, r7, #16
 801686c:	2300      	movs	r3, #0
 801686e:	2200      	movs	r2, #0
 8016870:	f7fe f922 	bl	8014ab8 <xQueueGenericSend>
 8016874:	6278      	str	r0, [r7, #36]	@ 0x24
 8016876:	e008      	b.n	801688a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8016878:	4b06      	ldr	r3, [pc, #24]	@ (8016894 <xTimerGenericCommand+0x98>)
 801687a:	6818      	ldr	r0, [r3, #0]
 801687c:	f107 0110 	add.w	r1, r7, #16
 8016880:	2300      	movs	r3, #0
 8016882:	683a      	ldr	r2, [r7, #0]
 8016884:	f7fe fa1a 	bl	8014cbc <xQueueGenericSendFromISR>
 8016888:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 801688a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801688c:	4618      	mov	r0, r3
 801688e:	3728      	adds	r7, #40	@ 0x28
 8016890:	46bd      	mov	sp, r7
 8016892:	bd80      	pop	{r7, pc}
 8016894:	24004ee4 	.word	0x24004ee4

08016898 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8016898:	b580      	push	{r7, lr}
 801689a:	b088      	sub	sp, #32
 801689c:	af02      	add	r7, sp, #8
 801689e:	6078      	str	r0, [r7, #4]
 80168a0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80168a2:	4b23      	ldr	r3, [pc, #140]	@ (8016930 <prvProcessExpiredTimer+0x98>)
 80168a4:	681b      	ldr	r3, [r3, #0]
 80168a6:	68db      	ldr	r3, [r3, #12]
 80168a8:	68db      	ldr	r3, [r3, #12]
 80168aa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80168ac:	697b      	ldr	r3, [r7, #20]
 80168ae:	3304      	adds	r3, #4
 80168b0:	4618      	mov	r0, r3
 80168b2:	f7fd ff91 	bl	80147d8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80168b6:	697b      	ldr	r3, [r7, #20]
 80168b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80168bc:	f003 0304 	and.w	r3, r3, #4
 80168c0:	2b00      	cmp	r3, #0
 80168c2:	d023      	beq.n	801690c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80168c4:	697b      	ldr	r3, [r7, #20]
 80168c6:	699a      	ldr	r2, [r3, #24]
 80168c8:	687b      	ldr	r3, [r7, #4]
 80168ca:	18d1      	adds	r1, r2, r3
 80168cc:	687b      	ldr	r3, [r7, #4]
 80168ce:	683a      	ldr	r2, [r7, #0]
 80168d0:	6978      	ldr	r0, [r7, #20]
 80168d2:	f000 f8d5 	bl	8016a80 <prvInsertTimerInActiveList>
 80168d6:	4603      	mov	r3, r0
 80168d8:	2b00      	cmp	r3, #0
 80168da:	d020      	beq.n	801691e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80168dc:	2300      	movs	r3, #0
 80168de:	9300      	str	r3, [sp, #0]
 80168e0:	2300      	movs	r3, #0
 80168e2:	687a      	ldr	r2, [r7, #4]
 80168e4:	2100      	movs	r1, #0
 80168e6:	6978      	ldr	r0, [r7, #20]
 80168e8:	f7ff ff88 	bl	80167fc <xTimerGenericCommand>
 80168ec:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80168ee:	693b      	ldr	r3, [r7, #16]
 80168f0:	2b00      	cmp	r3, #0
 80168f2:	d114      	bne.n	801691e <prvProcessExpiredTimer+0x86>
	__asm volatile
 80168f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80168f8:	f383 8811 	msr	BASEPRI, r3
 80168fc:	f3bf 8f6f 	isb	sy
 8016900:	f3bf 8f4f 	dsb	sy
 8016904:	60fb      	str	r3, [r7, #12]
}
 8016906:	bf00      	nop
 8016908:	bf00      	nop
 801690a:	e7fd      	b.n	8016908 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801690c:	697b      	ldr	r3, [r7, #20]
 801690e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016912:	f023 0301 	bic.w	r3, r3, #1
 8016916:	b2da      	uxtb	r2, r3
 8016918:	697b      	ldr	r3, [r7, #20]
 801691a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801691e:	697b      	ldr	r3, [r7, #20]
 8016920:	6a1b      	ldr	r3, [r3, #32]
 8016922:	6978      	ldr	r0, [r7, #20]
 8016924:	4798      	blx	r3
}
 8016926:	bf00      	nop
 8016928:	3718      	adds	r7, #24
 801692a:	46bd      	mov	sp, r7
 801692c:	bd80      	pop	{r7, pc}
 801692e:	bf00      	nop
 8016930:	24004edc 	.word	0x24004edc

08016934 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8016934:	b580      	push	{r7, lr}
 8016936:	b084      	sub	sp, #16
 8016938:	af00      	add	r7, sp, #0
 801693a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801693c:	f107 0308 	add.w	r3, r7, #8
 8016940:	4618      	mov	r0, r3
 8016942:	f000 f859 	bl	80169f8 <prvGetNextExpireTime>
 8016946:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8016948:	68bb      	ldr	r3, [r7, #8]
 801694a:	4619      	mov	r1, r3
 801694c:	68f8      	ldr	r0, [r7, #12]
 801694e:	f000 f805 	bl	801695c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8016952:	f000 f8d7 	bl	8016b04 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8016956:	bf00      	nop
 8016958:	e7f0      	b.n	801693c <prvTimerTask+0x8>
	...

0801695c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 801695c:	b580      	push	{r7, lr}
 801695e:	b084      	sub	sp, #16
 8016960:	af00      	add	r7, sp, #0
 8016962:	6078      	str	r0, [r7, #4]
 8016964:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8016966:	f7ff f929 	bl	8015bbc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801696a:	f107 0308 	add.w	r3, r7, #8
 801696e:	4618      	mov	r0, r3
 8016970:	f000 f866 	bl	8016a40 <prvSampleTimeNow>
 8016974:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8016976:	68bb      	ldr	r3, [r7, #8]
 8016978:	2b00      	cmp	r3, #0
 801697a:	d130      	bne.n	80169de <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 801697c:	683b      	ldr	r3, [r7, #0]
 801697e:	2b00      	cmp	r3, #0
 8016980:	d10a      	bne.n	8016998 <prvProcessTimerOrBlockTask+0x3c>
 8016982:	687a      	ldr	r2, [r7, #4]
 8016984:	68fb      	ldr	r3, [r7, #12]
 8016986:	429a      	cmp	r2, r3
 8016988:	d806      	bhi.n	8016998 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 801698a:	f7ff f925 	bl	8015bd8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801698e:	68f9      	ldr	r1, [r7, #12]
 8016990:	6878      	ldr	r0, [r7, #4]
 8016992:	f7ff ff81 	bl	8016898 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8016996:	e024      	b.n	80169e2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8016998:	683b      	ldr	r3, [r7, #0]
 801699a:	2b00      	cmp	r3, #0
 801699c:	d008      	beq.n	80169b0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801699e:	4b13      	ldr	r3, [pc, #76]	@ (80169ec <prvProcessTimerOrBlockTask+0x90>)
 80169a0:	681b      	ldr	r3, [r3, #0]
 80169a2:	681b      	ldr	r3, [r3, #0]
 80169a4:	2b00      	cmp	r3, #0
 80169a6:	d101      	bne.n	80169ac <prvProcessTimerOrBlockTask+0x50>
 80169a8:	2301      	movs	r3, #1
 80169aa:	e000      	b.n	80169ae <prvProcessTimerOrBlockTask+0x52>
 80169ac:	2300      	movs	r3, #0
 80169ae:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80169b0:	4b0f      	ldr	r3, [pc, #60]	@ (80169f0 <prvProcessTimerOrBlockTask+0x94>)
 80169b2:	6818      	ldr	r0, [r3, #0]
 80169b4:	687a      	ldr	r2, [r7, #4]
 80169b6:	68fb      	ldr	r3, [r7, #12]
 80169b8:	1ad3      	subs	r3, r2, r3
 80169ba:	683a      	ldr	r2, [r7, #0]
 80169bc:	4619      	mov	r1, r3
 80169be:	f7fe fdef 	bl	80155a0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80169c2:	f7ff f909 	bl	8015bd8 <xTaskResumeAll>
 80169c6:	4603      	mov	r3, r0
 80169c8:	2b00      	cmp	r3, #0
 80169ca:	d10a      	bne.n	80169e2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80169cc:	4b09      	ldr	r3, [pc, #36]	@ (80169f4 <prvProcessTimerOrBlockTask+0x98>)
 80169ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80169d2:	601a      	str	r2, [r3, #0]
 80169d4:	f3bf 8f4f 	dsb	sy
 80169d8:	f3bf 8f6f 	isb	sy
}
 80169dc:	e001      	b.n	80169e2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80169de:	f7ff f8fb 	bl	8015bd8 <xTaskResumeAll>
}
 80169e2:	bf00      	nop
 80169e4:	3710      	adds	r7, #16
 80169e6:	46bd      	mov	sp, r7
 80169e8:	bd80      	pop	{r7, pc}
 80169ea:	bf00      	nop
 80169ec:	24004ee0 	.word	0x24004ee0
 80169f0:	24004ee4 	.word	0x24004ee4
 80169f4:	e000ed04 	.word	0xe000ed04

080169f8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80169f8:	b480      	push	{r7}
 80169fa:	b085      	sub	sp, #20
 80169fc:	af00      	add	r7, sp, #0
 80169fe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8016a00:	4b0e      	ldr	r3, [pc, #56]	@ (8016a3c <prvGetNextExpireTime+0x44>)
 8016a02:	681b      	ldr	r3, [r3, #0]
 8016a04:	681b      	ldr	r3, [r3, #0]
 8016a06:	2b00      	cmp	r3, #0
 8016a08:	d101      	bne.n	8016a0e <prvGetNextExpireTime+0x16>
 8016a0a:	2201      	movs	r2, #1
 8016a0c:	e000      	b.n	8016a10 <prvGetNextExpireTime+0x18>
 8016a0e:	2200      	movs	r2, #0
 8016a10:	687b      	ldr	r3, [r7, #4]
 8016a12:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8016a14:	687b      	ldr	r3, [r7, #4]
 8016a16:	681b      	ldr	r3, [r3, #0]
 8016a18:	2b00      	cmp	r3, #0
 8016a1a:	d105      	bne.n	8016a28 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8016a1c:	4b07      	ldr	r3, [pc, #28]	@ (8016a3c <prvGetNextExpireTime+0x44>)
 8016a1e:	681b      	ldr	r3, [r3, #0]
 8016a20:	68db      	ldr	r3, [r3, #12]
 8016a22:	681b      	ldr	r3, [r3, #0]
 8016a24:	60fb      	str	r3, [r7, #12]
 8016a26:	e001      	b.n	8016a2c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8016a28:	2300      	movs	r3, #0
 8016a2a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8016a2c:	68fb      	ldr	r3, [r7, #12]
}
 8016a2e:	4618      	mov	r0, r3
 8016a30:	3714      	adds	r7, #20
 8016a32:	46bd      	mov	sp, r7
 8016a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a38:	4770      	bx	lr
 8016a3a:	bf00      	nop
 8016a3c:	24004edc 	.word	0x24004edc

08016a40 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8016a40:	b580      	push	{r7, lr}
 8016a42:	b084      	sub	sp, #16
 8016a44:	af00      	add	r7, sp, #0
 8016a46:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8016a48:	f7ff f964 	bl	8015d14 <xTaskGetTickCount>
 8016a4c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8016a4e:	4b0b      	ldr	r3, [pc, #44]	@ (8016a7c <prvSampleTimeNow+0x3c>)
 8016a50:	681b      	ldr	r3, [r3, #0]
 8016a52:	68fa      	ldr	r2, [r7, #12]
 8016a54:	429a      	cmp	r2, r3
 8016a56:	d205      	bcs.n	8016a64 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8016a58:	f000 f93a 	bl	8016cd0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8016a5c:	687b      	ldr	r3, [r7, #4]
 8016a5e:	2201      	movs	r2, #1
 8016a60:	601a      	str	r2, [r3, #0]
 8016a62:	e002      	b.n	8016a6a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8016a64:	687b      	ldr	r3, [r7, #4]
 8016a66:	2200      	movs	r2, #0
 8016a68:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8016a6a:	4a04      	ldr	r2, [pc, #16]	@ (8016a7c <prvSampleTimeNow+0x3c>)
 8016a6c:	68fb      	ldr	r3, [r7, #12]
 8016a6e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8016a70:	68fb      	ldr	r3, [r7, #12]
}
 8016a72:	4618      	mov	r0, r3
 8016a74:	3710      	adds	r7, #16
 8016a76:	46bd      	mov	sp, r7
 8016a78:	bd80      	pop	{r7, pc}
 8016a7a:	bf00      	nop
 8016a7c:	24004eec 	.word	0x24004eec

08016a80 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8016a80:	b580      	push	{r7, lr}
 8016a82:	b086      	sub	sp, #24
 8016a84:	af00      	add	r7, sp, #0
 8016a86:	60f8      	str	r0, [r7, #12]
 8016a88:	60b9      	str	r1, [r7, #8]
 8016a8a:	607a      	str	r2, [r7, #4]
 8016a8c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8016a8e:	2300      	movs	r3, #0
 8016a90:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8016a92:	68fb      	ldr	r3, [r7, #12]
 8016a94:	68ba      	ldr	r2, [r7, #8]
 8016a96:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8016a98:	68fb      	ldr	r3, [r7, #12]
 8016a9a:	68fa      	ldr	r2, [r7, #12]
 8016a9c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8016a9e:	68ba      	ldr	r2, [r7, #8]
 8016aa0:	687b      	ldr	r3, [r7, #4]
 8016aa2:	429a      	cmp	r2, r3
 8016aa4:	d812      	bhi.n	8016acc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016aa6:	687a      	ldr	r2, [r7, #4]
 8016aa8:	683b      	ldr	r3, [r7, #0]
 8016aaa:	1ad2      	subs	r2, r2, r3
 8016aac:	68fb      	ldr	r3, [r7, #12]
 8016aae:	699b      	ldr	r3, [r3, #24]
 8016ab0:	429a      	cmp	r2, r3
 8016ab2:	d302      	bcc.n	8016aba <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8016ab4:	2301      	movs	r3, #1
 8016ab6:	617b      	str	r3, [r7, #20]
 8016ab8:	e01b      	b.n	8016af2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8016aba:	4b10      	ldr	r3, [pc, #64]	@ (8016afc <prvInsertTimerInActiveList+0x7c>)
 8016abc:	681a      	ldr	r2, [r3, #0]
 8016abe:	68fb      	ldr	r3, [r7, #12]
 8016ac0:	3304      	adds	r3, #4
 8016ac2:	4619      	mov	r1, r3
 8016ac4:	4610      	mov	r0, r2
 8016ac6:	f7fd fe4e 	bl	8014766 <vListInsert>
 8016aca:	e012      	b.n	8016af2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8016acc:	687a      	ldr	r2, [r7, #4]
 8016ace:	683b      	ldr	r3, [r7, #0]
 8016ad0:	429a      	cmp	r2, r3
 8016ad2:	d206      	bcs.n	8016ae2 <prvInsertTimerInActiveList+0x62>
 8016ad4:	68ba      	ldr	r2, [r7, #8]
 8016ad6:	683b      	ldr	r3, [r7, #0]
 8016ad8:	429a      	cmp	r2, r3
 8016ada:	d302      	bcc.n	8016ae2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8016adc:	2301      	movs	r3, #1
 8016ade:	617b      	str	r3, [r7, #20]
 8016ae0:	e007      	b.n	8016af2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8016ae2:	4b07      	ldr	r3, [pc, #28]	@ (8016b00 <prvInsertTimerInActiveList+0x80>)
 8016ae4:	681a      	ldr	r2, [r3, #0]
 8016ae6:	68fb      	ldr	r3, [r7, #12]
 8016ae8:	3304      	adds	r3, #4
 8016aea:	4619      	mov	r1, r3
 8016aec:	4610      	mov	r0, r2
 8016aee:	f7fd fe3a 	bl	8014766 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8016af2:	697b      	ldr	r3, [r7, #20]
}
 8016af4:	4618      	mov	r0, r3
 8016af6:	3718      	adds	r7, #24
 8016af8:	46bd      	mov	sp, r7
 8016afa:	bd80      	pop	{r7, pc}
 8016afc:	24004ee0 	.word	0x24004ee0
 8016b00:	24004edc 	.word	0x24004edc

08016b04 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8016b04:	b580      	push	{r7, lr}
 8016b06:	b08e      	sub	sp, #56	@ 0x38
 8016b08:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8016b0a:	e0ce      	b.n	8016caa <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8016b0c:	687b      	ldr	r3, [r7, #4]
 8016b0e:	2b00      	cmp	r3, #0
 8016b10:	da19      	bge.n	8016b46 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8016b12:	1d3b      	adds	r3, r7, #4
 8016b14:	3304      	adds	r3, #4
 8016b16:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8016b18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016b1a:	2b00      	cmp	r3, #0
 8016b1c:	d10b      	bne.n	8016b36 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8016b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016b22:	f383 8811 	msr	BASEPRI, r3
 8016b26:	f3bf 8f6f 	isb	sy
 8016b2a:	f3bf 8f4f 	dsb	sy
 8016b2e:	61fb      	str	r3, [r7, #28]
}
 8016b30:	bf00      	nop
 8016b32:	bf00      	nop
 8016b34:	e7fd      	b.n	8016b32 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8016b36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016b38:	681b      	ldr	r3, [r3, #0]
 8016b3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016b3c:	6850      	ldr	r0, [r2, #4]
 8016b3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016b40:	6892      	ldr	r2, [r2, #8]
 8016b42:	4611      	mov	r1, r2
 8016b44:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8016b46:	687b      	ldr	r3, [r7, #4]
 8016b48:	2b00      	cmp	r3, #0
 8016b4a:	f2c0 80ae 	blt.w	8016caa <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8016b4e:	68fb      	ldr	r3, [r7, #12]
 8016b50:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8016b52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016b54:	695b      	ldr	r3, [r3, #20]
 8016b56:	2b00      	cmp	r3, #0
 8016b58:	d004      	beq.n	8016b64 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8016b5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016b5c:	3304      	adds	r3, #4
 8016b5e:	4618      	mov	r0, r3
 8016b60:	f7fd fe3a 	bl	80147d8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8016b64:	463b      	mov	r3, r7
 8016b66:	4618      	mov	r0, r3
 8016b68:	f7ff ff6a 	bl	8016a40 <prvSampleTimeNow>
 8016b6c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8016b6e:	687b      	ldr	r3, [r7, #4]
 8016b70:	2b09      	cmp	r3, #9
 8016b72:	f200 8097 	bhi.w	8016ca4 <prvProcessReceivedCommands+0x1a0>
 8016b76:	a201      	add	r2, pc, #4	@ (adr r2, 8016b7c <prvProcessReceivedCommands+0x78>)
 8016b78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016b7c:	08016ba5 	.word	0x08016ba5
 8016b80:	08016ba5 	.word	0x08016ba5
 8016b84:	08016ba5 	.word	0x08016ba5
 8016b88:	08016c1b 	.word	0x08016c1b
 8016b8c:	08016c2f 	.word	0x08016c2f
 8016b90:	08016c7b 	.word	0x08016c7b
 8016b94:	08016ba5 	.word	0x08016ba5
 8016b98:	08016ba5 	.word	0x08016ba5
 8016b9c:	08016c1b 	.word	0x08016c1b
 8016ba0:	08016c2f 	.word	0x08016c2f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8016ba4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016ba6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016baa:	f043 0301 	orr.w	r3, r3, #1
 8016bae:	b2da      	uxtb	r2, r3
 8016bb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016bb2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8016bb6:	68ba      	ldr	r2, [r7, #8]
 8016bb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016bba:	699b      	ldr	r3, [r3, #24]
 8016bbc:	18d1      	adds	r1, r2, r3
 8016bbe:	68bb      	ldr	r3, [r7, #8]
 8016bc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016bc2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016bc4:	f7ff ff5c 	bl	8016a80 <prvInsertTimerInActiveList>
 8016bc8:	4603      	mov	r3, r0
 8016bca:	2b00      	cmp	r3, #0
 8016bcc:	d06c      	beq.n	8016ca8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8016bce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016bd0:	6a1b      	ldr	r3, [r3, #32]
 8016bd2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016bd4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8016bd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016bd8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016bdc:	f003 0304 	and.w	r3, r3, #4
 8016be0:	2b00      	cmp	r3, #0
 8016be2:	d061      	beq.n	8016ca8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8016be4:	68ba      	ldr	r2, [r7, #8]
 8016be6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016be8:	699b      	ldr	r3, [r3, #24]
 8016bea:	441a      	add	r2, r3
 8016bec:	2300      	movs	r3, #0
 8016bee:	9300      	str	r3, [sp, #0]
 8016bf0:	2300      	movs	r3, #0
 8016bf2:	2100      	movs	r1, #0
 8016bf4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016bf6:	f7ff fe01 	bl	80167fc <xTimerGenericCommand>
 8016bfa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8016bfc:	6a3b      	ldr	r3, [r7, #32]
 8016bfe:	2b00      	cmp	r3, #0
 8016c00:	d152      	bne.n	8016ca8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8016c02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016c06:	f383 8811 	msr	BASEPRI, r3
 8016c0a:	f3bf 8f6f 	isb	sy
 8016c0e:	f3bf 8f4f 	dsb	sy
 8016c12:	61bb      	str	r3, [r7, #24]
}
 8016c14:	bf00      	nop
 8016c16:	bf00      	nop
 8016c18:	e7fd      	b.n	8016c16 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8016c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016c1c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016c20:	f023 0301 	bic.w	r3, r3, #1
 8016c24:	b2da      	uxtb	r2, r3
 8016c26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016c28:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8016c2c:	e03d      	b.n	8016caa <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8016c2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016c30:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016c34:	f043 0301 	orr.w	r3, r3, #1
 8016c38:	b2da      	uxtb	r2, r3
 8016c3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016c3c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8016c40:	68ba      	ldr	r2, [r7, #8]
 8016c42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016c44:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8016c46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016c48:	699b      	ldr	r3, [r3, #24]
 8016c4a:	2b00      	cmp	r3, #0
 8016c4c:	d10b      	bne.n	8016c66 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8016c4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016c52:	f383 8811 	msr	BASEPRI, r3
 8016c56:	f3bf 8f6f 	isb	sy
 8016c5a:	f3bf 8f4f 	dsb	sy
 8016c5e:	617b      	str	r3, [r7, #20]
}
 8016c60:	bf00      	nop
 8016c62:	bf00      	nop
 8016c64:	e7fd      	b.n	8016c62 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8016c66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016c68:	699a      	ldr	r2, [r3, #24]
 8016c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016c6c:	18d1      	adds	r1, r2, r3
 8016c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016c70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016c72:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016c74:	f7ff ff04 	bl	8016a80 <prvInsertTimerInActiveList>
					break;
 8016c78:	e017      	b.n	8016caa <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8016c7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016c7c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016c80:	f003 0302 	and.w	r3, r3, #2
 8016c84:	2b00      	cmp	r3, #0
 8016c86:	d103      	bne.n	8016c90 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8016c88:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016c8a:	f000 fbe5 	bl	8017458 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8016c8e:	e00c      	b.n	8016caa <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8016c90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016c92:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016c96:	f023 0301 	bic.w	r3, r3, #1
 8016c9a:	b2da      	uxtb	r2, r3
 8016c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016c9e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8016ca2:	e002      	b.n	8016caa <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8016ca4:	bf00      	nop
 8016ca6:	e000      	b.n	8016caa <prvProcessReceivedCommands+0x1a6>
					break;
 8016ca8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8016caa:	4b08      	ldr	r3, [pc, #32]	@ (8016ccc <prvProcessReceivedCommands+0x1c8>)
 8016cac:	681b      	ldr	r3, [r3, #0]
 8016cae:	1d39      	adds	r1, r7, #4
 8016cb0:	2200      	movs	r2, #0
 8016cb2:	4618      	mov	r0, r3
 8016cb4:	f7fe f930 	bl	8014f18 <xQueueReceive>
 8016cb8:	4603      	mov	r3, r0
 8016cba:	2b00      	cmp	r3, #0
 8016cbc:	f47f af26 	bne.w	8016b0c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8016cc0:	bf00      	nop
 8016cc2:	bf00      	nop
 8016cc4:	3730      	adds	r7, #48	@ 0x30
 8016cc6:	46bd      	mov	sp, r7
 8016cc8:	bd80      	pop	{r7, pc}
 8016cca:	bf00      	nop
 8016ccc:	24004ee4 	.word	0x24004ee4

08016cd0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8016cd0:	b580      	push	{r7, lr}
 8016cd2:	b088      	sub	sp, #32
 8016cd4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8016cd6:	e049      	b.n	8016d6c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8016cd8:	4b2e      	ldr	r3, [pc, #184]	@ (8016d94 <prvSwitchTimerLists+0xc4>)
 8016cda:	681b      	ldr	r3, [r3, #0]
 8016cdc:	68db      	ldr	r3, [r3, #12]
 8016cde:	681b      	ldr	r3, [r3, #0]
 8016ce0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016ce2:	4b2c      	ldr	r3, [pc, #176]	@ (8016d94 <prvSwitchTimerLists+0xc4>)
 8016ce4:	681b      	ldr	r3, [r3, #0]
 8016ce6:	68db      	ldr	r3, [r3, #12]
 8016ce8:	68db      	ldr	r3, [r3, #12]
 8016cea:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8016cec:	68fb      	ldr	r3, [r7, #12]
 8016cee:	3304      	adds	r3, #4
 8016cf0:	4618      	mov	r0, r3
 8016cf2:	f7fd fd71 	bl	80147d8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8016cf6:	68fb      	ldr	r3, [r7, #12]
 8016cf8:	6a1b      	ldr	r3, [r3, #32]
 8016cfa:	68f8      	ldr	r0, [r7, #12]
 8016cfc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8016cfe:	68fb      	ldr	r3, [r7, #12]
 8016d00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016d04:	f003 0304 	and.w	r3, r3, #4
 8016d08:	2b00      	cmp	r3, #0
 8016d0a:	d02f      	beq.n	8016d6c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8016d0c:	68fb      	ldr	r3, [r7, #12]
 8016d0e:	699b      	ldr	r3, [r3, #24]
 8016d10:	693a      	ldr	r2, [r7, #16]
 8016d12:	4413      	add	r3, r2
 8016d14:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8016d16:	68ba      	ldr	r2, [r7, #8]
 8016d18:	693b      	ldr	r3, [r7, #16]
 8016d1a:	429a      	cmp	r2, r3
 8016d1c:	d90e      	bls.n	8016d3c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8016d1e:	68fb      	ldr	r3, [r7, #12]
 8016d20:	68ba      	ldr	r2, [r7, #8]
 8016d22:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8016d24:	68fb      	ldr	r3, [r7, #12]
 8016d26:	68fa      	ldr	r2, [r7, #12]
 8016d28:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8016d2a:	4b1a      	ldr	r3, [pc, #104]	@ (8016d94 <prvSwitchTimerLists+0xc4>)
 8016d2c:	681a      	ldr	r2, [r3, #0]
 8016d2e:	68fb      	ldr	r3, [r7, #12]
 8016d30:	3304      	adds	r3, #4
 8016d32:	4619      	mov	r1, r3
 8016d34:	4610      	mov	r0, r2
 8016d36:	f7fd fd16 	bl	8014766 <vListInsert>
 8016d3a:	e017      	b.n	8016d6c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8016d3c:	2300      	movs	r3, #0
 8016d3e:	9300      	str	r3, [sp, #0]
 8016d40:	2300      	movs	r3, #0
 8016d42:	693a      	ldr	r2, [r7, #16]
 8016d44:	2100      	movs	r1, #0
 8016d46:	68f8      	ldr	r0, [r7, #12]
 8016d48:	f7ff fd58 	bl	80167fc <xTimerGenericCommand>
 8016d4c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8016d4e:	687b      	ldr	r3, [r7, #4]
 8016d50:	2b00      	cmp	r3, #0
 8016d52:	d10b      	bne.n	8016d6c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8016d54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016d58:	f383 8811 	msr	BASEPRI, r3
 8016d5c:	f3bf 8f6f 	isb	sy
 8016d60:	f3bf 8f4f 	dsb	sy
 8016d64:	603b      	str	r3, [r7, #0]
}
 8016d66:	bf00      	nop
 8016d68:	bf00      	nop
 8016d6a:	e7fd      	b.n	8016d68 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8016d6c:	4b09      	ldr	r3, [pc, #36]	@ (8016d94 <prvSwitchTimerLists+0xc4>)
 8016d6e:	681b      	ldr	r3, [r3, #0]
 8016d70:	681b      	ldr	r3, [r3, #0]
 8016d72:	2b00      	cmp	r3, #0
 8016d74:	d1b0      	bne.n	8016cd8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8016d76:	4b07      	ldr	r3, [pc, #28]	@ (8016d94 <prvSwitchTimerLists+0xc4>)
 8016d78:	681b      	ldr	r3, [r3, #0]
 8016d7a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8016d7c:	4b06      	ldr	r3, [pc, #24]	@ (8016d98 <prvSwitchTimerLists+0xc8>)
 8016d7e:	681b      	ldr	r3, [r3, #0]
 8016d80:	4a04      	ldr	r2, [pc, #16]	@ (8016d94 <prvSwitchTimerLists+0xc4>)
 8016d82:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8016d84:	4a04      	ldr	r2, [pc, #16]	@ (8016d98 <prvSwitchTimerLists+0xc8>)
 8016d86:	697b      	ldr	r3, [r7, #20]
 8016d88:	6013      	str	r3, [r2, #0]
}
 8016d8a:	bf00      	nop
 8016d8c:	3718      	adds	r7, #24
 8016d8e:	46bd      	mov	sp, r7
 8016d90:	bd80      	pop	{r7, pc}
 8016d92:	bf00      	nop
 8016d94:	24004edc 	.word	0x24004edc
 8016d98:	24004ee0 	.word	0x24004ee0

08016d9c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8016d9c:	b580      	push	{r7, lr}
 8016d9e:	b082      	sub	sp, #8
 8016da0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8016da2:	f000 f969 	bl	8017078 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8016da6:	4b15      	ldr	r3, [pc, #84]	@ (8016dfc <prvCheckForValidListAndQueue+0x60>)
 8016da8:	681b      	ldr	r3, [r3, #0]
 8016daa:	2b00      	cmp	r3, #0
 8016dac:	d120      	bne.n	8016df0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8016dae:	4814      	ldr	r0, [pc, #80]	@ (8016e00 <prvCheckForValidListAndQueue+0x64>)
 8016db0:	f7fd fc88 	bl	80146c4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8016db4:	4813      	ldr	r0, [pc, #76]	@ (8016e04 <prvCheckForValidListAndQueue+0x68>)
 8016db6:	f7fd fc85 	bl	80146c4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8016dba:	4b13      	ldr	r3, [pc, #76]	@ (8016e08 <prvCheckForValidListAndQueue+0x6c>)
 8016dbc:	4a10      	ldr	r2, [pc, #64]	@ (8016e00 <prvCheckForValidListAndQueue+0x64>)
 8016dbe:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8016dc0:	4b12      	ldr	r3, [pc, #72]	@ (8016e0c <prvCheckForValidListAndQueue+0x70>)
 8016dc2:	4a10      	ldr	r2, [pc, #64]	@ (8016e04 <prvCheckForValidListAndQueue+0x68>)
 8016dc4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8016dc6:	2300      	movs	r3, #0
 8016dc8:	9300      	str	r3, [sp, #0]
 8016dca:	4b11      	ldr	r3, [pc, #68]	@ (8016e10 <prvCheckForValidListAndQueue+0x74>)
 8016dcc:	4a11      	ldr	r2, [pc, #68]	@ (8016e14 <prvCheckForValidListAndQueue+0x78>)
 8016dce:	2110      	movs	r1, #16
 8016dd0:	200a      	movs	r0, #10
 8016dd2:	f7fd fd95 	bl	8014900 <xQueueGenericCreateStatic>
 8016dd6:	4603      	mov	r3, r0
 8016dd8:	4a08      	ldr	r2, [pc, #32]	@ (8016dfc <prvCheckForValidListAndQueue+0x60>)
 8016dda:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8016ddc:	4b07      	ldr	r3, [pc, #28]	@ (8016dfc <prvCheckForValidListAndQueue+0x60>)
 8016dde:	681b      	ldr	r3, [r3, #0]
 8016de0:	2b00      	cmp	r3, #0
 8016de2:	d005      	beq.n	8016df0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8016de4:	4b05      	ldr	r3, [pc, #20]	@ (8016dfc <prvCheckForValidListAndQueue+0x60>)
 8016de6:	681b      	ldr	r3, [r3, #0]
 8016de8:	490b      	ldr	r1, [pc, #44]	@ (8016e18 <prvCheckForValidListAndQueue+0x7c>)
 8016dea:	4618      	mov	r0, r3
 8016dec:	f7fe fbae 	bl	801554c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8016df0:	f000 f974 	bl	80170dc <vPortExitCritical>
}
 8016df4:	bf00      	nop
 8016df6:	46bd      	mov	sp, r7
 8016df8:	bd80      	pop	{r7, pc}
 8016dfa:	bf00      	nop
 8016dfc:	24004ee4 	.word	0x24004ee4
 8016e00:	24004eb4 	.word	0x24004eb4
 8016e04:	24004ec8 	.word	0x24004ec8
 8016e08:	24004edc 	.word	0x24004edc
 8016e0c:	24004ee0 	.word	0x24004ee0
 8016e10:	24004f90 	.word	0x24004f90
 8016e14:	24004ef0 	.word	0x24004ef0
 8016e18:	0801bc54 	.word	0x0801bc54

08016e1c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8016e1c:	b480      	push	{r7}
 8016e1e:	b085      	sub	sp, #20
 8016e20:	af00      	add	r7, sp, #0
 8016e22:	60f8      	str	r0, [r7, #12]
 8016e24:	60b9      	str	r1, [r7, #8]
 8016e26:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8016e28:	68fb      	ldr	r3, [r7, #12]
 8016e2a:	3b04      	subs	r3, #4
 8016e2c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8016e2e:	68fb      	ldr	r3, [r7, #12]
 8016e30:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8016e34:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8016e36:	68fb      	ldr	r3, [r7, #12]
 8016e38:	3b04      	subs	r3, #4
 8016e3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8016e3c:	68bb      	ldr	r3, [r7, #8]
 8016e3e:	f023 0201 	bic.w	r2, r3, #1
 8016e42:	68fb      	ldr	r3, [r7, #12]
 8016e44:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8016e46:	68fb      	ldr	r3, [r7, #12]
 8016e48:	3b04      	subs	r3, #4
 8016e4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8016e4c:	4a0c      	ldr	r2, [pc, #48]	@ (8016e80 <pxPortInitialiseStack+0x64>)
 8016e4e:	68fb      	ldr	r3, [r7, #12]
 8016e50:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8016e52:	68fb      	ldr	r3, [r7, #12]
 8016e54:	3b14      	subs	r3, #20
 8016e56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8016e58:	687a      	ldr	r2, [r7, #4]
 8016e5a:	68fb      	ldr	r3, [r7, #12]
 8016e5c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8016e5e:	68fb      	ldr	r3, [r7, #12]
 8016e60:	3b04      	subs	r3, #4
 8016e62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8016e64:	68fb      	ldr	r3, [r7, #12]
 8016e66:	f06f 0202 	mvn.w	r2, #2
 8016e6a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8016e6c:	68fb      	ldr	r3, [r7, #12]
 8016e6e:	3b20      	subs	r3, #32
 8016e70:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8016e72:	68fb      	ldr	r3, [r7, #12]
}
 8016e74:	4618      	mov	r0, r3
 8016e76:	3714      	adds	r7, #20
 8016e78:	46bd      	mov	sp, r7
 8016e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e7e:	4770      	bx	lr
 8016e80:	08016e85 	.word	0x08016e85

08016e84 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8016e84:	b480      	push	{r7}
 8016e86:	b085      	sub	sp, #20
 8016e88:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8016e8a:	2300      	movs	r3, #0
 8016e8c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8016e8e:	4b13      	ldr	r3, [pc, #76]	@ (8016edc <prvTaskExitError+0x58>)
 8016e90:	681b      	ldr	r3, [r3, #0]
 8016e92:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8016e96:	d00b      	beq.n	8016eb0 <prvTaskExitError+0x2c>
	__asm volatile
 8016e98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016e9c:	f383 8811 	msr	BASEPRI, r3
 8016ea0:	f3bf 8f6f 	isb	sy
 8016ea4:	f3bf 8f4f 	dsb	sy
 8016ea8:	60fb      	str	r3, [r7, #12]
}
 8016eaa:	bf00      	nop
 8016eac:	bf00      	nop
 8016eae:	e7fd      	b.n	8016eac <prvTaskExitError+0x28>
	__asm volatile
 8016eb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016eb4:	f383 8811 	msr	BASEPRI, r3
 8016eb8:	f3bf 8f6f 	isb	sy
 8016ebc:	f3bf 8f4f 	dsb	sy
 8016ec0:	60bb      	str	r3, [r7, #8]
}
 8016ec2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8016ec4:	bf00      	nop
 8016ec6:	687b      	ldr	r3, [r7, #4]
 8016ec8:	2b00      	cmp	r3, #0
 8016eca:	d0fc      	beq.n	8016ec6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8016ecc:	bf00      	nop
 8016ece:	bf00      	nop
 8016ed0:	3714      	adds	r7, #20
 8016ed2:	46bd      	mov	sp, r7
 8016ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ed8:	4770      	bx	lr
 8016eda:	bf00      	nop
 8016edc:	24000018 	.word	0x24000018

08016ee0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8016ee0:	4b07      	ldr	r3, [pc, #28]	@ (8016f00 <pxCurrentTCBConst2>)
 8016ee2:	6819      	ldr	r1, [r3, #0]
 8016ee4:	6808      	ldr	r0, [r1, #0]
 8016ee6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016eea:	f380 8809 	msr	PSP, r0
 8016eee:	f3bf 8f6f 	isb	sy
 8016ef2:	f04f 0000 	mov.w	r0, #0
 8016ef6:	f380 8811 	msr	BASEPRI, r0
 8016efa:	4770      	bx	lr
 8016efc:	f3af 8000 	nop.w

08016f00 <pxCurrentTCBConst2>:
 8016f00:	240049b4 	.word	0x240049b4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8016f04:	bf00      	nop
 8016f06:	bf00      	nop

08016f08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8016f08:	4808      	ldr	r0, [pc, #32]	@ (8016f2c <prvPortStartFirstTask+0x24>)
 8016f0a:	6800      	ldr	r0, [r0, #0]
 8016f0c:	6800      	ldr	r0, [r0, #0]
 8016f0e:	f380 8808 	msr	MSP, r0
 8016f12:	f04f 0000 	mov.w	r0, #0
 8016f16:	f380 8814 	msr	CONTROL, r0
 8016f1a:	b662      	cpsie	i
 8016f1c:	b661      	cpsie	f
 8016f1e:	f3bf 8f4f 	dsb	sy
 8016f22:	f3bf 8f6f 	isb	sy
 8016f26:	df00      	svc	0
 8016f28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8016f2a:	bf00      	nop
 8016f2c:	e000ed08 	.word	0xe000ed08

08016f30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8016f30:	b580      	push	{r7, lr}
 8016f32:	b086      	sub	sp, #24
 8016f34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8016f36:	4b47      	ldr	r3, [pc, #284]	@ (8017054 <xPortStartScheduler+0x124>)
 8016f38:	681b      	ldr	r3, [r3, #0]
 8016f3a:	4a47      	ldr	r2, [pc, #284]	@ (8017058 <xPortStartScheduler+0x128>)
 8016f3c:	4293      	cmp	r3, r2
 8016f3e:	d10b      	bne.n	8016f58 <xPortStartScheduler+0x28>
	__asm volatile
 8016f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016f44:	f383 8811 	msr	BASEPRI, r3
 8016f48:	f3bf 8f6f 	isb	sy
 8016f4c:	f3bf 8f4f 	dsb	sy
 8016f50:	60fb      	str	r3, [r7, #12]
}
 8016f52:	bf00      	nop
 8016f54:	bf00      	nop
 8016f56:	e7fd      	b.n	8016f54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8016f58:	4b3e      	ldr	r3, [pc, #248]	@ (8017054 <xPortStartScheduler+0x124>)
 8016f5a:	681b      	ldr	r3, [r3, #0]
 8016f5c:	4a3f      	ldr	r2, [pc, #252]	@ (801705c <xPortStartScheduler+0x12c>)
 8016f5e:	4293      	cmp	r3, r2
 8016f60:	d10b      	bne.n	8016f7a <xPortStartScheduler+0x4a>
	__asm volatile
 8016f62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016f66:	f383 8811 	msr	BASEPRI, r3
 8016f6a:	f3bf 8f6f 	isb	sy
 8016f6e:	f3bf 8f4f 	dsb	sy
 8016f72:	613b      	str	r3, [r7, #16]
}
 8016f74:	bf00      	nop
 8016f76:	bf00      	nop
 8016f78:	e7fd      	b.n	8016f76 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8016f7a:	4b39      	ldr	r3, [pc, #228]	@ (8017060 <xPortStartScheduler+0x130>)
 8016f7c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8016f7e:	697b      	ldr	r3, [r7, #20]
 8016f80:	781b      	ldrb	r3, [r3, #0]
 8016f82:	b2db      	uxtb	r3, r3
 8016f84:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8016f86:	697b      	ldr	r3, [r7, #20]
 8016f88:	22ff      	movs	r2, #255	@ 0xff
 8016f8a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8016f8c:	697b      	ldr	r3, [r7, #20]
 8016f8e:	781b      	ldrb	r3, [r3, #0]
 8016f90:	b2db      	uxtb	r3, r3
 8016f92:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8016f94:	78fb      	ldrb	r3, [r7, #3]
 8016f96:	b2db      	uxtb	r3, r3
 8016f98:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8016f9c:	b2da      	uxtb	r2, r3
 8016f9e:	4b31      	ldr	r3, [pc, #196]	@ (8017064 <xPortStartScheduler+0x134>)
 8016fa0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8016fa2:	4b31      	ldr	r3, [pc, #196]	@ (8017068 <xPortStartScheduler+0x138>)
 8016fa4:	2207      	movs	r2, #7
 8016fa6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8016fa8:	e009      	b.n	8016fbe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8016faa:	4b2f      	ldr	r3, [pc, #188]	@ (8017068 <xPortStartScheduler+0x138>)
 8016fac:	681b      	ldr	r3, [r3, #0]
 8016fae:	3b01      	subs	r3, #1
 8016fb0:	4a2d      	ldr	r2, [pc, #180]	@ (8017068 <xPortStartScheduler+0x138>)
 8016fb2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8016fb4:	78fb      	ldrb	r3, [r7, #3]
 8016fb6:	b2db      	uxtb	r3, r3
 8016fb8:	005b      	lsls	r3, r3, #1
 8016fba:	b2db      	uxtb	r3, r3
 8016fbc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8016fbe:	78fb      	ldrb	r3, [r7, #3]
 8016fc0:	b2db      	uxtb	r3, r3
 8016fc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8016fc6:	2b80      	cmp	r3, #128	@ 0x80
 8016fc8:	d0ef      	beq.n	8016faa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8016fca:	4b27      	ldr	r3, [pc, #156]	@ (8017068 <xPortStartScheduler+0x138>)
 8016fcc:	681b      	ldr	r3, [r3, #0]
 8016fce:	f1c3 0307 	rsb	r3, r3, #7
 8016fd2:	2b04      	cmp	r3, #4
 8016fd4:	d00b      	beq.n	8016fee <xPortStartScheduler+0xbe>
	__asm volatile
 8016fd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016fda:	f383 8811 	msr	BASEPRI, r3
 8016fde:	f3bf 8f6f 	isb	sy
 8016fe2:	f3bf 8f4f 	dsb	sy
 8016fe6:	60bb      	str	r3, [r7, #8]
}
 8016fe8:	bf00      	nop
 8016fea:	bf00      	nop
 8016fec:	e7fd      	b.n	8016fea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8016fee:	4b1e      	ldr	r3, [pc, #120]	@ (8017068 <xPortStartScheduler+0x138>)
 8016ff0:	681b      	ldr	r3, [r3, #0]
 8016ff2:	021b      	lsls	r3, r3, #8
 8016ff4:	4a1c      	ldr	r2, [pc, #112]	@ (8017068 <xPortStartScheduler+0x138>)
 8016ff6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8016ff8:	4b1b      	ldr	r3, [pc, #108]	@ (8017068 <xPortStartScheduler+0x138>)
 8016ffa:	681b      	ldr	r3, [r3, #0]
 8016ffc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8017000:	4a19      	ldr	r2, [pc, #100]	@ (8017068 <xPortStartScheduler+0x138>)
 8017002:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8017004:	687b      	ldr	r3, [r7, #4]
 8017006:	b2da      	uxtb	r2, r3
 8017008:	697b      	ldr	r3, [r7, #20]
 801700a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801700c:	4b17      	ldr	r3, [pc, #92]	@ (801706c <xPortStartScheduler+0x13c>)
 801700e:	681b      	ldr	r3, [r3, #0]
 8017010:	4a16      	ldr	r2, [pc, #88]	@ (801706c <xPortStartScheduler+0x13c>)
 8017012:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8017016:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8017018:	4b14      	ldr	r3, [pc, #80]	@ (801706c <xPortStartScheduler+0x13c>)
 801701a:	681b      	ldr	r3, [r3, #0]
 801701c:	4a13      	ldr	r2, [pc, #76]	@ (801706c <xPortStartScheduler+0x13c>)
 801701e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8017022:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8017024:	f000 f8da 	bl	80171dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8017028:	4b11      	ldr	r3, [pc, #68]	@ (8017070 <xPortStartScheduler+0x140>)
 801702a:	2200      	movs	r2, #0
 801702c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801702e:	f000 f8f9 	bl	8017224 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8017032:	4b10      	ldr	r3, [pc, #64]	@ (8017074 <xPortStartScheduler+0x144>)
 8017034:	681b      	ldr	r3, [r3, #0]
 8017036:	4a0f      	ldr	r2, [pc, #60]	@ (8017074 <xPortStartScheduler+0x144>)
 8017038:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801703c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801703e:	f7ff ff63 	bl	8016f08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8017042:	f7fe ff31 	bl	8015ea8 <vTaskSwitchContext>
	prvTaskExitError();
 8017046:	f7ff ff1d 	bl	8016e84 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801704a:	2300      	movs	r3, #0
}
 801704c:	4618      	mov	r0, r3
 801704e:	3718      	adds	r7, #24
 8017050:	46bd      	mov	sp, r7
 8017052:	bd80      	pop	{r7, pc}
 8017054:	e000ed00 	.word	0xe000ed00
 8017058:	410fc271 	.word	0x410fc271
 801705c:	410fc270 	.word	0x410fc270
 8017060:	e000e400 	.word	0xe000e400
 8017064:	24004fe0 	.word	0x24004fe0
 8017068:	24004fe4 	.word	0x24004fe4
 801706c:	e000ed20 	.word	0xe000ed20
 8017070:	24000018 	.word	0x24000018
 8017074:	e000ef34 	.word	0xe000ef34

08017078 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8017078:	b480      	push	{r7}
 801707a:	b083      	sub	sp, #12
 801707c:	af00      	add	r7, sp, #0
	__asm volatile
 801707e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017082:	f383 8811 	msr	BASEPRI, r3
 8017086:	f3bf 8f6f 	isb	sy
 801708a:	f3bf 8f4f 	dsb	sy
 801708e:	607b      	str	r3, [r7, #4]
}
 8017090:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8017092:	4b10      	ldr	r3, [pc, #64]	@ (80170d4 <vPortEnterCritical+0x5c>)
 8017094:	681b      	ldr	r3, [r3, #0]
 8017096:	3301      	adds	r3, #1
 8017098:	4a0e      	ldr	r2, [pc, #56]	@ (80170d4 <vPortEnterCritical+0x5c>)
 801709a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801709c:	4b0d      	ldr	r3, [pc, #52]	@ (80170d4 <vPortEnterCritical+0x5c>)
 801709e:	681b      	ldr	r3, [r3, #0]
 80170a0:	2b01      	cmp	r3, #1
 80170a2:	d110      	bne.n	80170c6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80170a4:	4b0c      	ldr	r3, [pc, #48]	@ (80170d8 <vPortEnterCritical+0x60>)
 80170a6:	681b      	ldr	r3, [r3, #0]
 80170a8:	b2db      	uxtb	r3, r3
 80170aa:	2b00      	cmp	r3, #0
 80170ac:	d00b      	beq.n	80170c6 <vPortEnterCritical+0x4e>
	__asm volatile
 80170ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80170b2:	f383 8811 	msr	BASEPRI, r3
 80170b6:	f3bf 8f6f 	isb	sy
 80170ba:	f3bf 8f4f 	dsb	sy
 80170be:	603b      	str	r3, [r7, #0]
}
 80170c0:	bf00      	nop
 80170c2:	bf00      	nop
 80170c4:	e7fd      	b.n	80170c2 <vPortEnterCritical+0x4a>
	}
}
 80170c6:	bf00      	nop
 80170c8:	370c      	adds	r7, #12
 80170ca:	46bd      	mov	sp, r7
 80170cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170d0:	4770      	bx	lr
 80170d2:	bf00      	nop
 80170d4:	24000018 	.word	0x24000018
 80170d8:	e000ed04 	.word	0xe000ed04

080170dc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80170dc:	b480      	push	{r7}
 80170de:	b083      	sub	sp, #12
 80170e0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80170e2:	4b12      	ldr	r3, [pc, #72]	@ (801712c <vPortExitCritical+0x50>)
 80170e4:	681b      	ldr	r3, [r3, #0]
 80170e6:	2b00      	cmp	r3, #0
 80170e8:	d10b      	bne.n	8017102 <vPortExitCritical+0x26>
	__asm volatile
 80170ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80170ee:	f383 8811 	msr	BASEPRI, r3
 80170f2:	f3bf 8f6f 	isb	sy
 80170f6:	f3bf 8f4f 	dsb	sy
 80170fa:	607b      	str	r3, [r7, #4]
}
 80170fc:	bf00      	nop
 80170fe:	bf00      	nop
 8017100:	e7fd      	b.n	80170fe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8017102:	4b0a      	ldr	r3, [pc, #40]	@ (801712c <vPortExitCritical+0x50>)
 8017104:	681b      	ldr	r3, [r3, #0]
 8017106:	3b01      	subs	r3, #1
 8017108:	4a08      	ldr	r2, [pc, #32]	@ (801712c <vPortExitCritical+0x50>)
 801710a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801710c:	4b07      	ldr	r3, [pc, #28]	@ (801712c <vPortExitCritical+0x50>)
 801710e:	681b      	ldr	r3, [r3, #0]
 8017110:	2b00      	cmp	r3, #0
 8017112:	d105      	bne.n	8017120 <vPortExitCritical+0x44>
 8017114:	2300      	movs	r3, #0
 8017116:	603b      	str	r3, [r7, #0]
	__asm volatile
 8017118:	683b      	ldr	r3, [r7, #0]
 801711a:	f383 8811 	msr	BASEPRI, r3
}
 801711e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8017120:	bf00      	nop
 8017122:	370c      	adds	r7, #12
 8017124:	46bd      	mov	sp, r7
 8017126:	f85d 7b04 	ldr.w	r7, [sp], #4
 801712a:	4770      	bx	lr
 801712c:	24000018 	.word	0x24000018

08017130 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8017130:	f3ef 8009 	mrs	r0, PSP
 8017134:	f3bf 8f6f 	isb	sy
 8017138:	4b15      	ldr	r3, [pc, #84]	@ (8017190 <pxCurrentTCBConst>)
 801713a:	681a      	ldr	r2, [r3, #0]
 801713c:	f01e 0f10 	tst.w	lr, #16
 8017140:	bf08      	it	eq
 8017142:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8017146:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801714a:	6010      	str	r0, [r2, #0]
 801714c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8017150:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8017154:	f380 8811 	msr	BASEPRI, r0
 8017158:	f3bf 8f4f 	dsb	sy
 801715c:	f3bf 8f6f 	isb	sy
 8017160:	f7fe fea2 	bl	8015ea8 <vTaskSwitchContext>
 8017164:	f04f 0000 	mov.w	r0, #0
 8017168:	f380 8811 	msr	BASEPRI, r0
 801716c:	bc09      	pop	{r0, r3}
 801716e:	6819      	ldr	r1, [r3, #0]
 8017170:	6808      	ldr	r0, [r1, #0]
 8017172:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017176:	f01e 0f10 	tst.w	lr, #16
 801717a:	bf08      	it	eq
 801717c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8017180:	f380 8809 	msr	PSP, r0
 8017184:	f3bf 8f6f 	isb	sy
 8017188:	4770      	bx	lr
 801718a:	bf00      	nop
 801718c:	f3af 8000 	nop.w

08017190 <pxCurrentTCBConst>:
 8017190:	240049b4 	.word	0x240049b4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8017194:	bf00      	nop
 8017196:	bf00      	nop

08017198 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8017198:	b580      	push	{r7, lr}
 801719a:	b082      	sub	sp, #8
 801719c:	af00      	add	r7, sp, #0
	__asm volatile
 801719e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80171a2:	f383 8811 	msr	BASEPRI, r3
 80171a6:	f3bf 8f6f 	isb	sy
 80171aa:	f3bf 8f4f 	dsb	sy
 80171ae:	607b      	str	r3, [r7, #4]
}
 80171b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80171b2:	f7fe fdbf 	bl	8015d34 <xTaskIncrementTick>
 80171b6:	4603      	mov	r3, r0
 80171b8:	2b00      	cmp	r3, #0
 80171ba:	d003      	beq.n	80171c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80171bc:	4b06      	ldr	r3, [pc, #24]	@ (80171d8 <xPortSysTickHandler+0x40>)
 80171be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80171c2:	601a      	str	r2, [r3, #0]
 80171c4:	2300      	movs	r3, #0
 80171c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80171c8:	683b      	ldr	r3, [r7, #0]
 80171ca:	f383 8811 	msr	BASEPRI, r3
}
 80171ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80171d0:	bf00      	nop
 80171d2:	3708      	adds	r7, #8
 80171d4:	46bd      	mov	sp, r7
 80171d6:	bd80      	pop	{r7, pc}
 80171d8:	e000ed04 	.word	0xe000ed04

080171dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80171dc:	b480      	push	{r7}
 80171de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80171e0:	4b0b      	ldr	r3, [pc, #44]	@ (8017210 <vPortSetupTimerInterrupt+0x34>)
 80171e2:	2200      	movs	r2, #0
 80171e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80171e6:	4b0b      	ldr	r3, [pc, #44]	@ (8017214 <vPortSetupTimerInterrupt+0x38>)
 80171e8:	2200      	movs	r2, #0
 80171ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80171ec:	4b0a      	ldr	r3, [pc, #40]	@ (8017218 <vPortSetupTimerInterrupt+0x3c>)
 80171ee:	681b      	ldr	r3, [r3, #0]
 80171f0:	4a0a      	ldr	r2, [pc, #40]	@ (801721c <vPortSetupTimerInterrupt+0x40>)
 80171f2:	fba2 2303 	umull	r2, r3, r2, r3
 80171f6:	099b      	lsrs	r3, r3, #6
 80171f8:	4a09      	ldr	r2, [pc, #36]	@ (8017220 <vPortSetupTimerInterrupt+0x44>)
 80171fa:	3b01      	subs	r3, #1
 80171fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80171fe:	4b04      	ldr	r3, [pc, #16]	@ (8017210 <vPortSetupTimerInterrupt+0x34>)
 8017200:	2207      	movs	r2, #7
 8017202:	601a      	str	r2, [r3, #0]
}
 8017204:	bf00      	nop
 8017206:	46bd      	mov	sp, r7
 8017208:	f85d 7b04 	ldr.w	r7, [sp], #4
 801720c:	4770      	bx	lr
 801720e:	bf00      	nop
 8017210:	e000e010 	.word	0xe000e010
 8017214:	e000e018 	.word	0xe000e018
 8017218:	24000008 	.word	0x24000008
 801721c:	10624dd3 	.word	0x10624dd3
 8017220:	e000e014 	.word	0xe000e014

08017224 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8017224:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8017234 <vPortEnableVFP+0x10>
 8017228:	6801      	ldr	r1, [r0, #0]
 801722a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801722e:	6001      	str	r1, [r0, #0]
 8017230:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8017232:	bf00      	nop
 8017234:	e000ed88 	.word	0xe000ed88

08017238 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8017238:	b480      	push	{r7}
 801723a:	b085      	sub	sp, #20
 801723c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801723e:	f3ef 8305 	mrs	r3, IPSR
 8017242:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8017244:	68fb      	ldr	r3, [r7, #12]
 8017246:	2b0f      	cmp	r3, #15
 8017248:	d915      	bls.n	8017276 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801724a:	4a18      	ldr	r2, [pc, #96]	@ (80172ac <vPortValidateInterruptPriority+0x74>)
 801724c:	68fb      	ldr	r3, [r7, #12]
 801724e:	4413      	add	r3, r2
 8017250:	781b      	ldrb	r3, [r3, #0]
 8017252:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8017254:	4b16      	ldr	r3, [pc, #88]	@ (80172b0 <vPortValidateInterruptPriority+0x78>)
 8017256:	781b      	ldrb	r3, [r3, #0]
 8017258:	7afa      	ldrb	r2, [r7, #11]
 801725a:	429a      	cmp	r2, r3
 801725c:	d20b      	bcs.n	8017276 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801725e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017262:	f383 8811 	msr	BASEPRI, r3
 8017266:	f3bf 8f6f 	isb	sy
 801726a:	f3bf 8f4f 	dsb	sy
 801726e:	607b      	str	r3, [r7, #4]
}
 8017270:	bf00      	nop
 8017272:	bf00      	nop
 8017274:	e7fd      	b.n	8017272 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8017276:	4b0f      	ldr	r3, [pc, #60]	@ (80172b4 <vPortValidateInterruptPriority+0x7c>)
 8017278:	681b      	ldr	r3, [r3, #0]
 801727a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801727e:	4b0e      	ldr	r3, [pc, #56]	@ (80172b8 <vPortValidateInterruptPriority+0x80>)
 8017280:	681b      	ldr	r3, [r3, #0]
 8017282:	429a      	cmp	r2, r3
 8017284:	d90b      	bls.n	801729e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8017286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801728a:	f383 8811 	msr	BASEPRI, r3
 801728e:	f3bf 8f6f 	isb	sy
 8017292:	f3bf 8f4f 	dsb	sy
 8017296:	603b      	str	r3, [r7, #0]
}
 8017298:	bf00      	nop
 801729a:	bf00      	nop
 801729c:	e7fd      	b.n	801729a <vPortValidateInterruptPriority+0x62>
	}
 801729e:	bf00      	nop
 80172a0:	3714      	adds	r7, #20
 80172a2:	46bd      	mov	sp, r7
 80172a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80172a8:	4770      	bx	lr
 80172aa:	bf00      	nop
 80172ac:	e000e3f0 	.word	0xe000e3f0
 80172b0:	24004fe0 	.word	0x24004fe0
 80172b4:	e000ed0c 	.word	0xe000ed0c
 80172b8:	24004fe4 	.word	0x24004fe4

080172bc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80172bc:	b580      	push	{r7, lr}
 80172be:	b08a      	sub	sp, #40	@ 0x28
 80172c0:	af00      	add	r7, sp, #0
 80172c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80172c4:	2300      	movs	r3, #0
 80172c6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80172c8:	f7fe fc78 	bl	8015bbc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80172cc:	4b5c      	ldr	r3, [pc, #368]	@ (8017440 <pvPortMalloc+0x184>)
 80172ce:	681b      	ldr	r3, [r3, #0]
 80172d0:	2b00      	cmp	r3, #0
 80172d2:	d101      	bne.n	80172d8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80172d4:	f000 f930 	bl	8017538 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80172d8:	4b5a      	ldr	r3, [pc, #360]	@ (8017444 <pvPortMalloc+0x188>)
 80172da:	681a      	ldr	r2, [r3, #0]
 80172dc:	687b      	ldr	r3, [r7, #4]
 80172de:	4013      	ands	r3, r2
 80172e0:	2b00      	cmp	r3, #0
 80172e2:	f040 8095 	bne.w	8017410 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80172e6:	687b      	ldr	r3, [r7, #4]
 80172e8:	2b00      	cmp	r3, #0
 80172ea:	d01e      	beq.n	801732a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80172ec:	2208      	movs	r2, #8
 80172ee:	687b      	ldr	r3, [r7, #4]
 80172f0:	4413      	add	r3, r2
 80172f2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80172f4:	687b      	ldr	r3, [r7, #4]
 80172f6:	f003 0307 	and.w	r3, r3, #7
 80172fa:	2b00      	cmp	r3, #0
 80172fc:	d015      	beq.n	801732a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80172fe:	687b      	ldr	r3, [r7, #4]
 8017300:	f023 0307 	bic.w	r3, r3, #7
 8017304:	3308      	adds	r3, #8
 8017306:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8017308:	687b      	ldr	r3, [r7, #4]
 801730a:	f003 0307 	and.w	r3, r3, #7
 801730e:	2b00      	cmp	r3, #0
 8017310:	d00b      	beq.n	801732a <pvPortMalloc+0x6e>
	__asm volatile
 8017312:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017316:	f383 8811 	msr	BASEPRI, r3
 801731a:	f3bf 8f6f 	isb	sy
 801731e:	f3bf 8f4f 	dsb	sy
 8017322:	617b      	str	r3, [r7, #20]
}
 8017324:	bf00      	nop
 8017326:	bf00      	nop
 8017328:	e7fd      	b.n	8017326 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801732a:	687b      	ldr	r3, [r7, #4]
 801732c:	2b00      	cmp	r3, #0
 801732e:	d06f      	beq.n	8017410 <pvPortMalloc+0x154>
 8017330:	4b45      	ldr	r3, [pc, #276]	@ (8017448 <pvPortMalloc+0x18c>)
 8017332:	681b      	ldr	r3, [r3, #0]
 8017334:	687a      	ldr	r2, [r7, #4]
 8017336:	429a      	cmp	r2, r3
 8017338:	d86a      	bhi.n	8017410 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801733a:	4b44      	ldr	r3, [pc, #272]	@ (801744c <pvPortMalloc+0x190>)
 801733c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801733e:	4b43      	ldr	r3, [pc, #268]	@ (801744c <pvPortMalloc+0x190>)
 8017340:	681b      	ldr	r3, [r3, #0]
 8017342:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8017344:	e004      	b.n	8017350 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8017346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017348:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801734a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801734c:	681b      	ldr	r3, [r3, #0]
 801734e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8017350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017352:	685b      	ldr	r3, [r3, #4]
 8017354:	687a      	ldr	r2, [r7, #4]
 8017356:	429a      	cmp	r2, r3
 8017358:	d903      	bls.n	8017362 <pvPortMalloc+0xa6>
 801735a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801735c:	681b      	ldr	r3, [r3, #0]
 801735e:	2b00      	cmp	r3, #0
 8017360:	d1f1      	bne.n	8017346 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8017362:	4b37      	ldr	r3, [pc, #220]	@ (8017440 <pvPortMalloc+0x184>)
 8017364:	681b      	ldr	r3, [r3, #0]
 8017366:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017368:	429a      	cmp	r2, r3
 801736a:	d051      	beq.n	8017410 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801736c:	6a3b      	ldr	r3, [r7, #32]
 801736e:	681b      	ldr	r3, [r3, #0]
 8017370:	2208      	movs	r2, #8
 8017372:	4413      	add	r3, r2
 8017374:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8017376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017378:	681a      	ldr	r2, [r3, #0]
 801737a:	6a3b      	ldr	r3, [r7, #32]
 801737c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801737e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017380:	685a      	ldr	r2, [r3, #4]
 8017382:	687b      	ldr	r3, [r7, #4]
 8017384:	1ad2      	subs	r2, r2, r3
 8017386:	2308      	movs	r3, #8
 8017388:	005b      	lsls	r3, r3, #1
 801738a:	429a      	cmp	r2, r3
 801738c:	d920      	bls.n	80173d0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801738e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017390:	687b      	ldr	r3, [r7, #4]
 8017392:	4413      	add	r3, r2
 8017394:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8017396:	69bb      	ldr	r3, [r7, #24]
 8017398:	f003 0307 	and.w	r3, r3, #7
 801739c:	2b00      	cmp	r3, #0
 801739e:	d00b      	beq.n	80173b8 <pvPortMalloc+0xfc>
	__asm volatile
 80173a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80173a4:	f383 8811 	msr	BASEPRI, r3
 80173a8:	f3bf 8f6f 	isb	sy
 80173ac:	f3bf 8f4f 	dsb	sy
 80173b0:	613b      	str	r3, [r7, #16]
}
 80173b2:	bf00      	nop
 80173b4:	bf00      	nop
 80173b6:	e7fd      	b.n	80173b4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80173b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80173ba:	685a      	ldr	r2, [r3, #4]
 80173bc:	687b      	ldr	r3, [r7, #4]
 80173be:	1ad2      	subs	r2, r2, r3
 80173c0:	69bb      	ldr	r3, [r7, #24]
 80173c2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80173c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80173c6:	687a      	ldr	r2, [r7, #4]
 80173c8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80173ca:	69b8      	ldr	r0, [r7, #24]
 80173cc:	f000 f916 	bl	80175fc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80173d0:	4b1d      	ldr	r3, [pc, #116]	@ (8017448 <pvPortMalloc+0x18c>)
 80173d2:	681a      	ldr	r2, [r3, #0]
 80173d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80173d6:	685b      	ldr	r3, [r3, #4]
 80173d8:	1ad3      	subs	r3, r2, r3
 80173da:	4a1b      	ldr	r2, [pc, #108]	@ (8017448 <pvPortMalloc+0x18c>)
 80173dc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80173de:	4b1a      	ldr	r3, [pc, #104]	@ (8017448 <pvPortMalloc+0x18c>)
 80173e0:	681a      	ldr	r2, [r3, #0]
 80173e2:	4b1b      	ldr	r3, [pc, #108]	@ (8017450 <pvPortMalloc+0x194>)
 80173e4:	681b      	ldr	r3, [r3, #0]
 80173e6:	429a      	cmp	r2, r3
 80173e8:	d203      	bcs.n	80173f2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80173ea:	4b17      	ldr	r3, [pc, #92]	@ (8017448 <pvPortMalloc+0x18c>)
 80173ec:	681b      	ldr	r3, [r3, #0]
 80173ee:	4a18      	ldr	r2, [pc, #96]	@ (8017450 <pvPortMalloc+0x194>)
 80173f0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80173f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80173f4:	685a      	ldr	r2, [r3, #4]
 80173f6:	4b13      	ldr	r3, [pc, #76]	@ (8017444 <pvPortMalloc+0x188>)
 80173f8:	681b      	ldr	r3, [r3, #0]
 80173fa:	431a      	orrs	r2, r3
 80173fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80173fe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8017400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017402:	2200      	movs	r2, #0
 8017404:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8017406:	4b13      	ldr	r3, [pc, #76]	@ (8017454 <pvPortMalloc+0x198>)
 8017408:	681b      	ldr	r3, [r3, #0]
 801740a:	3301      	adds	r3, #1
 801740c:	4a11      	ldr	r2, [pc, #68]	@ (8017454 <pvPortMalloc+0x198>)
 801740e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8017410:	f7fe fbe2 	bl	8015bd8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8017414:	69fb      	ldr	r3, [r7, #28]
 8017416:	f003 0307 	and.w	r3, r3, #7
 801741a:	2b00      	cmp	r3, #0
 801741c:	d00b      	beq.n	8017436 <pvPortMalloc+0x17a>
	__asm volatile
 801741e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017422:	f383 8811 	msr	BASEPRI, r3
 8017426:	f3bf 8f6f 	isb	sy
 801742a:	f3bf 8f4f 	dsb	sy
 801742e:	60fb      	str	r3, [r7, #12]
}
 8017430:	bf00      	nop
 8017432:	bf00      	nop
 8017434:	e7fd      	b.n	8017432 <pvPortMalloc+0x176>
	return pvReturn;
 8017436:	69fb      	ldr	r3, [r7, #28]
}
 8017438:	4618      	mov	r0, r3
 801743a:	3728      	adds	r7, #40	@ 0x28
 801743c:	46bd      	mov	sp, r7
 801743e:	bd80      	pop	{r7, pc}
 8017440:	2400f7f0 	.word	0x2400f7f0
 8017444:	2400f804 	.word	0x2400f804
 8017448:	2400f7f4 	.word	0x2400f7f4
 801744c:	2400f7e8 	.word	0x2400f7e8
 8017450:	2400f7f8 	.word	0x2400f7f8
 8017454:	2400f7fc 	.word	0x2400f7fc

08017458 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8017458:	b580      	push	{r7, lr}
 801745a:	b086      	sub	sp, #24
 801745c:	af00      	add	r7, sp, #0
 801745e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8017460:	687b      	ldr	r3, [r7, #4]
 8017462:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8017464:	687b      	ldr	r3, [r7, #4]
 8017466:	2b00      	cmp	r3, #0
 8017468:	d04f      	beq.n	801750a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801746a:	2308      	movs	r3, #8
 801746c:	425b      	negs	r3, r3
 801746e:	697a      	ldr	r2, [r7, #20]
 8017470:	4413      	add	r3, r2
 8017472:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8017474:	697b      	ldr	r3, [r7, #20]
 8017476:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8017478:	693b      	ldr	r3, [r7, #16]
 801747a:	685a      	ldr	r2, [r3, #4]
 801747c:	4b25      	ldr	r3, [pc, #148]	@ (8017514 <vPortFree+0xbc>)
 801747e:	681b      	ldr	r3, [r3, #0]
 8017480:	4013      	ands	r3, r2
 8017482:	2b00      	cmp	r3, #0
 8017484:	d10b      	bne.n	801749e <vPortFree+0x46>
	__asm volatile
 8017486:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801748a:	f383 8811 	msr	BASEPRI, r3
 801748e:	f3bf 8f6f 	isb	sy
 8017492:	f3bf 8f4f 	dsb	sy
 8017496:	60fb      	str	r3, [r7, #12]
}
 8017498:	bf00      	nop
 801749a:	bf00      	nop
 801749c:	e7fd      	b.n	801749a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801749e:	693b      	ldr	r3, [r7, #16]
 80174a0:	681b      	ldr	r3, [r3, #0]
 80174a2:	2b00      	cmp	r3, #0
 80174a4:	d00b      	beq.n	80174be <vPortFree+0x66>
	__asm volatile
 80174a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80174aa:	f383 8811 	msr	BASEPRI, r3
 80174ae:	f3bf 8f6f 	isb	sy
 80174b2:	f3bf 8f4f 	dsb	sy
 80174b6:	60bb      	str	r3, [r7, #8]
}
 80174b8:	bf00      	nop
 80174ba:	bf00      	nop
 80174bc:	e7fd      	b.n	80174ba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80174be:	693b      	ldr	r3, [r7, #16]
 80174c0:	685a      	ldr	r2, [r3, #4]
 80174c2:	4b14      	ldr	r3, [pc, #80]	@ (8017514 <vPortFree+0xbc>)
 80174c4:	681b      	ldr	r3, [r3, #0]
 80174c6:	4013      	ands	r3, r2
 80174c8:	2b00      	cmp	r3, #0
 80174ca:	d01e      	beq.n	801750a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80174cc:	693b      	ldr	r3, [r7, #16]
 80174ce:	681b      	ldr	r3, [r3, #0]
 80174d0:	2b00      	cmp	r3, #0
 80174d2:	d11a      	bne.n	801750a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80174d4:	693b      	ldr	r3, [r7, #16]
 80174d6:	685a      	ldr	r2, [r3, #4]
 80174d8:	4b0e      	ldr	r3, [pc, #56]	@ (8017514 <vPortFree+0xbc>)
 80174da:	681b      	ldr	r3, [r3, #0]
 80174dc:	43db      	mvns	r3, r3
 80174de:	401a      	ands	r2, r3
 80174e0:	693b      	ldr	r3, [r7, #16]
 80174e2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80174e4:	f7fe fb6a 	bl	8015bbc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80174e8:	693b      	ldr	r3, [r7, #16]
 80174ea:	685a      	ldr	r2, [r3, #4]
 80174ec:	4b0a      	ldr	r3, [pc, #40]	@ (8017518 <vPortFree+0xc0>)
 80174ee:	681b      	ldr	r3, [r3, #0]
 80174f0:	4413      	add	r3, r2
 80174f2:	4a09      	ldr	r2, [pc, #36]	@ (8017518 <vPortFree+0xc0>)
 80174f4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80174f6:	6938      	ldr	r0, [r7, #16]
 80174f8:	f000 f880 	bl	80175fc <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80174fc:	4b07      	ldr	r3, [pc, #28]	@ (801751c <vPortFree+0xc4>)
 80174fe:	681b      	ldr	r3, [r3, #0]
 8017500:	3301      	adds	r3, #1
 8017502:	4a06      	ldr	r2, [pc, #24]	@ (801751c <vPortFree+0xc4>)
 8017504:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8017506:	f7fe fb67 	bl	8015bd8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801750a:	bf00      	nop
 801750c:	3718      	adds	r7, #24
 801750e:	46bd      	mov	sp, r7
 8017510:	bd80      	pop	{r7, pc}
 8017512:	bf00      	nop
 8017514:	2400f804 	.word	0x2400f804
 8017518:	2400f7f4 	.word	0x2400f7f4
 801751c:	2400f800 	.word	0x2400f800

08017520 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 8017520:	b480      	push	{r7}
 8017522:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 8017524:	4b03      	ldr	r3, [pc, #12]	@ (8017534 <xPortGetFreeHeapSize+0x14>)
 8017526:	681b      	ldr	r3, [r3, #0]
}
 8017528:	4618      	mov	r0, r3
 801752a:	46bd      	mov	sp, r7
 801752c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017530:	4770      	bx	lr
 8017532:	bf00      	nop
 8017534:	2400f7f4 	.word	0x2400f7f4

08017538 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8017538:	b480      	push	{r7}
 801753a:	b085      	sub	sp, #20
 801753c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801753e:	f44f 4328 	mov.w	r3, #43008	@ 0xa800
 8017542:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8017544:	4b27      	ldr	r3, [pc, #156]	@ (80175e4 <prvHeapInit+0xac>)
 8017546:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8017548:	68fb      	ldr	r3, [r7, #12]
 801754a:	f003 0307 	and.w	r3, r3, #7
 801754e:	2b00      	cmp	r3, #0
 8017550:	d00c      	beq.n	801756c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8017552:	68fb      	ldr	r3, [r7, #12]
 8017554:	3307      	adds	r3, #7
 8017556:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8017558:	68fb      	ldr	r3, [r7, #12]
 801755a:	f023 0307 	bic.w	r3, r3, #7
 801755e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8017560:	68ba      	ldr	r2, [r7, #8]
 8017562:	68fb      	ldr	r3, [r7, #12]
 8017564:	1ad3      	subs	r3, r2, r3
 8017566:	4a1f      	ldr	r2, [pc, #124]	@ (80175e4 <prvHeapInit+0xac>)
 8017568:	4413      	add	r3, r2
 801756a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 801756c:	68fb      	ldr	r3, [r7, #12]
 801756e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8017570:	4a1d      	ldr	r2, [pc, #116]	@ (80175e8 <prvHeapInit+0xb0>)
 8017572:	687b      	ldr	r3, [r7, #4]
 8017574:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8017576:	4b1c      	ldr	r3, [pc, #112]	@ (80175e8 <prvHeapInit+0xb0>)
 8017578:	2200      	movs	r2, #0
 801757a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 801757c:	687b      	ldr	r3, [r7, #4]
 801757e:	68ba      	ldr	r2, [r7, #8]
 8017580:	4413      	add	r3, r2
 8017582:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8017584:	2208      	movs	r2, #8
 8017586:	68fb      	ldr	r3, [r7, #12]
 8017588:	1a9b      	subs	r3, r3, r2
 801758a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801758c:	68fb      	ldr	r3, [r7, #12]
 801758e:	f023 0307 	bic.w	r3, r3, #7
 8017592:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8017594:	68fb      	ldr	r3, [r7, #12]
 8017596:	4a15      	ldr	r2, [pc, #84]	@ (80175ec <prvHeapInit+0xb4>)
 8017598:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 801759a:	4b14      	ldr	r3, [pc, #80]	@ (80175ec <prvHeapInit+0xb4>)
 801759c:	681b      	ldr	r3, [r3, #0]
 801759e:	2200      	movs	r2, #0
 80175a0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80175a2:	4b12      	ldr	r3, [pc, #72]	@ (80175ec <prvHeapInit+0xb4>)
 80175a4:	681b      	ldr	r3, [r3, #0]
 80175a6:	2200      	movs	r2, #0
 80175a8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80175aa:	687b      	ldr	r3, [r7, #4]
 80175ac:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80175ae:	683b      	ldr	r3, [r7, #0]
 80175b0:	68fa      	ldr	r2, [r7, #12]
 80175b2:	1ad2      	subs	r2, r2, r3
 80175b4:	683b      	ldr	r3, [r7, #0]
 80175b6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80175b8:	4b0c      	ldr	r3, [pc, #48]	@ (80175ec <prvHeapInit+0xb4>)
 80175ba:	681a      	ldr	r2, [r3, #0]
 80175bc:	683b      	ldr	r3, [r7, #0]
 80175be:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80175c0:	683b      	ldr	r3, [r7, #0]
 80175c2:	685b      	ldr	r3, [r3, #4]
 80175c4:	4a0a      	ldr	r2, [pc, #40]	@ (80175f0 <prvHeapInit+0xb8>)
 80175c6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80175c8:	683b      	ldr	r3, [r7, #0]
 80175ca:	685b      	ldr	r3, [r3, #4]
 80175cc:	4a09      	ldr	r2, [pc, #36]	@ (80175f4 <prvHeapInit+0xbc>)
 80175ce:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80175d0:	4b09      	ldr	r3, [pc, #36]	@ (80175f8 <prvHeapInit+0xc0>)
 80175d2:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80175d6:	601a      	str	r2, [r3, #0]
}
 80175d8:	bf00      	nop
 80175da:	3714      	adds	r7, #20
 80175dc:	46bd      	mov	sp, r7
 80175de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175e2:	4770      	bx	lr
 80175e4:	24004fe8 	.word	0x24004fe8
 80175e8:	2400f7e8 	.word	0x2400f7e8
 80175ec:	2400f7f0 	.word	0x2400f7f0
 80175f0:	2400f7f8 	.word	0x2400f7f8
 80175f4:	2400f7f4 	.word	0x2400f7f4
 80175f8:	2400f804 	.word	0x2400f804

080175fc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80175fc:	b480      	push	{r7}
 80175fe:	b085      	sub	sp, #20
 8017600:	af00      	add	r7, sp, #0
 8017602:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8017604:	4b28      	ldr	r3, [pc, #160]	@ (80176a8 <prvInsertBlockIntoFreeList+0xac>)
 8017606:	60fb      	str	r3, [r7, #12]
 8017608:	e002      	b.n	8017610 <prvInsertBlockIntoFreeList+0x14>
 801760a:	68fb      	ldr	r3, [r7, #12]
 801760c:	681b      	ldr	r3, [r3, #0]
 801760e:	60fb      	str	r3, [r7, #12]
 8017610:	68fb      	ldr	r3, [r7, #12]
 8017612:	681b      	ldr	r3, [r3, #0]
 8017614:	687a      	ldr	r2, [r7, #4]
 8017616:	429a      	cmp	r2, r3
 8017618:	d8f7      	bhi.n	801760a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 801761a:	68fb      	ldr	r3, [r7, #12]
 801761c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801761e:	68fb      	ldr	r3, [r7, #12]
 8017620:	685b      	ldr	r3, [r3, #4]
 8017622:	68ba      	ldr	r2, [r7, #8]
 8017624:	4413      	add	r3, r2
 8017626:	687a      	ldr	r2, [r7, #4]
 8017628:	429a      	cmp	r2, r3
 801762a:	d108      	bne.n	801763e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 801762c:	68fb      	ldr	r3, [r7, #12]
 801762e:	685a      	ldr	r2, [r3, #4]
 8017630:	687b      	ldr	r3, [r7, #4]
 8017632:	685b      	ldr	r3, [r3, #4]
 8017634:	441a      	add	r2, r3
 8017636:	68fb      	ldr	r3, [r7, #12]
 8017638:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 801763a:	68fb      	ldr	r3, [r7, #12]
 801763c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801763e:	687b      	ldr	r3, [r7, #4]
 8017640:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8017642:	687b      	ldr	r3, [r7, #4]
 8017644:	685b      	ldr	r3, [r3, #4]
 8017646:	68ba      	ldr	r2, [r7, #8]
 8017648:	441a      	add	r2, r3
 801764a:	68fb      	ldr	r3, [r7, #12]
 801764c:	681b      	ldr	r3, [r3, #0]
 801764e:	429a      	cmp	r2, r3
 8017650:	d118      	bne.n	8017684 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8017652:	68fb      	ldr	r3, [r7, #12]
 8017654:	681a      	ldr	r2, [r3, #0]
 8017656:	4b15      	ldr	r3, [pc, #84]	@ (80176ac <prvInsertBlockIntoFreeList+0xb0>)
 8017658:	681b      	ldr	r3, [r3, #0]
 801765a:	429a      	cmp	r2, r3
 801765c:	d00d      	beq.n	801767a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801765e:	687b      	ldr	r3, [r7, #4]
 8017660:	685a      	ldr	r2, [r3, #4]
 8017662:	68fb      	ldr	r3, [r7, #12]
 8017664:	681b      	ldr	r3, [r3, #0]
 8017666:	685b      	ldr	r3, [r3, #4]
 8017668:	441a      	add	r2, r3
 801766a:	687b      	ldr	r3, [r7, #4]
 801766c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801766e:	68fb      	ldr	r3, [r7, #12]
 8017670:	681b      	ldr	r3, [r3, #0]
 8017672:	681a      	ldr	r2, [r3, #0]
 8017674:	687b      	ldr	r3, [r7, #4]
 8017676:	601a      	str	r2, [r3, #0]
 8017678:	e008      	b.n	801768c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 801767a:	4b0c      	ldr	r3, [pc, #48]	@ (80176ac <prvInsertBlockIntoFreeList+0xb0>)
 801767c:	681a      	ldr	r2, [r3, #0]
 801767e:	687b      	ldr	r3, [r7, #4]
 8017680:	601a      	str	r2, [r3, #0]
 8017682:	e003      	b.n	801768c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8017684:	68fb      	ldr	r3, [r7, #12]
 8017686:	681a      	ldr	r2, [r3, #0]
 8017688:	687b      	ldr	r3, [r7, #4]
 801768a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 801768c:	68fa      	ldr	r2, [r7, #12]
 801768e:	687b      	ldr	r3, [r7, #4]
 8017690:	429a      	cmp	r2, r3
 8017692:	d002      	beq.n	801769a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8017694:	68fb      	ldr	r3, [r7, #12]
 8017696:	687a      	ldr	r2, [r7, #4]
 8017698:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801769a:	bf00      	nop
 801769c:	3714      	adds	r7, #20
 801769e:	46bd      	mov	sp, r7
 80176a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176a4:	4770      	bx	lr
 80176a6:	bf00      	nop
 80176a8:	2400f7e8 	.word	0x2400f7e8
 80176ac:	2400f7f0 	.word	0x2400f7f0

080176b0 <_ZL8CN_Delayv>:
{
 80176b0:	b480      	push	{r7}
 80176b2:	b085      	sub	sp, #20
 80176b4:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 1000000; ++i)
 80176b6:	2300      	movs	r3, #0
 80176b8:	60bb      	str	r3, [r7, #8]
 80176ba:	e00e      	b.n	80176da <_ZL8CN_Delayv+0x2a>
		for (uint32_t j = 0; j < 10; ++j)
 80176bc:	2300      	movs	r3, #0
 80176be:	607b      	str	r3, [r7, #4]
 80176c0:	e005      	b.n	80176ce <_ZL8CN_Delayv+0x1e>
			++cnt;
 80176c2:	68fb      	ldr	r3, [r7, #12]
 80176c4:	3301      	adds	r3, #1
 80176c6:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 80176c8:	687b      	ldr	r3, [r7, #4]
 80176ca:	3301      	adds	r3, #1
 80176cc:	607b      	str	r3, [r7, #4]
 80176ce:	687b      	ldr	r3, [r7, #4]
 80176d0:	2b09      	cmp	r3, #9
 80176d2:	d9f6      	bls.n	80176c2 <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 80176d4:	68bb      	ldr	r3, [r7, #8]
 80176d6:	3301      	adds	r3, #1
 80176d8:	60bb      	str	r3, [r7, #8]
 80176da:	68bb      	ldr	r3, [r7, #8]
 80176dc:	4a04      	ldr	r2, [pc, #16]	@ (80176f0 <_ZL8CN_Delayv+0x40>)
 80176de:	4293      	cmp	r3, r2
 80176e0:	d9ec      	bls.n	80176bc <_ZL8CN_Delayv+0xc>
}
 80176e2:	bf00      	nop
 80176e4:	bf00      	nop
 80176e6:	3714      	adds	r7, #20
 80176e8:	46bd      	mov	sp, r7
 80176ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176ee:	4770      	bx	lr
 80176f0:	000f423f 	.word	0x000f423f

080176f4 <_ZL14CN_ReportFault11eErrorCodes>:
{
 80176f4:	b580      	push	{r7, lr}
 80176f6:	b084      	sub	sp, #16
 80176f8:	af00      	add	r7, sp, #0
 80176fa:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 80176fc:	f7fe fa5e 	bl	8015bbc <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 8017700:	687b      	ldr	r3, [r7, #4]
 8017702:	60fb      	str	r3, [r7, #12]
		if (code & 0x00000001)
 8017704:	68fb      	ldr	r3, [r7, #12]
 8017706:	f003 0301 	and.w	r3, r3, #1
 801770a:	2b00      	cmp	r3, #0
 801770c:	d005      	beq.n	801771a <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 801770e:	2200      	movs	r2, #0
 8017710:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8017714:	4818      	ldr	r0, [pc, #96]	@ (8017778 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8017716:	f7f5 fd4f 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 801771a:	68fb      	ldr	r3, [r7, #12]
 801771c:	f003 0302 	and.w	r3, r3, #2
 8017720:	2b00      	cmp	r3, #0
 8017722:	d004      	beq.n	801772e <_ZL14CN_ReportFault11eErrorCodes+0x3a>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 8017724:	2200      	movs	r2, #0
 8017726:	2180      	movs	r1, #128	@ 0x80
 8017728:	4813      	ldr	r0, [pc, #76]	@ (8017778 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 801772a:	f7f5 fd45 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 801772e:	68fb      	ldr	r3, [r7, #12]
 8017730:	f003 0304 	and.w	r3, r3, #4
 8017734:	2b00      	cmp	r3, #0
 8017736:	d004      	beq.n	8017742 <_ZL14CN_ReportFault11eErrorCodes+0x4e>
			HAL_GPIO_WritePin(GPIOG, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 8017738:	2200      	movs	r2, #0
 801773a:	2102      	movs	r1, #2
 801773c:	480f      	ldr	r0, [pc, #60]	@ (801777c <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 801773e:	f7f5 fd3b 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 8017742:	68fb      	ldr	r3, [r7, #12]
 8017744:	f003 0308 	and.w	r3, r3, #8
 8017748:	2b00      	cmp	r3, #0
 801774a:	d004      	beq.n	8017756 <_ZL14CN_ReportFault11eErrorCodes+0x62>
			HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 801774c:	2200      	movs	r2, #0
 801774e:	2101      	movs	r1, #1
 8017750:	480a      	ldr	r0, [pc, #40]	@ (801777c <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8017752:	f7f5 fd31 	bl	800d1b8 <HAL_GPIO_WritePin>
		CN_Delay();
 8017756:	f7ff ffab 	bl	80176b0 <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin|STATUS_LED_1_Pin, GPIO_PIN_SET);
 801775a:	2201      	movs	r2, #1
 801775c:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8017760:	4805      	ldr	r0, [pc, #20]	@ (8017778 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8017762:	f7f5 fd29 	bl	800d1b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin|STATUS_LED_3_Pin, GPIO_PIN_SET);
 8017766:	2201      	movs	r2, #1
 8017768:	2103      	movs	r1, #3
 801776a:	4804      	ldr	r0, [pc, #16]	@ (801777c <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 801776c:	f7f5 fd24 	bl	800d1b8 <HAL_GPIO_WritePin>
		CN_Delay();
 8017770:	f7ff ff9e 	bl	80176b0 <_ZL8CN_Delayv>
		if (code & 0x00000001)
 8017774:	e7c6      	b.n	8017704 <_ZL14CN_ReportFault11eErrorCodes+0x10>
 8017776:	bf00      	nop
 8017778:	58021000 	.word	0x58021000
 801777c:	58021800 	.word	0x58021800

08017780 <_ZN12CasualNoises21DeviceBoardConnection19processNerveNetDataEmmPh>:
//          processNerveNetData()
//
//  CasualNoises    21/01/2026  First implementation
//==============================================================================
void DeviceBoardConnection::processNerveNetData ( uint32_t threadNo, uint32_t size, uint8_t* ptr )
{
 8017780:	b580      	push	{r7, lr}
 8017782:	b088      	sub	sp, #32
 8017784:	af00      	add	r7, sp, #0
 8017786:	60f8      	str	r0, [r7, #12]
 8017788:	60b9      	str	r1, [r7, #8]
 801778a:	607a      	str	r2, [r7, #4]
 801778c:	603b      	str	r3, [r7, #0]

	// NerveNet should be up and running right now
	NerveNetMasterThread* nerveNetThreadPtr = gNerveNetMasterThreadPtr [ threadNo ];
 801778e:	4a18      	ldr	r2, [pc, #96]	@ (80177f0 <_ZN12CasualNoises21DeviceBoardConnection19processNerveNetDataEmmPh+0x70>)
 8017790:	68bb      	ldr	r3, [r7, #8]
 8017792:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017796:	61fb      	str	r3, [r7, #28]
	if ( nerveNetThreadPtr == nullptr )
 8017798:	69fb      	ldr	r3, [r7, #28]
 801779a:	2b00      	cmp	r3, #0
 801779c:	d11f      	bne.n	80177de <_ZN12CasualNoises21DeviceBoardConnection19processNerveNetDataEmmPh+0x5e>
		CN_ReportFault ( eErrorCodes::NerveNetThread_Error );
 801779e:	2004      	movs	r0, #4
 80177a0:	f7ff ffa8 	bl	80176f4 <_ZL14CN_ReportFault11eErrorCodes>

	// Dispatch all incoming messages
	while ( size > 0 )
 80177a4:	e01b      	b.n	80177de <_ZN12CasualNoises21DeviceBoardConnection19processNerveNetDataEmmPh+0x5e>
	{
		tInitMessage* messagePtr = ( tInitMessage* ) ptr;
 80177a6:	683b      	ldr	r3, [r7, #0]
 80177a8:	61bb      	str	r3, [r7, #24]
		eSynthEngineMessageType type = ( eSynthEngineMessageType ) messagePtr->header.messageTag;
 80177aa:	69bb      	ldr	r3, [r7, #24]
 80177ac:	681b      	ldr	r3, [r3, #0]
 80177ae:	617b      	str	r3, [r7, #20]
		switch ( type )
 80177b0:	697b      	ldr	r3, [r7, #20]
 80177b2:	2b01      	cmp	r3, #1
 80177b4:	d006      	beq.n	80177c4 <_ZN12CasualNoises21DeviceBoardConnection19processNerveNetDataEmmPh+0x44>
 80177b6:	697b      	ldr	r3, [r7, #20]
 80177b8:	2b02      	cmp	r3, #2
 80177ba:	d005      	beq.n	80177c8 <_ZN12CasualNoises21DeviceBoardConnection19processNerveNetDataEmmPh+0x48>
				break;
			case eSynthEngineMessageType::requestSetupInfo:

				break;
			default:
				CN_ReportFault ( eErrorCodes::NerveNetThread_Error );
 80177bc:	2004      	movs	r0, #4
 80177be:	f7ff ff99 	bl	80176f4 <_ZL14CN_ReportFault11eErrorCodes>
 80177c2:	e002      	b.n	80177ca <_ZN12CasualNoises21DeviceBoardConnection19processNerveNetDataEmmPh+0x4a>
				break;
 80177c4:	bf00      	nop
 80177c6:	e000      	b.n	80177ca <_ZN12CasualNoises21DeviceBoardConnection19processNerveNetDataEmmPh+0x4a>
				break;
 80177c8:	bf00      	nop
		}
		size -= messagePtr->header.messageLength;
 80177ca:	69bb      	ldr	r3, [r7, #24]
 80177cc:	685b      	ldr	r3, [r3, #4]
 80177ce:	687a      	ldr	r2, [r7, #4]
 80177d0:	1ad3      	subs	r3, r2, r3
 80177d2:	607b      	str	r3, [r7, #4]
		ptr  += messagePtr->header.messageLength;
 80177d4:	69bb      	ldr	r3, [r7, #24]
 80177d6:	685b      	ldr	r3, [r3, #4]
 80177d8:	683a      	ldr	r2, [r7, #0]
 80177da:	4413      	add	r3, r2
 80177dc:	603b      	str	r3, [r7, #0]
	while ( size > 0 )
 80177de:	687b      	ldr	r3, [r7, #4]
 80177e0:	2b00      	cmp	r3, #0
 80177e2:	d1e0      	bne.n	80177a6 <_ZN12CasualNoises21DeviceBoardConnection19processNerveNetDataEmmPh+0x26>
	}

}
 80177e4:	bf00      	nop
 80177e6:	bf00      	nop
 80177e8:	3720      	adds	r7, #32
 80177ea:	46bd      	mov	sp, r7
 80177ec:	bd80      	pop	{r7, pc}
 80177ee:	bf00      	nop
 80177f0:	24003248 	.word	0x24003248

080177f4 <_ZL8CN_Delayv>:
{
 80177f4:	b480      	push	{r7}
 80177f6:	b085      	sub	sp, #20
 80177f8:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 1000000; ++i)
 80177fa:	2300      	movs	r3, #0
 80177fc:	60bb      	str	r3, [r7, #8]
 80177fe:	e00e      	b.n	801781e <_ZL8CN_Delayv+0x2a>
		for (uint32_t j = 0; j < 10; ++j)
 8017800:	2300      	movs	r3, #0
 8017802:	607b      	str	r3, [r7, #4]
 8017804:	e005      	b.n	8017812 <_ZL8CN_Delayv+0x1e>
			++cnt;
 8017806:	68fb      	ldr	r3, [r7, #12]
 8017808:	3301      	adds	r3, #1
 801780a:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 801780c:	687b      	ldr	r3, [r7, #4]
 801780e:	3301      	adds	r3, #1
 8017810:	607b      	str	r3, [r7, #4]
 8017812:	687b      	ldr	r3, [r7, #4]
 8017814:	2b09      	cmp	r3, #9
 8017816:	d9f6      	bls.n	8017806 <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 8017818:	68bb      	ldr	r3, [r7, #8]
 801781a:	3301      	adds	r3, #1
 801781c:	60bb      	str	r3, [r7, #8]
 801781e:	68bb      	ldr	r3, [r7, #8]
 8017820:	4a04      	ldr	r2, [pc, #16]	@ (8017834 <_ZL8CN_Delayv+0x40>)
 8017822:	4293      	cmp	r3, r2
 8017824:	d9ec      	bls.n	8017800 <_ZL8CN_Delayv+0xc>
}
 8017826:	bf00      	nop
 8017828:	bf00      	nop
 801782a:	3714      	adds	r7, #20
 801782c:	46bd      	mov	sp, r7
 801782e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017832:	4770      	bx	lr
 8017834:	000f423f 	.word	0x000f423f

08017838 <_ZL14CN_ReportFault11eErrorCodes>:
{
 8017838:	b580      	push	{r7, lr}
 801783a:	b084      	sub	sp, #16
 801783c:	af00      	add	r7, sp, #0
 801783e:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 8017840:	f7fe f9bc 	bl	8015bbc <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 8017844:	687b      	ldr	r3, [r7, #4]
 8017846:	60fb      	str	r3, [r7, #12]
		if (code & 0x00000001)
 8017848:	68fb      	ldr	r3, [r7, #12]
 801784a:	f003 0301 	and.w	r3, r3, #1
 801784e:	2b00      	cmp	r3, #0
 8017850:	d005      	beq.n	801785e <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 8017852:	2200      	movs	r2, #0
 8017854:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8017858:	4818      	ldr	r0, [pc, #96]	@ (80178bc <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 801785a:	f7f5 fcad 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 801785e:	68fb      	ldr	r3, [r7, #12]
 8017860:	f003 0302 	and.w	r3, r3, #2
 8017864:	2b00      	cmp	r3, #0
 8017866:	d004      	beq.n	8017872 <_ZL14CN_ReportFault11eErrorCodes+0x3a>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 8017868:	2200      	movs	r2, #0
 801786a:	2180      	movs	r1, #128	@ 0x80
 801786c:	4813      	ldr	r0, [pc, #76]	@ (80178bc <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 801786e:	f7f5 fca3 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 8017872:	68fb      	ldr	r3, [r7, #12]
 8017874:	f003 0304 	and.w	r3, r3, #4
 8017878:	2b00      	cmp	r3, #0
 801787a:	d004      	beq.n	8017886 <_ZL14CN_ReportFault11eErrorCodes+0x4e>
			HAL_GPIO_WritePin(GPIOG, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 801787c:	2200      	movs	r2, #0
 801787e:	2102      	movs	r1, #2
 8017880:	480f      	ldr	r0, [pc, #60]	@ (80178c0 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8017882:	f7f5 fc99 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 8017886:	68fb      	ldr	r3, [r7, #12]
 8017888:	f003 0308 	and.w	r3, r3, #8
 801788c:	2b00      	cmp	r3, #0
 801788e:	d004      	beq.n	801789a <_ZL14CN_ReportFault11eErrorCodes+0x62>
			HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 8017890:	2200      	movs	r2, #0
 8017892:	2101      	movs	r1, #1
 8017894:	480a      	ldr	r0, [pc, #40]	@ (80178c0 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8017896:	f7f5 fc8f 	bl	800d1b8 <HAL_GPIO_WritePin>
		CN_Delay();
 801789a:	f7ff ffab 	bl	80177f4 <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin|STATUS_LED_1_Pin, GPIO_PIN_SET);
 801789e:	2201      	movs	r2, #1
 80178a0:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 80178a4:	4805      	ldr	r0, [pc, #20]	@ (80178bc <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 80178a6:	f7f5 fc87 	bl	800d1b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin|STATUS_LED_3_Pin, GPIO_PIN_SET);
 80178aa:	2201      	movs	r2, #1
 80178ac:	2103      	movs	r1, #3
 80178ae:	4804      	ldr	r0, [pc, #16]	@ (80178c0 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 80178b0:	f7f5 fc82 	bl	800d1b8 <HAL_GPIO_WritePin>
		CN_Delay();
 80178b4:	f7ff ff9e 	bl	80177f4 <_ZL8CN_Delayv>
		if (code & 0x00000001)
 80178b8:	e7c6      	b.n	8017848 <_ZL14CN_ReportFault11eErrorCodes+0x10>
 80178ba:	bf00      	nop
 80178bc:	58021000 	.word	0x58021000
 80178c0:	58021800 	.word	0x58021800

080178c4 <_ZN12CasualNoises18EventHandlerThread27eventHandlerTimerInterruptsEv>:
// Called from main::HAL_TIM_PeriodElapsedCallback()
//
//  CasualNoises    24/07/2025  First implementation
//==============================================================================
void eventHandlerTimerInterrupts()
{
 80178c4:	b580      	push	{r7, lr}
 80178c6:	b082      	sub	sp, #8
 80178c8:	af00      	add	r7, sp, #0

	if (g_bpm_downCounter-- == 0)
 80178ca:	4b10      	ldr	r3, [pc, #64]	@ (801790c <_ZN12CasualNoises18EventHandlerThread27eventHandlerTimerInterruptsEv+0x48>)
 80178cc:	681b      	ldr	r3, [r3, #0]
 80178ce:	1e5a      	subs	r2, r3, #1
 80178d0:	490e      	ldr	r1, [pc, #56]	@ (801790c <_ZN12CasualNoises18EventHandlerThread27eventHandlerTimerInterruptsEv+0x48>)
 80178d2:	600a      	str	r2, [r1, #0]
 80178d4:	2b00      	cmp	r3, #0
 80178d6:	bf0c      	ite	eq
 80178d8:	2301      	moveq	r3, #1
 80178da:	2300      	movne	r3, #0
 80178dc:	b2db      	uxtb	r3, r3
 80178de:	2b00      	cmp	r3, #0
 80178e0:	d00f      	beq.n	8017902 <_ZN12CasualNoises18EventHandlerThread27eventHandlerTimerInterruptsEv+0x3e>
	{
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80178e2:	2300      	movs	r3, #0
 80178e4:	603b      	str	r3, [r7, #0]
		BaseType_t res = xSemaphoreGiveFromISR(gEventHandlerSemaphoreHandle, &xHigherPriorityTaskWoken);
 80178e6:	4b0a      	ldr	r3, [pc, #40]	@ (8017910 <_ZN12CasualNoises18EventHandlerThread27eventHandlerTimerInterruptsEv+0x4c>)
 80178e8:	681b      	ldr	r3, [r3, #0]
 80178ea:	463a      	mov	r2, r7
 80178ec:	4611      	mov	r1, r2
 80178ee:	4618      	mov	r0, r3
 80178f0:	f7fd fa82 	bl	8014df8 <xQueueGiveFromISR>
 80178f4:	6078      	str	r0, [r7, #4]
		if (res != pdTRUE)
 80178f6:	687b      	ldr	r3, [r7, #4]
 80178f8:	2b01      	cmp	r3, #1
 80178fa:	d002      	beq.n	8017902 <_ZN12CasualNoises18EventHandlerThread27eventHandlerTimerInterruptsEv+0x3e>
			CN_ReportFault(eErrorCodes::FreeRTOS_ErrorRes);
 80178fc:	2002      	movs	r0, #2
 80178fe:	f7ff ff9b 	bl	8017838 <_ZL14CN_ReportFault11eErrorCodes>
	}

}
 8017902:	bf00      	nop
 8017904:	3708      	adds	r7, #8
 8017906:	46bd      	mov	sp, r7
 8017908:	bd80      	pop	{r7, pc}
 801790a:	bf00      	nop
 801790c:	2400f80c 	.word	0x2400f80c
 8017910:	2400f808 	.word	0x2400f808
 8017914:	00000000 	.word	0x00000000

08017918 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv>:
//
//  CasualNoises    24/07/2025  First implementation
//  CasualNoises    09/01/2026  Adapted for Fellhorn rev 2
//==============================================================================
void EventHandlerThread(void* pvParameters)
{
 8017918:	b580      	push	{r7, lr}
 801791a:	b08a      	sub	sp, #40	@ 0x28
 801791c:	af00      	add	r7, sp, #0
 801791e:	6078      	str	r0, [r7, #4]

	// Get parameters
	sEventHandlerThreadData* threadParamsPtr = (sEventHandlerThreadData*)pvParameters;
 8017920:	687b      	ldr	r3, [r7, #4]
 8017922:	627b      	str	r3, [r7, #36]	@ 0x24
	tSynthEngineParams*		 engineParamsPtr = threadParamsPtr->SynthEngineParamsPtr;
 8017924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017926:	685b      	ldr	r3, [r3, #4]
 8017928:	623b      	str	r3, [r7, #32]

	// Create synchronization semaphore and perform a take on it so it will block in the loop
	vSemaphoreCreateBinary(gEventHandlerSemaphoreHandle);
 801792a:	2203      	movs	r2, #3
 801792c:	2100      	movs	r1, #0
 801792e:	2001      	movs	r0, #1
 8017930:	f7fd f863 	bl	80149fa <xQueueGenericCreate>
 8017934:	4603      	mov	r3, r0
 8017936:	4a42      	ldr	r2, [pc, #264]	@ (8017a40 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x128>)
 8017938:	6013      	str	r3, [r2, #0]
 801793a:	4b41      	ldr	r3, [pc, #260]	@ (8017a40 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x128>)
 801793c:	681b      	ldr	r3, [r3, #0]
 801793e:	2b00      	cmp	r3, #0
 8017940:	d006      	beq.n	8017950 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x38>
 8017942:	4b3f      	ldr	r3, [pc, #252]	@ (8017a40 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x128>)
 8017944:	6818      	ldr	r0, [r3, #0]
 8017946:	2300      	movs	r3, #0
 8017948:	2200      	movs	r2, #0
 801794a:	2100      	movs	r1, #0
 801794c:	f7fd f8b4 	bl	8014ab8 <xQueueGenericSend>
	if (gEventHandlerSemaphoreHandle == nullptr)
 8017950:	4b3b      	ldr	r3, [pc, #236]	@ (8017a40 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x128>)
 8017952:	681b      	ldr	r3, [r3, #0]
 8017954:	2b00      	cmp	r3, #0
 8017956:	d102      	bne.n	801795e <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x46>
		CN_ReportFault(eErrorCodes::FreeRTOS_ErrorRes);
 8017958:	2002      	movs	r0, #2
 801795a:	f7ff ff6d 	bl	8017838 <_ZL14CN_ReportFault11eErrorCodes>
	BaseType_t rtosRes = xSemaphoreTake(gEventHandlerSemaphoreHandle, 1);
 801795e:	4b38      	ldr	r3, [pc, #224]	@ (8017a40 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x128>)
 8017960:	681b      	ldr	r3, [r3, #0]
 8017962:	2101      	movs	r1, #1
 8017964:	4618      	mov	r0, r3
 8017966:	f7fd fbb9 	bl	80150dc <xQueueSemaphoreTake>
 801796a:	61f8      	str	r0, [r7, #28]
	if (rtosRes != pdTRUE)
 801796c:	69fb      	ldr	r3, [r7, #28]
 801796e:	2b01      	cmp	r3, #1
 8017970:	d002      	beq.n	8017978 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x60>
		CN_ReportFault(eErrorCodes::FreeRTOS_ErrorRes);
 8017972:	2002      	movs	r0, #2
 8017974:	f7ff ff60 	bl	8017838 <_ZL14CN_ReportFault11eErrorCodes>

	// Calculate down counter from bpm and timer frequency (100Hz)
	int32_t downCounterValue = (uint32_t)((1.0f / (engineParamsPtr->bmp / 60.0)) * 100);
 8017978:	6a3b      	ldr	r3, [r7, #32]
 801797a:	edd3 7a01 	vldr	s15, [r3, #4]
 801797e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8017982:	ed9f 5b2b 	vldr	d5, [pc, #172]	@ 8017a30 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x118>
 8017986:	ee87 6b05 	vdiv.f64	d6, d7, d5
 801798a:	eeb7 5b00 	vmov.f64	d5, #112	@ 0x3f800000  1.0
 801798e:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8017992:	ed9f 6b29 	vldr	d6, [pc, #164]	@ 8017a38 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x120>
 8017996:	ee27 7b06 	vmul.f64	d7, d7, d6
 801799a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 801799e:	ee17 3a90 	vmov	r3, s15
 80179a2:	61bb      	str	r3, [r7, #24]
	g_bpm_downCounter = downCounterValue;
 80179a4:	4a27      	ldr	r2, [pc, #156]	@ (8017a44 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x12c>)
 80179a6:	69bb      	ldr	r3, [r7, #24]
 80179a8:	6013      	str	r3, [r2, #0]

	// Start refresh interrupt timer
	HAL_StatusTypeDef halRes = HAL_TIM_Base_Start_IT (threadParamsPtr->TimerHandle);
 80179aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80179ac:	681b      	ldr	r3, [r3, #0]
 80179ae:	4618      	mov	r0, r3
 80179b0:	f7fb fd86 	bl	80134c0 <HAL_TIM_Base_Start_IT>
 80179b4:	4603      	mov	r3, r0
 80179b6:	75fb      	strb	r3, [r7, #23]
	if (halRes != HAL_OK)
 80179b8:	7dfb      	ldrb	r3, [r7, #23]
 80179ba:	2b00      	cmp	r3, #0
 80179bc:	d002      	beq.n	80179c4 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0xac>
		CN_ReportFault(eErrorCodes::runtimeError);
 80179be:	2003      	movs	r0, #3
 80179c0:	f7ff ff3a 	bl	8017838 <_ZL14CN_ReportFault11eErrorCodes>

	// Thread is up and running
	gYellowPages.gEventHandlerThreadRunning = true;
 80179c4:	4b20      	ldr	r3, [pc, #128]	@ (8017a48 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x130>)
 80179c6:	2201      	movs	r2, #1
 80179c8:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

	for (;;)
	{

		// Send trigger event to SouthSide each beat
		rtosRes = xSemaphoreTake(gEventHandlerSemaphoreHandle, 10);
 80179cc:	4b1c      	ldr	r3, [pc, #112]	@ (8017a40 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x128>)
 80179ce:	681b      	ldr	r3, [r3, #0]
 80179d0:	210a      	movs	r1, #10
 80179d2:	4618      	mov	r0, r3
 80179d4:	f7fd fb82 	bl	80150dc <xQueueSemaphoreTake>
 80179d8:	61f8      	str	r0, [r7, #28]
		if (rtosRes == pdPASS)
 80179da:	69fb      	ldr	r3, [r7, #28]
 80179dc:	2b01      	cmp	r3, #1
 80179de:	d1f5      	bne.n	80179cc <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0xb4>
		{

			// Reload down counter and update beat no
			g_bpm_downCounter = downCounterValue;
 80179e0:	4a18      	ldr	r2, [pc, #96]	@ (8017a44 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x12c>)
 80179e2:	69bb      	ldr	r3, [r7, #24]
 80179e4:	6013      	str	r3, [r2, #0]
			g_bpm_beatNo += 1;
 80179e6:	4b19      	ldr	r3, [pc, #100]	@ (8017a4c <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x134>)
 80179e8:	681b      	ldr	r3, [r3, #0]
 80179ea:	3301      	adds	r3, #1
 80179ec:	4a17      	ldr	r2, [pc, #92]	@ (8017a4c <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x134>)
 80179ee:	6013      	str	r3, [r2, #0]

			// Send trigger event message to the SouthSide
			tTriggerMessage triggerMessage;
			triggerMessage.header.messageTag	= (uint32_t)eSynthEngineMessageType::triggerEvent;
 80179f0:	2307      	movs	r3, #7
 80179f2:	60bb      	str	r3, [r7, #8]
			triggerMessage.header.messageLength	= sizeof(tTriggerMessage);
 80179f4:	230c      	movs	r3, #12
 80179f6:	60fb      	str	r3, [r7, #12]
			triggerMessage.beatNo				= g_bpm_beatNo;
 80179f8:	4b14      	ldr	r3, [pc, #80]	@ (8017a4c <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x134>)
 80179fa:	681b      	ldr	r3, [r3, #0]
 80179fc:	613b      	str	r3, [r7, #16]
			if ( gNerveNetMasterThreadPtr[0] != nullptr )
 80179fe:	4b14      	ldr	r3, [pc, #80]	@ (8017a50 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x138>)
 8017a00:	681b      	ldr	r3, [r3, #0]
 8017a02:	2b00      	cmp	r3, #0
 8017a04:	d0e2      	beq.n	80179cc <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0xb4>
			{
				bool success = gNerveNetMasterThreadPtr[0]->sendMessage ( &triggerMessage, sizeof ( tTriggerMessage ) );
 8017a06:	4b12      	ldr	r3, [pc, #72]	@ (8017a50 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x138>)
 8017a08:	681b      	ldr	r3, [r3, #0]
 8017a0a:	f107 0108 	add.w	r1, r7, #8
 8017a0e:	220c      	movs	r2, #12
 8017a10:	4618      	mov	r0, r3
 8017a12:	f7eb fccb 	bl	80033ac <_ZN12CasualNoises20NerveNetMasterThread11sendMessageEPKvm>
 8017a16:	4603      	mov	r3, r0
 8017a18:	75bb      	strb	r3, [r7, #22]
				if ( ! success)
 8017a1a:	7dbb      	ldrb	r3, [r7, #22]
 8017a1c:	f083 0301 	eor.w	r3, r3, #1
 8017a20:	b2db      	uxtb	r3, r3
 8017a22:	2b00      	cmp	r3, #0
 8017a24:	d0d2      	beq.n	80179cc <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0xb4>
					CN_ReportFault ( eErrorCodes::NerveNetThread_Error );
 8017a26:	2004      	movs	r0, #4
 8017a28:	f7ff ff06 	bl	8017838 <_ZL14CN_ReportFault11eErrorCodes>
			}

		}

	}
 8017a2c:	e7ce      	b.n	80179cc <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0xb4>
 8017a2e:	bf00      	nop
 8017a30:	00000000 	.word	0x00000000
 8017a34:	404e0000 	.word	0x404e0000
 8017a38:	00000000 	.word	0x00000000
 8017a3c:	40590000 	.word	0x40590000
 8017a40:	2400f808 	.word	0x2400f808
 8017a44:	2400f80c 	.word	0x2400f80c
 8017a48:	2400f89c 	.word	0x2400f89c
 8017a4c:	2400f810 	.word	0x2400f810
 8017a50:	24003248 	.word	0x24003248

08017a54 <_ZN12CasualNoises18EventHandlerThread23StartEventHandlerThreadEPNS0_23sEventHandlerThreadDataE>:
// Start event handler thread
//
//  CasualNoises    15/02/2025  First implementation
//==============================================================================
BaseType_t StartEventHandlerThread(sEventHandlerThreadData* params)
{
 8017a54:	b580      	push	{r7, lr}
 8017a56:	b086      	sub	sp, #24
 8017a58:	af02      	add	r7, sp, #8
 8017a5a:	6078      	str	r0, [r7, #4]

	// Create the thread to run the event handler
	TaskHandle_t xHandlePtr;
	BaseType_t res = xTaskCreate(EventHandlerThread, "EventHandlerThread", DEFAULT_STACK_SIZE, params,
 8017a5c:	f107 0308 	add.w	r3, r7, #8
 8017a60:	9301      	str	r3, [sp, #4]
 8017a62:	2323      	movs	r3, #35	@ 0x23
 8017a64:	9300      	str	r3, [sp, #0]
 8017a66:	687b      	ldr	r3, [r7, #4]
 8017a68:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8017a6c:	4906      	ldr	r1, [pc, #24]	@ (8017a88 <_ZN12CasualNoises18EventHandlerThread23StartEventHandlerThreadEPNS0_23sEventHandlerThreadDataE+0x34>)
 8017a6e:	4807      	ldr	r0, [pc, #28]	@ (8017a8c <_ZN12CasualNoises18EventHandlerThread23StartEventHandlerThreadEPNS0_23sEventHandlerThreadDataE+0x38>)
 8017a70:	f7fd fe2a 	bl	80156c8 <xTaskCreate>
 8017a74:	60f8      	str	r0, [r7, #12]
			EVENT_THREAD_PRIORITY,	&xHandlePtr);
	gYellowPages.gEventHandlerThreadTaskHandle = xHandlePtr;
 8017a76:	68bb      	ldr	r3, [r7, #8]
 8017a78:	4a05      	ldr	r2, [pc, #20]	@ (8017a90 <_ZN12CasualNoises18EventHandlerThread23StartEventHandlerThreadEPNS0_23sEventHandlerThreadDataE+0x3c>)
 8017a7a:	6253      	str	r3, [r2, #36]	@ 0x24
	return res;
 8017a7c:	68fb      	ldr	r3, [r7, #12]

}
 8017a7e:	4618      	mov	r0, r3
 8017a80:	3710      	adds	r7, #16
 8017a82:	46bd      	mov	sp, r7
 8017a84:	bd80      	pop	{r7, pc}
 8017a86:	bf00      	nop
 8017a88:	0801bc5c 	.word	0x0801bc5c
 8017a8c:	08017919 	.word	0x08017919
 8017a90:	2400f89c 	.word	0x2400f89c

08017a94 <_ZL8CN_Delayv>:
{
 8017a94:	b480      	push	{r7}
 8017a96:	b085      	sub	sp, #20
 8017a98:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 1000000; ++i)
 8017a9a:	2300      	movs	r3, #0
 8017a9c:	60bb      	str	r3, [r7, #8]
 8017a9e:	e00e      	b.n	8017abe <_ZL8CN_Delayv+0x2a>
		for (uint32_t j = 0; j < 10; ++j)
 8017aa0:	2300      	movs	r3, #0
 8017aa2:	607b      	str	r3, [r7, #4]
 8017aa4:	e005      	b.n	8017ab2 <_ZL8CN_Delayv+0x1e>
			++cnt;
 8017aa6:	68fb      	ldr	r3, [r7, #12]
 8017aa8:	3301      	adds	r3, #1
 8017aaa:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 8017aac:	687b      	ldr	r3, [r7, #4]
 8017aae:	3301      	adds	r3, #1
 8017ab0:	607b      	str	r3, [r7, #4]
 8017ab2:	687b      	ldr	r3, [r7, #4]
 8017ab4:	2b09      	cmp	r3, #9
 8017ab6:	d9f6      	bls.n	8017aa6 <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 8017ab8:	68bb      	ldr	r3, [r7, #8]
 8017aba:	3301      	adds	r3, #1
 8017abc:	60bb      	str	r3, [r7, #8]
 8017abe:	68bb      	ldr	r3, [r7, #8]
 8017ac0:	4a04      	ldr	r2, [pc, #16]	@ (8017ad4 <_ZL8CN_Delayv+0x40>)
 8017ac2:	4293      	cmp	r3, r2
 8017ac4:	d9ec      	bls.n	8017aa0 <_ZL8CN_Delayv+0xc>
}
 8017ac6:	bf00      	nop
 8017ac8:	bf00      	nop
 8017aca:	3714      	adds	r7, #20
 8017acc:	46bd      	mov	sp, r7
 8017ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ad2:	4770      	bx	lr
 8017ad4:	000f423f 	.word	0x000f423f

08017ad8 <_ZL14CN_ReportFault11eErrorCodes>:
{
 8017ad8:	b580      	push	{r7, lr}
 8017ada:	b084      	sub	sp, #16
 8017adc:	af00      	add	r7, sp, #0
 8017ade:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 8017ae0:	f7fe f86c 	bl	8015bbc <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 8017ae4:	687b      	ldr	r3, [r7, #4]
 8017ae6:	60fb      	str	r3, [r7, #12]
		if (code & 0x00000001)
 8017ae8:	68fb      	ldr	r3, [r7, #12]
 8017aea:	f003 0301 	and.w	r3, r3, #1
 8017aee:	2b00      	cmp	r3, #0
 8017af0:	d005      	beq.n	8017afe <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 8017af2:	2200      	movs	r2, #0
 8017af4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8017af8:	4818      	ldr	r0, [pc, #96]	@ (8017b5c <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8017afa:	f7f5 fb5d 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 8017afe:	68fb      	ldr	r3, [r7, #12]
 8017b00:	f003 0302 	and.w	r3, r3, #2
 8017b04:	2b00      	cmp	r3, #0
 8017b06:	d004      	beq.n	8017b12 <_ZL14CN_ReportFault11eErrorCodes+0x3a>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 8017b08:	2200      	movs	r2, #0
 8017b0a:	2180      	movs	r1, #128	@ 0x80
 8017b0c:	4813      	ldr	r0, [pc, #76]	@ (8017b5c <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8017b0e:	f7f5 fb53 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 8017b12:	68fb      	ldr	r3, [r7, #12]
 8017b14:	f003 0304 	and.w	r3, r3, #4
 8017b18:	2b00      	cmp	r3, #0
 8017b1a:	d004      	beq.n	8017b26 <_ZL14CN_ReportFault11eErrorCodes+0x4e>
			HAL_GPIO_WritePin(GPIOG, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 8017b1c:	2200      	movs	r2, #0
 8017b1e:	2102      	movs	r1, #2
 8017b20:	480f      	ldr	r0, [pc, #60]	@ (8017b60 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8017b22:	f7f5 fb49 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 8017b26:	68fb      	ldr	r3, [r7, #12]
 8017b28:	f003 0308 	and.w	r3, r3, #8
 8017b2c:	2b00      	cmp	r3, #0
 8017b2e:	d004      	beq.n	8017b3a <_ZL14CN_ReportFault11eErrorCodes+0x62>
			HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 8017b30:	2200      	movs	r2, #0
 8017b32:	2101      	movs	r1, #1
 8017b34:	480a      	ldr	r0, [pc, #40]	@ (8017b60 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8017b36:	f7f5 fb3f 	bl	800d1b8 <HAL_GPIO_WritePin>
		CN_Delay();
 8017b3a:	f7ff ffab 	bl	8017a94 <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin|STATUS_LED_1_Pin, GPIO_PIN_SET);
 8017b3e:	2201      	movs	r2, #1
 8017b40:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8017b44:	4805      	ldr	r0, [pc, #20]	@ (8017b5c <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8017b46:	f7f5 fb37 	bl	800d1b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin|STATUS_LED_3_Pin, GPIO_PIN_SET);
 8017b4a:	2201      	movs	r2, #1
 8017b4c:	2103      	movs	r1, #3
 8017b4e:	4804      	ldr	r0, [pc, #16]	@ (8017b60 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8017b50:	f7f5 fb32 	bl	800d1b8 <HAL_GPIO_WritePin>
		CN_Delay();
 8017b54:	f7ff ff9e 	bl	8017a94 <_ZL8CN_Delayv>
		if (code & 0x00000001)
 8017b58:	e7c6      	b.n	8017ae8 <_ZL14CN_ReportFault11eErrorCodes+0x10>
 8017b5a:	bf00      	nop
 8017b5c:	58021000 	.word	0x58021000
 8017b60:	58021800 	.word	0x58021800

08017b64 <_ZN12CasualNoises23NorthSideAudioProcessor13prepareToPlayEfmPv>:
//==============================================================================
void NorthSideAudioProcessor::prepareToPlay (
		float sampleRate,
		uint32_t maximumExpectedSamplesPerBlock,
		void* synthParams)
{
 8017b64:	b480      	push	{r7}
 8017b66:	b085      	sub	sp, #20
 8017b68:	af00      	add	r7, sp, #0
 8017b6a:	60f8      	str	r0, [r7, #12]
 8017b6c:	ed87 0a02 	vstr	s0, [r7, #8]
 8017b70:	6079      	str	r1, [r7, #4]
 8017b72:	603a      	str	r2, [r7, #0]

	// store settings
	mSampleRate 					= sampleRate;
 8017b74:	68fb      	ldr	r3, [r7, #12]
 8017b76:	68ba      	ldr	r2, [r7, #8]
 8017b78:	609a      	str	r2, [r3, #8]
	mMaximumExpectedSamplesPerBlock = maximumExpectedSamplesPerBlock;
 8017b7a:	68fb      	ldr	r3, [r7, #12]
 8017b7c:	687a      	ldr	r2, [r7, #4]
 8017b7e:	60da      	str	r2, [r3, #12]

}
 8017b80:	bf00      	nop
 8017b82:	3714      	adds	r7, #20
 8017b84:	46bd      	mov	sp, r7
 8017b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b8a:	4770      	bx	lr

08017b8c <_ZN12CasualNoises23NorthSideAudioProcessor16releaseResourcesEv>:
//
//  CasualNoises    04/12/2024  First implementation
//	CasualNoises    10/03/2025  Adapted for Fellhorn
//==============================================================================
void NorthSideAudioProcessor::releaseResources()
{
 8017b8c:	b580      	push	{r7, lr}
 8017b8e:	b082      	sub	sp, #8
 8017b90:	af00      	add	r7, sp, #0
 8017b92:	6078      	str	r0, [r7, #4]
	CN_ReportFault(eErrorCodes::runtimeError);			// Not implemented yet
 8017b94:	2003      	movs	r0, #3
 8017b96:	f7ff ff9f 	bl	8017ad8 <_ZL14CN_ReportFault11eErrorCodes>
}
 8017b9a:	bf00      	nop
 8017b9c:	3708      	adds	r7, #8
 8017b9e:	46bd      	mov	sp, r7
 8017ba0:	bd80      	pop	{r7, pc}

08017ba2 <_ZN12CasualNoises23NorthSideAudioProcessor19processNerveNetDataEmmPh>:
// Process incoming NerveNet data
//
//  CasualNoises    21/01/2026  First implementation
//==============================================================================
void NorthSideAudioProcessor::processNerveNetData(uint32_t threadNo, uint32_t size, uint8_t* ptr)
{
 8017ba2:	b480      	push	{r7}
 8017ba4:	b085      	sub	sp, #20
 8017ba6:	af00      	add	r7, sp, #0
 8017ba8:	60f8      	str	r0, [r7, #12]
 8017baa:	60b9      	str	r1, [r7, #8]
 8017bac:	607a      	str	r2, [r7, #4]
 8017bae:	603b      	str	r3, [r7, #0]
/*
	tSE_Message* dataPtr = (tSE_Message*)ptr;
	UNUSED(dataPtr);
*/
}
 8017bb0:	bf00      	nop
 8017bb2:	3714      	adds	r7, #20
 8017bb4:	46bd      	mov	sp, r7
 8017bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017bba:	4770      	bx	lr

08017bbc <_ZN12CasualNoises6Filter10IIRFiltersD1Ev>:
class IIRFilters final
{
public:
	 IIRFilters() = delete;
	 IIRFilters(int channelsNum);
	~IIRFilters() = default;
 8017bbc:	b580      	push	{r7, lr}
 8017bbe:	b082      	sub	sp, #8
 8017bc0:	af00      	add	r7, sp, #0
 8017bc2:	6078      	str	r0, [r7, #4]
 8017bc4:	687b      	ldr	r3, [r7, #4]
 8017bc6:	3304      	adds	r3, #4
 8017bc8:	4618      	mov	r0, r3
 8017bca:	f000 f867 	bl	8017c9c <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EED1Ev>
 8017bce:	687b      	ldr	r3, [r7, #4]
 8017bd0:	4618      	mov	r0, r3
 8017bd2:	3708      	adds	r7, #8
 8017bd4:	46bd      	mov	sp, r7
 8017bd6:	bd80      	pop	{r7, pc}

08017bd8 <__tcf_0>:
//	CasualNoises    10/03/2025  Adapted for Fellhorn
//	CasualNoises    13/07/2025  NerveNet support added
//==============================================================================
void NorthSideAudioProcessor::processBlock (AudioBuffer& buffer, AudioBuffer& NN_buffer)
{
	static CasualNoises::Filter::IIRFilters filter(2);
 8017bd8:	b580      	push	{r7, lr}
 8017bda:	af00      	add	r7, sp, #0
 8017bdc:	4801      	ldr	r0, [pc, #4]	@ (8017be4 <__tcf_0+0xc>)
 8017bde:	f7ff ffed 	bl	8017bbc <_ZN12CasualNoises6Filter10IIRFiltersD1Ev>
 8017be2:	bd80      	pop	{r7, pc}
 8017be4:	2400f818 	.word	0x2400f818

08017be8 <_ZN12CasualNoises23NorthSideAudioProcessor12processBlockERNS_11AudioBufferES2_>:
{
 8017be8:	b590      	push	{r4, r7, lr}
 8017bea:	b08d      	sub	sp, #52	@ 0x34
 8017bec:	af00      	add	r7, sp, #0
 8017bee:	60f8      	str	r0, [r7, #12]
 8017bf0:	60b9      	str	r1, [r7, #8]
 8017bf2:	607a      	str	r2, [r7, #4]
	static CasualNoises::Filter::IIRFilters filter(2);
 8017bf4:	4b1e      	ldr	r3, [pc, #120]	@ (8017c70 <_ZN12CasualNoises23NorthSideAudioProcessor12processBlockERNS_11AudioBufferES2_+0x88>)
 8017bf6:	681b      	ldr	r3, [r3, #0]
 8017bf8:	f3bf 8f5b 	dmb	ish
 8017bfc:	f003 0301 	and.w	r3, r3, #1
 8017c00:	2b00      	cmp	r3, #0
 8017c02:	bf0c      	ite	eq
 8017c04:	2301      	moveq	r3, #1
 8017c06:	2300      	movne	r3, #0
 8017c08:	b2db      	uxtb	r3, r3
 8017c0a:	2b00      	cmp	r3, #0
 8017c0c:	d014      	beq.n	8017c38 <_ZN12CasualNoises23NorthSideAudioProcessor12processBlockERNS_11AudioBufferES2_+0x50>
 8017c0e:	4818      	ldr	r0, [pc, #96]	@ (8017c70 <_ZN12CasualNoises23NorthSideAudioProcessor12processBlockERNS_11AudioBufferES2_+0x88>)
 8017c10:	f000 f995 	bl	8017f3e <__cxa_guard_acquire>
 8017c14:	4603      	mov	r3, r0
 8017c16:	2b00      	cmp	r3, #0
 8017c18:	bf14      	ite	ne
 8017c1a:	2301      	movne	r3, #1
 8017c1c:	2300      	moveq	r3, #0
 8017c1e:	b2db      	uxtb	r3, r3
 8017c20:	2b00      	cmp	r3, #0
 8017c22:	d009      	beq.n	8017c38 <_ZN12CasualNoises23NorthSideAudioProcessor12processBlockERNS_11AudioBufferES2_+0x50>
 8017c24:	2102      	movs	r1, #2
 8017c26:	4813      	ldr	r0, [pc, #76]	@ (8017c74 <_ZN12CasualNoises23NorthSideAudioProcessor12processBlockERNS_11AudioBufferES2_+0x8c>)
 8017c28:	f7e9 fe3c 	bl	80018a4 <_ZN12CasualNoises6Filter10IIRFiltersC1Ei>
 8017c2c:	4812      	ldr	r0, [pc, #72]	@ (8017c78 <_ZN12CasualNoises23NorthSideAudioProcessor12processBlockERNS_11AudioBufferES2_+0x90>)
 8017c2e:	f001 fa8b 	bl	8019148 <atexit>
 8017c32:	480f      	ldr	r0, [pc, #60]	@ (8017c70 <_ZN12CasualNoises23NorthSideAudioProcessor12processBlockERNS_11AudioBufferES2_+0x88>)
 8017c34:	f000 f98f 	bl	8017f56 <__cxa_guard_release>

	CasualNoises::Filter::ChannelFeed cf0 = filter.getChannelFeed(0);
 8017c38:	2100      	movs	r1, #0
 8017c3a:	480e      	ldr	r0, [pc, #56]	@ (8017c74 <_ZN12CasualNoises23NorthSideAudioProcessor12processBlockERNS_11AudioBufferES2_+0x8c>)
 8017c3c:	f7e9 fe6f 	bl	800191e <_ZN12CasualNoises6Filter10IIRFilters14getChannelFeedEi>
 8017c40:	4603      	mov	r3, r0
 8017c42:	f107 0420 	add.w	r4, r7, #32
 8017c46:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017c48:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	UNUSED ( cf0 );
	CasualNoises::Filter::ChannelFeed cf1 = filter.getChannelFeed(1);
 8017c4c:	2101      	movs	r1, #1
 8017c4e:	4809      	ldr	r0, [pc, #36]	@ (8017c74 <_ZN12CasualNoises23NorthSideAudioProcessor12processBlockERNS_11AudioBufferES2_+0x8c>)
 8017c50:	f7e9 fe65 	bl	800191e <_ZN12CasualNoises6Filter10IIRFilters14getChannelFeedEi>
 8017c54:	4603      	mov	r3, r0
 8017c56:	f107 0410 	add.w	r4, r7, #16
 8017c5a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017c5c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	UNUSED ( cf1 );

	buffer.copyAudio(NN_buffer);
 8017c60:	6879      	ldr	r1, [r7, #4]
 8017c62:	68b8      	ldr	r0, [r7, #8]
 8017c64:	f7e8 fe5e 	bl	8000924 <_ZN12CasualNoises11AudioBuffer9copyAudioERS0_>

}
 8017c68:	bf00      	nop
 8017c6a:	3734      	adds	r7, #52	@ 0x34
 8017c6c:	46bd      	mov	sp, r7
 8017c6e:	bd90      	pop	{r4, r7, pc}
 8017c70:	2400f898 	.word	0x2400f898
 8017c74:	2400f818 	.word	0x2400f818
 8017c78:	08017bd9 	.word	0x08017bd9

08017c7c <_ZN12CasualNoises23NorthSideAudioProcessor15handle_ADC_DataEmPt>:
//	CV1 - CV3
//
//	CasualNoises    27/07/2025  NerveNet support added
//==============================================================================
void NorthSideAudioProcessor::handle_ADC_Data(uint32_t noOfEntries, uint16_t* adcDataPtr)
{
 8017c7c:	b480      	push	{r7}
 8017c7e:	b085      	sub	sp, #20
 8017c80:	af00      	add	r7, sp, #0
 8017c82:	60f8      	str	r0, [r7, #12]
 8017c84:	60b9      	str	r1, [r7, #8]
 8017c86:	607a      	str	r2, [r7, #4]
	// ToDo: process adc data
}
 8017c88:	bf00      	nop
 8017c8a:	3714      	adds	r7, #20
 8017c8c:	46bd      	mov	sp, r7
 8017c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017c92:	4770      	bx	lr

08017c94 <_ZThn4_N12CasualNoises23NorthSideAudioProcessor15handle_ADC_DataEmPt>:
		void 	prepareToPlay (float sampleRate, uint32_t maximumExpectedSamplesPerBlock, void* synthParams) 	override;
		void 	releaseResources () override;
		void 	processNerveNetData ( uint32_t threadNo, uint32_t size, uint8_t* ptr ) 							override;
		void 	processBlock ( AudioBuffer &buffer, AudioBuffer& NN_buffer ) 									override;

		void 	handle_ADC_Data ( uint32_t noOfEntries, uint16_t* adcDataPtr );
 8017c94:	f1a0 0004 	sub.w	r0, r0, #4
 8017c98:	f7ff bff0 	b.w	8017c7c <_ZN12CasualNoises23NorthSideAudioProcessor15handle_ADC_DataEmPt>

08017c9c <_ZNSt6vectorIPN12CasualNoises6Filter11ChannelFeedESaIS3_EED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 8017c9c:	b5b0      	push	{r4, r5, r7, lr}
 8017c9e:	b086      	sub	sp, #24
 8017ca0:	af00      	add	r7, sp, #0
 8017ca2:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8017ca4:	687b      	ldr	r3, [r7, #4]
 8017ca6:	681d      	ldr	r5, [r3, #0]
 8017ca8:	687b      	ldr	r3, [r7, #4]
 8017caa:	685c      	ldr	r4, [r3, #4]
		      _M_get_Tp_allocator());
 8017cac:	687b      	ldr	r3, [r7, #4]
 8017cae:	4618      	mov	r0, r3
 8017cb0:	f7e9 fea6 	bl	8001a00 <_ZNSt12_Vector_baseIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE19_M_get_Tp_allocatorEv>
 8017cb4:	4603      	mov	r3, r0
 8017cb6:	617d      	str	r5, [r7, #20]
 8017cb8:	613c      	str	r4, [r7, #16]
 8017cba:	60fb      	str	r3, [r7, #12]
      std::_Destroy(__first, __last);
 8017cbc:	6939      	ldr	r1, [r7, #16]
 8017cbe:	6978      	ldr	r0, [r7, #20]
 8017cc0:	f7e9 fef7 	bl	8001ab2 <_ZSt8_DestroyIPPN12CasualNoises6Filter11ChannelFeedEEvT_S5_>
    }
 8017cc4:	bf00      	nop
      }
 8017cc6:	687b      	ldr	r3, [r7, #4]
 8017cc8:	4618      	mov	r0, r3
 8017cca:	f000 f813 	bl	8017cf4 <_ZNSt12_Vector_baseIPN12CasualNoises6Filter11ChannelFeedESaIS3_EED1Ev>
 8017cce:	687b      	ldr	r3, [r7, #4]
 8017cd0:	4618      	mov	r0, r3
 8017cd2:	3718      	adds	r7, #24
 8017cd4:	46bd      	mov	sp, r7
 8017cd6:	bdb0      	pop	{r4, r5, r7, pc}

08017cd8 <_ZNSt12_Vector_baseIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE12_Vector_implD1Ev>:
      struct _Vector_impl
 8017cd8:	b580      	push	{r7, lr}
 8017cda:	b084      	sub	sp, #16
 8017cdc:	af00      	add	r7, sp, #0
 8017cde:	6078      	str	r0, [r7, #4]
 8017ce0:	687b      	ldr	r3, [r7, #4]
 8017ce2:	60fb      	str	r3, [r7, #12]
 8017ce4:	68f8      	ldr	r0, [r7, #12]
 8017ce6:	f000 f81e 	bl	8017d26 <_ZNSt15__new_allocatorIPN12CasualNoises6Filter11ChannelFeedEED1Ev>
 8017cea:	687b      	ldr	r3, [r7, #4]
 8017cec:	4618      	mov	r0, r3
 8017cee:	3710      	adds	r7, #16
 8017cf0:	46bd      	mov	sp, r7
 8017cf2:	bd80      	pop	{r7, pc}

08017cf4 <_ZNSt12_Vector_baseIPN12CasualNoises6Filter11ChannelFeedESaIS3_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8017cf4:	b580      	push	{r7, lr}
 8017cf6:	b082      	sub	sp, #8
 8017cf8:	af00      	add	r7, sp, #0
 8017cfa:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8017cfc:	687b      	ldr	r3, [r7, #4]
 8017cfe:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8017d00:	687b      	ldr	r3, [r7, #4]
 8017d02:	689a      	ldr	r2, [r3, #8]
 8017d04:	687b      	ldr	r3, [r7, #4]
 8017d06:	681b      	ldr	r3, [r3, #0]
 8017d08:	1ad3      	subs	r3, r2, r3
 8017d0a:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 8017d0c:	461a      	mov	r2, r3
 8017d0e:	6878      	ldr	r0, [r7, #4]
 8017d10:	f7e9 fe5d 	bl	80019ce <_ZNSt12_Vector_baseIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE13_M_deallocateEPS3_j>
      }
 8017d14:	687b      	ldr	r3, [r7, #4]
 8017d16:	4618      	mov	r0, r3
 8017d18:	f7ff ffde 	bl	8017cd8 <_ZNSt12_Vector_baseIPN12CasualNoises6Filter11ChannelFeedESaIS3_EE12_Vector_implD1Ev>
 8017d1c:	687b      	ldr	r3, [r7, #4]
 8017d1e:	4618      	mov	r0, r3
 8017d20:	3708      	adds	r7, #8
 8017d22:	46bd      	mov	sp, r7
 8017d24:	bd80      	pop	{r7, pc}

08017d26 <_ZNSt15__new_allocatorIPN12CasualNoises6Filter11ChannelFeedEED1Ev>:
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8017d26:	b480      	push	{r7}
 8017d28:	b083      	sub	sp, #12
 8017d2a:	af00      	add	r7, sp, #0
 8017d2c:	6078      	str	r0, [r7, #4]
 8017d2e:	687b      	ldr	r3, [r7, #4]
 8017d30:	4618      	mov	r0, r3
 8017d32:	370c      	adds	r7, #12
 8017d34:	46bd      	mov	sp, r7
 8017d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d3a:	4770      	bx	lr

08017d3c <_ZL8CN_Delayv>:
{
 8017d3c:	b480      	push	{r7}
 8017d3e:	b085      	sub	sp, #20
 8017d40:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 1000000; ++i)
 8017d42:	2300      	movs	r3, #0
 8017d44:	60bb      	str	r3, [r7, #8]
 8017d46:	e00e      	b.n	8017d66 <_ZL8CN_Delayv+0x2a>
		for (uint32_t j = 0; j < 10; ++j)
 8017d48:	2300      	movs	r3, #0
 8017d4a:	607b      	str	r3, [r7, #4]
 8017d4c:	e005      	b.n	8017d5a <_ZL8CN_Delayv+0x1e>
			++cnt;
 8017d4e:	68fb      	ldr	r3, [r7, #12]
 8017d50:	3301      	adds	r3, #1
 8017d52:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 8017d54:	687b      	ldr	r3, [r7, #4]
 8017d56:	3301      	adds	r3, #1
 8017d58:	607b      	str	r3, [r7, #4]
 8017d5a:	687b      	ldr	r3, [r7, #4]
 8017d5c:	2b09      	cmp	r3, #9
 8017d5e:	d9f6      	bls.n	8017d4e <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 8017d60:	68bb      	ldr	r3, [r7, #8]
 8017d62:	3301      	adds	r3, #1
 8017d64:	60bb      	str	r3, [r7, #8]
 8017d66:	68bb      	ldr	r3, [r7, #8]
 8017d68:	4a04      	ldr	r2, [pc, #16]	@ (8017d7c <_ZL8CN_Delayv+0x40>)
 8017d6a:	4293      	cmp	r3, r2
 8017d6c:	d9ec      	bls.n	8017d48 <_ZL8CN_Delayv+0xc>
}
 8017d6e:	bf00      	nop
 8017d70:	bf00      	nop
 8017d72:	3714      	adds	r7, #20
 8017d74:	46bd      	mov	sp, r7
 8017d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d7a:	4770      	bx	lr
 8017d7c:	000f423f 	.word	0x000f423f

08017d80 <_ZL14CN_ReportFault11eErrorCodes>:
{
 8017d80:	b580      	push	{r7, lr}
 8017d82:	b084      	sub	sp, #16
 8017d84:	af00      	add	r7, sp, #0
 8017d86:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 8017d88:	f7fd ff18 	bl	8015bbc <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 8017d8c:	687b      	ldr	r3, [r7, #4]
 8017d8e:	60fb      	str	r3, [r7, #12]
		if (code & 0x00000001)
 8017d90:	68fb      	ldr	r3, [r7, #12]
 8017d92:	f003 0301 	and.w	r3, r3, #1
 8017d96:	2b00      	cmp	r3, #0
 8017d98:	d005      	beq.n	8017da6 <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 8017d9a:	2200      	movs	r2, #0
 8017d9c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8017da0:	4818      	ldr	r0, [pc, #96]	@ (8017e04 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8017da2:	f7f5 fa09 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 8017da6:	68fb      	ldr	r3, [r7, #12]
 8017da8:	f003 0302 	and.w	r3, r3, #2
 8017dac:	2b00      	cmp	r3, #0
 8017dae:	d004      	beq.n	8017dba <_ZL14CN_ReportFault11eErrorCodes+0x3a>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 8017db0:	2200      	movs	r2, #0
 8017db2:	2180      	movs	r1, #128	@ 0x80
 8017db4:	4813      	ldr	r0, [pc, #76]	@ (8017e04 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8017db6:	f7f5 f9ff 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 8017dba:	68fb      	ldr	r3, [r7, #12]
 8017dbc:	f003 0304 	and.w	r3, r3, #4
 8017dc0:	2b00      	cmp	r3, #0
 8017dc2:	d004      	beq.n	8017dce <_ZL14CN_ReportFault11eErrorCodes+0x4e>
			HAL_GPIO_WritePin(GPIOG, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 8017dc4:	2200      	movs	r2, #0
 8017dc6:	2102      	movs	r1, #2
 8017dc8:	480f      	ldr	r0, [pc, #60]	@ (8017e08 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8017dca:	f7f5 f9f5 	bl	800d1b8 <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 8017dce:	68fb      	ldr	r3, [r7, #12]
 8017dd0:	f003 0308 	and.w	r3, r3, #8
 8017dd4:	2b00      	cmp	r3, #0
 8017dd6:	d004      	beq.n	8017de2 <_ZL14CN_ReportFault11eErrorCodes+0x62>
			HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 8017dd8:	2200      	movs	r2, #0
 8017dda:	2101      	movs	r1, #1
 8017ddc:	480a      	ldr	r0, [pc, #40]	@ (8017e08 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8017dde:	f7f5 f9eb 	bl	800d1b8 <HAL_GPIO_WritePin>
		CN_Delay();
 8017de2:	f7ff ffab 	bl	8017d3c <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin|STATUS_LED_1_Pin, GPIO_PIN_SET);
 8017de6:	2201      	movs	r2, #1
 8017de8:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8017dec:	4805      	ldr	r0, [pc, #20]	@ (8017e04 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8017dee:	f7f5 f9e3 	bl	800d1b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin|STATUS_LED_3_Pin, GPIO_PIN_SET);
 8017df2:	2201      	movs	r2, #1
 8017df4:	2103      	movs	r1, #3
 8017df6:	4804      	ldr	r0, [pc, #16]	@ (8017e08 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8017df8:	f7f5 f9de 	bl	800d1b8 <HAL_GPIO_WritePin>
		CN_Delay();
 8017dfc:	f7ff ff9e 	bl	8017d3c <_ZL8CN_Delayv>
		if (code & 0x00000001)
 8017e00:	e7c6      	b.n	8017d90 <_ZL14CN_ReportFault11eErrorCodes+0x10>
 8017e02:	bf00      	nop
 8017e04:	58021000 	.word	0x58021000
 8017e08:	58021800 	.word	0x58021800

08017e0c <_ZN12CasualNoises23handleNerveNetCallBacksEPNS_13sNerveNetDataE>:
// Handle incoming data from NerveNet
//
//  CasualNoises    10/01/2026  First implementation
//==============================================================================
void handleNerveNetCallBacks ( CasualNoises::sNerveNetData* ptr )
{
 8017e0c:	b480      	push	{r7}
 8017e0e:	b083      	sub	sp, #12
 8017e10:	af00      	add	r7, sp, #0
 8017e12:	6078      	str	r0, [r7, #4]
}
 8017e14:	bf00      	nop
 8017e16:	370c      	adds	r7, #12
 8017e18:	46bd      	mov	sp, r7
 8017e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e1e:	4770      	bx	lr

08017e20 <_ZN12CasualNoises21NorthSideEngineThreadEPv>:
// Handle all events
//
//  CasualNoises    10/01/2026  First implementation
//==============================================================================
void NorthSideEngineThread ( void* pvParameters )
{
 8017e20:	b590      	push	{r4, r7, lr}
 8017e22:	b08d      	sub	sp, #52	@ 0x34
 8017e24:	af00      	add	r7, sp, #0
 8017e26:	6078      	str	r0, [r7, #4]

	// Get parameters
	sNorthSideEngineParams* params = ( sNorthSideEngineParams* ) pvParameters;
 8017e28:	687b      	ldr	r3, [r7, #4]
 8017e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	void ( *funcPtr )( CasualNoises::sNerveNetData* ptr ) = &handleNerveNetCallBacks;
 8017e2c:	4b1c      	ldr	r3, [pc, #112]	@ (8017ea0 <_ZN12CasualNoises21NorthSideEngineThreadEPv+0x80>)
 8017e2e:	613b      	str	r3, [r7, #16]
	params->nerveNetCallBackPtr = &funcPtr;
 8017e30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017e32:	f107 0210 	add.w	r2, r7, #16
 8017e36:	645a      	str	r2, [r3, #68]	@ 0x44

	// Create a TLV driver
	CasualNoises::sNVM_DriverInitData* NVM_DataPtr = &params->nvmDriverInitData;
 8017e38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017e3a:	62bb      	str	r3, [r7, #40]	@ 0x28
	CasualNoises::W25Qxx_Driver* NVM_DriverPtr = new CasualNoises::W25Qxx_Driver ( NVM_DataPtr );
 8017e3c:	2050      	movs	r0, #80	@ 0x50
 8017e3e:	f000 f88d 	bl	8017f5c <_Znwj>
 8017e42:	4603      	mov	r3, r0
 8017e44:	461c      	mov	r4, r3
 8017e46:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8017e48:	4620      	mov	r0, r4
 8017e4a:	f7ea fbd9 	bl	8002600 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE>
 8017e4e:	627c      	str	r4, [r7, #36]	@ 0x24
	CasualNoises::TLV_Driver*	 TLV_DriverPtr = new CasualNoises::TLV_Driver ( NVM_DriverPtr );
 8017e50:	200c      	movs	r0, #12
 8017e52:	f000 f883 	bl	8017f5c <_Znwj>
 8017e56:	4603      	mov	r3, r0
 8017e58:	461c      	mov	r4, r3
 8017e5a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8017e5c:	4620      	mov	r0, r4
 8017e5e:	f7eb f967 	bl	8003130 <_ZN12CasualNoises10TLV_DriverC1EPNS_10NVM_DriverE>
 8017e62:	623c      	str	r4, [r7, #32]

	UNUSED ( TLV_DriverPtr );

	// Create a queue to receive events other threads
	const uint32_t cQueueLength = 10;
 8017e64:	230a      	movs	r3, #10
 8017e66:	61fb      	str	r3, [r7, #28]
	QueueHandle_t xUI_ThreadQueue = xQueueCreate ( cQueueLength, sizeof ( sIncomingEngineEvent ) );
 8017e68:	2200      	movs	r2, #0
 8017e6a:	2101      	movs	r1, #1
 8017e6c:	200a      	movs	r0, #10
 8017e6e:	f7fc fdc4 	bl	80149fa <xQueueGenericCreate>
 8017e72:	61b8      	str	r0, [r7, #24]
	if (xUI_ThreadQueue == nullptr)
 8017e74:	69bb      	ldr	r3, [r7, #24]
 8017e76:	2b00      	cmp	r3, #0
 8017e78:	d102      	bne.n	8017e80 <_ZN12CasualNoises21NorthSideEngineThreadEPv+0x60>
		CN_ReportFault(eErrorCodes::FreeRTOS_ErrorRes);
 8017e7a:	2002      	movs	r0, #2
 8017e7c:	f7ff ff80 	bl	8017d80 <_ZL14CN_ReportFault11eErrorCodes>
	gYellowPages.gEngineThreadQueueHandle = xUI_ThreadQueue;
 8017e80:	4a08      	ldr	r2, [pc, #32]	@ (8017ea4 <_ZN12CasualNoises21NorthSideEngineThreadEPv+0x84>)
 8017e82:	69bb      	ldr	r3, [r7, #24]
 8017e84:	6053      	str	r3, [r2, #4]
//		CN_ReportFault(eErrorCodes::UI_ThreadError);



	// Report engine thread ready for duty
	gYellowPages.gEngineThreadRunning = true;
 8017e86:	4b07      	ldr	r3, [pc, #28]	@ (8017ea4 <_ZN12CasualNoises21NorthSideEngineThreadEPv+0x84>)
 8017e88:	2201      	movs	r2, #1
 8017e8a:	721a      	strb	r2, [r3, #8]
	for (;;)
	{

		// Handle incoming events
		sIncomingEngineEvent event;
		BaseType_t res = xQueueReceive ( xUI_ThreadQueue, (void *)&event, 1000 );
 8017e8c:	f107 030c 	add.w	r3, r7, #12
 8017e90:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8017e94:	4619      	mov	r1, r3
 8017e96:	69b8      	ldr	r0, [r7, #24]
 8017e98:	f7fd f83e 	bl	8014f18 <xQueueReceive>
 8017e9c:	6178      	str	r0, [r7, #20]
		if ( res == pdPASS )
		{

		}

	}
 8017e9e:	e7f5      	b.n	8017e8c <_ZN12CasualNoises21NorthSideEngineThreadEPv+0x6c>
 8017ea0:	08017e0d 	.word	0x08017e0d
 8017ea4:	2400f89c 	.word	0x2400f89c

08017ea8 <_ZN12CasualNoises26StartNorthSideEngineThreadEPNS_22sNorthSideEngineParamsE>:
// Start north side engine thread
//
//  CasualNoises    10/01/2026  First implementation
//==============================================================================
BaseType_t StartNorthSideEngineThread ( sNorthSideEngineParams* argument )
{
 8017ea8:	b580      	push	{r7, lr}
 8017eaa:	b086      	sub	sp, #24
 8017eac:	af02      	add	r7, sp, #8
 8017eae:	6078      	str	r0, [r7, #4]
	TaskHandle_t xHandlePtr;
	BaseType_t res = xTaskCreate ( NorthSideEngineThread,	"NorthSideEngineThread", DEFAULT_STACK_SIZE * 8,
 8017eb0:	f107 0308 	add.w	r3, r7, #8
 8017eb4:	9301      	str	r3, [sp, #4]
 8017eb6:	2323      	movs	r3, #35	@ 0x23
 8017eb8:	9300      	str	r3, [sp, #0]
 8017eba:	687b      	ldr	r3, [r7, #4]
 8017ebc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8017ec0:	4906      	ldr	r1, [pc, #24]	@ (8017edc <_ZN12CasualNoises26StartNorthSideEngineThreadEPNS_22sNorthSideEngineParamsE+0x34>)
 8017ec2:	4807      	ldr	r0, [pc, #28]	@ (8017ee0 <_ZN12CasualNoises26StartNorthSideEngineThreadEPNS_22sNorthSideEngineParamsE+0x38>)
 8017ec4:	f7fd fc00 	bl	80156c8 <xTaskCreate>
 8017ec8:	60f8      	str	r0, [r7, #12]
			argument, ENGINE_THREAD_PRIORITY, &xHandlePtr );
	gYellowPages.gEngineThreadTaskHandle = xHandlePtr;
 8017eca:	68bb      	ldr	r3, [r7, #8]
 8017ecc:	4a05      	ldr	r2, [pc, #20]	@ (8017ee4 <_ZN12CasualNoises26StartNorthSideEngineThreadEPNS_22sNorthSideEngineParamsE+0x3c>)
 8017ece:	6013      	str	r3, [r2, #0]
	return res;
 8017ed0:	68fb      	ldr	r3, [r7, #12]
}
 8017ed2:	4618      	mov	r0, r3
 8017ed4:	3710      	adds	r7, #16
 8017ed6:	46bd      	mov	sp, r7
 8017ed8:	bd80      	pop	{r7, pc}
 8017eda:	bf00      	nop
 8017edc:	0801bc70 	.word	0x0801bc70
 8017ee0:	08017e21 	.word	0x08017e21
 8017ee4:	2400f89c 	.word	0x2400f89c

08017ee8 <_ZN12CasualNoises12tYellowPagesC1Ev>:
	// Info about the event handler thread
	TaskHandle_t 	gEventHandlerThreadTaskHandle;
	QueueHandle_t	gEventHandlerThreadQueueHandle;
	bool			gEventHandlerThreadRunning = false;

} tYellowPages;
 8017ee8:	b480      	push	{r7}
 8017eea:	b083      	sub	sp, #12
 8017eec:	af00      	add	r7, sp, #0
 8017eee:	6078      	str	r0, [r7, #4]
 8017ef0:	687b      	ldr	r3, [r7, #4]
 8017ef2:	2200      	movs	r2, #0
 8017ef4:	721a      	strb	r2, [r3, #8]
 8017ef6:	687b      	ldr	r3, [r7, #4]
 8017ef8:	2200      	movs	r2, #0
 8017efa:	751a      	strb	r2, [r3, #20]
 8017efc:	687b      	ldr	r3, [r7, #4]
 8017efe:	2200      	movs	r2, #0
 8017f00:	f883 2020 	strb.w	r2, [r3, #32]
 8017f04:	687b      	ldr	r3, [r7, #4]
 8017f06:	2200      	movs	r2, #0
 8017f08:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 8017f0c:	687b      	ldr	r3, [r7, #4]
 8017f0e:	4618      	mov	r0, r3
 8017f10:	370c      	adds	r7, #12
 8017f12:	46bd      	mov	sp, r7
 8017f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f18:	4770      	bx	lr
	...

08017f1c <_Z41__static_initialization_and_destruction_0v>:
namespace CasualNoises
{

tYellowPages	gYellowPages;

} // namespace CasualNoises
 8017f1c:	b580      	push	{r7, lr}
 8017f1e:	af00      	add	r7, sp, #0
tYellowPages	gYellowPages;
 8017f20:	4802      	ldr	r0, [pc, #8]	@ (8017f2c <_Z41__static_initialization_and_destruction_0v+0x10>)
 8017f22:	f7ff ffe1 	bl	8017ee8 <_ZN12CasualNoises12tYellowPagesC1Ev>
} // namespace CasualNoises
 8017f26:	bf00      	nop
 8017f28:	bd80      	pop	{r7, pc}
 8017f2a:	bf00      	nop
 8017f2c:	2400f89c 	.word	0x2400f89c

08017f30 <_GLOBAL__sub_I__ZN12CasualNoises12gYellowPagesE>:
 8017f30:	b580      	push	{r7, lr}
 8017f32:	af00      	add	r7, sp, #0
 8017f34:	f7ff fff2 	bl	8017f1c <_Z41__static_initialization_and_destruction_0v>
 8017f38:	bd80      	pop	{r7, pc}

08017f3a <_ZdlPvj>:
 8017f3a:	f000 b829 	b.w	8017f90 <_ZdlPv>

08017f3e <__cxa_guard_acquire>:
 8017f3e:	6802      	ldr	r2, [r0, #0]
 8017f40:	07d2      	lsls	r2, r2, #31
 8017f42:	4603      	mov	r3, r0
 8017f44:	d405      	bmi.n	8017f52 <__cxa_guard_acquire+0x14>
 8017f46:	7842      	ldrb	r2, [r0, #1]
 8017f48:	b102      	cbz	r2, 8017f4c <__cxa_guard_acquire+0xe>
 8017f4a:	deff      	udf	#255	@ 0xff
 8017f4c:	2001      	movs	r0, #1
 8017f4e:	7058      	strb	r0, [r3, #1]
 8017f50:	4770      	bx	lr
 8017f52:	2000      	movs	r0, #0
 8017f54:	4770      	bx	lr

08017f56 <__cxa_guard_release>:
 8017f56:	2301      	movs	r3, #1
 8017f58:	6003      	str	r3, [r0, #0]
 8017f5a:	4770      	bx	lr

08017f5c <_Znwj>:
 8017f5c:	2801      	cmp	r0, #1
 8017f5e:	bf38      	it	cc
 8017f60:	2001      	movcc	r0, #1
 8017f62:	b510      	push	{r4, lr}
 8017f64:	4604      	mov	r4, r0
 8017f66:	4620      	mov	r0, r4
 8017f68:	f001 fb9c 	bl	80196a4 <malloc>
 8017f6c:	b100      	cbz	r0, 8017f70 <_Znwj+0x14>
 8017f6e:	bd10      	pop	{r4, pc}
 8017f70:	f000 f810 	bl	8017f94 <_ZSt15get_new_handlerv>
 8017f74:	b908      	cbnz	r0, 8017f7a <_Znwj+0x1e>
 8017f76:	f001 f8c1 	bl	80190fc <abort>
 8017f7a:	4780      	blx	r0
 8017f7c:	e7f3      	b.n	8017f66 <_Znwj+0xa>

08017f7e <_ZSt17__throw_bad_allocv>:
 8017f7e:	b508      	push	{r3, lr}
 8017f80:	f001 f8bc 	bl	80190fc <abort>

08017f84 <_ZSt28__throw_bad_array_new_lengthv>:
 8017f84:	b508      	push	{r3, lr}
 8017f86:	f001 f8b9 	bl	80190fc <abort>

08017f8a <_ZSt20__throw_length_errorPKc>:
 8017f8a:	b508      	push	{r3, lr}
 8017f8c:	f001 f8b6 	bl	80190fc <abort>

08017f90 <_ZdlPv>:
 8017f90:	f001 bb90 	b.w	80196b4 <free>

08017f94 <_ZSt15get_new_handlerv>:
 8017f94:	4b02      	ldr	r3, [pc, #8]	@ (8017fa0 <_ZSt15get_new_handlerv+0xc>)
 8017f96:	6818      	ldr	r0, [r3, #0]
 8017f98:	f3bf 8f5b 	dmb	ish
 8017f9c:	4770      	bx	lr
 8017f9e:	bf00      	nop
 8017fa0:	2400f8cc 	.word	0x2400f8cc

08017fa4 <checkint>:
 8017fa4:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8017fa8:	2b7e      	cmp	r3, #126	@ 0x7e
 8017faa:	d910      	bls.n	8017fce <checkint+0x2a>
 8017fac:	2b96      	cmp	r3, #150	@ 0x96
 8017fae:	d80c      	bhi.n	8017fca <checkint+0x26>
 8017fb0:	2201      	movs	r2, #1
 8017fb2:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8017fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8017fba:	1e5a      	subs	r2, r3, #1
 8017fbc:	4202      	tst	r2, r0
 8017fbe:	d106      	bne.n	8017fce <checkint+0x2a>
 8017fc0:	4203      	tst	r3, r0
 8017fc2:	bf14      	ite	ne
 8017fc4:	2001      	movne	r0, #1
 8017fc6:	2002      	moveq	r0, #2
 8017fc8:	4770      	bx	lr
 8017fca:	2002      	movs	r0, #2
 8017fcc:	4770      	bx	lr
 8017fce:	2000      	movs	r0, #0
 8017fd0:	4770      	bx	lr
 8017fd2:	0000      	movs	r0, r0
 8017fd4:	0000      	movs	r0, r0
	...

08017fd8 <powf>:
 8017fd8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8017fda:	ee10 1a10 	vmov	r1, s0
 8017fde:	ee10 4a90 	vmov	r4, s1
 8017fe2:	f5a1 0200 	sub.w	r2, r1, #8388608	@ 0x800000
 8017fe6:	0063      	lsls	r3, r4, #1
 8017fe8:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8017fec:	eef0 7a40 	vmov.f32	s15, s0
 8017ff0:	eeb0 7a60 	vmov.f32	s14, s1
 8017ff4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8017ff8:	f06f 7280 	mvn.w	r2, #16777216	@ 0x1000000
 8017ffc:	d252      	bcs.n	80180a4 <powf+0xcc>
 8017ffe:	4290      	cmp	r0, r2
 8018000:	d258      	bcs.n	80180b4 <powf+0xdc>
 8018002:	2000      	movs	r0, #0
 8018004:	f101 4340 	add.w	r3, r1, #3221225472	@ 0xc0000000
 8018008:	f503 034d 	add.w	r3, r3, #13434880	@ 0xcd0000
 801800c:	4a9e      	ldr	r2, [pc, #632]	@ (8018288 <powf+0x2b0>)
 801800e:	eebf 2b00 	vmov.f64	d2, #240	@ 0xbf800000 -1.0
 8018012:	f3c3 44c3 	ubfx	r4, r3, #19, #4
 8018016:	f36f 0316 	bfc	r3, #0, #23
 801801a:	1ac9      	subs	r1, r1, r3
 801801c:	eb02 1404 	add.w	r4, r2, r4, lsl #4
 8018020:	ee07 1a90 	vmov	s15, r1
 8018024:	ed94 5b02 	vldr	d5, [r4, #8]
 8018028:	ed94 4b00 	vldr	d4, [r4]
 801802c:	15db      	asrs	r3, r3, #23
 801802e:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8018032:	ee07 3a90 	vmov	s15, r3
 8018036:	eea4 2b06 	vfma.f64	d2, d4, d6
 801803a:	ed92 1b42 	vldr	d1, [r2, #264]	@ 0x108
 801803e:	ee22 4b02 	vmul.f64	d4, d2, d2
 8018042:	ee24 0b04 	vmul.f64	d0, d4, d4
 8018046:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 801804a:	ee36 6b05 	vadd.f64	d6, d6, d5
 801804e:	ed92 5b40 	vldr	d5, [r2, #256]	@ 0x100
 8018052:	ed92 3b44 	vldr	d3, [r2, #272]	@ 0x110
 8018056:	eea2 1b05 	vfma.f64	d1, d2, d5
 801805a:	ed92 5b46 	vldr	d5, [r2, #280]	@ 0x118
 801805e:	eea2 5b03 	vfma.f64	d5, d2, d3
 8018062:	ed92 3b48 	vldr	d3, [r2, #288]	@ 0x120
 8018066:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 801806a:	eea2 6b03 	vfma.f64	d6, d2, d3
 801806e:	eea4 6b05 	vfma.f64	d6, d4, d5
 8018072:	eea1 6b00 	vfma.f64	d6, d1, d0
 8018076:	ee27 7b06 	vmul.f64	d7, d7, d6
 801807a:	ee17 3a90 	vmov	r3, s15
 801807e:	f3c3 32cf 	ubfx	r2, r3, #15, #16
 8018082:	f248 03bf 	movw	r3, #32959	@ 0x80bf
 8018086:	429a      	cmp	r2, r3
 8018088:	f0c0 8098 	bcc.w	80181bc <powf+0x1e4>
 801808c:	ed9f 6b76 	vldr	d6, [pc, #472]	@ 8018268 <powf+0x290>
 8018090:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8018094:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018098:	dd79      	ble.n	801818e <powf+0x1b6>
 801809a:	b003      	add	sp, #12
 801809c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80180a0:	f000 bab0 	b.w	8018604 <__math_oflowf>
 80180a4:	4290      	cmp	r0, r2
 80180a6:	d330      	bcc.n	801810a <powf+0x132>
 80180a8:	b12b      	cbz	r3, 80180b6 <powf+0xde>
 80180aa:	0049      	lsls	r1, r1, #1
 80180ac:	f1b1 4f7f 	cmp.w	r1, #4278190080	@ 0xff000000
 80180b0:	d808      	bhi.n	80180c4 <powf+0xec>
 80180b2:	e015      	b.n	80180e0 <powf+0x108>
 80180b4:	b953      	cbnz	r3, 80180cc <powf+0xf4>
 80180b6:	f481 0180 	eor.w	r1, r1, #4194304	@ 0x400000
 80180ba:	0049      	lsls	r1, r1, #1
 80180bc:	f511 0f00 	cmn.w	r1, #8388608	@ 0x800000
 80180c0:	f240 80ca 	bls.w	8018258 <powf+0x280>
 80180c4:	ee37 0a87 	vadd.f32	s0, s15, s14
 80180c8:	b003      	add	sp, #12
 80180ca:	bd30      	pop	{r4, r5, pc}
 80180cc:	f1b1 5f7e 	cmp.w	r1, #1065353216	@ 0x3f800000
 80180d0:	d105      	bne.n	80180de <powf+0x106>
 80180d2:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 80180d6:	0064      	lsls	r4, r4, #1
 80180d8:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 80180dc:	e7f0      	b.n	80180c0 <powf+0xe8>
 80180de:	0049      	lsls	r1, r1, #1
 80180e0:	f1b3 4f7f 	cmp.w	r3, #4278190080	@ 0xff000000
 80180e4:	d1ee      	bne.n	80180c4 <powf+0xec>
 80180e6:	f1b1 4ffe 	cmp.w	r1, #2130706432	@ 0x7f000000
 80180ea:	f000 80b5 	beq.w	8018258 <powf+0x280>
 80180ee:	f1b1 4ffe 	cmp.w	r1, #2130706432	@ 0x7f000000
 80180f2:	ea6f 0404 	mvn.w	r4, r4
 80180f6:	bf34      	ite	cc
 80180f8:	2100      	movcc	r1, #0
 80180fa:	2101      	movcs	r1, #1
 80180fc:	0fe4      	lsrs	r4, r4, #31
 80180fe:	42a1      	cmp	r1, r4
 8018100:	f040 80ad 	bne.w	801825e <powf+0x286>
 8018104:	ee27 0a07 	vmul.f32	s0, s14, s14
 8018108:	e7de      	b.n	80180c8 <powf+0xf0>
 801810a:	004d      	lsls	r5, r1, #1
 801810c:	1e6b      	subs	r3, r5, #1
 801810e:	4293      	cmp	r3, r2
 8018110:	d31b      	bcc.n	801814a <powf+0x172>
 8018112:	2900      	cmp	r1, #0
 8018114:	ee20 0a00 	vmul.f32	s0, s0, s0
 8018118:	da0e      	bge.n	8018138 <powf+0x160>
 801811a:	4620      	mov	r0, r4
 801811c:	f7ff ff42 	bl	8017fa4 <checkint>
 8018120:	2801      	cmp	r0, #1
 8018122:	d109      	bne.n	8018138 <powf+0x160>
 8018124:	eeb1 0a40 	vneg.f32	s0, s0
 8018128:	b945      	cbnz	r5, 801813c <powf+0x164>
 801812a:	2c00      	cmp	r4, #0
 801812c:	dacc      	bge.n	80180c8 <powf+0xf0>
 801812e:	b003      	add	sp, #12
 8018130:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8018134:	f000 ba6c 	b.w	8018610 <__math_divzerof>
 8018138:	2000      	movs	r0, #0
 801813a:	e7f5      	b.n	8018128 <powf+0x150>
 801813c:	2c00      	cmp	r4, #0
 801813e:	dac3      	bge.n	80180c8 <powf+0xf0>
 8018140:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8018144:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8018148:	e7be      	b.n	80180c8 <powf+0xf0>
 801814a:	2900      	cmp	r1, #0
 801814c:	da1d      	bge.n	801818a <powf+0x1b2>
 801814e:	4620      	mov	r0, r4
 8018150:	f7ff ff28 	bl	8017fa4 <checkint>
 8018154:	b920      	cbnz	r0, 8018160 <powf+0x188>
 8018156:	b003      	add	sp, #12
 8018158:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801815c:	f000 ba6a 	b.w	8018634 <__math_invalidf>
 8018160:	1e43      	subs	r3, r0, #1
 8018162:	4258      	negs	r0, r3
 8018164:	4158      	adcs	r0, r3
 8018166:	0400      	lsls	r0, r0, #16
 8018168:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 801816c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8018170:	f4bf af48 	bcs.w	8018004 <powf+0x2c>
 8018174:	eddf 6a45 	vldr	s13, [pc, #276]	@ 801828c <powf+0x2b4>
 8018178:	ee27 0aa6 	vmul.f32	s0, s15, s13
 801817c:	ee10 3a10 	vmov	r3, s0
 8018180:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8018184:	f1a3 6138 	sub.w	r1, r3, #192937984	@ 0xb800000
 8018188:	e73c      	b.n	8018004 <powf+0x2c>
 801818a:	2000      	movs	r0, #0
 801818c:	e7ee      	b.n	801816c <powf+0x194>
 801818e:	ed9f 6b38 	vldr	d6, [pc, #224]	@ 8018270 <powf+0x298>
 8018192:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8018196:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801819a:	dd45      	ble.n	8018228 <powf+0x250>
 801819c:	f04f 534c 	mov.w	r3, #855638016	@ 0x33000000
 80181a0:	b3d0      	cbz	r0, 8018218 <powf+0x240>
 80181a2:	9301      	str	r3, [sp, #4]
 80181a4:	eddd 6a01 	vldr	s13, [sp, #4]
 80181a8:	eebf 6a00 	vmov.f32	s12, #240	@ 0xbf800000 -1.0
 80181ac:	ee76 6a66 	vsub.f32	s13, s12, s13
 80181b0:	eef4 6a46 	vcmp.f32	s13, s12
 80181b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80181b8:	f47f af6f 	bne.w	801809a <powf+0xc2>
 80181bc:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 80181c0:	4b33      	ldr	r3, [pc, #204]	@ (8018290 <powf+0x2b8>)
 80181c2:	ed93 5b40 	vldr	d5, [r3, #256]	@ 0x100
 80181c6:	ee37 6b05 	vadd.f64	d6, d7, d5
 80181ca:	ee16 2a10 	vmov	r2, s12
 80181ce:	ee36 6b45 	vsub.f64	d6, d6, d5
 80181d2:	f002 011f 	and.w	r1, r2, #31
 80181d6:	ee37 7b46 	vsub.f64	d7, d7, d6
 80181da:	ed93 5b42 	vldr	d5, [r3, #264]	@ 0x108
 80181de:	ee27 4b07 	vmul.f64	d4, d7, d7
 80181e2:	ed93 6b44 	vldr	d6, [r3, #272]	@ 0x110
 80181e6:	eb03 05c1 	add.w	r5, r3, r1, lsl #3
 80181ea:	f853 4031 	ldr.w	r4, [r3, r1, lsl #3]
 80181ee:	eea7 6b05 	vfma.f64	d6, d7, d5
 80181f2:	686d      	ldr	r5, [r5, #4]
 80181f4:	ed93 5b46 	vldr	d5, [r3, #280]	@ 0x118
 80181f8:	1880      	adds	r0, r0, r2
 80181fa:	2100      	movs	r1, #0
 80181fc:	190a      	adds	r2, r1, r4
 80181fe:	eb05 33c0 	add.w	r3, r5, r0, lsl #15
 8018202:	eea7 0b05 	vfma.f64	d0, d7, d5
 8018206:	ec43 2b17 	vmov	d7, r2, r3
 801820a:	eea6 0b04 	vfma.f64	d0, d6, d4
 801820e:	ee20 0b07 	vmul.f64	d0, d0, d7
 8018212:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8018216:	e757      	b.n	80180c8 <powf+0xf0>
 8018218:	9300      	str	r3, [sp, #0]
 801821a:	eddd 6a00 	vldr	s13, [sp]
 801821e:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8018222:	ee76 6a86 	vadd.f32	s13, s13, s12
 8018226:	e7c3      	b.n	80181b0 <powf+0x1d8>
 8018228:	ed9f 6b13 	vldr	d6, [pc, #76]	@ 8018278 <powf+0x2a0>
 801822c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8018230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018234:	d804      	bhi.n	8018240 <powf+0x268>
 8018236:	b003      	add	sp, #12
 8018238:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801823c:	f000 b9d6 	b.w	80185ec <__math_uflowf>
 8018240:	ed9f 6b0f 	vldr	d6, [pc, #60]	@ 8018280 <powf+0x2a8>
 8018244:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8018248:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801824c:	d5b6      	bpl.n	80181bc <powf+0x1e4>
 801824e:	b003      	add	sp, #12
 8018250:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8018254:	f000 b9d0 	b.w	80185f8 <__math_may_uflowf>
 8018258:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 801825c:	e734      	b.n	80180c8 <powf+0xf0>
 801825e:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 8018294 <powf+0x2bc>
 8018262:	e731      	b.n	80180c8 <powf+0xf0>
 8018264:	f3af 8000 	nop.w
 8018268:	ffd1d571 	.word	0xffd1d571
 801826c:	405fffff 	.word	0x405fffff
 8018270:	ffa3aae2 	.word	0xffa3aae2
 8018274:	405fffff 	.word	0x405fffff
 8018278:	00000000 	.word	0x00000000
 801827c:	c062c000 	.word	0xc062c000
 8018280:	00000000 	.word	0x00000000
 8018284:	c062a000 	.word	0xc062a000
 8018288:	0801c4c8 	.word	0x0801c4c8
 801828c:	4b000000 	.word	0x4b000000
 8018290:	0801c380 	.word	0x0801c380
 8018294:	00000000 	.word	0x00000000

08018298 <sinf_poly>:
 8018298:	07cb      	lsls	r3, r1, #31
 801829a:	d412      	bmi.n	80182c2 <sinf_poly+0x2a>
 801829c:	ee21 5b00 	vmul.f64	d5, d1, d0
 80182a0:	ed90 6b1a 	vldr	d6, [r0, #104]	@ 0x68
 80182a4:	ed90 7b18 	vldr	d7, [r0, #96]	@ 0x60
 80182a8:	eea6 7b01 	vfma.f64	d7, d6, d1
 80182ac:	ed90 6b16 	vldr	d6, [r0, #88]	@ 0x58
 80182b0:	ee21 1b05 	vmul.f64	d1, d1, d5
 80182b4:	eea6 0b05 	vfma.f64	d0, d6, d5
 80182b8:	eea7 0b01 	vfma.f64	d0, d7, d1
 80182bc:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80182c0:	4770      	bx	lr
 80182c2:	ed90 6b14 	vldr	d6, [r0, #80]	@ 0x50
 80182c6:	ee21 5b01 	vmul.f64	d5, d1, d1
 80182ca:	ed90 7b12 	vldr	d7, [r0, #72]	@ 0x48
 80182ce:	ed90 0b0c 	vldr	d0, [r0, #48]	@ 0x30
 80182d2:	eea1 7b06 	vfma.f64	d7, d1, d6
 80182d6:	ed90 6b0e 	vldr	d6, [r0, #56]	@ 0x38
 80182da:	eea1 0b06 	vfma.f64	d0, d1, d6
 80182de:	ed90 6b10 	vldr	d6, [r0, #64]	@ 0x40
 80182e2:	ee21 1b05 	vmul.f64	d1, d1, d5
 80182e6:	eea5 0b06 	vfma.f64	d0, d5, d6
 80182ea:	e7e5      	b.n	80182b8 <sinf_poly+0x20>
 80182ec:	0000      	movs	r0, r0
	...

080182f0 <sinf>:
 80182f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80182f2:	ee10 4a10 	vmov	r4, s0
 80182f6:	f3c4 530a 	ubfx	r3, r4, #20, #11
 80182fa:	f5b3 7f7d 	cmp.w	r3, #1012	@ 0x3f4
 80182fe:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 8018302:	eef0 7a40 	vmov.f32	s15, s0
 8018306:	d218      	bcs.n	801833a <sinf+0x4a>
 8018308:	ee26 1b06 	vmul.f64	d1, d6, d6
 801830c:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
 8018310:	d20a      	bcs.n	8018328 <sinf+0x38>
 8018312:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 8018316:	d103      	bne.n	8018320 <sinf+0x30>
 8018318:	eeb7 1bc1 	vcvt.f32.f64	s2, d1
 801831c:	ed8d 1a01 	vstr	s2, [sp, #4]
 8018320:	eeb0 0a67 	vmov.f32	s0, s15
 8018324:	b003      	add	sp, #12
 8018326:	bd30      	pop	{r4, r5, pc}
 8018328:	483b      	ldr	r0, [pc, #236]	@ (8018418 <sinf+0x128>)
 801832a:	eeb0 0b46 	vmov.f64	d0, d6
 801832e:	2100      	movs	r1, #0
 8018330:	b003      	add	sp, #12
 8018332:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8018336:	f7ff bfaf 	b.w	8018298 <sinf_poly>
 801833a:	f240 422e 	movw	r2, #1070	@ 0x42e
 801833e:	4293      	cmp	r3, r2
 8018340:	d824      	bhi.n	801838c <sinf+0x9c>
 8018342:	4b35      	ldr	r3, [pc, #212]	@ (8018418 <sinf+0x128>)
 8018344:	ed93 7b08 	vldr	d7, [r3, #32]
 8018348:	ee26 7b07 	vmul.f64	d7, d6, d7
 801834c:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8018350:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 8018354:	ee17 1a90 	vmov	r1, s15
 8018358:	f501 0100 	add.w	r1, r1, #8388608	@ 0x800000
 801835c:	1609      	asrs	r1, r1, #24
 801835e:	ee07 1a90 	vmov	s15, r1
 8018362:	f001 0203 	and.w	r2, r1, #3
 8018366:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 801836a:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 801836e:	ed92 0b00 	vldr	d0, [r2]
 8018372:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
 8018376:	f011 0f02 	tst.w	r1, #2
 801837a:	eea5 6b47 	vfms.f64	d6, d5, d7
 801837e:	bf08      	it	eq
 8018380:	4618      	moveq	r0, r3
 8018382:	ee26 1b06 	vmul.f64	d1, d6, d6
 8018386:	ee20 0b06 	vmul.f64	d0, d0, d6
 801838a:	e7d1      	b.n	8018330 <sinf+0x40>
 801838c:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
 8018390:	d237      	bcs.n	8018402 <sinf+0x112>
 8018392:	4922      	ldr	r1, [pc, #136]	@ (801841c <sinf+0x12c>)
 8018394:	f3c4 6083 	ubfx	r0, r4, #26, #4
 8018398:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 801839c:	f3c4 0316 	ubfx	r3, r4, #0, #23
 80183a0:	f3c4 55c2 	ubfx	r5, r4, #23, #3
 80183a4:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80183a8:	6a10      	ldr	r0, [r2, #32]
 80183aa:	6912      	ldr	r2, [r2, #16]
 80183ac:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80183b0:	40ab      	lsls	r3, r5
 80183b2:	fba0 5003 	umull	r5, r0, r0, r3
 80183b6:	4359      	muls	r1, r3
 80183b8:	fbe3 0102 	umlal	r0, r1, r3, r2
 80183bc:	f101 5300 	add.w	r3, r1, #536870912	@ 0x20000000
 80183c0:	0f9d      	lsrs	r5, r3, #30
 80183c2:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80183c6:	1ac9      	subs	r1, r1, r3
 80183c8:	f7e8 f970 	bl	80006ac <__aeabi_l2d>
 80183cc:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 80183d0:	4b11      	ldr	r3, [pc, #68]	@ (8018418 <sinf+0x128>)
 80183d2:	f004 0203 	and.w	r2, r4, #3
 80183d6:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 80183da:	ed9f 6b0d 	vldr	d6, [pc, #52]	@ 8018410 <sinf+0x120>
 80183de:	ed92 0b00 	vldr	d0, [r2]
 80183e2:	ec41 0b17 	vmov	d7, r0, r1
 80183e6:	f014 0f02 	tst.w	r4, #2
 80183ea:	ee27 7b06 	vmul.f64	d7, d7, d6
 80183ee:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 80183f2:	4629      	mov	r1, r5
 80183f4:	bf08      	it	eq
 80183f6:	4618      	moveq	r0, r3
 80183f8:	ee27 1b07 	vmul.f64	d1, d7, d7
 80183fc:	ee20 0b07 	vmul.f64	d0, d0, d7
 8018400:	e796      	b.n	8018330 <sinf+0x40>
 8018402:	b003      	add	sp, #12
 8018404:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8018408:	f000 b914 	b.w	8018634 <__math_invalidf>
 801840c:	f3af 8000 	nop.w
 8018410:	54442d18 	.word	0x54442d18
 8018414:	3c1921fb 	.word	0x3c1921fb
 8018418:	0801bf08 	.word	0x0801bf08
 801841c:	0801bea8 	.word	0x0801bea8

08018420 <sinf_poly>:
 8018420:	07cb      	lsls	r3, r1, #31
 8018422:	d412      	bmi.n	801844a <sinf_poly+0x2a>
 8018424:	ee21 5b00 	vmul.f64	d5, d1, d0
 8018428:	ed90 6b1a 	vldr	d6, [r0, #104]	@ 0x68
 801842c:	ed90 7b18 	vldr	d7, [r0, #96]	@ 0x60
 8018430:	eea6 7b01 	vfma.f64	d7, d6, d1
 8018434:	ed90 6b16 	vldr	d6, [r0, #88]	@ 0x58
 8018438:	ee21 1b05 	vmul.f64	d1, d1, d5
 801843c:	eea6 0b05 	vfma.f64	d0, d6, d5
 8018440:	eea7 0b01 	vfma.f64	d0, d7, d1
 8018444:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8018448:	4770      	bx	lr
 801844a:	ed90 6b14 	vldr	d6, [r0, #80]	@ 0x50
 801844e:	ee21 5b01 	vmul.f64	d5, d1, d1
 8018452:	ed90 7b12 	vldr	d7, [r0, #72]	@ 0x48
 8018456:	ed90 0b0c 	vldr	d0, [r0, #48]	@ 0x30
 801845a:	eea1 7b06 	vfma.f64	d7, d1, d6
 801845e:	ed90 6b0e 	vldr	d6, [r0, #56]	@ 0x38
 8018462:	eea1 0b06 	vfma.f64	d0, d1, d6
 8018466:	ed90 6b10 	vldr	d6, [r0, #64]	@ 0x40
 801846a:	ee21 1b05 	vmul.f64	d1, d1, d5
 801846e:	eea5 0b06 	vfma.f64	d0, d5, d6
 8018472:	e7e5      	b.n	8018440 <sinf_poly+0x20>
 8018474:	0000      	movs	r0, r0
	...

08018478 <cosf>:
 8018478:	b538      	push	{r3, r4, r5, lr}
 801847a:	ee10 4a10 	vmov	r4, s0
 801847e:	f3c4 530a 	ubfx	r3, r4, #20, #11
 8018482:	f5b3 7f7d 	cmp.w	r3, #1012	@ 0x3f4
 8018486:	eeb7 7ac0 	vcvt.f64.f32	d7, s0
 801848a:	d21f      	bcs.n	80184cc <cosf+0x54>
 801848c:	ee27 7b07 	vmul.f64	d7, d7, d7
 8018490:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
 8018494:	f0c0 8082 	bcc.w	801859c <cosf+0x124>
 8018498:	ee27 4b07 	vmul.f64	d4, d7, d7
 801849c:	4b44      	ldr	r3, [pc, #272]	@ (80185b0 <cosf+0x138>)
 801849e:	ed93 5b14 	vldr	d5, [r3, #80]	@ 0x50
 80184a2:	ed93 6b12 	vldr	d6, [r3, #72]	@ 0x48
 80184a6:	ed93 0b0c 	vldr	d0, [r3, #48]	@ 0x30
 80184aa:	eea7 6b05 	vfma.f64	d6, d7, d5
 80184ae:	ed93 5b0e 	vldr	d5, [r3, #56]	@ 0x38
 80184b2:	eea7 0b05 	vfma.f64	d0, d7, d5
 80184b6:	ed93 5b10 	vldr	d5, [r3, #64]	@ 0x40
 80184ba:	ee27 7b04 	vmul.f64	d7, d7, d4
 80184be:	eea4 0b05 	vfma.f64	d0, d4, d5
 80184c2:	eea6 0b07 	vfma.f64	d0, d6, d7
 80184c6:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80184ca:	bd38      	pop	{r3, r4, r5, pc}
 80184cc:	f240 422e 	movw	r2, #1070	@ 0x42e
 80184d0:	4293      	cmp	r3, r2
 80184d2:	d829      	bhi.n	8018528 <cosf+0xb0>
 80184d4:	4b36      	ldr	r3, [pc, #216]	@ (80185b0 <cosf+0x138>)
 80184d6:	ed93 6b08 	vldr	d6, [r3, #32]
 80184da:	ee27 6b06 	vmul.f64	d6, d7, d6
 80184de:	eefd 6bc6 	vcvt.s32.f64	s13, d6
 80184e2:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 80184e6:	ee16 1a90 	vmov	r1, s13
 80184ea:	f501 0100 	add.w	r1, r1, #8388608	@ 0x800000
 80184ee:	1609      	asrs	r1, r1, #24
 80184f0:	ee06 1a90 	vmov	s13, r1
 80184f4:	f001 0203 	and.w	r2, r1, #3
 80184f8:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 80184fc:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 8018500:	ed92 0b00 	vldr	d0, [r2]
 8018504:	ed93 6b0a 	vldr	d6, [r3, #40]	@ 0x28
 8018508:	f011 0f02 	tst.w	r1, #2
 801850c:	f081 0101 	eor.w	r1, r1, #1
 8018510:	eea5 7b46 	vfms.f64	d7, d5, d6
 8018514:	bf08      	it	eq
 8018516:	4618      	moveq	r0, r3
 8018518:	ee27 1b07 	vmul.f64	d1, d7, d7
 801851c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018520:	ee20 0b07 	vmul.f64	d0, d0, d7
 8018524:	f7ff bf7c 	b.w	8018420 <sinf_poly>
 8018528:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
 801852c:	d232      	bcs.n	8018594 <cosf+0x11c>
 801852e:	4921      	ldr	r1, [pc, #132]	@ (80185b4 <cosf+0x13c>)
 8018530:	f3c4 6083 	ubfx	r0, r4, #26, #4
 8018534:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 8018538:	f3c4 0316 	ubfx	r3, r4, #0, #23
 801853c:	f3c4 55c2 	ubfx	r5, r4, #23, #3
 8018540:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8018544:	6a10      	ldr	r0, [r2, #32]
 8018546:	6912      	ldr	r2, [r2, #16]
 8018548:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 801854c:	40ab      	lsls	r3, r5
 801854e:	fba0 5003 	umull	r5, r0, r0, r3
 8018552:	4359      	muls	r1, r3
 8018554:	fbe3 0102 	umlal	r0, r1, r3, r2
 8018558:	f101 5300 	add.w	r3, r1, #536870912	@ 0x20000000
 801855c:	0f9d      	lsrs	r5, r3, #30
 801855e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8018562:	1ac9      	subs	r1, r1, r3
 8018564:	f7e8 f8a2 	bl	80006ac <__aeabi_l2d>
 8018568:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 801856c:	4b10      	ldr	r3, [pc, #64]	@ (80185b0 <cosf+0x138>)
 801856e:	ed9f 6b0e 	vldr	d6, [pc, #56]	@ 80185a8 <cosf+0x130>
 8018572:	ec41 0b17 	vmov	d7, r0, r1
 8018576:	f004 0203 	and.w	r2, r4, #3
 801857a:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 801857e:	ed92 0b00 	vldr	d0, [r2]
 8018582:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018586:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 801858a:	f014 0f02 	tst.w	r4, #2
 801858e:	f085 0101 	eor.w	r1, r5, #1
 8018592:	e7bf      	b.n	8018514 <cosf+0x9c>
 8018594:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018598:	f000 b84c 	b.w	8018634 <__math_invalidf>
 801859c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80185a0:	e793      	b.n	80184ca <cosf+0x52>
 80185a2:	bf00      	nop
 80185a4:	f3af 8000 	nop.w
 80185a8:	54442d18 	.word	0x54442d18
 80185ac:	3c1921fb 	.word	0x3c1921fb
 80185b0:	0801bf08 	.word	0x0801bf08
 80185b4:	0801bea8 	.word	0x0801bea8

080185b8 <with_errnof>:
 80185b8:	b510      	push	{r4, lr}
 80185ba:	ed2d 8b02 	vpush	{d8}
 80185be:	eeb0 8a40 	vmov.f32	s16, s0
 80185c2:	4604      	mov	r4, r0
 80185c4:	f001 fc02 	bl	8019dcc <__errno>
 80185c8:	eeb0 0a48 	vmov.f32	s0, s16
 80185cc:	ecbd 8b02 	vpop	{d8}
 80185d0:	6004      	str	r4, [r0, #0]
 80185d2:	bd10      	pop	{r4, pc}

080185d4 <xflowf>:
 80185d4:	b130      	cbz	r0, 80185e4 <xflowf+0x10>
 80185d6:	eef1 7a40 	vneg.f32	s15, s0
 80185da:	ee27 0a80 	vmul.f32	s0, s15, s0
 80185de:	2022      	movs	r0, #34	@ 0x22
 80185e0:	f7ff bfea 	b.w	80185b8 <with_errnof>
 80185e4:	eef0 7a40 	vmov.f32	s15, s0
 80185e8:	e7f7      	b.n	80185da <xflowf+0x6>
	...

080185ec <__math_uflowf>:
 80185ec:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80185f4 <__math_uflowf+0x8>
 80185f0:	f7ff bff0 	b.w	80185d4 <xflowf>
 80185f4:	10000000 	.word	0x10000000

080185f8 <__math_may_uflowf>:
 80185f8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8018600 <__math_may_uflowf+0x8>
 80185fc:	f7ff bfea 	b.w	80185d4 <xflowf>
 8018600:	1a200000 	.word	0x1a200000

08018604 <__math_oflowf>:
 8018604:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801860c <__math_oflowf+0x8>
 8018608:	f7ff bfe4 	b.w	80185d4 <xflowf>
 801860c:	70000000 	.word	0x70000000

08018610 <__math_divzerof>:
 8018610:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 8018630 <__math_divzerof+0x20>
 8018614:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8018618:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 801861c:	2800      	cmp	r0, #0
 801861e:	f04f 0022 	mov.w	r0, #34	@ 0x22
 8018622:	fe47 7a87 	vseleq.f32	s15, s15, s14
 8018626:	ee87 0a80 	vdiv.f32	s0, s15, s0
 801862a:	f7ff bfc5 	b.w	80185b8 <with_errnof>
 801862e:	bf00      	nop
 8018630:	00000000 	.word	0x00000000

08018634 <__math_invalidf>:
 8018634:	eef0 7a40 	vmov.f32	s15, s0
 8018638:	ee30 7a40 	vsub.f32	s14, s0, s0
 801863c:	eef4 7a67 	vcmp.f32	s15, s15
 8018640:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018644:	ee87 0a07 	vdiv.f32	s0, s14, s14
 8018648:	d602      	bvs.n	8018650 <__math_invalidf+0x1c>
 801864a:	2021      	movs	r0, #33	@ 0x21
 801864c:	f7ff bfb4 	b.w	80185b8 <with_errnof>
 8018650:	4770      	bx	lr
	...

08018654 <tanf>:
 8018654:	ee10 3a10 	vmov	r3, s0
 8018658:	b507      	push	{r0, r1, r2, lr}
 801865a:	4a12      	ldr	r2, [pc, #72]	@ (80186a4 <tanf+0x50>)
 801865c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8018660:	4293      	cmp	r3, r2
 8018662:	d807      	bhi.n	8018674 <tanf+0x20>
 8018664:	eddf 0a10 	vldr	s1, [pc, #64]	@ 80186a8 <tanf+0x54>
 8018668:	2001      	movs	r0, #1
 801866a:	b003      	add	sp, #12
 801866c:	f85d eb04 	ldr.w	lr, [sp], #4
 8018670:	f000 b81c 	b.w	80186ac <__kernel_tanf>
 8018674:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8018678:	d304      	bcc.n	8018684 <tanf+0x30>
 801867a:	ee30 0a40 	vsub.f32	s0, s0, s0
 801867e:	b003      	add	sp, #12
 8018680:	f85d fb04 	ldr.w	pc, [sp], #4
 8018684:	4668      	mov	r0, sp
 8018686:	f000 f8f1 	bl	801886c <__ieee754_rem_pio2f>
 801868a:	0040      	lsls	r0, r0, #1
 801868c:	f000 0002 	and.w	r0, r0, #2
 8018690:	eddd 0a01 	vldr	s1, [sp, #4]
 8018694:	ed9d 0a00 	vldr	s0, [sp]
 8018698:	f1c0 0001 	rsb	r0, r0, #1
 801869c:	f000 f806 	bl	80186ac <__kernel_tanf>
 80186a0:	e7ed      	b.n	801867e <tanf+0x2a>
 80186a2:	bf00      	nop
 80186a4:	3f490fda 	.word	0x3f490fda
 80186a8:	00000000 	.word	0x00000000

080186ac <__kernel_tanf>:
 80186ac:	b508      	push	{r3, lr}
 80186ae:	ee10 3a10 	vmov	r3, s0
 80186b2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80186b6:	f1b2 5f46 	cmp.w	r2, #830472192	@ 0x31800000
 80186ba:	eef0 7a40 	vmov.f32	s15, s0
 80186be:	d217      	bcs.n	80186f0 <__kernel_tanf+0x44>
 80186c0:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 80186c4:	ee17 1a10 	vmov	r1, s14
 80186c8:	bb41      	cbnz	r1, 801871c <__kernel_tanf+0x70>
 80186ca:	1c43      	adds	r3, r0, #1
 80186cc:	4313      	orrs	r3, r2
 80186ce:	d108      	bne.n	80186e2 <__kernel_tanf+0x36>
 80186d0:	f000 f9fc 	bl	8018acc <fabsf>
 80186d4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80186d8:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80186dc:	eeb0 0a67 	vmov.f32	s0, s15
 80186e0:	bd08      	pop	{r3, pc}
 80186e2:	2801      	cmp	r0, #1
 80186e4:	d0fa      	beq.n	80186dc <__kernel_tanf+0x30>
 80186e6:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80186ea:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80186ee:	e7f5      	b.n	80186dc <__kernel_tanf+0x30>
 80186f0:	494c      	ldr	r1, [pc, #304]	@ (8018824 <__kernel_tanf+0x178>)
 80186f2:	428a      	cmp	r2, r1
 80186f4:	d312      	bcc.n	801871c <__kernel_tanf+0x70>
 80186f6:	2b00      	cmp	r3, #0
 80186f8:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8018828 <__kernel_tanf+0x17c>
 80186fc:	bfb8      	it	lt
 80186fe:	eef1 7a40 	vneglt.f32	s15, s0
 8018702:	ee37 7a67 	vsub.f32	s14, s14, s15
 8018706:	eddf 7a49 	vldr	s15, [pc, #292]	@ 801882c <__kernel_tanf+0x180>
 801870a:	bfb8      	it	lt
 801870c:	eef1 0a60 	vneglt.f32	s1, s1
 8018710:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8018714:	eddf 0a46 	vldr	s1, [pc, #280]	@ 8018830 <__kernel_tanf+0x184>
 8018718:	ee77 7a87 	vadd.f32	s15, s15, s14
 801871c:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8018720:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8018834 <__kernel_tanf+0x188>
 8018724:	ed9f 6a44 	vldr	s12, [pc, #272]	@ 8018838 <__kernel_tanf+0x18c>
 8018728:	ed9f 5a44 	vldr	s10, [pc, #272]	@ 801883c <__kernel_tanf+0x190>
 801872c:	493d      	ldr	r1, [pc, #244]	@ (8018824 <__kernel_tanf+0x178>)
 801872e:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8018732:	428a      	cmp	r2, r1
 8018734:	eea7 6a25 	vfma.f32	s12, s14, s11
 8018738:	eddf 5a41 	vldr	s11, [pc, #260]	@ 8018840 <__kernel_tanf+0x194>
 801873c:	eee6 5a07 	vfma.f32	s11, s12, s14
 8018740:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 8018844 <__kernel_tanf+0x198>
 8018744:	eea5 6a87 	vfma.f32	s12, s11, s14
 8018748:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8018848 <__kernel_tanf+0x19c>
 801874c:	eee6 5a07 	vfma.f32	s11, s12, s14
 8018750:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 801884c <__kernel_tanf+0x1a0>
 8018754:	eea5 6a87 	vfma.f32	s12, s11, s14
 8018758:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8018850 <__kernel_tanf+0x1a4>
 801875c:	eee7 5a05 	vfma.f32	s11, s14, s10
 8018760:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 8018854 <__kernel_tanf+0x1a8>
 8018764:	eea5 5a87 	vfma.f32	s10, s11, s14
 8018768:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8018858 <__kernel_tanf+0x1ac>
 801876c:	eee5 5a07 	vfma.f32	s11, s10, s14
 8018770:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 801885c <__kernel_tanf+0x1b0>
 8018774:	eea5 5a87 	vfma.f32	s10, s11, s14
 8018778:	eddf 5a39 	vldr	s11, [pc, #228]	@ 8018860 <__kernel_tanf+0x1b4>
 801877c:	eee5 5a07 	vfma.f32	s11, s10, s14
 8018780:	eeb0 7a46 	vmov.f32	s14, s12
 8018784:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8018788:	ee27 5aa6 	vmul.f32	s10, s15, s13
 801878c:	eeb0 6a60 	vmov.f32	s12, s1
 8018790:	eea7 6a05 	vfma.f32	s12, s14, s10
 8018794:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8018864 <__kernel_tanf+0x1b8>
 8018798:	eee6 0a26 	vfma.f32	s1, s12, s13
 801879c:	eee5 0a07 	vfma.f32	s1, s10, s14
 80187a0:	ee37 6aa0 	vadd.f32	s12, s15, s1
 80187a4:	d31d      	bcc.n	80187e2 <__kernel_tanf+0x136>
 80187a6:	ee07 0a10 	vmov	s14, r0
 80187aa:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80187ae:	ee26 5a06 	vmul.f32	s10, s12, s12
 80187b2:	ee36 6a07 	vadd.f32	s12, s12, s14
 80187b6:	179b      	asrs	r3, r3, #30
 80187b8:	eec5 5a06 	vdiv.f32	s11, s10, s12
 80187bc:	f003 0302 	and.w	r3, r3, #2
 80187c0:	f1c3 0301 	rsb	r3, r3, #1
 80187c4:	ee06 3a90 	vmov	s13, r3
 80187c8:	ee35 6ae0 	vsub.f32	s12, s11, s1
 80187cc:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80187d0:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80187d4:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80187d8:	eea7 7ac6 	vfms.f32	s14, s15, s12
 80187dc:	ee66 7a87 	vmul.f32	s15, s13, s14
 80187e0:	e77c      	b.n	80186dc <__kernel_tanf+0x30>
 80187e2:	2801      	cmp	r0, #1
 80187e4:	d01b      	beq.n	801881e <__kernel_tanf+0x172>
 80187e6:	4b20      	ldr	r3, [pc, #128]	@ (8018868 <__kernel_tanf+0x1bc>)
 80187e8:	ee16 2a10 	vmov	r2, s12
 80187ec:	401a      	ands	r2, r3
 80187ee:	ee05 2a90 	vmov	s11, r2
 80187f2:	ee75 7ae7 	vsub.f32	s15, s11, s15
 80187f6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80187fa:	ee70 0ae7 	vsub.f32	s1, s1, s15
 80187fe:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 8018802:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8018806:	ee16 2a90 	vmov	r2, s13
 801880a:	4013      	ands	r3, r2
 801880c:	ee07 3a90 	vmov	s15, r3
 8018810:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8018814:	eea0 7aa7 	vfma.f32	s14, s1, s15
 8018818:	eee7 7a26 	vfma.f32	s15, s14, s13
 801881c:	e75e      	b.n	80186dc <__kernel_tanf+0x30>
 801881e:	eef0 7a46 	vmov.f32	s15, s12
 8018822:	e75b      	b.n	80186dc <__kernel_tanf+0x30>
 8018824:	3f2ca140 	.word	0x3f2ca140
 8018828:	3f490fda 	.word	0x3f490fda
 801882c:	33222168 	.word	0x33222168
 8018830:	00000000 	.word	0x00000000
 8018834:	b79bae5f 	.word	0xb79bae5f
 8018838:	38a3f445 	.word	0x38a3f445
 801883c:	37d95384 	.word	0x37d95384
 8018840:	3a1a26c8 	.word	0x3a1a26c8
 8018844:	3b6b6916 	.word	0x3b6b6916
 8018848:	3cb327a4 	.word	0x3cb327a4
 801884c:	3e088889 	.word	0x3e088889
 8018850:	3895c07a 	.word	0x3895c07a
 8018854:	398137b9 	.word	0x398137b9
 8018858:	3abede48 	.word	0x3abede48
 801885c:	3c11371f 	.word	0x3c11371f
 8018860:	3d5d0dd1 	.word	0x3d5d0dd1
 8018864:	3eaaaaab 	.word	0x3eaaaaab
 8018868:	fffff000 	.word	0xfffff000

0801886c <__ieee754_rem_pio2f>:
 801886c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801886e:	ee10 6a10 	vmov	r6, s0
 8018872:	4b88      	ldr	r3, [pc, #544]	@ (8018a94 <__ieee754_rem_pio2f+0x228>)
 8018874:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8018878:	429d      	cmp	r5, r3
 801887a:	b087      	sub	sp, #28
 801887c:	4604      	mov	r4, r0
 801887e:	d805      	bhi.n	801888c <__ieee754_rem_pio2f+0x20>
 8018880:	2300      	movs	r3, #0
 8018882:	ed80 0a00 	vstr	s0, [r0]
 8018886:	6043      	str	r3, [r0, #4]
 8018888:	2000      	movs	r0, #0
 801888a:	e022      	b.n	80188d2 <__ieee754_rem_pio2f+0x66>
 801888c:	4b82      	ldr	r3, [pc, #520]	@ (8018a98 <__ieee754_rem_pio2f+0x22c>)
 801888e:	429d      	cmp	r5, r3
 8018890:	d83a      	bhi.n	8018908 <__ieee754_rem_pio2f+0x9c>
 8018892:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8018896:	2e00      	cmp	r6, #0
 8018898:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8018a9c <__ieee754_rem_pio2f+0x230>
 801889c:	4a80      	ldr	r2, [pc, #512]	@ (8018aa0 <__ieee754_rem_pio2f+0x234>)
 801889e:	f023 030f 	bic.w	r3, r3, #15
 80188a2:	dd18      	ble.n	80188d6 <__ieee754_rem_pio2f+0x6a>
 80188a4:	4293      	cmp	r3, r2
 80188a6:	ee70 7a47 	vsub.f32	s15, s0, s14
 80188aa:	bf09      	itett	eq
 80188ac:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8018aa4 <__ieee754_rem_pio2f+0x238>
 80188b0:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8018aa8 <__ieee754_rem_pio2f+0x23c>
 80188b4:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8018aac <__ieee754_rem_pio2f+0x240>
 80188b8:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 80188bc:	ee37 7ae6 	vsub.f32	s14, s15, s13
 80188c0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80188c4:	ed80 7a00 	vstr	s14, [r0]
 80188c8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80188cc:	edc0 7a01 	vstr	s15, [r0, #4]
 80188d0:	2001      	movs	r0, #1
 80188d2:	b007      	add	sp, #28
 80188d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80188d6:	4293      	cmp	r3, r2
 80188d8:	ee70 7a07 	vadd.f32	s15, s0, s14
 80188dc:	bf09      	itett	eq
 80188de:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8018aa4 <__ieee754_rem_pio2f+0x238>
 80188e2:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8018aa8 <__ieee754_rem_pio2f+0x23c>
 80188e6:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8018aac <__ieee754_rem_pio2f+0x240>
 80188ea:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 80188ee:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80188f2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80188f6:	ed80 7a00 	vstr	s14, [r0]
 80188fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80188fe:	edc0 7a01 	vstr	s15, [r0, #4]
 8018902:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018906:	e7e4      	b.n	80188d2 <__ieee754_rem_pio2f+0x66>
 8018908:	4b69      	ldr	r3, [pc, #420]	@ (8018ab0 <__ieee754_rem_pio2f+0x244>)
 801890a:	429d      	cmp	r5, r3
 801890c:	d873      	bhi.n	80189f6 <__ieee754_rem_pio2f+0x18a>
 801890e:	f000 f8dd 	bl	8018acc <fabsf>
 8018912:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8018ab4 <__ieee754_rem_pio2f+0x248>
 8018916:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 801891a:	eee0 7a07 	vfma.f32	s15, s0, s14
 801891e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8018922:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8018926:	ee17 0a90 	vmov	r0, s15
 801892a:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8018a9c <__ieee754_rem_pio2f+0x230>
 801892e:	eea7 0a67 	vfms.f32	s0, s14, s15
 8018932:	281f      	cmp	r0, #31
 8018934:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8018aa8 <__ieee754_rem_pio2f+0x23c>
 8018938:	ee67 7a27 	vmul.f32	s15, s14, s15
 801893c:	eeb1 6a47 	vneg.f32	s12, s14
 8018940:	ee70 6a67 	vsub.f32	s13, s0, s15
 8018944:	ee16 1a90 	vmov	r1, s13
 8018948:	dc09      	bgt.n	801895e <__ieee754_rem_pio2f+0xf2>
 801894a:	4a5b      	ldr	r2, [pc, #364]	@ (8018ab8 <__ieee754_rem_pio2f+0x24c>)
 801894c:	1e47      	subs	r7, r0, #1
 801894e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8018952:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8018956:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 801895a:	4293      	cmp	r3, r2
 801895c:	d107      	bne.n	801896e <__ieee754_rem_pio2f+0x102>
 801895e:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8018962:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8018966:	2a08      	cmp	r2, #8
 8018968:	ea4f 53e5 	mov.w	r3, r5, asr #23
 801896c:	dc14      	bgt.n	8018998 <__ieee754_rem_pio2f+0x12c>
 801896e:	6021      	str	r1, [r4, #0]
 8018970:	ed94 7a00 	vldr	s14, [r4]
 8018974:	ee30 0a47 	vsub.f32	s0, s0, s14
 8018978:	2e00      	cmp	r6, #0
 801897a:	ee30 0a67 	vsub.f32	s0, s0, s15
 801897e:	ed84 0a01 	vstr	s0, [r4, #4]
 8018982:	daa6      	bge.n	80188d2 <__ieee754_rem_pio2f+0x66>
 8018984:	eeb1 7a47 	vneg.f32	s14, s14
 8018988:	eeb1 0a40 	vneg.f32	s0, s0
 801898c:	ed84 7a00 	vstr	s14, [r4]
 8018990:	ed84 0a01 	vstr	s0, [r4, #4]
 8018994:	4240      	negs	r0, r0
 8018996:	e79c      	b.n	80188d2 <__ieee754_rem_pio2f+0x66>
 8018998:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8018aa4 <__ieee754_rem_pio2f+0x238>
 801899c:	eef0 6a40 	vmov.f32	s13, s0
 80189a0:	eee6 6a25 	vfma.f32	s13, s12, s11
 80189a4:	ee70 7a66 	vsub.f32	s15, s0, s13
 80189a8:	eee6 7a25 	vfma.f32	s15, s12, s11
 80189ac:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8018aac <__ieee754_rem_pio2f+0x240>
 80189b0:	eed7 7a25 	vfnms.f32	s15, s14, s11
 80189b4:	ee76 5ae7 	vsub.f32	s11, s13, s15
 80189b8:	ee15 2a90 	vmov	r2, s11
 80189bc:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80189c0:	1a5b      	subs	r3, r3, r1
 80189c2:	2b19      	cmp	r3, #25
 80189c4:	dc04      	bgt.n	80189d0 <__ieee754_rem_pio2f+0x164>
 80189c6:	edc4 5a00 	vstr	s11, [r4]
 80189ca:	eeb0 0a66 	vmov.f32	s0, s13
 80189ce:	e7cf      	b.n	8018970 <__ieee754_rem_pio2f+0x104>
 80189d0:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8018abc <__ieee754_rem_pio2f+0x250>
 80189d4:	eeb0 0a66 	vmov.f32	s0, s13
 80189d8:	eea6 0a25 	vfma.f32	s0, s12, s11
 80189dc:	ee76 7ac0 	vsub.f32	s15, s13, s0
 80189e0:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8018ac0 <__ieee754_rem_pio2f+0x254>
 80189e4:	eee6 7a25 	vfma.f32	s15, s12, s11
 80189e8:	eed7 7a26 	vfnms.f32	s15, s14, s13
 80189ec:	ee30 7a67 	vsub.f32	s14, s0, s15
 80189f0:	ed84 7a00 	vstr	s14, [r4]
 80189f4:	e7bc      	b.n	8018970 <__ieee754_rem_pio2f+0x104>
 80189f6:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 80189fa:	d306      	bcc.n	8018a0a <__ieee754_rem_pio2f+0x19e>
 80189fc:	ee70 7a40 	vsub.f32	s15, s0, s0
 8018a00:	edc0 7a01 	vstr	s15, [r0, #4]
 8018a04:	edc0 7a00 	vstr	s15, [r0]
 8018a08:	e73e      	b.n	8018888 <__ieee754_rem_pio2f+0x1c>
 8018a0a:	15ea      	asrs	r2, r5, #23
 8018a0c:	3a86      	subs	r2, #134	@ 0x86
 8018a0e:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8018a12:	ee07 3a90 	vmov	s15, r3
 8018a16:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8018a1a:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8018ac4 <__ieee754_rem_pio2f+0x258>
 8018a1e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8018a22:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8018a26:	ed8d 7a03 	vstr	s14, [sp, #12]
 8018a2a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8018a2e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8018a32:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8018a36:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8018a3a:	ed8d 7a04 	vstr	s14, [sp, #16]
 8018a3e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8018a42:	eef5 7a40 	vcmp.f32	s15, #0.0
 8018a46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018a4a:	edcd 7a05 	vstr	s15, [sp, #20]
 8018a4e:	d11e      	bne.n	8018a8e <__ieee754_rem_pio2f+0x222>
 8018a50:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8018a54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018a58:	bf0c      	ite	eq
 8018a5a:	2301      	moveq	r3, #1
 8018a5c:	2302      	movne	r3, #2
 8018a5e:	491a      	ldr	r1, [pc, #104]	@ (8018ac8 <__ieee754_rem_pio2f+0x25c>)
 8018a60:	9101      	str	r1, [sp, #4]
 8018a62:	2102      	movs	r1, #2
 8018a64:	9100      	str	r1, [sp, #0]
 8018a66:	a803      	add	r0, sp, #12
 8018a68:	4621      	mov	r1, r4
 8018a6a:	f000 f837 	bl	8018adc <__kernel_rem_pio2f>
 8018a6e:	2e00      	cmp	r6, #0
 8018a70:	f6bf af2f 	bge.w	80188d2 <__ieee754_rem_pio2f+0x66>
 8018a74:	edd4 7a00 	vldr	s15, [r4]
 8018a78:	eef1 7a67 	vneg.f32	s15, s15
 8018a7c:	edc4 7a00 	vstr	s15, [r4]
 8018a80:	edd4 7a01 	vldr	s15, [r4, #4]
 8018a84:	eef1 7a67 	vneg.f32	s15, s15
 8018a88:	edc4 7a01 	vstr	s15, [r4, #4]
 8018a8c:	e782      	b.n	8018994 <__ieee754_rem_pio2f+0x128>
 8018a8e:	2303      	movs	r3, #3
 8018a90:	e7e5      	b.n	8018a5e <__ieee754_rem_pio2f+0x1f2>
 8018a92:	bf00      	nop
 8018a94:	3f490fd8 	.word	0x3f490fd8
 8018a98:	4016cbe3 	.word	0x4016cbe3
 8018a9c:	3fc90f80 	.word	0x3fc90f80
 8018aa0:	3fc90fd0 	.word	0x3fc90fd0
 8018aa4:	37354400 	.word	0x37354400
 8018aa8:	37354443 	.word	0x37354443
 8018aac:	2e85a308 	.word	0x2e85a308
 8018ab0:	43490f80 	.word	0x43490f80
 8018ab4:	3f22f984 	.word	0x3f22f984
 8018ab8:	0801bfe8 	.word	0x0801bfe8
 8018abc:	2e85a300 	.word	0x2e85a300
 8018ac0:	248d3132 	.word	0x248d3132
 8018ac4:	43800000 	.word	0x43800000
 8018ac8:	0801c068 	.word	0x0801c068

08018acc <fabsf>:
 8018acc:	ee10 3a10 	vmov	r3, s0
 8018ad0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8018ad4:	ee00 3a10 	vmov	s0, r3
 8018ad8:	4770      	bx	lr
	...

08018adc <__kernel_rem_pio2f>:
 8018adc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018ae0:	ed2d 8b04 	vpush	{d8-d9}
 8018ae4:	b0d9      	sub	sp, #356	@ 0x164
 8018ae6:	4690      	mov	r8, r2
 8018ae8:	9001      	str	r0, [sp, #4]
 8018aea:	4ab6      	ldr	r2, [pc, #728]	@ (8018dc4 <__kernel_rem_pio2f+0x2e8>)
 8018aec:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8018aee:	f118 0f04 	cmn.w	r8, #4
 8018af2:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8018af6:	460f      	mov	r7, r1
 8018af8:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8018afc:	db26      	blt.n	8018b4c <__kernel_rem_pio2f+0x70>
 8018afe:	f1b8 0203 	subs.w	r2, r8, #3
 8018b02:	bf48      	it	mi
 8018b04:	f108 0204 	addmi.w	r2, r8, #4
 8018b08:	10d2      	asrs	r2, r2, #3
 8018b0a:	1c55      	adds	r5, r2, #1
 8018b0c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8018b0e:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8018dd4 <__kernel_rem_pio2f+0x2f8>
 8018b12:	00e8      	lsls	r0, r5, #3
 8018b14:	eba2 060b 	sub.w	r6, r2, fp
 8018b18:	9002      	str	r0, [sp, #8]
 8018b1a:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8018b1e:	eb0a 0c0b 	add.w	ip, sl, fp
 8018b22:	ac1c      	add	r4, sp, #112	@ 0x70
 8018b24:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8018b28:	2000      	movs	r0, #0
 8018b2a:	4560      	cmp	r0, ip
 8018b2c:	dd10      	ble.n	8018b50 <__kernel_rem_pio2f+0x74>
 8018b2e:	a91c      	add	r1, sp, #112	@ 0x70
 8018b30:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8018b34:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8018b38:	2600      	movs	r6, #0
 8018b3a:	4556      	cmp	r6, sl
 8018b3c:	dc24      	bgt.n	8018b88 <__kernel_rem_pio2f+0xac>
 8018b3e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8018b42:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8018dd4 <__kernel_rem_pio2f+0x2f8>
 8018b46:	4684      	mov	ip, r0
 8018b48:	2400      	movs	r4, #0
 8018b4a:	e016      	b.n	8018b7a <__kernel_rem_pio2f+0x9e>
 8018b4c:	2200      	movs	r2, #0
 8018b4e:	e7dc      	b.n	8018b0a <__kernel_rem_pio2f+0x2e>
 8018b50:	42c6      	cmn	r6, r0
 8018b52:	bf5d      	ittte	pl
 8018b54:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8018b58:	ee07 1a90 	vmovpl	s15, r1
 8018b5c:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8018b60:	eef0 7a47 	vmovmi.f32	s15, s14
 8018b64:	ece4 7a01 	vstmia	r4!, {s15}
 8018b68:	3001      	adds	r0, #1
 8018b6a:	e7de      	b.n	8018b2a <__kernel_rem_pio2f+0x4e>
 8018b6c:	ecfe 6a01 	vldmia	lr!, {s13}
 8018b70:	ed3c 7a01 	vldmdb	ip!, {s14}
 8018b74:	eee6 7a87 	vfma.f32	s15, s13, s14
 8018b78:	3401      	adds	r4, #1
 8018b7a:	455c      	cmp	r4, fp
 8018b7c:	ddf6      	ble.n	8018b6c <__kernel_rem_pio2f+0x90>
 8018b7e:	ece9 7a01 	vstmia	r9!, {s15}
 8018b82:	3601      	adds	r6, #1
 8018b84:	3004      	adds	r0, #4
 8018b86:	e7d8      	b.n	8018b3a <__kernel_rem_pio2f+0x5e>
 8018b88:	a908      	add	r1, sp, #32
 8018b8a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8018b8e:	9104      	str	r1, [sp, #16]
 8018b90:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8018b92:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8018dd0 <__kernel_rem_pio2f+0x2f4>
 8018b96:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8018dcc <__kernel_rem_pio2f+0x2f0>
 8018b9a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8018b9e:	9203      	str	r2, [sp, #12]
 8018ba0:	4654      	mov	r4, sl
 8018ba2:	00a2      	lsls	r2, r4, #2
 8018ba4:	9205      	str	r2, [sp, #20]
 8018ba6:	aa58      	add	r2, sp, #352	@ 0x160
 8018ba8:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8018bac:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8018bb0:	a944      	add	r1, sp, #272	@ 0x110
 8018bb2:	aa08      	add	r2, sp, #32
 8018bb4:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8018bb8:	4694      	mov	ip, r2
 8018bba:	4626      	mov	r6, r4
 8018bbc:	2e00      	cmp	r6, #0
 8018bbe:	dc4c      	bgt.n	8018c5a <__kernel_rem_pio2f+0x17e>
 8018bc0:	4628      	mov	r0, r5
 8018bc2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8018bc6:	f000 fa35 	bl	8019034 <scalbnf>
 8018bca:	eeb0 8a40 	vmov.f32	s16, s0
 8018bce:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8018bd2:	ee28 0a00 	vmul.f32	s0, s16, s0
 8018bd6:	f000 f9e9 	bl	8018fac <floorf>
 8018bda:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8018bde:	eea0 8a67 	vfms.f32	s16, s0, s15
 8018be2:	2d00      	cmp	r5, #0
 8018be4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8018be8:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8018bec:	ee17 9a90 	vmov	r9, s15
 8018bf0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018bf4:	ee38 8a67 	vsub.f32	s16, s16, s15
 8018bf8:	dd41      	ble.n	8018c7e <__kernel_rem_pio2f+0x1a2>
 8018bfa:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 8018bfe:	a908      	add	r1, sp, #32
 8018c00:	f1c5 0e08 	rsb	lr, r5, #8
 8018c04:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8018c08:	fa46 f00e 	asr.w	r0, r6, lr
 8018c0c:	4481      	add	r9, r0
 8018c0e:	fa00 f00e 	lsl.w	r0, r0, lr
 8018c12:	1a36      	subs	r6, r6, r0
 8018c14:	f1c5 0007 	rsb	r0, r5, #7
 8018c18:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8018c1c:	4106      	asrs	r6, r0
 8018c1e:	2e00      	cmp	r6, #0
 8018c20:	dd3c      	ble.n	8018c9c <__kernel_rem_pio2f+0x1c0>
 8018c22:	f04f 0e00 	mov.w	lr, #0
 8018c26:	f109 0901 	add.w	r9, r9, #1
 8018c2a:	4670      	mov	r0, lr
 8018c2c:	4574      	cmp	r4, lr
 8018c2e:	dc68      	bgt.n	8018d02 <__kernel_rem_pio2f+0x226>
 8018c30:	2d00      	cmp	r5, #0
 8018c32:	dd03      	ble.n	8018c3c <__kernel_rem_pio2f+0x160>
 8018c34:	2d01      	cmp	r5, #1
 8018c36:	d074      	beq.n	8018d22 <__kernel_rem_pio2f+0x246>
 8018c38:	2d02      	cmp	r5, #2
 8018c3a:	d07d      	beq.n	8018d38 <__kernel_rem_pio2f+0x25c>
 8018c3c:	2e02      	cmp	r6, #2
 8018c3e:	d12d      	bne.n	8018c9c <__kernel_rem_pio2f+0x1c0>
 8018c40:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8018c44:	ee30 8a48 	vsub.f32	s16, s0, s16
 8018c48:	b340      	cbz	r0, 8018c9c <__kernel_rem_pio2f+0x1c0>
 8018c4a:	4628      	mov	r0, r5
 8018c4c:	9306      	str	r3, [sp, #24]
 8018c4e:	f000 f9f1 	bl	8019034 <scalbnf>
 8018c52:	9b06      	ldr	r3, [sp, #24]
 8018c54:	ee38 8a40 	vsub.f32	s16, s16, s0
 8018c58:	e020      	b.n	8018c9c <__kernel_rem_pio2f+0x1c0>
 8018c5a:	ee60 7a28 	vmul.f32	s15, s0, s17
 8018c5e:	3e01      	subs	r6, #1
 8018c60:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8018c64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018c68:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8018c6c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8018c70:	ecac 0a01 	vstmia	ip!, {s0}
 8018c74:	ed30 0a01 	vldmdb	r0!, {s0}
 8018c78:	ee37 0a80 	vadd.f32	s0, s15, s0
 8018c7c:	e79e      	b.n	8018bbc <__kernel_rem_pio2f+0xe0>
 8018c7e:	d105      	bne.n	8018c8c <__kernel_rem_pio2f+0x1b0>
 8018c80:	1e60      	subs	r0, r4, #1
 8018c82:	a908      	add	r1, sp, #32
 8018c84:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8018c88:	11f6      	asrs	r6, r6, #7
 8018c8a:	e7c8      	b.n	8018c1e <__kernel_rem_pio2f+0x142>
 8018c8c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8018c90:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8018c94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018c98:	da31      	bge.n	8018cfe <__kernel_rem_pio2f+0x222>
 8018c9a:	2600      	movs	r6, #0
 8018c9c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8018ca0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018ca4:	f040 8098 	bne.w	8018dd8 <__kernel_rem_pio2f+0x2fc>
 8018ca8:	1e60      	subs	r0, r4, #1
 8018caa:	2200      	movs	r2, #0
 8018cac:	4550      	cmp	r0, sl
 8018cae:	da4b      	bge.n	8018d48 <__kernel_rem_pio2f+0x26c>
 8018cb0:	2a00      	cmp	r2, #0
 8018cb2:	d065      	beq.n	8018d80 <__kernel_rem_pio2f+0x2a4>
 8018cb4:	3c01      	subs	r4, #1
 8018cb6:	ab08      	add	r3, sp, #32
 8018cb8:	3d08      	subs	r5, #8
 8018cba:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8018cbe:	2b00      	cmp	r3, #0
 8018cc0:	d0f8      	beq.n	8018cb4 <__kernel_rem_pio2f+0x1d8>
 8018cc2:	4628      	mov	r0, r5
 8018cc4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8018cc8:	f000 f9b4 	bl	8019034 <scalbnf>
 8018ccc:	1c63      	adds	r3, r4, #1
 8018cce:	aa44      	add	r2, sp, #272	@ 0x110
 8018cd0:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8018dd0 <__kernel_rem_pio2f+0x2f4>
 8018cd4:	0099      	lsls	r1, r3, #2
 8018cd6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8018cda:	4623      	mov	r3, r4
 8018cdc:	2b00      	cmp	r3, #0
 8018cde:	f280 80a9 	bge.w	8018e34 <__kernel_rem_pio2f+0x358>
 8018ce2:	4623      	mov	r3, r4
 8018ce4:	2b00      	cmp	r3, #0
 8018ce6:	f2c0 80c7 	blt.w	8018e78 <__kernel_rem_pio2f+0x39c>
 8018cea:	aa44      	add	r2, sp, #272	@ 0x110
 8018cec:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8018cf0:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8018dc8 <__kernel_rem_pio2f+0x2ec>
 8018cf4:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8018dd4 <__kernel_rem_pio2f+0x2f8>
 8018cf8:	2000      	movs	r0, #0
 8018cfa:	1ae2      	subs	r2, r4, r3
 8018cfc:	e0b1      	b.n	8018e62 <__kernel_rem_pio2f+0x386>
 8018cfe:	2602      	movs	r6, #2
 8018d00:	e78f      	b.n	8018c22 <__kernel_rem_pio2f+0x146>
 8018d02:	f852 1b04 	ldr.w	r1, [r2], #4
 8018d06:	b948      	cbnz	r0, 8018d1c <__kernel_rem_pio2f+0x240>
 8018d08:	b121      	cbz	r1, 8018d14 <__kernel_rem_pio2f+0x238>
 8018d0a:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8018d0e:	f842 1c04 	str.w	r1, [r2, #-4]
 8018d12:	2101      	movs	r1, #1
 8018d14:	f10e 0e01 	add.w	lr, lr, #1
 8018d18:	4608      	mov	r0, r1
 8018d1a:	e787      	b.n	8018c2c <__kernel_rem_pio2f+0x150>
 8018d1c:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8018d20:	e7f5      	b.n	8018d0e <__kernel_rem_pio2f+0x232>
 8018d22:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 8018d26:	aa08      	add	r2, sp, #32
 8018d28:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8018d2c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8018d30:	a908      	add	r1, sp, #32
 8018d32:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8018d36:	e781      	b.n	8018c3c <__kernel_rem_pio2f+0x160>
 8018d38:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 8018d3c:	aa08      	add	r2, sp, #32
 8018d3e:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8018d42:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8018d46:	e7f3      	b.n	8018d30 <__kernel_rem_pio2f+0x254>
 8018d48:	a908      	add	r1, sp, #32
 8018d4a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8018d4e:	3801      	subs	r0, #1
 8018d50:	430a      	orrs	r2, r1
 8018d52:	e7ab      	b.n	8018cac <__kernel_rem_pio2f+0x1d0>
 8018d54:	3201      	adds	r2, #1
 8018d56:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8018d5a:	2e00      	cmp	r6, #0
 8018d5c:	d0fa      	beq.n	8018d54 <__kernel_rem_pio2f+0x278>
 8018d5e:	9905      	ldr	r1, [sp, #20]
 8018d60:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8018d64:	eb0d 0001 	add.w	r0, sp, r1
 8018d68:	18e6      	adds	r6, r4, r3
 8018d6a:	a91c      	add	r1, sp, #112	@ 0x70
 8018d6c:	f104 0c01 	add.w	ip, r4, #1
 8018d70:	384c      	subs	r0, #76	@ 0x4c
 8018d72:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8018d76:	4422      	add	r2, r4
 8018d78:	4562      	cmp	r2, ip
 8018d7a:	da04      	bge.n	8018d86 <__kernel_rem_pio2f+0x2aa>
 8018d7c:	4614      	mov	r4, r2
 8018d7e:	e710      	b.n	8018ba2 <__kernel_rem_pio2f+0xc6>
 8018d80:	9804      	ldr	r0, [sp, #16]
 8018d82:	2201      	movs	r2, #1
 8018d84:	e7e7      	b.n	8018d56 <__kernel_rem_pio2f+0x27a>
 8018d86:	9903      	ldr	r1, [sp, #12]
 8018d88:	f8dd e004 	ldr.w	lr, [sp, #4]
 8018d8c:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8018d90:	9105      	str	r1, [sp, #20]
 8018d92:	ee07 1a90 	vmov	s15, r1
 8018d96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018d9a:	2400      	movs	r4, #0
 8018d9c:	ece6 7a01 	vstmia	r6!, {s15}
 8018da0:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8018dd4 <__kernel_rem_pio2f+0x2f8>
 8018da4:	46b1      	mov	r9, r6
 8018da6:	455c      	cmp	r4, fp
 8018da8:	dd04      	ble.n	8018db4 <__kernel_rem_pio2f+0x2d8>
 8018daa:	ece0 7a01 	vstmia	r0!, {s15}
 8018dae:	f10c 0c01 	add.w	ip, ip, #1
 8018db2:	e7e1      	b.n	8018d78 <__kernel_rem_pio2f+0x29c>
 8018db4:	ecfe 6a01 	vldmia	lr!, {s13}
 8018db8:	ed39 7a01 	vldmdb	r9!, {s14}
 8018dbc:	3401      	adds	r4, #1
 8018dbe:	eee6 7a87 	vfma.f32	s15, s13, s14
 8018dc2:	e7f0      	b.n	8018da6 <__kernel_rem_pio2f+0x2ca>
 8018dc4:	0801c61c 	.word	0x0801c61c
 8018dc8:	0801c5f0 	.word	0x0801c5f0
 8018dcc:	43800000 	.word	0x43800000
 8018dd0:	3b800000 	.word	0x3b800000
 8018dd4:	00000000 	.word	0x00000000
 8018dd8:	9b02      	ldr	r3, [sp, #8]
 8018dda:	eeb0 0a48 	vmov.f32	s0, s16
 8018dde:	eba3 0008 	sub.w	r0, r3, r8
 8018de2:	f000 f927 	bl	8019034 <scalbnf>
 8018de6:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8018dcc <__kernel_rem_pio2f+0x2f0>
 8018dea:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8018dee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018df2:	db19      	blt.n	8018e28 <__kernel_rem_pio2f+0x34c>
 8018df4:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8018dd0 <__kernel_rem_pio2f+0x2f4>
 8018df8:	ee60 7a27 	vmul.f32	s15, s0, s15
 8018dfc:	aa08      	add	r2, sp, #32
 8018dfe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8018e02:	3508      	adds	r5, #8
 8018e04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018e08:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8018e0c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8018e10:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8018e14:	ee10 3a10 	vmov	r3, s0
 8018e18:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8018e1c:	ee17 3a90 	vmov	r3, s15
 8018e20:	3401      	adds	r4, #1
 8018e22:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8018e26:	e74c      	b.n	8018cc2 <__kernel_rem_pio2f+0x1e6>
 8018e28:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8018e2c:	aa08      	add	r2, sp, #32
 8018e2e:	ee10 3a10 	vmov	r3, s0
 8018e32:	e7f6      	b.n	8018e22 <__kernel_rem_pio2f+0x346>
 8018e34:	a808      	add	r0, sp, #32
 8018e36:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8018e3a:	9001      	str	r0, [sp, #4]
 8018e3c:	ee07 0a90 	vmov	s15, r0
 8018e40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018e44:	3b01      	subs	r3, #1
 8018e46:	ee67 7a80 	vmul.f32	s15, s15, s0
 8018e4a:	ee20 0a07 	vmul.f32	s0, s0, s14
 8018e4e:	ed62 7a01 	vstmdb	r2!, {s15}
 8018e52:	e743      	b.n	8018cdc <__kernel_rem_pio2f+0x200>
 8018e54:	ecfc 6a01 	vldmia	ip!, {s13}
 8018e58:	ecb5 7a01 	vldmia	r5!, {s14}
 8018e5c:	eee6 7a87 	vfma.f32	s15, s13, s14
 8018e60:	3001      	adds	r0, #1
 8018e62:	4550      	cmp	r0, sl
 8018e64:	dc01      	bgt.n	8018e6a <__kernel_rem_pio2f+0x38e>
 8018e66:	4290      	cmp	r0, r2
 8018e68:	ddf4      	ble.n	8018e54 <__kernel_rem_pio2f+0x378>
 8018e6a:	a858      	add	r0, sp, #352	@ 0x160
 8018e6c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8018e70:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8018e74:	3b01      	subs	r3, #1
 8018e76:	e735      	b.n	8018ce4 <__kernel_rem_pio2f+0x208>
 8018e78:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8018e7a:	2b02      	cmp	r3, #2
 8018e7c:	dc09      	bgt.n	8018e92 <__kernel_rem_pio2f+0x3b6>
 8018e7e:	2b00      	cmp	r3, #0
 8018e80:	dc27      	bgt.n	8018ed2 <__kernel_rem_pio2f+0x3f6>
 8018e82:	d040      	beq.n	8018f06 <__kernel_rem_pio2f+0x42a>
 8018e84:	f009 0007 	and.w	r0, r9, #7
 8018e88:	b059      	add	sp, #356	@ 0x164
 8018e8a:	ecbd 8b04 	vpop	{d8-d9}
 8018e8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018e92:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8018e94:	2b03      	cmp	r3, #3
 8018e96:	d1f5      	bne.n	8018e84 <__kernel_rem_pio2f+0x3a8>
 8018e98:	aa30      	add	r2, sp, #192	@ 0xc0
 8018e9a:	1f0b      	subs	r3, r1, #4
 8018e9c:	4413      	add	r3, r2
 8018e9e:	461a      	mov	r2, r3
 8018ea0:	4620      	mov	r0, r4
 8018ea2:	2800      	cmp	r0, #0
 8018ea4:	dc50      	bgt.n	8018f48 <__kernel_rem_pio2f+0x46c>
 8018ea6:	4622      	mov	r2, r4
 8018ea8:	2a01      	cmp	r2, #1
 8018eaa:	dc5d      	bgt.n	8018f68 <__kernel_rem_pio2f+0x48c>
 8018eac:	ab30      	add	r3, sp, #192	@ 0xc0
 8018eae:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8018dd4 <__kernel_rem_pio2f+0x2f8>
 8018eb2:	440b      	add	r3, r1
 8018eb4:	2c01      	cmp	r4, #1
 8018eb6:	dc67      	bgt.n	8018f88 <__kernel_rem_pio2f+0x4ac>
 8018eb8:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8018ebc:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8018ec0:	2e00      	cmp	r6, #0
 8018ec2:	d167      	bne.n	8018f94 <__kernel_rem_pio2f+0x4b8>
 8018ec4:	edc7 6a00 	vstr	s13, [r7]
 8018ec8:	ed87 7a01 	vstr	s14, [r7, #4]
 8018ecc:	edc7 7a02 	vstr	s15, [r7, #8]
 8018ed0:	e7d8      	b.n	8018e84 <__kernel_rem_pio2f+0x3a8>
 8018ed2:	ab30      	add	r3, sp, #192	@ 0xc0
 8018ed4:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8018dd4 <__kernel_rem_pio2f+0x2f8>
 8018ed8:	440b      	add	r3, r1
 8018eda:	4622      	mov	r2, r4
 8018edc:	2a00      	cmp	r2, #0
 8018ede:	da24      	bge.n	8018f2a <__kernel_rem_pio2f+0x44e>
 8018ee0:	b34e      	cbz	r6, 8018f36 <__kernel_rem_pio2f+0x45a>
 8018ee2:	eef1 7a47 	vneg.f32	s15, s14
 8018ee6:	edc7 7a00 	vstr	s15, [r7]
 8018eea:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8018eee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8018ef2:	aa31      	add	r2, sp, #196	@ 0xc4
 8018ef4:	2301      	movs	r3, #1
 8018ef6:	429c      	cmp	r4, r3
 8018ef8:	da20      	bge.n	8018f3c <__kernel_rem_pio2f+0x460>
 8018efa:	b10e      	cbz	r6, 8018f00 <__kernel_rem_pio2f+0x424>
 8018efc:	eef1 7a67 	vneg.f32	s15, s15
 8018f00:	edc7 7a01 	vstr	s15, [r7, #4]
 8018f04:	e7be      	b.n	8018e84 <__kernel_rem_pio2f+0x3a8>
 8018f06:	ab30      	add	r3, sp, #192	@ 0xc0
 8018f08:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8018dd4 <__kernel_rem_pio2f+0x2f8>
 8018f0c:	440b      	add	r3, r1
 8018f0e:	2c00      	cmp	r4, #0
 8018f10:	da05      	bge.n	8018f1e <__kernel_rem_pio2f+0x442>
 8018f12:	b10e      	cbz	r6, 8018f18 <__kernel_rem_pio2f+0x43c>
 8018f14:	eef1 7a67 	vneg.f32	s15, s15
 8018f18:	edc7 7a00 	vstr	s15, [r7]
 8018f1c:	e7b2      	b.n	8018e84 <__kernel_rem_pio2f+0x3a8>
 8018f1e:	ed33 7a01 	vldmdb	r3!, {s14}
 8018f22:	3c01      	subs	r4, #1
 8018f24:	ee77 7a87 	vadd.f32	s15, s15, s14
 8018f28:	e7f1      	b.n	8018f0e <__kernel_rem_pio2f+0x432>
 8018f2a:	ed73 7a01 	vldmdb	r3!, {s15}
 8018f2e:	3a01      	subs	r2, #1
 8018f30:	ee37 7a27 	vadd.f32	s14, s14, s15
 8018f34:	e7d2      	b.n	8018edc <__kernel_rem_pio2f+0x400>
 8018f36:	eef0 7a47 	vmov.f32	s15, s14
 8018f3a:	e7d4      	b.n	8018ee6 <__kernel_rem_pio2f+0x40a>
 8018f3c:	ecb2 7a01 	vldmia	r2!, {s14}
 8018f40:	3301      	adds	r3, #1
 8018f42:	ee77 7a87 	vadd.f32	s15, s15, s14
 8018f46:	e7d6      	b.n	8018ef6 <__kernel_rem_pio2f+0x41a>
 8018f48:	ed72 7a01 	vldmdb	r2!, {s15}
 8018f4c:	edd2 6a01 	vldr	s13, [r2, #4]
 8018f50:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8018f54:	3801      	subs	r0, #1
 8018f56:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8018f5a:	ed82 7a00 	vstr	s14, [r2]
 8018f5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8018f62:	edc2 7a01 	vstr	s15, [r2, #4]
 8018f66:	e79c      	b.n	8018ea2 <__kernel_rem_pio2f+0x3c6>
 8018f68:	ed73 7a01 	vldmdb	r3!, {s15}
 8018f6c:	edd3 6a01 	vldr	s13, [r3, #4]
 8018f70:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8018f74:	3a01      	subs	r2, #1
 8018f76:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8018f7a:	ed83 7a00 	vstr	s14, [r3]
 8018f7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8018f82:	edc3 7a01 	vstr	s15, [r3, #4]
 8018f86:	e78f      	b.n	8018ea8 <__kernel_rem_pio2f+0x3cc>
 8018f88:	ed33 7a01 	vldmdb	r3!, {s14}
 8018f8c:	3c01      	subs	r4, #1
 8018f8e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8018f92:	e78f      	b.n	8018eb4 <__kernel_rem_pio2f+0x3d8>
 8018f94:	eef1 6a66 	vneg.f32	s13, s13
 8018f98:	eeb1 7a47 	vneg.f32	s14, s14
 8018f9c:	edc7 6a00 	vstr	s13, [r7]
 8018fa0:	ed87 7a01 	vstr	s14, [r7, #4]
 8018fa4:	eef1 7a67 	vneg.f32	s15, s15
 8018fa8:	e790      	b.n	8018ecc <__kernel_rem_pio2f+0x3f0>
 8018faa:	bf00      	nop

08018fac <floorf>:
 8018fac:	ee10 3a10 	vmov	r3, s0
 8018fb0:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8018fb4:	3a7f      	subs	r2, #127	@ 0x7f
 8018fb6:	2a16      	cmp	r2, #22
 8018fb8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8018fbc:	dc2b      	bgt.n	8019016 <floorf+0x6a>
 8018fbe:	2a00      	cmp	r2, #0
 8018fc0:	da12      	bge.n	8018fe8 <floorf+0x3c>
 8018fc2:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8019028 <floorf+0x7c>
 8018fc6:	ee30 0a27 	vadd.f32	s0, s0, s15
 8018fca:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8018fce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018fd2:	dd06      	ble.n	8018fe2 <floorf+0x36>
 8018fd4:	2b00      	cmp	r3, #0
 8018fd6:	da24      	bge.n	8019022 <floorf+0x76>
 8018fd8:	2900      	cmp	r1, #0
 8018fda:	4b14      	ldr	r3, [pc, #80]	@ (801902c <floorf+0x80>)
 8018fdc:	bf08      	it	eq
 8018fde:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8018fe2:	ee00 3a10 	vmov	s0, r3
 8018fe6:	4770      	bx	lr
 8018fe8:	4911      	ldr	r1, [pc, #68]	@ (8019030 <floorf+0x84>)
 8018fea:	4111      	asrs	r1, r2
 8018fec:	420b      	tst	r3, r1
 8018fee:	d0fa      	beq.n	8018fe6 <floorf+0x3a>
 8018ff0:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8019028 <floorf+0x7c>
 8018ff4:	ee30 0a27 	vadd.f32	s0, s0, s15
 8018ff8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8018ffc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019000:	ddef      	ble.n	8018fe2 <floorf+0x36>
 8019002:	2b00      	cmp	r3, #0
 8019004:	bfbe      	ittt	lt
 8019006:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 801900a:	fa40 f202 	asrlt.w	r2, r0, r2
 801900e:	189b      	addlt	r3, r3, r2
 8019010:	ea23 0301 	bic.w	r3, r3, r1
 8019014:	e7e5      	b.n	8018fe2 <floorf+0x36>
 8019016:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 801901a:	d3e4      	bcc.n	8018fe6 <floorf+0x3a>
 801901c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8019020:	4770      	bx	lr
 8019022:	2300      	movs	r3, #0
 8019024:	e7dd      	b.n	8018fe2 <floorf+0x36>
 8019026:	bf00      	nop
 8019028:	7149f2ca 	.word	0x7149f2ca
 801902c:	bf800000 	.word	0xbf800000
 8019030:	007fffff 	.word	0x007fffff

08019034 <scalbnf>:
 8019034:	ee10 3a10 	vmov	r3, s0
 8019038:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 801903c:	d02a      	beq.n	8019094 <scalbnf+0x60>
 801903e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8019042:	d302      	bcc.n	801904a <scalbnf+0x16>
 8019044:	ee30 0a00 	vadd.f32	s0, s0, s0
 8019048:	4770      	bx	lr
 801904a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 801904e:	d122      	bne.n	8019096 <scalbnf+0x62>
 8019050:	4b23      	ldr	r3, [pc, #140]	@ (80190e0 <scalbnf+0xac>)
 8019052:	eddf 7a24 	vldr	s15, [pc, #144]	@ 80190e4 <scalbnf+0xb0>
 8019056:	4298      	cmp	r0, r3
 8019058:	ee20 0a27 	vmul.f32	s0, s0, s15
 801905c:	db16      	blt.n	801908c <scalbnf+0x58>
 801905e:	ee10 3a10 	vmov	r3, s0
 8019062:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8019066:	3a19      	subs	r2, #25
 8019068:	f24c 3150 	movw	r1, #50000	@ 0xc350
 801906c:	4288      	cmp	r0, r1
 801906e:	dd14      	ble.n	801909a <scalbnf+0x66>
 8019070:	eddf 7a1d 	vldr	s15, [pc, #116]	@ 80190e8 <scalbnf+0xb4>
 8019074:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 80190ec <scalbnf+0xb8>
 8019078:	ee10 3a10 	vmov	r3, s0
 801907c:	eeb0 7a67 	vmov.f32	s14, s15
 8019080:	2b00      	cmp	r3, #0
 8019082:	fe67 7aa6 	vselge.f32	s15, s15, s13
 8019086:	ee27 0a87 	vmul.f32	s0, s15, s14
 801908a:	4770      	bx	lr
 801908c:	eddf 7a18 	vldr	s15, [pc, #96]	@ 80190f0 <scalbnf+0xbc>
 8019090:	ee27 0a80 	vmul.f32	s0, s15, s0
 8019094:	4770      	bx	lr
 8019096:	0dd2      	lsrs	r2, r2, #23
 8019098:	e7e6      	b.n	8019068 <scalbnf+0x34>
 801909a:	4410      	add	r0, r2
 801909c:	28fe      	cmp	r0, #254	@ 0xfe
 801909e:	dce7      	bgt.n	8019070 <scalbnf+0x3c>
 80190a0:	2800      	cmp	r0, #0
 80190a2:	dd06      	ble.n	80190b2 <scalbnf+0x7e>
 80190a4:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80190a8:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80190ac:	ee00 3a10 	vmov	s0, r3
 80190b0:	4770      	bx	lr
 80190b2:	f110 0f16 	cmn.w	r0, #22
 80190b6:	da09      	bge.n	80190cc <scalbnf+0x98>
 80190b8:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 80190f0 <scalbnf+0xbc>
 80190bc:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 80190f4 <scalbnf+0xc0>
 80190c0:	ee10 3a10 	vmov	r3, s0
 80190c4:	eeb0 7a67 	vmov.f32	s14, s15
 80190c8:	2b00      	cmp	r3, #0
 80190ca:	e7da      	b.n	8019082 <scalbnf+0x4e>
 80190cc:	3019      	adds	r0, #25
 80190ce:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80190d2:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80190d6:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80190f8 <scalbnf+0xc4>
 80190da:	ee07 3a90 	vmov	s15, r3
 80190de:	e7d7      	b.n	8019090 <scalbnf+0x5c>
 80190e0:	ffff3cb0 	.word	0xffff3cb0
 80190e4:	4c000000 	.word	0x4c000000
 80190e8:	7149f2ca 	.word	0x7149f2ca
 80190ec:	f149f2ca 	.word	0xf149f2ca
 80190f0:	0da24260 	.word	0x0da24260
 80190f4:	8da24260 	.word	0x8da24260
 80190f8:	33000000 	.word	0x33000000

080190fc <abort>:
 80190fc:	b508      	push	{r3, lr}
 80190fe:	2006      	movs	r0, #6
 8019100:	f000 fe38 	bl	8019d74 <raise>
 8019104:	2001      	movs	r0, #1
 8019106:	f7ef f901 	bl	800830c <_exit>
	...

0801910c <__assert_func>:
 801910c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801910e:	4614      	mov	r4, r2
 8019110:	461a      	mov	r2, r3
 8019112:	4b09      	ldr	r3, [pc, #36]	@ (8019138 <__assert_func+0x2c>)
 8019114:	681b      	ldr	r3, [r3, #0]
 8019116:	4605      	mov	r5, r0
 8019118:	68d8      	ldr	r0, [r3, #12]
 801911a:	b14c      	cbz	r4, 8019130 <__assert_func+0x24>
 801911c:	4b07      	ldr	r3, [pc, #28]	@ (801913c <__assert_func+0x30>)
 801911e:	9100      	str	r1, [sp, #0]
 8019120:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8019124:	4906      	ldr	r1, [pc, #24]	@ (8019140 <__assert_func+0x34>)
 8019126:	462b      	mov	r3, r5
 8019128:	f000 fdaa 	bl	8019c80 <fiprintf>
 801912c:	f7ff ffe6 	bl	80190fc <abort>
 8019130:	4b04      	ldr	r3, [pc, #16]	@ (8019144 <__assert_func+0x38>)
 8019132:	461c      	mov	r4, r3
 8019134:	e7f3      	b.n	801911e <__assert_func+0x12>
 8019136:	bf00      	nop
 8019138:	24000048 	.word	0x24000048
 801913c:	0801c628 	.word	0x0801c628
 8019140:	0801c635 	.word	0x0801c635
 8019144:	0801c663 	.word	0x0801c663

08019148 <atexit>:
 8019148:	2300      	movs	r3, #0
 801914a:	4601      	mov	r1, r0
 801914c:	461a      	mov	r2, r3
 801914e:	4618      	mov	r0, r3
 8019150:	f000 beda 	b.w	8019f08 <__register_exitproc>

08019154 <__cvt>:
 8019154:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019156:	ed2d 8b02 	vpush	{d8}
 801915a:	eeb0 8b40 	vmov.f64	d8, d0
 801915e:	b085      	sub	sp, #20
 8019160:	4617      	mov	r7, r2
 8019162:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8019164:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8019166:	ee18 2a90 	vmov	r2, s17
 801916a:	f025 0520 	bic.w	r5, r5, #32
 801916e:	2a00      	cmp	r2, #0
 8019170:	bfb6      	itet	lt
 8019172:	222d      	movlt	r2, #45	@ 0x2d
 8019174:	2200      	movge	r2, #0
 8019176:	eeb1 8b40 	vneglt.f64	d8, d0
 801917a:	2d46      	cmp	r5, #70	@ 0x46
 801917c:	460c      	mov	r4, r1
 801917e:	701a      	strb	r2, [r3, #0]
 8019180:	d004      	beq.n	801918c <__cvt+0x38>
 8019182:	2d45      	cmp	r5, #69	@ 0x45
 8019184:	d100      	bne.n	8019188 <__cvt+0x34>
 8019186:	3401      	adds	r4, #1
 8019188:	2102      	movs	r1, #2
 801918a:	e000      	b.n	801918e <__cvt+0x3a>
 801918c:	2103      	movs	r1, #3
 801918e:	ab03      	add	r3, sp, #12
 8019190:	9301      	str	r3, [sp, #4]
 8019192:	ab02      	add	r3, sp, #8
 8019194:	9300      	str	r3, [sp, #0]
 8019196:	4622      	mov	r2, r4
 8019198:	4633      	mov	r3, r6
 801919a:	eeb0 0b48 	vmov.f64	d0, d8
 801919e:	f000 ff97 	bl	801a0d0 <_dtoa_r>
 80191a2:	2d47      	cmp	r5, #71	@ 0x47
 80191a4:	d114      	bne.n	80191d0 <__cvt+0x7c>
 80191a6:	07fb      	lsls	r3, r7, #31
 80191a8:	d50a      	bpl.n	80191c0 <__cvt+0x6c>
 80191aa:	1902      	adds	r2, r0, r4
 80191ac:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80191b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80191b4:	bf08      	it	eq
 80191b6:	9203      	streq	r2, [sp, #12]
 80191b8:	2130      	movs	r1, #48	@ 0x30
 80191ba:	9b03      	ldr	r3, [sp, #12]
 80191bc:	4293      	cmp	r3, r2
 80191be:	d319      	bcc.n	80191f4 <__cvt+0xa0>
 80191c0:	9b03      	ldr	r3, [sp, #12]
 80191c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80191c4:	1a1b      	subs	r3, r3, r0
 80191c6:	6013      	str	r3, [r2, #0]
 80191c8:	b005      	add	sp, #20
 80191ca:	ecbd 8b02 	vpop	{d8}
 80191ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80191d0:	2d46      	cmp	r5, #70	@ 0x46
 80191d2:	eb00 0204 	add.w	r2, r0, r4
 80191d6:	d1e9      	bne.n	80191ac <__cvt+0x58>
 80191d8:	7803      	ldrb	r3, [r0, #0]
 80191da:	2b30      	cmp	r3, #48	@ 0x30
 80191dc:	d107      	bne.n	80191ee <__cvt+0x9a>
 80191de:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80191e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80191e6:	bf1c      	itt	ne
 80191e8:	f1c4 0401 	rsbne	r4, r4, #1
 80191ec:	6034      	strne	r4, [r6, #0]
 80191ee:	6833      	ldr	r3, [r6, #0]
 80191f0:	441a      	add	r2, r3
 80191f2:	e7db      	b.n	80191ac <__cvt+0x58>
 80191f4:	1c5c      	adds	r4, r3, #1
 80191f6:	9403      	str	r4, [sp, #12]
 80191f8:	7019      	strb	r1, [r3, #0]
 80191fa:	e7de      	b.n	80191ba <__cvt+0x66>

080191fc <__exponent>:
 80191fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80191fe:	2900      	cmp	r1, #0
 8019200:	bfba      	itte	lt
 8019202:	4249      	neglt	r1, r1
 8019204:	232d      	movlt	r3, #45	@ 0x2d
 8019206:	232b      	movge	r3, #43	@ 0x2b
 8019208:	2909      	cmp	r1, #9
 801920a:	7002      	strb	r2, [r0, #0]
 801920c:	7043      	strb	r3, [r0, #1]
 801920e:	dd29      	ble.n	8019264 <__exponent+0x68>
 8019210:	f10d 0307 	add.w	r3, sp, #7
 8019214:	461d      	mov	r5, r3
 8019216:	270a      	movs	r7, #10
 8019218:	461a      	mov	r2, r3
 801921a:	fbb1 f6f7 	udiv	r6, r1, r7
 801921e:	fb07 1416 	mls	r4, r7, r6, r1
 8019222:	3430      	adds	r4, #48	@ 0x30
 8019224:	f802 4c01 	strb.w	r4, [r2, #-1]
 8019228:	460c      	mov	r4, r1
 801922a:	2c63      	cmp	r4, #99	@ 0x63
 801922c:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8019230:	4631      	mov	r1, r6
 8019232:	dcf1      	bgt.n	8019218 <__exponent+0x1c>
 8019234:	3130      	adds	r1, #48	@ 0x30
 8019236:	1e94      	subs	r4, r2, #2
 8019238:	f803 1c01 	strb.w	r1, [r3, #-1]
 801923c:	1c41      	adds	r1, r0, #1
 801923e:	4623      	mov	r3, r4
 8019240:	42ab      	cmp	r3, r5
 8019242:	d30a      	bcc.n	801925a <__exponent+0x5e>
 8019244:	f10d 0309 	add.w	r3, sp, #9
 8019248:	1a9b      	subs	r3, r3, r2
 801924a:	42ac      	cmp	r4, r5
 801924c:	bf88      	it	hi
 801924e:	2300      	movhi	r3, #0
 8019250:	3302      	adds	r3, #2
 8019252:	4403      	add	r3, r0
 8019254:	1a18      	subs	r0, r3, r0
 8019256:	b003      	add	sp, #12
 8019258:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801925a:	f813 6b01 	ldrb.w	r6, [r3], #1
 801925e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8019262:	e7ed      	b.n	8019240 <__exponent+0x44>
 8019264:	2330      	movs	r3, #48	@ 0x30
 8019266:	3130      	adds	r1, #48	@ 0x30
 8019268:	7083      	strb	r3, [r0, #2]
 801926a:	70c1      	strb	r1, [r0, #3]
 801926c:	1d03      	adds	r3, r0, #4
 801926e:	e7f1      	b.n	8019254 <__exponent+0x58>

08019270 <_printf_float>:
 8019270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019274:	b08d      	sub	sp, #52	@ 0x34
 8019276:	460c      	mov	r4, r1
 8019278:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801927c:	4616      	mov	r6, r2
 801927e:	461f      	mov	r7, r3
 8019280:	4605      	mov	r5, r0
 8019282:	f000 fdd1 	bl	8019e28 <_localeconv_r>
 8019286:	f8d0 b000 	ldr.w	fp, [r0]
 801928a:	4658      	mov	r0, fp
 801928c:	f7e7 f878 	bl	8000380 <strlen>
 8019290:	2300      	movs	r3, #0
 8019292:	930a      	str	r3, [sp, #40]	@ 0x28
 8019294:	f8d8 3000 	ldr.w	r3, [r8]
 8019298:	f894 9018 	ldrb.w	r9, [r4, #24]
 801929c:	6822      	ldr	r2, [r4, #0]
 801929e:	9005      	str	r0, [sp, #20]
 80192a0:	3307      	adds	r3, #7
 80192a2:	f023 0307 	bic.w	r3, r3, #7
 80192a6:	f103 0108 	add.w	r1, r3, #8
 80192aa:	f8c8 1000 	str.w	r1, [r8]
 80192ae:	ed93 0b00 	vldr	d0, [r3]
 80192b2:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8019510 <_printf_float+0x2a0>
 80192b6:	eeb0 7bc0 	vabs.f64	d7, d0
 80192ba:	eeb4 7b46 	vcmp.f64	d7, d6
 80192be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80192c2:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 80192c6:	dd24      	ble.n	8019312 <_printf_float+0xa2>
 80192c8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80192cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80192d0:	d502      	bpl.n	80192d8 <_printf_float+0x68>
 80192d2:	232d      	movs	r3, #45	@ 0x2d
 80192d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80192d8:	498f      	ldr	r1, [pc, #572]	@ (8019518 <_printf_float+0x2a8>)
 80192da:	4b90      	ldr	r3, [pc, #576]	@ (801951c <_printf_float+0x2ac>)
 80192dc:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 80192e0:	bf8c      	ite	hi
 80192e2:	4688      	movhi	r8, r1
 80192e4:	4698      	movls	r8, r3
 80192e6:	f022 0204 	bic.w	r2, r2, #4
 80192ea:	2303      	movs	r3, #3
 80192ec:	6123      	str	r3, [r4, #16]
 80192ee:	6022      	str	r2, [r4, #0]
 80192f0:	f04f 0a00 	mov.w	sl, #0
 80192f4:	9700      	str	r7, [sp, #0]
 80192f6:	4633      	mov	r3, r6
 80192f8:	aa0b      	add	r2, sp, #44	@ 0x2c
 80192fa:	4621      	mov	r1, r4
 80192fc:	4628      	mov	r0, r5
 80192fe:	f000 fa83 	bl	8019808 <_printf_common>
 8019302:	3001      	adds	r0, #1
 8019304:	f040 8089 	bne.w	801941a <_printf_float+0x1aa>
 8019308:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801930c:	b00d      	add	sp, #52	@ 0x34
 801930e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019312:	eeb4 0b40 	vcmp.f64	d0, d0
 8019316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801931a:	d709      	bvc.n	8019330 <_printf_float+0xc0>
 801931c:	ee10 3a90 	vmov	r3, s1
 8019320:	2b00      	cmp	r3, #0
 8019322:	bfbc      	itt	lt
 8019324:	232d      	movlt	r3, #45	@ 0x2d
 8019326:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801932a:	497d      	ldr	r1, [pc, #500]	@ (8019520 <_printf_float+0x2b0>)
 801932c:	4b7d      	ldr	r3, [pc, #500]	@ (8019524 <_printf_float+0x2b4>)
 801932e:	e7d5      	b.n	80192dc <_printf_float+0x6c>
 8019330:	6863      	ldr	r3, [r4, #4]
 8019332:	1c59      	adds	r1, r3, #1
 8019334:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8019338:	d139      	bne.n	80193ae <_printf_float+0x13e>
 801933a:	2306      	movs	r3, #6
 801933c:	6063      	str	r3, [r4, #4]
 801933e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8019342:	2300      	movs	r3, #0
 8019344:	6022      	str	r2, [r4, #0]
 8019346:	9303      	str	r3, [sp, #12]
 8019348:	ab0a      	add	r3, sp, #40	@ 0x28
 801934a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801934e:	ab09      	add	r3, sp, #36	@ 0x24
 8019350:	9300      	str	r3, [sp, #0]
 8019352:	6861      	ldr	r1, [r4, #4]
 8019354:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8019358:	4628      	mov	r0, r5
 801935a:	f7ff fefb 	bl	8019154 <__cvt>
 801935e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8019362:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8019364:	4680      	mov	r8, r0
 8019366:	d129      	bne.n	80193bc <_printf_float+0x14c>
 8019368:	1cc8      	adds	r0, r1, #3
 801936a:	db02      	blt.n	8019372 <_printf_float+0x102>
 801936c:	6863      	ldr	r3, [r4, #4]
 801936e:	4299      	cmp	r1, r3
 8019370:	dd41      	ble.n	80193f6 <_printf_float+0x186>
 8019372:	f1a9 0902 	sub.w	r9, r9, #2
 8019376:	fa5f f989 	uxtb.w	r9, r9
 801937a:	3901      	subs	r1, #1
 801937c:	464a      	mov	r2, r9
 801937e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8019382:	9109      	str	r1, [sp, #36]	@ 0x24
 8019384:	f7ff ff3a 	bl	80191fc <__exponent>
 8019388:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801938a:	1813      	adds	r3, r2, r0
 801938c:	2a01      	cmp	r2, #1
 801938e:	4682      	mov	sl, r0
 8019390:	6123      	str	r3, [r4, #16]
 8019392:	dc02      	bgt.n	801939a <_printf_float+0x12a>
 8019394:	6822      	ldr	r2, [r4, #0]
 8019396:	07d2      	lsls	r2, r2, #31
 8019398:	d501      	bpl.n	801939e <_printf_float+0x12e>
 801939a:	3301      	adds	r3, #1
 801939c:	6123      	str	r3, [r4, #16]
 801939e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80193a2:	2b00      	cmp	r3, #0
 80193a4:	d0a6      	beq.n	80192f4 <_printf_float+0x84>
 80193a6:	232d      	movs	r3, #45	@ 0x2d
 80193a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80193ac:	e7a2      	b.n	80192f4 <_printf_float+0x84>
 80193ae:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80193b2:	d1c4      	bne.n	801933e <_printf_float+0xce>
 80193b4:	2b00      	cmp	r3, #0
 80193b6:	d1c2      	bne.n	801933e <_printf_float+0xce>
 80193b8:	2301      	movs	r3, #1
 80193ba:	e7bf      	b.n	801933c <_printf_float+0xcc>
 80193bc:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80193c0:	d9db      	bls.n	801937a <_printf_float+0x10a>
 80193c2:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 80193c6:	d118      	bne.n	80193fa <_printf_float+0x18a>
 80193c8:	2900      	cmp	r1, #0
 80193ca:	6863      	ldr	r3, [r4, #4]
 80193cc:	dd0b      	ble.n	80193e6 <_printf_float+0x176>
 80193ce:	6121      	str	r1, [r4, #16]
 80193d0:	b913      	cbnz	r3, 80193d8 <_printf_float+0x168>
 80193d2:	6822      	ldr	r2, [r4, #0]
 80193d4:	07d0      	lsls	r0, r2, #31
 80193d6:	d502      	bpl.n	80193de <_printf_float+0x16e>
 80193d8:	3301      	adds	r3, #1
 80193da:	440b      	add	r3, r1
 80193dc:	6123      	str	r3, [r4, #16]
 80193de:	65a1      	str	r1, [r4, #88]	@ 0x58
 80193e0:	f04f 0a00 	mov.w	sl, #0
 80193e4:	e7db      	b.n	801939e <_printf_float+0x12e>
 80193e6:	b913      	cbnz	r3, 80193ee <_printf_float+0x17e>
 80193e8:	6822      	ldr	r2, [r4, #0]
 80193ea:	07d2      	lsls	r2, r2, #31
 80193ec:	d501      	bpl.n	80193f2 <_printf_float+0x182>
 80193ee:	3302      	adds	r3, #2
 80193f0:	e7f4      	b.n	80193dc <_printf_float+0x16c>
 80193f2:	2301      	movs	r3, #1
 80193f4:	e7f2      	b.n	80193dc <_printf_float+0x16c>
 80193f6:	f04f 0967 	mov.w	r9, #103	@ 0x67
 80193fa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80193fc:	4299      	cmp	r1, r3
 80193fe:	db05      	blt.n	801940c <_printf_float+0x19c>
 8019400:	6823      	ldr	r3, [r4, #0]
 8019402:	6121      	str	r1, [r4, #16]
 8019404:	07d8      	lsls	r0, r3, #31
 8019406:	d5ea      	bpl.n	80193de <_printf_float+0x16e>
 8019408:	1c4b      	adds	r3, r1, #1
 801940a:	e7e7      	b.n	80193dc <_printf_float+0x16c>
 801940c:	2900      	cmp	r1, #0
 801940e:	bfd4      	ite	le
 8019410:	f1c1 0202 	rsble	r2, r1, #2
 8019414:	2201      	movgt	r2, #1
 8019416:	4413      	add	r3, r2
 8019418:	e7e0      	b.n	80193dc <_printf_float+0x16c>
 801941a:	6823      	ldr	r3, [r4, #0]
 801941c:	055a      	lsls	r2, r3, #21
 801941e:	d407      	bmi.n	8019430 <_printf_float+0x1c0>
 8019420:	6923      	ldr	r3, [r4, #16]
 8019422:	4642      	mov	r2, r8
 8019424:	4631      	mov	r1, r6
 8019426:	4628      	mov	r0, r5
 8019428:	47b8      	blx	r7
 801942a:	3001      	adds	r0, #1
 801942c:	d12a      	bne.n	8019484 <_printf_float+0x214>
 801942e:	e76b      	b.n	8019308 <_printf_float+0x98>
 8019430:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8019434:	f240 80e0 	bls.w	80195f8 <_printf_float+0x388>
 8019438:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801943c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8019440:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019444:	d133      	bne.n	80194ae <_printf_float+0x23e>
 8019446:	4a38      	ldr	r2, [pc, #224]	@ (8019528 <_printf_float+0x2b8>)
 8019448:	2301      	movs	r3, #1
 801944a:	4631      	mov	r1, r6
 801944c:	4628      	mov	r0, r5
 801944e:	47b8      	blx	r7
 8019450:	3001      	adds	r0, #1
 8019452:	f43f af59 	beq.w	8019308 <_printf_float+0x98>
 8019456:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801945a:	4543      	cmp	r3, r8
 801945c:	db02      	blt.n	8019464 <_printf_float+0x1f4>
 801945e:	6823      	ldr	r3, [r4, #0]
 8019460:	07d8      	lsls	r0, r3, #31
 8019462:	d50f      	bpl.n	8019484 <_printf_float+0x214>
 8019464:	9b05      	ldr	r3, [sp, #20]
 8019466:	465a      	mov	r2, fp
 8019468:	4631      	mov	r1, r6
 801946a:	4628      	mov	r0, r5
 801946c:	47b8      	blx	r7
 801946e:	3001      	adds	r0, #1
 8019470:	f43f af4a 	beq.w	8019308 <_printf_float+0x98>
 8019474:	f04f 0900 	mov.w	r9, #0
 8019478:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801947c:	f104 0a1a 	add.w	sl, r4, #26
 8019480:	45c8      	cmp	r8, r9
 8019482:	dc09      	bgt.n	8019498 <_printf_float+0x228>
 8019484:	6823      	ldr	r3, [r4, #0]
 8019486:	079b      	lsls	r3, r3, #30
 8019488:	f100 8107 	bmi.w	801969a <_printf_float+0x42a>
 801948c:	68e0      	ldr	r0, [r4, #12]
 801948e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019490:	4298      	cmp	r0, r3
 8019492:	bfb8      	it	lt
 8019494:	4618      	movlt	r0, r3
 8019496:	e739      	b.n	801930c <_printf_float+0x9c>
 8019498:	2301      	movs	r3, #1
 801949a:	4652      	mov	r2, sl
 801949c:	4631      	mov	r1, r6
 801949e:	4628      	mov	r0, r5
 80194a0:	47b8      	blx	r7
 80194a2:	3001      	adds	r0, #1
 80194a4:	f43f af30 	beq.w	8019308 <_printf_float+0x98>
 80194a8:	f109 0901 	add.w	r9, r9, #1
 80194ac:	e7e8      	b.n	8019480 <_printf_float+0x210>
 80194ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80194b0:	2b00      	cmp	r3, #0
 80194b2:	dc3b      	bgt.n	801952c <_printf_float+0x2bc>
 80194b4:	4a1c      	ldr	r2, [pc, #112]	@ (8019528 <_printf_float+0x2b8>)
 80194b6:	2301      	movs	r3, #1
 80194b8:	4631      	mov	r1, r6
 80194ba:	4628      	mov	r0, r5
 80194bc:	47b8      	blx	r7
 80194be:	3001      	adds	r0, #1
 80194c0:	f43f af22 	beq.w	8019308 <_printf_float+0x98>
 80194c4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80194c8:	ea59 0303 	orrs.w	r3, r9, r3
 80194cc:	d102      	bne.n	80194d4 <_printf_float+0x264>
 80194ce:	6823      	ldr	r3, [r4, #0]
 80194d0:	07d9      	lsls	r1, r3, #31
 80194d2:	d5d7      	bpl.n	8019484 <_printf_float+0x214>
 80194d4:	9b05      	ldr	r3, [sp, #20]
 80194d6:	465a      	mov	r2, fp
 80194d8:	4631      	mov	r1, r6
 80194da:	4628      	mov	r0, r5
 80194dc:	47b8      	blx	r7
 80194de:	3001      	adds	r0, #1
 80194e0:	f43f af12 	beq.w	8019308 <_printf_float+0x98>
 80194e4:	f04f 0a00 	mov.w	sl, #0
 80194e8:	f104 0b1a 	add.w	fp, r4, #26
 80194ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80194ee:	425b      	negs	r3, r3
 80194f0:	4553      	cmp	r3, sl
 80194f2:	dc01      	bgt.n	80194f8 <_printf_float+0x288>
 80194f4:	464b      	mov	r3, r9
 80194f6:	e794      	b.n	8019422 <_printf_float+0x1b2>
 80194f8:	2301      	movs	r3, #1
 80194fa:	465a      	mov	r2, fp
 80194fc:	4631      	mov	r1, r6
 80194fe:	4628      	mov	r0, r5
 8019500:	47b8      	blx	r7
 8019502:	3001      	adds	r0, #1
 8019504:	f43f af00 	beq.w	8019308 <_printf_float+0x98>
 8019508:	f10a 0a01 	add.w	sl, sl, #1
 801950c:	e7ee      	b.n	80194ec <_printf_float+0x27c>
 801950e:	bf00      	nop
 8019510:	ffffffff 	.word	0xffffffff
 8019514:	7fefffff 	.word	0x7fefffff
 8019518:	0801c668 	.word	0x0801c668
 801951c:	0801c664 	.word	0x0801c664
 8019520:	0801c670 	.word	0x0801c670
 8019524:	0801c66c 	.word	0x0801c66c
 8019528:	0801c674 	.word	0x0801c674
 801952c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801952e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8019532:	4553      	cmp	r3, sl
 8019534:	bfa8      	it	ge
 8019536:	4653      	movge	r3, sl
 8019538:	2b00      	cmp	r3, #0
 801953a:	4699      	mov	r9, r3
 801953c:	dc37      	bgt.n	80195ae <_printf_float+0x33e>
 801953e:	2300      	movs	r3, #0
 8019540:	9307      	str	r3, [sp, #28]
 8019542:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8019546:	f104 021a 	add.w	r2, r4, #26
 801954a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801954c:	9907      	ldr	r1, [sp, #28]
 801954e:	9306      	str	r3, [sp, #24]
 8019550:	eba3 0309 	sub.w	r3, r3, r9
 8019554:	428b      	cmp	r3, r1
 8019556:	dc31      	bgt.n	80195bc <_printf_float+0x34c>
 8019558:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801955a:	459a      	cmp	sl, r3
 801955c:	dc3b      	bgt.n	80195d6 <_printf_float+0x366>
 801955e:	6823      	ldr	r3, [r4, #0]
 8019560:	07da      	lsls	r2, r3, #31
 8019562:	d438      	bmi.n	80195d6 <_printf_float+0x366>
 8019564:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019566:	ebaa 0903 	sub.w	r9, sl, r3
 801956a:	9b06      	ldr	r3, [sp, #24]
 801956c:	ebaa 0303 	sub.w	r3, sl, r3
 8019570:	4599      	cmp	r9, r3
 8019572:	bfa8      	it	ge
 8019574:	4699      	movge	r9, r3
 8019576:	f1b9 0f00 	cmp.w	r9, #0
 801957a:	dc34      	bgt.n	80195e6 <_printf_float+0x376>
 801957c:	f04f 0800 	mov.w	r8, #0
 8019580:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8019584:	f104 0b1a 	add.w	fp, r4, #26
 8019588:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801958a:	ebaa 0303 	sub.w	r3, sl, r3
 801958e:	eba3 0309 	sub.w	r3, r3, r9
 8019592:	4543      	cmp	r3, r8
 8019594:	f77f af76 	ble.w	8019484 <_printf_float+0x214>
 8019598:	2301      	movs	r3, #1
 801959a:	465a      	mov	r2, fp
 801959c:	4631      	mov	r1, r6
 801959e:	4628      	mov	r0, r5
 80195a0:	47b8      	blx	r7
 80195a2:	3001      	adds	r0, #1
 80195a4:	f43f aeb0 	beq.w	8019308 <_printf_float+0x98>
 80195a8:	f108 0801 	add.w	r8, r8, #1
 80195ac:	e7ec      	b.n	8019588 <_printf_float+0x318>
 80195ae:	4642      	mov	r2, r8
 80195b0:	4631      	mov	r1, r6
 80195b2:	4628      	mov	r0, r5
 80195b4:	47b8      	blx	r7
 80195b6:	3001      	adds	r0, #1
 80195b8:	d1c1      	bne.n	801953e <_printf_float+0x2ce>
 80195ba:	e6a5      	b.n	8019308 <_printf_float+0x98>
 80195bc:	2301      	movs	r3, #1
 80195be:	4631      	mov	r1, r6
 80195c0:	4628      	mov	r0, r5
 80195c2:	9206      	str	r2, [sp, #24]
 80195c4:	47b8      	blx	r7
 80195c6:	3001      	adds	r0, #1
 80195c8:	f43f ae9e 	beq.w	8019308 <_printf_float+0x98>
 80195cc:	9b07      	ldr	r3, [sp, #28]
 80195ce:	9a06      	ldr	r2, [sp, #24]
 80195d0:	3301      	adds	r3, #1
 80195d2:	9307      	str	r3, [sp, #28]
 80195d4:	e7b9      	b.n	801954a <_printf_float+0x2da>
 80195d6:	9b05      	ldr	r3, [sp, #20]
 80195d8:	465a      	mov	r2, fp
 80195da:	4631      	mov	r1, r6
 80195dc:	4628      	mov	r0, r5
 80195de:	47b8      	blx	r7
 80195e0:	3001      	adds	r0, #1
 80195e2:	d1bf      	bne.n	8019564 <_printf_float+0x2f4>
 80195e4:	e690      	b.n	8019308 <_printf_float+0x98>
 80195e6:	9a06      	ldr	r2, [sp, #24]
 80195e8:	464b      	mov	r3, r9
 80195ea:	4442      	add	r2, r8
 80195ec:	4631      	mov	r1, r6
 80195ee:	4628      	mov	r0, r5
 80195f0:	47b8      	blx	r7
 80195f2:	3001      	adds	r0, #1
 80195f4:	d1c2      	bne.n	801957c <_printf_float+0x30c>
 80195f6:	e687      	b.n	8019308 <_printf_float+0x98>
 80195f8:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 80195fc:	f1b9 0f01 	cmp.w	r9, #1
 8019600:	dc01      	bgt.n	8019606 <_printf_float+0x396>
 8019602:	07db      	lsls	r3, r3, #31
 8019604:	d536      	bpl.n	8019674 <_printf_float+0x404>
 8019606:	2301      	movs	r3, #1
 8019608:	4642      	mov	r2, r8
 801960a:	4631      	mov	r1, r6
 801960c:	4628      	mov	r0, r5
 801960e:	47b8      	blx	r7
 8019610:	3001      	adds	r0, #1
 8019612:	f43f ae79 	beq.w	8019308 <_printf_float+0x98>
 8019616:	9b05      	ldr	r3, [sp, #20]
 8019618:	465a      	mov	r2, fp
 801961a:	4631      	mov	r1, r6
 801961c:	4628      	mov	r0, r5
 801961e:	47b8      	blx	r7
 8019620:	3001      	adds	r0, #1
 8019622:	f43f ae71 	beq.w	8019308 <_printf_float+0x98>
 8019626:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801962a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801962e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019632:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 8019636:	d018      	beq.n	801966a <_printf_float+0x3fa>
 8019638:	464b      	mov	r3, r9
 801963a:	f108 0201 	add.w	r2, r8, #1
 801963e:	4631      	mov	r1, r6
 8019640:	4628      	mov	r0, r5
 8019642:	47b8      	blx	r7
 8019644:	3001      	adds	r0, #1
 8019646:	d10c      	bne.n	8019662 <_printf_float+0x3f2>
 8019648:	e65e      	b.n	8019308 <_printf_float+0x98>
 801964a:	2301      	movs	r3, #1
 801964c:	465a      	mov	r2, fp
 801964e:	4631      	mov	r1, r6
 8019650:	4628      	mov	r0, r5
 8019652:	47b8      	blx	r7
 8019654:	3001      	adds	r0, #1
 8019656:	f43f ae57 	beq.w	8019308 <_printf_float+0x98>
 801965a:	f108 0801 	add.w	r8, r8, #1
 801965e:	45c8      	cmp	r8, r9
 8019660:	dbf3      	blt.n	801964a <_printf_float+0x3da>
 8019662:	4653      	mov	r3, sl
 8019664:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8019668:	e6dc      	b.n	8019424 <_printf_float+0x1b4>
 801966a:	f04f 0800 	mov.w	r8, #0
 801966e:	f104 0b1a 	add.w	fp, r4, #26
 8019672:	e7f4      	b.n	801965e <_printf_float+0x3ee>
 8019674:	2301      	movs	r3, #1
 8019676:	4642      	mov	r2, r8
 8019678:	e7e1      	b.n	801963e <_printf_float+0x3ce>
 801967a:	2301      	movs	r3, #1
 801967c:	464a      	mov	r2, r9
 801967e:	4631      	mov	r1, r6
 8019680:	4628      	mov	r0, r5
 8019682:	47b8      	blx	r7
 8019684:	3001      	adds	r0, #1
 8019686:	f43f ae3f 	beq.w	8019308 <_printf_float+0x98>
 801968a:	f108 0801 	add.w	r8, r8, #1
 801968e:	68e3      	ldr	r3, [r4, #12]
 8019690:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8019692:	1a5b      	subs	r3, r3, r1
 8019694:	4543      	cmp	r3, r8
 8019696:	dcf0      	bgt.n	801967a <_printf_float+0x40a>
 8019698:	e6f8      	b.n	801948c <_printf_float+0x21c>
 801969a:	f04f 0800 	mov.w	r8, #0
 801969e:	f104 0919 	add.w	r9, r4, #25
 80196a2:	e7f4      	b.n	801968e <_printf_float+0x41e>

080196a4 <malloc>:
 80196a4:	4b02      	ldr	r3, [pc, #8]	@ (80196b0 <malloc+0xc>)
 80196a6:	4601      	mov	r1, r0
 80196a8:	6818      	ldr	r0, [r3, #0]
 80196aa:	f000 b82d 	b.w	8019708 <_malloc_r>
 80196ae:	bf00      	nop
 80196b0:	24000048 	.word	0x24000048

080196b4 <free>:
 80196b4:	4b02      	ldr	r3, [pc, #8]	@ (80196c0 <free+0xc>)
 80196b6:	4601      	mov	r1, r0
 80196b8:	6818      	ldr	r0, [r3, #0]
 80196ba:	f001 ba67 	b.w	801ab8c <_free_r>
 80196be:	bf00      	nop
 80196c0:	24000048 	.word	0x24000048

080196c4 <sbrk_aligned>:
 80196c4:	b570      	push	{r4, r5, r6, lr}
 80196c6:	4e0f      	ldr	r6, [pc, #60]	@ (8019704 <sbrk_aligned+0x40>)
 80196c8:	460c      	mov	r4, r1
 80196ca:	6831      	ldr	r1, [r6, #0]
 80196cc:	4605      	mov	r5, r0
 80196ce:	b911      	cbnz	r1, 80196d6 <sbrk_aligned+0x12>
 80196d0:	f000 fb6c 	bl	8019dac <_sbrk_r>
 80196d4:	6030      	str	r0, [r6, #0]
 80196d6:	4621      	mov	r1, r4
 80196d8:	4628      	mov	r0, r5
 80196da:	f000 fb67 	bl	8019dac <_sbrk_r>
 80196de:	1c43      	adds	r3, r0, #1
 80196e0:	d103      	bne.n	80196ea <sbrk_aligned+0x26>
 80196e2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80196e6:	4620      	mov	r0, r4
 80196e8:	bd70      	pop	{r4, r5, r6, pc}
 80196ea:	1cc4      	adds	r4, r0, #3
 80196ec:	f024 0403 	bic.w	r4, r4, #3
 80196f0:	42a0      	cmp	r0, r4
 80196f2:	d0f8      	beq.n	80196e6 <sbrk_aligned+0x22>
 80196f4:	1a21      	subs	r1, r4, r0
 80196f6:	4628      	mov	r0, r5
 80196f8:	f000 fb58 	bl	8019dac <_sbrk_r>
 80196fc:	3001      	adds	r0, #1
 80196fe:	d1f2      	bne.n	80196e6 <sbrk_aligned+0x22>
 8019700:	e7ef      	b.n	80196e2 <sbrk_aligned+0x1e>
 8019702:	bf00      	nop
 8019704:	2400f8d0 	.word	0x2400f8d0

08019708 <_malloc_r>:
 8019708:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801970c:	1ccd      	adds	r5, r1, #3
 801970e:	f025 0503 	bic.w	r5, r5, #3
 8019712:	3508      	adds	r5, #8
 8019714:	2d0c      	cmp	r5, #12
 8019716:	bf38      	it	cc
 8019718:	250c      	movcc	r5, #12
 801971a:	2d00      	cmp	r5, #0
 801971c:	4606      	mov	r6, r0
 801971e:	db01      	blt.n	8019724 <_malloc_r+0x1c>
 8019720:	42a9      	cmp	r1, r5
 8019722:	d904      	bls.n	801972e <_malloc_r+0x26>
 8019724:	230c      	movs	r3, #12
 8019726:	6033      	str	r3, [r6, #0]
 8019728:	2000      	movs	r0, #0
 801972a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801972e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8019804 <_malloc_r+0xfc>
 8019732:	f000 f9f5 	bl	8019b20 <__malloc_lock>
 8019736:	f8d8 3000 	ldr.w	r3, [r8]
 801973a:	461c      	mov	r4, r3
 801973c:	bb44      	cbnz	r4, 8019790 <_malloc_r+0x88>
 801973e:	4629      	mov	r1, r5
 8019740:	4630      	mov	r0, r6
 8019742:	f7ff ffbf 	bl	80196c4 <sbrk_aligned>
 8019746:	1c43      	adds	r3, r0, #1
 8019748:	4604      	mov	r4, r0
 801974a:	d158      	bne.n	80197fe <_malloc_r+0xf6>
 801974c:	f8d8 4000 	ldr.w	r4, [r8]
 8019750:	4627      	mov	r7, r4
 8019752:	2f00      	cmp	r7, #0
 8019754:	d143      	bne.n	80197de <_malloc_r+0xd6>
 8019756:	2c00      	cmp	r4, #0
 8019758:	d04b      	beq.n	80197f2 <_malloc_r+0xea>
 801975a:	6823      	ldr	r3, [r4, #0]
 801975c:	4639      	mov	r1, r7
 801975e:	4630      	mov	r0, r6
 8019760:	eb04 0903 	add.w	r9, r4, r3
 8019764:	f000 fb22 	bl	8019dac <_sbrk_r>
 8019768:	4581      	cmp	r9, r0
 801976a:	d142      	bne.n	80197f2 <_malloc_r+0xea>
 801976c:	6821      	ldr	r1, [r4, #0]
 801976e:	1a6d      	subs	r5, r5, r1
 8019770:	4629      	mov	r1, r5
 8019772:	4630      	mov	r0, r6
 8019774:	f7ff ffa6 	bl	80196c4 <sbrk_aligned>
 8019778:	3001      	adds	r0, #1
 801977a:	d03a      	beq.n	80197f2 <_malloc_r+0xea>
 801977c:	6823      	ldr	r3, [r4, #0]
 801977e:	442b      	add	r3, r5
 8019780:	6023      	str	r3, [r4, #0]
 8019782:	f8d8 3000 	ldr.w	r3, [r8]
 8019786:	685a      	ldr	r2, [r3, #4]
 8019788:	bb62      	cbnz	r2, 80197e4 <_malloc_r+0xdc>
 801978a:	f8c8 7000 	str.w	r7, [r8]
 801978e:	e00f      	b.n	80197b0 <_malloc_r+0xa8>
 8019790:	6822      	ldr	r2, [r4, #0]
 8019792:	1b52      	subs	r2, r2, r5
 8019794:	d420      	bmi.n	80197d8 <_malloc_r+0xd0>
 8019796:	2a0b      	cmp	r2, #11
 8019798:	d917      	bls.n	80197ca <_malloc_r+0xc2>
 801979a:	1961      	adds	r1, r4, r5
 801979c:	42a3      	cmp	r3, r4
 801979e:	6025      	str	r5, [r4, #0]
 80197a0:	bf18      	it	ne
 80197a2:	6059      	strne	r1, [r3, #4]
 80197a4:	6863      	ldr	r3, [r4, #4]
 80197a6:	bf08      	it	eq
 80197a8:	f8c8 1000 	streq.w	r1, [r8]
 80197ac:	5162      	str	r2, [r4, r5]
 80197ae:	604b      	str	r3, [r1, #4]
 80197b0:	4630      	mov	r0, r6
 80197b2:	f000 f9bb 	bl	8019b2c <__malloc_unlock>
 80197b6:	f104 000b 	add.w	r0, r4, #11
 80197ba:	1d23      	adds	r3, r4, #4
 80197bc:	f020 0007 	bic.w	r0, r0, #7
 80197c0:	1ac2      	subs	r2, r0, r3
 80197c2:	bf1c      	itt	ne
 80197c4:	1a1b      	subne	r3, r3, r0
 80197c6:	50a3      	strne	r3, [r4, r2]
 80197c8:	e7af      	b.n	801972a <_malloc_r+0x22>
 80197ca:	6862      	ldr	r2, [r4, #4]
 80197cc:	42a3      	cmp	r3, r4
 80197ce:	bf0c      	ite	eq
 80197d0:	f8c8 2000 	streq.w	r2, [r8]
 80197d4:	605a      	strne	r2, [r3, #4]
 80197d6:	e7eb      	b.n	80197b0 <_malloc_r+0xa8>
 80197d8:	4623      	mov	r3, r4
 80197da:	6864      	ldr	r4, [r4, #4]
 80197dc:	e7ae      	b.n	801973c <_malloc_r+0x34>
 80197de:	463c      	mov	r4, r7
 80197e0:	687f      	ldr	r7, [r7, #4]
 80197e2:	e7b6      	b.n	8019752 <_malloc_r+0x4a>
 80197e4:	461a      	mov	r2, r3
 80197e6:	685b      	ldr	r3, [r3, #4]
 80197e8:	42a3      	cmp	r3, r4
 80197ea:	d1fb      	bne.n	80197e4 <_malloc_r+0xdc>
 80197ec:	2300      	movs	r3, #0
 80197ee:	6053      	str	r3, [r2, #4]
 80197f0:	e7de      	b.n	80197b0 <_malloc_r+0xa8>
 80197f2:	230c      	movs	r3, #12
 80197f4:	6033      	str	r3, [r6, #0]
 80197f6:	4630      	mov	r0, r6
 80197f8:	f000 f998 	bl	8019b2c <__malloc_unlock>
 80197fc:	e794      	b.n	8019728 <_malloc_r+0x20>
 80197fe:	6005      	str	r5, [r0, #0]
 8019800:	e7d6      	b.n	80197b0 <_malloc_r+0xa8>
 8019802:	bf00      	nop
 8019804:	2400f8d4 	.word	0x2400f8d4

08019808 <_printf_common>:
 8019808:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801980c:	4616      	mov	r6, r2
 801980e:	4698      	mov	r8, r3
 8019810:	688a      	ldr	r2, [r1, #8]
 8019812:	690b      	ldr	r3, [r1, #16]
 8019814:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8019818:	4293      	cmp	r3, r2
 801981a:	bfb8      	it	lt
 801981c:	4613      	movlt	r3, r2
 801981e:	6033      	str	r3, [r6, #0]
 8019820:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8019824:	4607      	mov	r7, r0
 8019826:	460c      	mov	r4, r1
 8019828:	b10a      	cbz	r2, 801982e <_printf_common+0x26>
 801982a:	3301      	adds	r3, #1
 801982c:	6033      	str	r3, [r6, #0]
 801982e:	6823      	ldr	r3, [r4, #0]
 8019830:	0699      	lsls	r1, r3, #26
 8019832:	bf42      	ittt	mi
 8019834:	6833      	ldrmi	r3, [r6, #0]
 8019836:	3302      	addmi	r3, #2
 8019838:	6033      	strmi	r3, [r6, #0]
 801983a:	6825      	ldr	r5, [r4, #0]
 801983c:	f015 0506 	ands.w	r5, r5, #6
 8019840:	d106      	bne.n	8019850 <_printf_common+0x48>
 8019842:	f104 0a19 	add.w	sl, r4, #25
 8019846:	68e3      	ldr	r3, [r4, #12]
 8019848:	6832      	ldr	r2, [r6, #0]
 801984a:	1a9b      	subs	r3, r3, r2
 801984c:	42ab      	cmp	r3, r5
 801984e:	dc26      	bgt.n	801989e <_printf_common+0x96>
 8019850:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8019854:	6822      	ldr	r2, [r4, #0]
 8019856:	3b00      	subs	r3, #0
 8019858:	bf18      	it	ne
 801985a:	2301      	movne	r3, #1
 801985c:	0692      	lsls	r2, r2, #26
 801985e:	d42b      	bmi.n	80198b8 <_printf_common+0xb0>
 8019860:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8019864:	4641      	mov	r1, r8
 8019866:	4638      	mov	r0, r7
 8019868:	47c8      	blx	r9
 801986a:	3001      	adds	r0, #1
 801986c:	d01e      	beq.n	80198ac <_printf_common+0xa4>
 801986e:	6823      	ldr	r3, [r4, #0]
 8019870:	6922      	ldr	r2, [r4, #16]
 8019872:	f003 0306 	and.w	r3, r3, #6
 8019876:	2b04      	cmp	r3, #4
 8019878:	bf02      	ittt	eq
 801987a:	68e5      	ldreq	r5, [r4, #12]
 801987c:	6833      	ldreq	r3, [r6, #0]
 801987e:	1aed      	subeq	r5, r5, r3
 8019880:	68a3      	ldr	r3, [r4, #8]
 8019882:	bf0c      	ite	eq
 8019884:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8019888:	2500      	movne	r5, #0
 801988a:	4293      	cmp	r3, r2
 801988c:	bfc4      	itt	gt
 801988e:	1a9b      	subgt	r3, r3, r2
 8019890:	18ed      	addgt	r5, r5, r3
 8019892:	2600      	movs	r6, #0
 8019894:	341a      	adds	r4, #26
 8019896:	42b5      	cmp	r5, r6
 8019898:	d11a      	bne.n	80198d0 <_printf_common+0xc8>
 801989a:	2000      	movs	r0, #0
 801989c:	e008      	b.n	80198b0 <_printf_common+0xa8>
 801989e:	2301      	movs	r3, #1
 80198a0:	4652      	mov	r2, sl
 80198a2:	4641      	mov	r1, r8
 80198a4:	4638      	mov	r0, r7
 80198a6:	47c8      	blx	r9
 80198a8:	3001      	adds	r0, #1
 80198aa:	d103      	bne.n	80198b4 <_printf_common+0xac>
 80198ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80198b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80198b4:	3501      	adds	r5, #1
 80198b6:	e7c6      	b.n	8019846 <_printf_common+0x3e>
 80198b8:	18e1      	adds	r1, r4, r3
 80198ba:	1c5a      	adds	r2, r3, #1
 80198bc:	2030      	movs	r0, #48	@ 0x30
 80198be:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80198c2:	4422      	add	r2, r4
 80198c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80198c8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80198cc:	3302      	adds	r3, #2
 80198ce:	e7c7      	b.n	8019860 <_printf_common+0x58>
 80198d0:	2301      	movs	r3, #1
 80198d2:	4622      	mov	r2, r4
 80198d4:	4641      	mov	r1, r8
 80198d6:	4638      	mov	r0, r7
 80198d8:	47c8      	blx	r9
 80198da:	3001      	adds	r0, #1
 80198dc:	d0e6      	beq.n	80198ac <_printf_common+0xa4>
 80198de:	3601      	adds	r6, #1
 80198e0:	e7d9      	b.n	8019896 <_printf_common+0x8e>
	...

080198e4 <_printf_i>:
 80198e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80198e8:	7e0f      	ldrb	r7, [r1, #24]
 80198ea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80198ec:	2f78      	cmp	r7, #120	@ 0x78
 80198ee:	4691      	mov	r9, r2
 80198f0:	4680      	mov	r8, r0
 80198f2:	460c      	mov	r4, r1
 80198f4:	469a      	mov	sl, r3
 80198f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80198fa:	d807      	bhi.n	801990c <_printf_i+0x28>
 80198fc:	2f62      	cmp	r7, #98	@ 0x62
 80198fe:	d80a      	bhi.n	8019916 <_printf_i+0x32>
 8019900:	2f00      	cmp	r7, #0
 8019902:	f000 80d1 	beq.w	8019aa8 <_printf_i+0x1c4>
 8019906:	2f58      	cmp	r7, #88	@ 0x58
 8019908:	f000 80b8 	beq.w	8019a7c <_printf_i+0x198>
 801990c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019910:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8019914:	e03a      	b.n	801998c <_printf_i+0xa8>
 8019916:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801991a:	2b15      	cmp	r3, #21
 801991c:	d8f6      	bhi.n	801990c <_printf_i+0x28>
 801991e:	a101      	add	r1, pc, #4	@ (adr r1, 8019924 <_printf_i+0x40>)
 8019920:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8019924:	0801997d 	.word	0x0801997d
 8019928:	08019991 	.word	0x08019991
 801992c:	0801990d 	.word	0x0801990d
 8019930:	0801990d 	.word	0x0801990d
 8019934:	0801990d 	.word	0x0801990d
 8019938:	0801990d 	.word	0x0801990d
 801993c:	08019991 	.word	0x08019991
 8019940:	0801990d 	.word	0x0801990d
 8019944:	0801990d 	.word	0x0801990d
 8019948:	0801990d 	.word	0x0801990d
 801994c:	0801990d 	.word	0x0801990d
 8019950:	08019a8f 	.word	0x08019a8f
 8019954:	080199bb 	.word	0x080199bb
 8019958:	08019a49 	.word	0x08019a49
 801995c:	0801990d 	.word	0x0801990d
 8019960:	0801990d 	.word	0x0801990d
 8019964:	08019ab1 	.word	0x08019ab1
 8019968:	0801990d 	.word	0x0801990d
 801996c:	080199bb 	.word	0x080199bb
 8019970:	0801990d 	.word	0x0801990d
 8019974:	0801990d 	.word	0x0801990d
 8019978:	08019a51 	.word	0x08019a51
 801997c:	6833      	ldr	r3, [r6, #0]
 801997e:	1d1a      	adds	r2, r3, #4
 8019980:	681b      	ldr	r3, [r3, #0]
 8019982:	6032      	str	r2, [r6, #0]
 8019984:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019988:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801998c:	2301      	movs	r3, #1
 801998e:	e09c      	b.n	8019aca <_printf_i+0x1e6>
 8019990:	6833      	ldr	r3, [r6, #0]
 8019992:	6820      	ldr	r0, [r4, #0]
 8019994:	1d19      	adds	r1, r3, #4
 8019996:	6031      	str	r1, [r6, #0]
 8019998:	0606      	lsls	r6, r0, #24
 801999a:	d501      	bpl.n	80199a0 <_printf_i+0xbc>
 801999c:	681d      	ldr	r5, [r3, #0]
 801999e:	e003      	b.n	80199a8 <_printf_i+0xc4>
 80199a0:	0645      	lsls	r5, r0, #25
 80199a2:	d5fb      	bpl.n	801999c <_printf_i+0xb8>
 80199a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80199a8:	2d00      	cmp	r5, #0
 80199aa:	da03      	bge.n	80199b4 <_printf_i+0xd0>
 80199ac:	232d      	movs	r3, #45	@ 0x2d
 80199ae:	426d      	negs	r5, r5
 80199b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80199b4:	4858      	ldr	r0, [pc, #352]	@ (8019b18 <_printf_i+0x234>)
 80199b6:	230a      	movs	r3, #10
 80199b8:	e011      	b.n	80199de <_printf_i+0xfa>
 80199ba:	6821      	ldr	r1, [r4, #0]
 80199bc:	6833      	ldr	r3, [r6, #0]
 80199be:	0608      	lsls	r0, r1, #24
 80199c0:	f853 5b04 	ldr.w	r5, [r3], #4
 80199c4:	d402      	bmi.n	80199cc <_printf_i+0xe8>
 80199c6:	0649      	lsls	r1, r1, #25
 80199c8:	bf48      	it	mi
 80199ca:	b2ad      	uxthmi	r5, r5
 80199cc:	2f6f      	cmp	r7, #111	@ 0x6f
 80199ce:	4852      	ldr	r0, [pc, #328]	@ (8019b18 <_printf_i+0x234>)
 80199d0:	6033      	str	r3, [r6, #0]
 80199d2:	bf14      	ite	ne
 80199d4:	230a      	movne	r3, #10
 80199d6:	2308      	moveq	r3, #8
 80199d8:	2100      	movs	r1, #0
 80199da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80199de:	6866      	ldr	r6, [r4, #4]
 80199e0:	60a6      	str	r6, [r4, #8]
 80199e2:	2e00      	cmp	r6, #0
 80199e4:	db05      	blt.n	80199f2 <_printf_i+0x10e>
 80199e6:	6821      	ldr	r1, [r4, #0]
 80199e8:	432e      	orrs	r6, r5
 80199ea:	f021 0104 	bic.w	r1, r1, #4
 80199ee:	6021      	str	r1, [r4, #0]
 80199f0:	d04b      	beq.n	8019a8a <_printf_i+0x1a6>
 80199f2:	4616      	mov	r6, r2
 80199f4:	fbb5 f1f3 	udiv	r1, r5, r3
 80199f8:	fb03 5711 	mls	r7, r3, r1, r5
 80199fc:	5dc7      	ldrb	r7, [r0, r7]
 80199fe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8019a02:	462f      	mov	r7, r5
 8019a04:	42bb      	cmp	r3, r7
 8019a06:	460d      	mov	r5, r1
 8019a08:	d9f4      	bls.n	80199f4 <_printf_i+0x110>
 8019a0a:	2b08      	cmp	r3, #8
 8019a0c:	d10b      	bne.n	8019a26 <_printf_i+0x142>
 8019a0e:	6823      	ldr	r3, [r4, #0]
 8019a10:	07df      	lsls	r7, r3, #31
 8019a12:	d508      	bpl.n	8019a26 <_printf_i+0x142>
 8019a14:	6923      	ldr	r3, [r4, #16]
 8019a16:	6861      	ldr	r1, [r4, #4]
 8019a18:	4299      	cmp	r1, r3
 8019a1a:	bfde      	ittt	le
 8019a1c:	2330      	movle	r3, #48	@ 0x30
 8019a1e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8019a22:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8019a26:	1b92      	subs	r2, r2, r6
 8019a28:	6122      	str	r2, [r4, #16]
 8019a2a:	f8cd a000 	str.w	sl, [sp]
 8019a2e:	464b      	mov	r3, r9
 8019a30:	aa03      	add	r2, sp, #12
 8019a32:	4621      	mov	r1, r4
 8019a34:	4640      	mov	r0, r8
 8019a36:	f7ff fee7 	bl	8019808 <_printf_common>
 8019a3a:	3001      	adds	r0, #1
 8019a3c:	d14a      	bne.n	8019ad4 <_printf_i+0x1f0>
 8019a3e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019a42:	b004      	add	sp, #16
 8019a44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019a48:	6823      	ldr	r3, [r4, #0]
 8019a4a:	f043 0320 	orr.w	r3, r3, #32
 8019a4e:	6023      	str	r3, [r4, #0]
 8019a50:	4832      	ldr	r0, [pc, #200]	@ (8019b1c <_printf_i+0x238>)
 8019a52:	2778      	movs	r7, #120	@ 0x78
 8019a54:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8019a58:	6823      	ldr	r3, [r4, #0]
 8019a5a:	6831      	ldr	r1, [r6, #0]
 8019a5c:	061f      	lsls	r7, r3, #24
 8019a5e:	f851 5b04 	ldr.w	r5, [r1], #4
 8019a62:	d402      	bmi.n	8019a6a <_printf_i+0x186>
 8019a64:	065f      	lsls	r7, r3, #25
 8019a66:	bf48      	it	mi
 8019a68:	b2ad      	uxthmi	r5, r5
 8019a6a:	6031      	str	r1, [r6, #0]
 8019a6c:	07d9      	lsls	r1, r3, #31
 8019a6e:	bf44      	itt	mi
 8019a70:	f043 0320 	orrmi.w	r3, r3, #32
 8019a74:	6023      	strmi	r3, [r4, #0]
 8019a76:	b11d      	cbz	r5, 8019a80 <_printf_i+0x19c>
 8019a78:	2310      	movs	r3, #16
 8019a7a:	e7ad      	b.n	80199d8 <_printf_i+0xf4>
 8019a7c:	4826      	ldr	r0, [pc, #152]	@ (8019b18 <_printf_i+0x234>)
 8019a7e:	e7e9      	b.n	8019a54 <_printf_i+0x170>
 8019a80:	6823      	ldr	r3, [r4, #0]
 8019a82:	f023 0320 	bic.w	r3, r3, #32
 8019a86:	6023      	str	r3, [r4, #0]
 8019a88:	e7f6      	b.n	8019a78 <_printf_i+0x194>
 8019a8a:	4616      	mov	r6, r2
 8019a8c:	e7bd      	b.n	8019a0a <_printf_i+0x126>
 8019a8e:	6833      	ldr	r3, [r6, #0]
 8019a90:	6825      	ldr	r5, [r4, #0]
 8019a92:	6961      	ldr	r1, [r4, #20]
 8019a94:	1d18      	adds	r0, r3, #4
 8019a96:	6030      	str	r0, [r6, #0]
 8019a98:	062e      	lsls	r6, r5, #24
 8019a9a:	681b      	ldr	r3, [r3, #0]
 8019a9c:	d501      	bpl.n	8019aa2 <_printf_i+0x1be>
 8019a9e:	6019      	str	r1, [r3, #0]
 8019aa0:	e002      	b.n	8019aa8 <_printf_i+0x1c4>
 8019aa2:	0668      	lsls	r0, r5, #25
 8019aa4:	d5fb      	bpl.n	8019a9e <_printf_i+0x1ba>
 8019aa6:	8019      	strh	r1, [r3, #0]
 8019aa8:	2300      	movs	r3, #0
 8019aaa:	6123      	str	r3, [r4, #16]
 8019aac:	4616      	mov	r6, r2
 8019aae:	e7bc      	b.n	8019a2a <_printf_i+0x146>
 8019ab0:	6833      	ldr	r3, [r6, #0]
 8019ab2:	1d1a      	adds	r2, r3, #4
 8019ab4:	6032      	str	r2, [r6, #0]
 8019ab6:	681e      	ldr	r6, [r3, #0]
 8019ab8:	6862      	ldr	r2, [r4, #4]
 8019aba:	2100      	movs	r1, #0
 8019abc:	4630      	mov	r0, r6
 8019abe:	f7e6 fc0f 	bl	80002e0 <memchr>
 8019ac2:	b108      	cbz	r0, 8019ac8 <_printf_i+0x1e4>
 8019ac4:	1b80      	subs	r0, r0, r6
 8019ac6:	6060      	str	r0, [r4, #4]
 8019ac8:	6863      	ldr	r3, [r4, #4]
 8019aca:	6123      	str	r3, [r4, #16]
 8019acc:	2300      	movs	r3, #0
 8019ace:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019ad2:	e7aa      	b.n	8019a2a <_printf_i+0x146>
 8019ad4:	6923      	ldr	r3, [r4, #16]
 8019ad6:	4632      	mov	r2, r6
 8019ad8:	4649      	mov	r1, r9
 8019ada:	4640      	mov	r0, r8
 8019adc:	47d0      	blx	sl
 8019ade:	3001      	adds	r0, #1
 8019ae0:	d0ad      	beq.n	8019a3e <_printf_i+0x15a>
 8019ae2:	6823      	ldr	r3, [r4, #0]
 8019ae4:	079b      	lsls	r3, r3, #30
 8019ae6:	d413      	bmi.n	8019b10 <_printf_i+0x22c>
 8019ae8:	68e0      	ldr	r0, [r4, #12]
 8019aea:	9b03      	ldr	r3, [sp, #12]
 8019aec:	4298      	cmp	r0, r3
 8019aee:	bfb8      	it	lt
 8019af0:	4618      	movlt	r0, r3
 8019af2:	e7a6      	b.n	8019a42 <_printf_i+0x15e>
 8019af4:	2301      	movs	r3, #1
 8019af6:	4632      	mov	r2, r6
 8019af8:	4649      	mov	r1, r9
 8019afa:	4640      	mov	r0, r8
 8019afc:	47d0      	blx	sl
 8019afe:	3001      	adds	r0, #1
 8019b00:	d09d      	beq.n	8019a3e <_printf_i+0x15a>
 8019b02:	3501      	adds	r5, #1
 8019b04:	68e3      	ldr	r3, [r4, #12]
 8019b06:	9903      	ldr	r1, [sp, #12]
 8019b08:	1a5b      	subs	r3, r3, r1
 8019b0a:	42ab      	cmp	r3, r5
 8019b0c:	dcf2      	bgt.n	8019af4 <_printf_i+0x210>
 8019b0e:	e7eb      	b.n	8019ae8 <_printf_i+0x204>
 8019b10:	2500      	movs	r5, #0
 8019b12:	f104 0619 	add.w	r6, r4, #25
 8019b16:	e7f5      	b.n	8019b04 <_printf_i+0x220>
 8019b18:	0801c676 	.word	0x0801c676
 8019b1c:	0801c687 	.word	0x0801c687

08019b20 <__malloc_lock>:
 8019b20:	4801      	ldr	r0, [pc, #4]	@ (8019b28 <__malloc_lock+0x8>)
 8019b22:	f000 b97e 	b.w	8019e22 <__retarget_lock_acquire_recursive>
 8019b26:	bf00      	nop
 8019b28:	2400fa14 	.word	0x2400fa14

08019b2c <__malloc_unlock>:
 8019b2c:	4801      	ldr	r0, [pc, #4]	@ (8019b34 <__malloc_unlock+0x8>)
 8019b2e:	f000 b979 	b.w	8019e24 <__retarget_lock_release_recursive>
 8019b32:	bf00      	nop
 8019b34:	2400fa14 	.word	0x2400fa14

08019b38 <std>:
 8019b38:	2300      	movs	r3, #0
 8019b3a:	b510      	push	{r4, lr}
 8019b3c:	4604      	mov	r4, r0
 8019b3e:	e9c0 3300 	strd	r3, r3, [r0]
 8019b42:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8019b46:	6083      	str	r3, [r0, #8]
 8019b48:	8181      	strh	r1, [r0, #12]
 8019b4a:	6643      	str	r3, [r0, #100]	@ 0x64
 8019b4c:	81c2      	strh	r2, [r0, #14]
 8019b4e:	6183      	str	r3, [r0, #24]
 8019b50:	4619      	mov	r1, r3
 8019b52:	2208      	movs	r2, #8
 8019b54:	305c      	adds	r0, #92	@ 0x5c
 8019b56:	f000 f8dd 	bl	8019d14 <memset>
 8019b5a:	4b0d      	ldr	r3, [pc, #52]	@ (8019b90 <std+0x58>)
 8019b5c:	6263      	str	r3, [r4, #36]	@ 0x24
 8019b5e:	4b0d      	ldr	r3, [pc, #52]	@ (8019b94 <std+0x5c>)
 8019b60:	62a3      	str	r3, [r4, #40]	@ 0x28
 8019b62:	4b0d      	ldr	r3, [pc, #52]	@ (8019b98 <std+0x60>)
 8019b64:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8019b66:	4b0d      	ldr	r3, [pc, #52]	@ (8019b9c <std+0x64>)
 8019b68:	6323      	str	r3, [r4, #48]	@ 0x30
 8019b6a:	4b0d      	ldr	r3, [pc, #52]	@ (8019ba0 <std+0x68>)
 8019b6c:	6224      	str	r4, [r4, #32]
 8019b6e:	429c      	cmp	r4, r3
 8019b70:	d006      	beq.n	8019b80 <std+0x48>
 8019b72:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8019b76:	4294      	cmp	r4, r2
 8019b78:	d002      	beq.n	8019b80 <std+0x48>
 8019b7a:	33d0      	adds	r3, #208	@ 0xd0
 8019b7c:	429c      	cmp	r4, r3
 8019b7e:	d105      	bne.n	8019b8c <std+0x54>
 8019b80:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8019b84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019b88:	f000 b94a 	b.w	8019e20 <__retarget_lock_init_recursive>
 8019b8c:	bd10      	pop	{r4, pc}
 8019b8e:	bf00      	nop
 8019b90:	0801b6f1 	.word	0x0801b6f1
 8019b94:	0801b713 	.word	0x0801b713
 8019b98:	0801b74b 	.word	0x0801b74b
 8019b9c:	0801b76f 	.word	0x0801b76f
 8019ba0:	2400f8d8 	.word	0x2400f8d8

08019ba4 <stdio_exit_handler>:
 8019ba4:	4a02      	ldr	r2, [pc, #8]	@ (8019bb0 <stdio_exit_handler+0xc>)
 8019ba6:	4903      	ldr	r1, [pc, #12]	@ (8019bb4 <stdio_exit_handler+0x10>)
 8019ba8:	4803      	ldr	r0, [pc, #12]	@ (8019bb8 <stdio_exit_handler+0x14>)
 8019baa:	f000 b87b 	b.w	8019ca4 <_fwalk_sglue>
 8019bae:	bf00      	nop
 8019bb0:	2400003c 	.word	0x2400003c
 8019bb4:	0801afad 	.word	0x0801afad
 8019bb8:	2400004c 	.word	0x2400004c

08019bbc <cleanup_stdio>:
 8019bbc:	6841      	ldr	r1, [r0, #4]
 8019bbe:	4b0c      	ldr	r3, [pc, #48]	@ (8019bf0 <cleanup_stdio+0x34>)
 8019bc0:	4299      	cmp	r1, r3
 8019bc2:	b510      	push	{r4, lr}
 8019bc4:	4604      	mov	r4, r0
 8019bc6:	d001      	beq.n	8019bcc <cleanup_stdio+0x10>
 8019bc8:	f001 f9f0 	bl	801afac <_fflush_r>
 8019bcc:	68a1      	ldr	r1, [r4, #8]
 8019bce:	4b09      	ldr	r3, [pc, #36]	@ (8019bf4 <cleanup_stdio+0x38>)
 8019bd0:	4299      	cmp	r1, r3
 8019bd2:	d002      	beq.n	8019bda <cleanup_stdio+0x1e>
 8019bd4:	4620      	mov	r0, r4
 8019bd6:	f001 f9e9 	bl	801afac <_fflush_r>
 8019bda:	68e1      	ldr	r1, [r4, #12]
 8019bdc:	4b06      	ldr	r3, [pc, #24]	@ (8019bf8 <cleanup_stdio+0x3c>)
 8019bde:	4299      	cmp	r1, r3
 8019be0:	d004      	beq.n	8019bec <cleanup_stdio+0x30>
 8019be2:	4620      	mov	r0, r4
 8019be4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019be8:	f001 b9e0 	b.w	801afac <_fflush_r>
 8019bec:	bd10      	pop	{r4, pc}
 8019bee:	bf00      	nop
 8019bf0:	2400f8d8 	.word	0x2400f8d8
 8019bf4:	2400f940 	.word	0x2400f940
 8019bf8:	2400f9a8 	.word	0x2400f9a8

08019bfc <global_stdio_init.part.0>:
 8019bfc:	b510      	push	{r4, lr}
 8019bfe:	4b0b      	ldr	r3, [pc, #44]	@ (8019c2c <global_stdio_init.part.0+0x30>)
 8019c00:	4c0b      	ldr	r4, [pc, #44]	@ (8019c30 <global_stdio_init.part.0+0x34>)
 8019c02:	4a0c      	ldr	r2, [pc, #48]	@ (8019c34 <global_stdio_init.part.0+0x38>)
 8019c04:	601a      	str	r2, [r3, #0]
 8019c06:	4620      	mov	r0, r4
 8019c08:	2200      	movs	r2, #0
 8019c0a:	2104      	movs	r1, #4
 8019c0c:	f7ff ff94 	bl	8019b38 <std>
 8019c10:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8019c14:	2201      	movs	r2, #1
 8019c16:	2109      	movs	r1, #9
 8019c18:	f7ff ff8e 	bl	8019b38 <std>
 8019c1c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8019c20:	2202      	movs	r2, #2
 8019c22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019c26:	2112      	movs	r1, #18
 8019c28:	f7ff bf86 	b.w	8019b38 <std>
 8019c2c:	2400fa10 	.word	0x2400fa10
 8019c30:	2400f8d8 	.word	0x2400f8d8
 8019c34:	08019ba5 	.word	0x08019ba5

08019c38 <__sfp_lock_acquire>:
 8019c38:	4801      	ldr	r0, [pc, #4]	@ (8019c40 <__sfp_lock_acquire+0x8>)
 8019c3a:	f000 b8f2 	b.w	8019e22 <__retarget_lock_acquire_recursive>
 8019c3e:	bf00      	nop
 8019c40:	2400fa16 	.word	0x2400fa16

08019c44 <__sfp_lock_release>:
 8019c44:	4801      	ldr	r0, [pc, #4]	@ (8019c4c <__sfp_lock_release+0x8>)
 8019c46:	f000 b8ed 	b.w	8019e24 <__retarget_lock_release_recursive>
 8019c4a:	bf00      	nop
 8019c4c:	2400fa16 	.word	0x2400fa16

08019c50 <__sinit>:
 8019c50:	b510      	push	{r4, lr}
 8019c52:	4604      	mov	r4, r0
 8019c54:	f7ff fff0 	bl	8019c38 <__sfp_lock_acquire>
 8019c58:	6a23      	ldr	r3, [r4, #32]
 8019c5a:	b11b      	cbz	r3, 8019c64 <__sinit+0x14>
 8019c5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019c60:	f7ff bff0 	b.w	8019c44 <__sfp_lock_release>
 8019c64:	4b04      	ldr	r3, [pc, #16]	@ (8019c78 <__sinit+0x28>)
 8019c66:	6223      	str	r3, [r4, #32]
 8019c68:	4b04      	ldr	r3, [pc, #16]	@ (8019c7c <__sinit+0x2c>)
 8019c6a:	681b      	ldr	r3, [r3, #0]
 8019c6c:	2b00      	cmp	r3, #0
 8019c6e:	d1f5      	bne.n	8019c5c <__sinit+0xc>
 8019c70:	f7ff ffc4 	bl	8019bfc <global_stdio_init.part.0>
 8019c74:	e7f2      	b.n	8019c5c <__sinit+0xc>
 8019c76:	bf00      	nop
 8019c78:	08019bbd 	.word	0x08019bbd
 8019c7c:	2400fa10 	.word	0x2400fa10

08019c80 <fiprintf>:
 8019c80:	b40e      	push	{r1, r2, r3}
 8019c82:	b503      	push	{r0, r1, lr}
 8019c84:	4601      	mov	r1, r0
 8019c86:	ab03      	add	r3, sp, #12
 8019c88:	4805      	ldr	r0, [pc, #20]	@ (8019ca0 <fiprintf+0x20>)
 8019c8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8019c8e:	6800      	ldr	r0, [r0, #0]
 8019c90:	9301      	str	r3, [sp, #4]
 8019c92:	f000 ffef 	bl	801ac74 <_vfiprintf_r>
 8019c96:	b002      	add	sp, #8
 8019c98:	f85d eb04 	ldr.w	lr, [sp], #4
 8019c9c:	b003      	add	sp, #12
 8019c9e:	4770      	bx	lr
 8019ca0:	24000048 	.word	0x24000048

08019ca4 <_fwalk_sglue>:
 8019ca4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019ca8:	4607      	mov	r7, r0
 8019caa:	4688      	mov	r8, r1
 8019cac:	4614      	mov	r4, r2
 8019cae:	2600      	movs	r6, #0
 8019cb0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8019cb4:	f1b9 0901 	subs.w	r9, r9, #1
 8019cb8:	d505      	bpl.n	8019cc6 <_fwalk_sglue+0x22>
 8019cba:	6824      	ldr	r4, [r4, #0]
 8019cbc:	2c00      	cmp	r4, #0
 8019cbe:	d1f7      	bne.n	8019cb0 <_fwalk_sglue+0xc>
 8019cc0:	4630      	mov	r0, r6
 8019cc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019cc6:	89ab      	ldrh	r3, [r5, #12]
 8019cc8:	2b01      	cmp	r3, #1
 8019cca:	d907      	bls.n	8019cdc <_fwalk_sglue+0x38>
 8019ccc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8019cd0:	3301      	adds	r3, #1
 8019cd2:	d003      	beq.n	8019cdc <_fwalk_sglue+0x38>
 8019cd4:	4629      	mov	r1, r5
 8019cd6:	4638      	mov	r0, r7
 8019cd8:	47c0      	blx	r8
 8019cda:	4306      	orrs	r6, r0
 8019cdc:	3568      	adds	r5, #104	@ 0x68
 8019cde:	e7e9      	b.n	8019cb4 <_fwalk_sglue+0x10>

08019ce0 <memmove>:
 8019ce0:	4288      	cmp	r0, r1
 8019ce2:	b510      	push	{r4, lr}
 8019ce4:	eb01 0402 	add.w	r4, r1, r2
 8019ce8:	d902      	bls.n	8019cf0 <memmove+0x10>
 8019cea:	4284      	cmp	r4, r0
 8019cec:	4623      	mov	r3, r4
 8019cee:	d807      	bhi.n	8019d00 <memmove+0x20>
 8019cf0:	1e43      	subs	r3, r0, #1
 8019cf2:	42a1      	cmp	r1, r4
 8019cf4:	d008      	beq.n	8019d08 <memmove+0x28>
 8019cf6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8019cfa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8019cfe:	e7f8      	b.n	8019cf2 <memmove+0x12>
 8019d00:	4402      	add	r2, r0
 8019d02:	4601      	mov	r1, r0
 8019d04:	428a      	cmp	r2, r1
 8019d06:	d100      	bne.n	8019d0a <memmove+0x2a>
 8019d08:	bd10      	pop	{r4, pc}
 8019d0a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8019d0e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8019d12:	e7f7      	b.n	8019d04 <memmove+0x24>

08019d14 <memset>:
 8019d14:	4402      	add	r2, r0
 8019d16:	4603      	mov	r3, r0
 8019d18:	4293      	cmp	r3, r2
 8019d1a:	d100      	bne.n	8019d1e <memset+0xa>
 8019d1c:	4770      	bx	lr
 8019d1e:	f803 1b01 	strb.w	r1, [r3], #1
 8019d22:	e7f9      	b.n	8019d18 <memset+0x4>

08019d24 <_raise_r>:
 8019d24:	291f      	cmp	r1, #31
 8019d26:	b538      	push	{r3, r4, r5, lr}
 8019d28:	4605      	mov	r5, r0
 8019d2a:	460c      	mov	r4, r1
 8019d2c:	d904      	bls.n	8019d38 <_raise_r+0x14>
 8019d2e:	2316      	movs	r3, #22
 8019d30:	6003      	str	r3, [r0, #0]
 8019d32:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019d36:	bd38      	pop	{r3, r4, r5, pc}
 8019d38:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8019d3a:	b112      	cbz	r2, 8019d42 <_raise_r+0x1e>
 8019d3c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8019d40:	b94b      	cbnz	r3, 8019d56 <_raise_r+0x32>
 8019d42:	4628      	mov	r0, r5
 8019d44:	f000 f830 	bl	8019da8 <_getpid_r>
 8019d48:	4622      	mov	r2, r4
 8019d4a:	4601      	mov	r1, r0
 8019d4c:	4628      	mov	r0, r5
 8019d4e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019d52:	f000 b817 	b.w	8019d84 <_kill_r>
 8019d56:	2b01      	cmp	r3, #1
 8019d58:	d00a      	beq.n	8019d70 <_raise_r+0x4c>
 8019d5a:	1c59      	adds	r1, r3, #1
 8019d5c:	d103      	bne.n	8019d66 <_raise_r+0x42>
 8019d5e:	2316      	movs	r3, #22
 8019d60:	6003      	str	r3, [r0, #0]
 8019d62:	2001      	movs	r0, #1
 8019d64:	e7e7      	b.n	8019d36 <_raise_r+0x12>
 8019d66:	2100      	movs	r1, #0
 8019d68:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8019d6c:	4620      	mov	r0, r4
 8019d6e:	4798      	blx	r3
 8019d70:	2000      	movs	r0, #0
 8019d72:	e7e0      	b.n	8019d36 <_raise_r+0x12>

08019d74 <raise>:
 8019d74:	4b02      	ldr	r3, [pc, #8]	@ (8019d80 <raise+0xc>)
 8019d76:	4601      	mov	r1, r0
 8019d78:	6818      	ldr	r0, [r3, #0]
 8019d7a:	f7ff bfd3 	b.w	8019d24 <_raise_r>
 8019d7e:	bf00      	nop
 8019d80:	24000048 	.word	0x24000048

08019d84 <_kill_r>:
 8019d84:	b538      	push	{r3, r4, r5, lr}
 8019d86:	4d07      	ldr	r5, [pc, #28]	@ (8019da4 <_kill_r+0x20>)
 8019d88:	2300      	movs	r3, #0
 8019d8a:	4604      	mov	r4, r0
 8019d8c:	4608      	mov	r0, r1
 8019d8e:	4611      	mov	r1, r2
 8019d90:	602b      	str	r3, [r5, #0]
 8019d92:	f7ee faab 	bl	80082ec <_kill>
 8019d96:	1c43      	adds	r3, r0, #1
 8019d98:	d102      	bne.n	8019da0 <_kill_r+0x1c>
 8019d9a:	682b      	ldr	r3, [r5, #0]
 8019d9c:	b103      	cbz	r3, 8019da0 <_kill_r+0x1c>
 8019d9e:	6023      	str	r3, [r4, #0]
 8019da0:	bd38      	pop	{r3, r4, r5, pc}
 8019da2:	bf00      	nop
 8019da4:	2400fa18 	.word	0x2400fa18

08019da8 <_getpid_r>:
 8019da8:	f7ee ba98 	b.w	80082dc <_getpid>

08019dac <_sbrk_r>:
 8019dac:	b538      	push	{r3, r4, r5, lr}
 8019dae:	4d06      	ldr	r5, [pc, #24]	@ (8019dc8 <_sbrk_r+0x1c>)
 8019db0:	2300      	movs	r3, #0
 8019db2:	4604      	mov	r4, r0
 8019db4:	4608      	mov	r0, r1
 8019db6:	602b      	str	r3, [r5, #0]
 8019db8:	f7ee fb20 	bl	80083fc <_sbrk>
 8019dbc:	1c43      	adds	r3, r0, #1
 8019dbe:	d102      	bne.n	8019dc6 <_sbrk_r+0x1a>
 8019dc0:	682b      	ldr	r3, [r5, #0]
 8019dc2:	b103      	cbz	r3, 8019dc6 <_sbrk_r+0x1a>
 8019dc4:	6023      	str	r3, [r4, #0]
 8019dc6:	bd38      	pop	{r3, r4, r5, pc}
 8019dc8:	2400fa18 	.word	0x2400fa18

08019dcc <__errno>:
 8019dcc:	4b01      	ldr	r3, [pc, #4]	@ (8019dd4 <__errno+0x8>)
 8019dce:	6818      	ldr	r0, [r3, #0]
 8019dd0:	4770      	bx	lr
 8019dd2:	bf00      	nop
 8019dd4:	24000048 	.word	0x24000048

08019dd8 <__libc_init_array>:
 8019dd8:	b570      	push	{r4, r5, r6, lr}
 8019dda:	4d0d      	ldr	r5, [pc, #52]	@ (8019e10 <__libc_init_array+0x38>)
 8019ddc:	4c0d      	ldr	r4, [pc, #52]	@ (8019e14 <__libc_init_array+0x3c>)
 8019dde:	1b64      	subs	r4, r4, r5
 8019de0:	10a4      	asrs	r4, r4, #2
 8019de2:	2600      	movs	r6, #0
 8019de4:	42a6      	cmp	r6, r4
 8019de6:	d109      	bne.n	8019dfc <__libc_init_array+0x24>
 8019de8:	4d0b      	ldr	r5, [pc, #44]	@ (8019e18 <__libc_init_array+0x40>)
 8019dea:	4c0c      	ldr	r4, [pc, #48]	@ (8019e1c <__libc_init_array+0x44>)
 8019dec:	f001 fe56 	bl	801ba9c <_init>
 8019df0:	1b64      	subs	r4, r4, r5
 8019df2:	10a4      	asrs	r4, r4, #2
 8019df4:	2600      	movs	r6, #0
 8019df6:	42a6      	cmp	r6, r4
 8019df8:	d105      	bne.n	8019e06 <__libc_init_array+0x2e>
 8019dfa:	bd70      	pop	{r4, r5, r6, pc}
 8019dfc:	f855 3b04 	ldr.w	r3, [r5], #4
 8019e00:	4798      	blx	r3
 8019e02:	3601      	adds	r6, #1
 8019e04:	e7ee      	b.n	8019de4 <__libc_init_array+0xc>
 8019e06:	f855 3b04 	ldr.w	r3, [r5], #4
 8019e0a:	4798      	blx	r3
 8019e0c:	3601      	adds	r6, #1
 8019e0e:	e7f2      	b.n	8019df6 <__libc_init_array+0x1e>
 8019e10:	0801c9a4 	.word	0x0801c9a4
 8019e14:	0801c9a4 	.word	0x0801c9a4
 8019e18:	0801c9a4 	.word	0x0801c9a4
 8019e1c:	0801c9b0 	.word	0x0801c9b0

08019e20 <__retarget_lock_init_recursive>:
 8019e20:	4770      	bx	lr

08019e22 <__retarget_lock_acquire_recursive>:
 8019e22:	4770      	bx	lr

08019e24 <__retarget_lock_release_recursive>:
 8019e24:	4770      	bx	lr
	...

08019e28 <_localeconv_r>:
 8019e28:	4800      	ldr	r0, [pc, #0]	@ (8019e2c <_localeconv_r+0x4>)
 8019e2a:	4770      	bx	lr
 8019e2c:	2400018c 	.word	0x2400018c

08019e30 <_reclaim_reent>:
 8019e30:	4b2d      	ldr	r3, [pc, #180]	@ (8019ee8 <_reclaim_reent+0xb8>)
 8019e32:	681b      	ldr	r3, [r3, #0]
 8019e34:	4283      	cmp	r3, r0
 8019e36:	b570      	push	{r4, r5, r6, lr}
 8019e38:	4604      	mov	r4, r0
 8019e3a:	d053      	beq.n	8019ee4 <_reclaim_reent+0xb4>
 8019e3c:	69c3      	ldr	r3, [r0, #28]
 8019e3e:	b31b      	cbz	r3, 8019e88 <_reclaim_reent+0x58>
 8019e40:	68db      	ldr	r3, [r3, #12]
 8019e42:	b163      	cbz	r3, 8019e5e <_reclaim_reent+0x2e>
 8019e44:	2500      	movs	r5, #0
 8019e46:	69e3      	ldr	r3, [r4, #28]
 8019e48:	68db      	ldr	r3, [r3, #12]
 8019e4a:	5959      	ldr	r1, [r3, r5]
 8019e4c:	b9b1      	cbnz	r1, 8019e7c <_reclaim_reent+0x4c>
 8019e4e:	3504      	adds	r5, #4
 8019e50:	2d80      	cmp	r5, #128	@ 0x80
 8019e52:	d1f8      	bne.n	8019e46 <_reclaim_reent+0x16>
 8019e54:	69e3      	ldr	r3, [r4, #28]
 8019e56:	4620      	mov	r0, r4
 8019e58:	68d9      	ldr	r1, [r3, #12]
 8019e5a:	f000 fe97 	bl	801ab8c <_free_r>
 8019e5e:	69e3      	ldr	r3, [r4, #28]
 8019e60:	6819      	ldr	r1, [r3, #0]
 8019e62:	b111      	cbz	r1, 8019e6a <_reclaim_reent+0x3a>
 8019e64:	4620      	mov	r0, r4
 8019e66:	f000 fe91 	bl	801ab8c <_free_r>
 8019e6a:	69e3      	ldr	r3, [r4, #28]
 8019e6c:	689d      	ldr	r5, [r3, #8]
 8019e6e:	b15d      	cbz	r5, 8019e88 <_reclaim_reent+0x58>
 8019e70:	4629      	mov	r1, r5
 8019e72:	4620      	mov	r0, r4
 8019e74:	682d      	ldr	r5, [r5, #0]
 8019e76:	f000 fe89 	bl	801ab8c <_free_r>
 8019e7a:	e7f8      	b.n	8019e6e <_reclaim_reent+0x3e>
 8019e7c:	680e      	ldr	r6, [r1, #0]
 8019e7e:	4620      	mov	r0, r4
 8019e80:	f000 fe84 	bl	801ab8c <_free_r>
 8019e84:	4631      	mov	r1, r6
 8019e86:	e7e1      	b.n	8019e4c <_reclaim_reent+0x1c>
 8019e88:	6961      	ldr	r1, [r4, #20]
 8019e8a:	b111      	cbz	r1, 8019e92 <_reclaim_reent+0x62>
 8019e8c:	4620      	mov	r0, r4
 8019e8e:	f000 fe7d 	bl	801ab8c <_free_r>
 8019e92:	69e1      	ldr	r1, [r4, #28]
 8019e94:	b111      	cbz	r1, 8019e9c <_reclaim_reent+0x6c>
 8019e96:	4620      	mov	r0, r4
 8019e98:	f000 fe78 	bl	801ab8c <_free_r>
 8019e9c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8019e9e:	b111      	cbz	r1, 8019ea6 <_reclaim_reent+0x76>
 8019ea0:	4620      	mov	r0, r4
 8019ea2:	f000 fe73 	bl	801ab8c <_free_r>
 8019ea6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8019ea8:	b111      	cbz	r1, 8019eb0 <_reclaim_reent+0x80>
 8019eaa:	4620      	mov	r0, r4
 8019eac:	f000 fe6e 	bl	801ab8c <_free_r>
 8019eb0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8019eb2:	b111      	cbz	r1, 8019eba <_reclaim_reent+0x8a>
 8019eb4:	4620      	mov	r0, r4
 8019eb6:	f000 fe69 	bl	801ab8c <_free_r>
 8019eba:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8019ebc:	b111      	cbz	r1, 8019ec4 <_reclaim_reent+0x94>
 8019ebe:	4620      	mov	r0, r4
 8019ec0:	f000 fe64 	bl	801ab8c <_free_r>
 8019ec4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8019ec6:	b111      	cbz	r1, 8019ece <_reclaim_reent+0x9e>
 8019ec8:	4620      	mov	r0, r4
 8019eca:	f000 fe5f 	bl	801ab8c <_free_r>
 8019ece:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8019ed0:	b111      	cbz	r1, 8019ed8 <_reclaim_reent+0xa8>
 8019ed2:	4620      	mov	r0, r4
 8019ed4:	f000 fe5a 	bl	801ab8c <_free_r>
 8019ed8:	6a23      	ldr	r3, [r4, #32]
 8019eda:	b11b      	cbz	r3, 8019ee4 <_reclaim_reent+0xb4>
 8019edc:	4620      	mov	r0, r4
 8019ede:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019ee2:	4718      	bx	r3
 8019ee4:	bd70      	pop	{r4, r5, r6, pc}
 8019ee6:	bf00      	nop
 8019ee8:	24000048 	.word	0x24000048

08019eec <memcpy>:
 8019eec:	440a      	add	r2, r1
 8019eee:	4291      	cmp	r1, r2
 8019ef0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8019ef4:	d100      	bne.n	8019ef8 <memcpy+0xc>
 8019ef6:	4770      	bx	lr
 8019ef8:	b510      	push	{r4, lr}
 8019efa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019efe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8019f02:	4291      	cmp	r1, r2
 8019f04:	d1f9      	bne.n	8019efa <memcpy+0xe>
 8019f06:	bd10      	pop	{r4, pc}

08019f08 <__register_exitproc>:
 8019f08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019f0c:	4d27      	ldr	r5, [pc, #156]	@ (8019fac <__register_exitproc+0xa4>)
 8019f0e:	4607      	mov	r7, r0
 8019f10:	6828      	ldr	r0, [r5, #0]
 8019f12:	4691      	mov	r9, r2
 8019f14:	460e      	mov	r6, r1
 8019f16:	4698      	mov	r8, r3
 8019f18:	f7ff ff83 	bl	8019e22 <__retarget_lock_acquire_recursive>
 8019f1c:	4a24      	ldr	r2, [pc, #144]	@ (8019fb0 <__register_exitproc+0xa8>)
 8019f1e:	6814      	ldr	r4, [r2, #0]
 8019f20:	b93c      	cbnz	r4, 8019f32 <__register_exitproc+0x2a>
 8019f22:	4b24      	ldr	r3, [pc, #144]	@ (8019fb4 <__register_exitproc+0xac>)
 8019f24:	6013      	str	r3, [r2, #0]
 8019f26:	4a24      	ldr	r2, [pc, #144]	@ (8019fb8 <__register_exitproc+0xb0>)
 8019f28:	b112      	cbz	r2, 8019f30 <__register_exitproc+0x28>
 8019f2a:	6812      	ldr	r2, [r2, #0]
 8019f2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 8019f30:	4c20      	ldr	r4, [pc, #128]	@ (8019fb4 <__register_exitproc+0xac>)
 8019f32:	6863      	ldr	r3, [r4, #4]
 8019f34:	2b1f      	cmp	r3, #31
 8019f36:	dd06      	ble.n	8019f46 <__register_exitproc+0x3e>
 8019f38:	6828      	ldr	r0, [r5, #0]
 8019f3a:	f7ff ff73 	bl	8019e24 <__retarget_lock_release_recursive>
 8019f3e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019f42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019f46:	b32f      	cbz	r7, 8019f94 <__register_exitproc+0x8c>
 8019f48:	f8d4 0088 	ldr.w	r0, [r4, #136]	@ 0x88
 8019f4c:	b968      	cbnz	r0, 8019f6a <__register_exitproc+0x62>
 8019f4e:	4b1b      	ldr	r3, [pc, #108]	@ (8019fbc <__register_exitproc+0xb4>)
 8019f50:	2b00      	cmp	r3, #0
 8019f52:	d0f1      	beq.n	8019f38 <__register_exitproc+0x30>
 8019f54:	f44f 7084 	mov.w	r0, #264	@ 0x108
 8019f58:	f7ff fba4 	bl	80196a4 <malloc>
 8019f5c:	2800      	cmp	r0, #0
 8019f5e:	d0eb      	beq.n	8019f38 <__register_exitproc+0x30>
 8019f60:	2300      	movs	r3, #0
 8019f62:	e9c0 3340 	strd	r3, r3, [r0, #256]	@ 0x100
 8019f66:	f8c4 0088 	str.w	r0, [r4, #136]	@ 0x88
 8019f6a:	6863      	ldr	r3, [r4, #4]
 8019f6c:	f840 9023 	str.w	r9, [r0, r3, lsl #2]
 8019f70:	2201      	movs	r2, #1
 8019f72:	409a      	lsls	r2, r3
 8019f74:	eb00 0183 	add.w	r1, r0, r3, lsl #2
 8019f78:	f8d0 3100 	ldr.w	r3, [r0, #256]	@ 0x100
 8019f7c:	4313      	orrs	r3, r2
 8019f7e:	f8c0 3100 	str.w	r3, [r0, #256]	@ 0x100
 8019f82:	2f02      	cmp	r7, #2
 8019f84:	f8c1 8080 	str.w	r8, [r1, #128]	@ 0x80
 8019f88:	bf02      	ittt	eq
 8019f8a:	f8d0 3104 	ldreq.w	r3, [r0, #260]	@ 0x104
 8019f8e:	4313      	orreq	r3, r2
 8019f90:	f8c0 3104 	streq.w	r3, [r0, #260]	@ 0x104
 8019f94:	6863      	ldr	r3, [r4, #4]
 8019f96:	6828      	ldr	r0, [r5, #0]
 8019f98:	1c5a      	adds	r2, r3, #1
 8019f9a:	3302      	adds	r3, #2
 8019f9c:	6062      	str	r2, [r4, #4]
 8019f9e:	f844 6023 	str.w	r6, [r4, r3, lsl #2]
 8019fa2:	f7ff ff3f 	bl	8019e24 <__retarget_lock_release_recursive>
 8019fa6:	2000      	movs	r0, #0
 8019fa8:	e7cb      	b.n	8019f42 <__register_exitproc+0x3a>
 8019faa:	bf00      	nop
 8019fac:	24000098 	.word	0x24000098
 8019fb0:	2400faa8 	.word	0x2400faa8
 8019fb4:	2400fa1c 	.word	0x2400fa1c
 8019fb8:	00000000 	.word	0x00000000
 8019fbc:	080196a5 	.word	0x080196a5

08019fc0 <quorem>:
 8019fc0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019fc4:	6903      	ldr	r3, [r0, #16]
 8019fc6:	690c      	ldr	r4, [r1, #16]
 8019fc8:	42a3      	cmp	r3, r4
 8019fca:	4607      	mov	r7, r0
 8019fcc:	db7e      	blt.n	801a0cc <quorem+0x10c>
 8019fce:	3c01      	subs	r4, #1
 8019fd0:	f101 0814 	add.w	r8, r1, #20
 8019fd4:	00a3      	lsls	r3, r4, #2
 8019fd6:	f100 0514 	add.w	r5, r0, #20
 8019fda:	9300      	str	r3, [sp, #0]
 8019fdc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019fe0:	9301      	str	r3, [sp, #4]
 8019fe2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8019fe6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8019fea:	3301      	adds	r3, #1
 8019fec:	429a      	cmp	r2, r3
 8019fee:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8019ff2:	fbb2 f6f3 	udiv	r6, r2, r3
 8019ff6:	d32e      	bcc.n	801a056 <quorem+0x96>
 8019ff8:	f04f 0a00 	mov.w	sl, #0
 8019ffc:	46c4      	mov	ip, r8
 8019ffe:	46ae      	mov	lr, r5
 801a000:	46d3      	mov	fp, sl
 801a002:	f85c 3b04 	ldr.w	r3, [ip], #4
 801a006:	b298      	uxth	r0, r3
 801a008:	fb06 a000 	mla	r0, r6, r0, sl
 801a00c:	0c02      	lsrs	r2, r0, #16
 801a00e:	0c1b      	lsrs	r3, r3, #16
 801a010:	fb06 2303 	mla	r3, r6, r3, r2
 801a014:	f8de 2000 	ldr.w	r2, [lr]
 801a018:	b280      	uxth	r0, r0
 801a01a:	b292      	uxth	r2, r2
 801a01c:	1a12      	subs	r2, r2, r0
 801a01e:	445a      	add	r2, fp
 801a020:	f8de 0000 	ldr.w	r0, [lr]
 801a024:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801a028:	b29b      	uxth	r3, r3
 801a02a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801a02e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801a032:	b292      	uxth	r2, r2
 801a034:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801a038:	45e1      	cmp	r9, ip
 801a03a:	f84e 2b04 	str.w	r2, [lr], #4
 801a03e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801a042:	d2de      	bcs.n	801a002 <quorem+0x42>
 801a044:	9b00      	ldr	r3, [sp, #0]
 801a046:	58eb      	ldr	r3, [r5, r3]
 801a048:	b92b      	cbnz	r3, 801a056 <quorem+0x96>
 801a04a:	9b01      	ldr	r3, [sp, #4]
 801a04c:	3b04      	subs	r3, #4
 801a04e:	429d      	cmp	r5, r3
 801a050:	461a      	mov	r2, r3
 801a052:	d32f      	bcc.n	801a0b4 <quorem+0xf4>
 801a054:	613c      	str	r4, [r7, #16]
 801a056:	4638      	mov	r0, r7
 801a058:	f001 fa42 	bl	801b4e0 <__mcmp>
 801a05c:	2800      	cmp	r0, #0
 801a05e:	db25      	blt.n	801a0ac <quorem+0xec>
 801a060:	4629      	mov	r1, r5
 801a062:	2000      	movs	r0, #0
 801a064:	f858 2b04 	ldr.w	r2, [r8], #4
 801a068:	f8d1 c000 	ldr.w	ip, [r1]
 801a06c:	fa1f fe82 	uxth.w	lr, r2
 801a070:	fa1f f38c 	uxth.w	r3, ip
 801a074:	eba3 030e 	sub.w	r3, r3, lr
 801a078:	4403      	add	r3, r0
 801a07a:	0c12      	lsrs	r2, r2, #16
 801a07c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801a080:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801a084:	b29b      	uxth	r3, r3
 801a086:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a08a:	45c1      	cmp	r9, r8
 801a08c:	f841 3b04 	str.w	r3, [r1], #4
 801a090:	ea4f 4022 	mov.w	r0, r2, asr #16
 801a094:	d2e6      	bcs.n	801a064 <quorem+0xa4>
 801a096:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801a09a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801a09e:	b922      	cbnz	r2, 801a0aa <quorem+0xea>
 801a0a0:	3b04      	subs	r3, #4
 801a0a2:	429d      	cmp	r5, r3
 801a0a4:	461a      	mov	r2, r3
 801a0a6:	d30b      	bcc.n	801a0c0 <quorem+0x100>
 801a0a8:	613c      	str	r4, [r7, #16]
 801a0aa:	3601      	adds	r6, #1
 801a0ac:	4630      	mov	r0, r6
 801a0ae:	b003      	add	sp, #12
 801a0b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a0b4:	6812      	ldr	r2, [r2, #0]
 801a0b6:	3b04      	subs	r3, #4
 801a0b8:	2a00      	cmp	r2, #0
 801a0ba:	d1cb      	bne.n	801a054 <quorem+0x94>
 801a0bc:	3c01      	subs	r4, #1
 801a0be:	e7c6      	b.n	801a04e <quorem+0x8e>
 801a0c0:	6812      	ldr	r2, [r2, #0]
 801a0c2:	3b04      	subs	r3, #4
 801a0c4:	2a00      	cmp	r2, #0
 801a0c6:	d1ef      	bne.n	801a0a8 <quorem+0xe8>
 801a0c8:	3c01      	subs	r4, #1
 801a0ca:	e7ea      	b.n	801a0a2 <quorem+0xe2>
 801a0cc:	2000      	movs	r0, #0
 801a0ce:	e7ee      	b.n	801a0ae <quorem+0xee>

0801a0d0 <_dtoa_r>:
 801a0d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a0d4:	ed2d 8b02 	vpush	{d8}
 801a0d8:	69c7      	ldr	r7, [r0, #28]
 801a0da:	b091      	sub	sp, #68	@ 0x44
 801a0dc:	ed8d 0b02 	vstr	d0, [sp, #8]
 801a0e0:	ec55 4b10 	vmov	r4, r5, d0
 801a0e4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 801a0e6:	9107      	str	r1, [sp, #28]
 801a0e8:	4681      	mov	r9, r0
 801a0ea:	9209      	str	r2, [sp, #36]	@ 0x24
 801a0ec:	930d      	str	r3, [sp, #52]	@ 0x34
 801a0ee:	b97f      	cbnz	r7, 801a110 <_dtoa_r+0x40>
 801a0f0:	2010      	movs	r0, #16
 801a0f2:	f7ff fad7 	bl	80196a4 <malloc>
 801a0f6:	4602      	mov	r2, r0
 801a0f8:	f8c9 001c 	str.w	r0, [r9, #28]
 801a0fc:	b920      	cbnz	r0, 801a108 <_dtoa_r+0x38>
 801a0fe:	4ba0      	ldr	r3, [pc, #640]	@ (801a380 <_dtoa_r+0x2b0>)
 801a100:	21ef      	movs	r1, #239	@ 0xef
 801a102:	48a0      	ldr	r0, [pc, #640]	@ (801a384 <_dtoa_r+0x2b4>)
 801a104:	f7ff f802 	bl	801910c <__assert_func>
 801a108:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801a10c:	6007      	str	r7, [r0, #0]
 801a10e:	60c7      	str	r7, [r0, #12]
 801a110:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801a114:	6819      	ldr	r1, [r3, #0]
 801a116:	b159      	cbz	r1, 801a130 <_dtoa_r+0x60>
 801a118:	685a      	ldr	r2, [r3, #4]
 801a11a:	604a      	str	r2, [r1, #4]
 801a11c:	2301      	movs	r3, #1
 801a11e:	4093      	lsls	r3, r2
 801a120:	608b      	str	r3, [r1, #8]
 801a122:	4648      	mov	r0, r9
 801a124:	f000 ffaa 	bl	801b07c <_Bfree>
 801a128:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801a12c:	2200      	movs	r2, #0
 801a12e:	601a      	str	r2, [r3, #0]
 801a130:	1e2b      	subs	r3, r5, #0
 801a132:	bfbb      	ittet	lt
 801a134:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801a138:	9303      	strlt	r3, [sp, #12]
 801a13a:	2300      	movge	r3, #0
 801a13c:	2201      	movlt	r2, #1
 801a13e:	bfac      	ite	ge
 801a140:	6033      	strge	r3, [r6, #0]
 801a142:	6032      	strlt	r2, [r6, #0]
 801a144:	4b90      	ldr	r3, [pc, #576]	@ (801a388 <_dtoa_r+0x2b8>)
 801a146:	9e03      	ldr	r6, [sp, #12]
 801a148:	43b3      	bics	r3, r6
 801a14a:	d110      	bne.n	801a16e <_dtoa_r+0x9e>
 801a14c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801a14e:	f242 730f 	movw	r3, #9999	@ 0x270f
 801a152:	6013      	str	r3, [r2, #0]
 801a154:	f3c6 0313 	ubfx	r3, r6, #0, #20
 801a158:	4323      	orrs	r3, r4
 801a15a:	f000 84e6 	beq.w	801ab2a <_dtoa_r+0xa5a>
 801a15e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801a160:	4f8a      	ldr	r7, [pc, #552]	@ (801a38c <_dtoa_r+0x2bc>)
 801a162:	2b00      	cmp	r3, #0
 801a164:	f000 84e8 	beq.w	801ab38 <_dtoa_r+0xa68>
 801a168:	1cfb      	adds	r3, r7, #3
 801a16a:	f000 bce3 	b.w	801ab34 <_dtoa_r+0xa64>
 801a16e:	ed9d 8b02 	vldr	d8, [sp, #8]
 801a172:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801a176:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a17a:	d10a      	bne.n	801a192 <_dtoa_r+0xc2>
 801a17c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801a17e:	2301      	movs	r3, #1
 801a180:	6013      	str	r3, [r2, #0]
 801a182:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801a184:	b113      	cbz	r3, 801a18c <_dtoa_r+0xbc>
 801a186:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801a188:	4b81      	ldr	r3, [pc, #516]	@ (801a390 <_dtoa_r+0x2c0>)
 801a18a:	6013      	str	r3, [r2, #0]
 801a18c:	4f81      	ldr	r7, [pc, #516]	@ (801a394 <_dtoa_r+0x2c4>)
 801a18e:	f000 bcd3 	b.w	801ab38 <_dtoa_r+0xa68>
 801a192:	aa0e      	add	r2, sp, #56	@ 0x38
 801a194:	a90f      	add	r1, sp, #60	@ 0x3c
 801a196:	4648      	mov	r0, r9
 801a198:	eeb0 0b48 	vmov.f64	d0, d8
 801a19c:	f001 fa50 	bl	801b640 <__d2b>
 801a1a0:	f3c6 530a 	ubfx	r3, r6, #20, #11
 801a1a4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801a1a6:	9001      	str	r0, [sp, #4]
 801a1a8:	2b00      	cmp	r3, #0
 801a1aa:	d045      	beq.n	801a238 <_dtoa_r+0x168>
 801a1ac:	eeb0 7b48 	vmov.f64	d7, d8
 801a1b0:	ee18 1a90 	vmov	r1, s17
 801a1b4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801a1b8:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 801a1bc:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 801a1c0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 801a1c4:	2500      	movs	r5, #0
 801a1c6:	ee07 1a90 	vmov	s15, r1
 801a1ca:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 801a1ce:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801a368 <_dtoa_r+0x298>
 801a1d2:	ee37 7b46 	vsub.f64	d7, d7, d6
 801a1d6:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 801a370 <_dtoa_r+0x2a0>
 801a1da:	eea7 6b05 	vfma.f64	d6, d7, d5
 801a1de:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801a378 <_dtoa_r+0x2a8>
 801a1e2:	ee07 3a90 	vmov	s15, r3
 801a1e6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801a1ea:	eeb0 7b46 	vmov.f64	d7, d6
 801a1ee:	eea4 7b05 	vfma.f64	d7, d4, d5
 801a1f2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801a1f6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801a1fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a1fe:	ee16 8a90 	vmov	r8, s13
 801a202:	d508      	bpl.n	801a216 <_dtoa_r+0x146>
 801a204:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801a208:	eeb4 6b47 	vcmp.f64	d6, d7
 801a20c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a210:	bf18      	it	ne
 801a212:	f108 38ff 	addne.w	r8, r8, #4294967295	@ 0xffffffff
 801a216:	f1b8 0f16 	cmp.w	r8, #22
 801a21a:	d82b      	bhi.n	801a274 <_dtoa_r+0x1a4>
 801a21c:	495e      	ldr	r1, [pc, #376]	@ (801a398 <_dtoa_r+0x2c8>)
 801a21e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 801a222:	ed91 7b00 	vldr	d7, [r1]
 801a226:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801a22a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a22e:	d501      	bpl.n	801a234 <_dtoa_r+0x164>
 801a230:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801a234:	2100      	movs	r1, #0
 801a236:	e01e      	b.n	801a276 <_dtoa_r+0x1a6>
 801a238:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801a23a:	4413      	add	r3, r2
 801a23c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 801a240:	2920      	cmp	r1, #32
 801a242:	bfc1      	itttt	gt
 801a244:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 801a248:	408e      	lslgt	r6, r1
 801a24a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 801a24e:	fa24 f101 	lsrgt.w	r1, r4, r1
 801a252:	bfd6      	itet	le
 801a254:	f1c1 0120 	rsble	r1, r1, #32
 801a258:	4331      	orrgt	r1, r6
 801a25a:	fa04 f101 	lslle.w	r1, r4, r1
 801a25e:	ee07 1a90 	vmov	s15, r1
 801a262:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801a266:	3b01      	subs	r3, #1
 801a268:	ee17 1a90 	vmov	r1, s15
 801a26c:	2501      	movs	r5, #1
 801a26e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801a272:	e7a8      	b.n	801a1c6 <_dtoa_r+0xf6>
 801a274:	2101      	movs	r1, #1
 801a276:	1ad2      	subs	r2, r2, r3
 801a278:	1e53      	subs	r3, r2, #1
 801a27a:	9306      	str	r3, [sp, #24]
 801a27c:	bf45      	ittet	mi
 801a27e:	f1c2 0301 	rsbmi	r3, r2, #1
 801a282:	9304      	strmi	r3, [sp, #16]
 801a284:	2300      	movpl	r3, #0
 801a286:	2300      	movmi	r3, #0
 801a288:	bf4c      	ite	mi
 801a28a:	9306      	strmi	r3, [sp, #24]
 801a28c:	9304      	strpl	r3, [sp, #16]
 801a28e:	f1b8 0f00 	cmp.w	r8, #0
 801a292:	910c      	str	r1, [sp, #48]	@ 0x30
 801a294:	db18      	blt.n	801a2c8 <_dtoa_r+0x1f8>
 801a296:	9b06      	ldr	r3, [sp, #24]
 801a298:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801a29c:	4443      	add	r3, r8
 801a29e:	9306      	str	r3, [sp, #24]
 801a2a0:	2300      	movs	r3, #0
 801a2a2:	9a07      	ldr	r2, [sp, #28]
 801a2a4:	2a09      	cmp	r2, #9
 801a2a6:	d845      	bhi.n	801a334 <_dtoa_r+0x264>
 801a2a8:	2a05      	cmp	r2, #5
 801a2aa:	bfc4      	itt	gt
 801a2ac:	3a04      	subgt	r2, #4
 801a2ae:	9207      	strgt	r2, [sp, #28]
 801a2b0:	9a07      	ldr	r2, [sp, #28]
 801a2b2:	f1a2 0202 	sub.w	r2, r2, #2
 801a2b6:	bfcc      	ite	gt
 801a2b8:	2400      	movgt	r4, #0
 801a2ba:	2401      	movle	r4, #1
 801a2bc:	2a03      	cmp	r2, #3
 801a2be:	d844      	bhi.n	801a34a <_dtoa_r+0x27a>
 801a2c0:	e8df f002 	tbb	[pc, r2]
 801a2c4:	0b173634 	.word	0x0b173634
 801a2c8:	9b04      	ldr	r3, [sp, #16]
 801a2ca:	2200      	movs	r2, #0
 801a2cc:	eba3 0308 	sub.w	r3, r3, r8
 801a2d0:	9304      	str	r3, [sp, #16]
 801a2d2:	920a      	str	r2, [sp, #40]	@ 0x28
 801a2d4:	f1c8 0300 	rsb	r3, r8, #0
 801a2d8:	e7e3      	b.n	801a2a2 <_dtoa_r+0x1d2>
 801a2da:	2201      	movs	r2, #1
 801a2dc:	9208      	str	r2, [sp, #32]
 801a2de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a2e0:	eb08 0b02 	add.w	fp, r8, r2
 801a2e4:	f10b 0a01 	add.w	sl, fp, #1
 801a2e8:	4652      	mov	r2, sl
 801a2ea:	2a01      	cmp	r2, #1
 801a2ec:	bfb8      	it	lt
 801a2ee:	2201      	movlt	r2, #1
 801a2f0:	e006      	b.n	801a300 <_dtoa_r+0x230>
 801a2f2:	2201      	movs	r2, #1
 801a2f4:	9208      	str	r2, [sp, #32]
 801a2f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a2f8:	2a00      	cmp	r2, #0
 801a2fa:	dd29      	ble.n	801a350 <_dtoa_r+0x280>
 801a2fc:	4693      	mov	fp, r2
 801a2fe:	4692      	mov	sl, r2
 801a300:	f8d9 701c 	ldr.w	r7, [r9, #28]
 801a304:	2100      	movs	r1, #0
 801a306:	2004      	movs	r0, #4
 801a308:	f100 0614 	add.w	r6, r0, #20
 801a30c:	4296      	cmp	r6, r2
 801a30e:	d926      	bls.n	801a35e <_dtoa_r+0x28e>
 801a310:	6079      	str	r1, [r7, #4]
 801a312:	4648      	mov	r0, r9
 801a314:	9305      	str	r3, [sp, #20]
 801a316:	f000 fe71 	bl	801affc <_Balloc>
 801a31a:	9b05      	ldr	r3, [sp, #20]
 801a31c:	4607      	mov	r7, r0
 801a31e:	2800      	cmp	r0, #0
 801a320:	d13e      	bne.n	801a3a0 <_dtoa_r+0x2d0>
 801a322:	4b1e      	ldr	r3, [pc, #120]	@ (801a39c <_dtoa_r+0x2cc>)
 801a324:	4602      	mov	r2, r0
 801a326:	f240 11af 	movw	r1, #431	@ 0x1af
 801a32a:	e6ea      	b.n	801a102 <_dtoa_r+0x32>
 801a32c:	2200      	movs	r2, #0
 801a32e:	e7e1      	b.n	801a2f4 <_dtoa_r+0x224>
 801a330:	2200      	movs	r2, #0
 801a332:	e7d3      	b.n	801a2dc <_dtoa_r+0x20c>
 801a334:	2401      	movs	r4, #1
 801a336:	2200      	movs	r2, #0
 801a338:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801a33c:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 801a340:	2100      	movs	r1, #0
 801a342:	46da      	mov	sl, fp
 801a344:	2212      	movs	r2, #18
 801a346:	9109      	str	r1, [sp, #36]	@ 0x24
 801a348:	e7da      	b.n	801a300 <_dtoa_r+0x230>
 801a34a:	2201      	movs	r2, #1
 801a34c:	9208      	str	r2, [sp, #32]
 801a34e:	e7f5      	b.n	801a33c <_dtoa_r+0x26c>
 801a350:	f04f 0b01 	mov.w	fp, #1
 801a354:	46da      	mov	sl, fp
 801a356:	465a      	mov	r2, fp
 801a358:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 801a35c:	e7d0      	b.n	801a300 <_dtoa_r+0x230>
 801a35e:	3101      	adds	r1, #1
 801a360:	0040      	lsls	r0, r0, #1
 801a362:	e7d1      	b.n	801a308 <_dtoa_r+0x238>
 801a364:	f3af 8000 	nop.w
 801a368:	636f4361 	.word	0x636f4361
 801a36c:	3fd287a7 	.word	0x3fd287a7
 801a370:	8b60c8b3 	.word	0x8b60c8b3
 801a374:	3fc68a28 	.word	0x3fc68a28
 801a378:	509f79fb 	.word	0x509f79fb
 801a37c:	3fd34413 	.word	0x3fd34413
 801a380:	0801c6a5 	.word	0x0801c6a5
 801a384:	0801c6bc 	.word	0x0801c6bc
 801a388:	7ff00000 	.word	0x7ff00000
 801a38c:	0801c6a1 	.word	0x0801c6a1
 801a390:	0801c675 	.word	0x0801c675
 801a394:	0801c674 	.word	0x0801c674
 801a398:	0801c7d0 	.word	0x0801c7d0
 801a39c:	0801c714 	.word	0x0801c714
 801a3a0:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801a3a4:	f1ba 0f0e 	cmp.w	sl, #14
 801a3a8:	6010      	str	r0, [r2, #0]
 801a3aa:	d86e      	bhi.n	801a48a <_dtoa_r+0x3ba>
 801a3ac:	2c00      	cmp	r4, #0
 801a3ae:	d06c      	beq.n	801a48a <_dtoa_r+0x3ba>
 801a3b0:	f1b8 0f00 	cmp.w	r8, #0
 801a3b4:	f340 80b4 	ble.w	801a520 <_dtoa_r+0x450>
 801a3b8:	4ac8      	ldr	r2, [pc, #800]	@ (801a6dc <_dtoa_r+0x60c>)
 801a3ba:	f008 010f 	and.w	r1, r8, #15
 801a3be:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801a3c2:	f418 7f80 	tst.w	r8, #256	@ 0x100
 801a3c6:	ed92 7b00 	vldr	d7, [r2]
 801a3ca:	ea4f 1128 	mov.w	r1, r8, asr #4
 801a3ce:	f000 809b 	beq.w	801a508 <_dtoa_r+0x438>
 801a3d2:	4ac3      	ldr	r2, [pc, #780]	@ (801a6e0 <_dtoa_r+0x610>)
 801a3d4:	ed92 6b08 	vldr	d6, [r2, #32]
 801a3d8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801a3dc:	ed8d 6b02 	vstr	d6, [sp, #8]
 801a3e0:	f001 010f 	and.w	r1, r1, #15
 801a3e4:	2203      	movs	r2, #3
 801a3e6:	48be      	ldr	r0, [pc, #760]	@ (801a6e0 <_dtoa_r+0x610>)
 801a3e8:	2900      	cmp	r1, #0
 801a3ea:	f040 808f 	bne.w	801a50c <_dtoa_r+0x43c>
 801a3ee:	ed9d 6b02 	vldr	d6, [sp, #8]
 801a3f2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801a3f6:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a3fa:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801a3fc:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a400:	2900      	cmp	r1, #0
 801a402:	f000 80b3 	beq.w	801a56c <_dtoa_r+0x49c>
 801a406:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801a40a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801a40e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a412:	f140 80ab 	bpl.w	801a56c <_dtoa_r+0x49c>
 801a416:	f1ba 0f00 	cmp.w	sl, #0
 801a41a:	f000 80a7 	beq.w	801a56c <_dtoa_r+0x49c>
 801a41e:	f1bb 0f00 	cmp.w	fp, #0
 801a422:	dd30      	ble.n	801a486 <_dtoa_r+0x3b6>
 801a424:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 801a428:	ee27 7b06 	vmul.f64	d7, d7, d6
 801a42c:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a430:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 801a434:	9105      	str	r1, [sp, #20]
 801a436:	3201      	adds	r2, #1
 801a438:	465c      	mov	r4, fp
 801a43a:	ed9d 6b02 	vldr	d6, [sp, #8]
 801a43e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 801a442:	ee07 2a90 	vmov	s15, r2
 801a446:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801a44a:	eea7 5b06 	vfma.f64	d5, d7, d6
 801a44e:	ee15 2a90 	vmov	r2, s11
 801a452:	ec51 0b15 	vmov	r0, r1, d5
 801a456:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 801a45a:	2c00      	cmp	r4, #0
 801a45c:	f040 808a 	bne.w	801a574 <_dtoa_r+0x4a4>
 801a460:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801a464:	ee36 6b47 	vsub.f64	d6, d6, d7
 801a468:	ec41 0b17 	vmov	d7, r0, r1
 801a46c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801a470:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a474:	f300 826a 	bgt.w	801a94c <_dtoa_r+0x87c>
 801a478:	eeb1 7b47 	vneg.f64	d7, d7
 801a47c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801a480:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a484:	d423      	bmi.n	801a4ce <_dtoa_r+0x3fe>
 801a486:	ed8d 8b02 	vstr	d8, [sp, #8]
 801a48a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801a48c:	2a00      	cmp	r2, #0
 801a48e:	f2c0 8129 	blt.w	801a6e4 <_dtoa_r+0x614>
 801a492:	f1b8 0f0e 	cmp.w	r8, #14
 801a496:	f300 8125 	bgt.w	801a6e4 <_dtoa_r+0x614>
 801a49a:	4b90      	ldr	r3, [pc, #576]	@ (801a6dc <_dtoa_r+0x60c>)
 801a49c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801a4a0:	ed93 6b00 	vldr	d6, [r3]
 801a4a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a4a6:	2b00      	cmp	r3, #0
 801a4a8:	f280 80c8 	bge.w	801a63c <_dtoa_r+0x56c>
 801a4ac:	f1ba 0f00 	cmp.w	sl, #0
 801a4b0:	f300 80c4 	bgt.w	801a63c <_dtoa_r+0x56c>
 801a4b4:	d10b      	bne.n	801a4ce <_dtoa_r+0x3fe>
 801a4b6:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801a4ba:	ee26 6b07 	vmul.f64	d6, d6, d7
 801a4be:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a4c2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801a4c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a4ca:	f2c0 823c 	blt.w	801a946 <_dtoa_r+0x876>
 801a4ce:	2400      	movs	r4, #0
 801a4d0:	4625      	mov	r5, r4
 801a4d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a4d4:	43db      	mvns	r3, r3
 801a4d6:	9305      	str	r3, [sp, #20]
 801a4d8:	463e      	mov	r6, r7
 801a4da:	f04f 0800 	mov.w	r8, #0
 801a4de:	4621      	mov	r1, r4
 801a4e0:	4648      	mov	r0, r9
 801a4e2:	f000 fdcb 	bl	801b07c <_Bfree>
 801a4e6:	2d00      	cmp	r5, #0
 801a4e8:	f000 80a2 	beq.w	801a630 <_dtoa_r+0x560>
 801a4ec:	f1b8 0f00 	cmp.w	r8, #0
 801a4f0:	d005      	beq.n	801a4fe <_dtoa_r+0x42e>
 801a4f2:	45a8      	cmp	r8, r5
 801a4f4:	d003      	beq.n	801a4fe <_dtoa_r+0x42e>
 801a4f6:	4641      	mov	r1, r8
 801a4f8:	4648      	mov	r0, r9
 801a4fa:	f000 fdbf 	bl	801b07c <_Bfree>
 801a4fe:	4629      	mov	r1, r5
 801a500:	4648      	mov	r0, r9
 801a502:	f000 fdbb 	bl	801b07c <_Bfree>
 801a506:	e093      	b.n	801a630 <_dtoa_r+0x560>
 801a508:	2202      	movs	r2, #2
 801a50a:	e76c      	b.n	801a3e6 <_dtoa_r+0x316>
 801a50c:	07cc      	lsls	r4, r1, #31
 801a50e:	d504      	bpl.n	801a51a <_dtoa_r+0x44a>
 801a510:	ed90 6b00 	vldr	d6, [r0]
 801a514:	3201      	adds	r2, #1
 801a516:	ee27 7b06 	vmul.f64	d7, d7, d6
 801a51a:	1049      	asrs	r1, r1, #1
 801a51c:	3008      	adds	r0, #8
 801a51e:	e763      	b.n	801a3e8 <_dtoa_r+0x318>
 801a520:	d022      	beq.n	801a568 <_dtoa_r+0x498>
 801a522:	f1c8 0100 	rsb	r1, r8, #0
 801a526:	4a6d      	ldr	r2, [pc, #436]	@ (801a6dc <_dtoa_r+0x60c>)
 801a528:	f001 000f 	and.w	r0, r1, #15
 801a52c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801a530:	ed92 7b00 	vldr	d7, [r2]
 801a534:	ee28 7b07 	vmul.f64	d7, d8, d7
 801a538:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a53c:	4868      	ldr	r0, [pc, #416]	@ (801a6e0 <_dtoa_r+0x610>)
 801a53e:	1109      	asrs	r1, r1, #4
 801a540:	2400      	movs	r4, #0
 801a542:	2202      	movs	r2, #2
 801a544:	b929      	cbnz	r1, 801a552 <_dtoa_r+0x482>
 801a546:	2c00      	cmp	r4, #0
 801a548:	f43f af57 	beq.w	801a3fa <_dtoa_r+0x32a>
 801a54c:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a550:	e753      	b.n	801a3fa <_dtoa_r+0x32a>
 801a552:	07ce      	lsls	r6, r1, #31
 801a554:	d505      	bpl.n	801a562 <_dtoa_r+0x492>
 801a556:	ed90 6b00 	vldr	d6, [r0]
 801a55a:	3201      	adds	r2, #1
 801a55c:	2401      	movs	r4, #1
 801a55e:	ee27 7b06 	vmul.f64	d7, d7, d6
 801a562:	1049      	asrs	r1, r1, #1
 801a564:	3008      	adds	r0, #8
 801a566:	e7ed      	b.n	801a544 <_dtoa_r+0x474>
 801a568:	2202      	movs	r2, #2
 801a56a:	e746      	b.n	801a3fa <_dtoa_r+0x32a>
 801a56c:	f8cd 8014 	str.w	r8, [sp, #20]
 801a570:	4654      	mov	r4, sl
 801a572:	e762      	b.n	801a43a <_dtoa_r+0x36a>
 801a574:	4a59      	ldr	r2, [pc, #356]	@ (801a6dc <_dtoa_r+0x60c>)
 801a576:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801a57a:	ed12 4b02 	vldr	d4, [r2, #-8]
 801a57e:	9a08      	ldr	r2, [sp, #32]
 801a580:	ec41 0b17 	vmov	d7, r0, r1
 801a584:	443c      	add	r4, r7
 801a586:	b34a      	cbz	r2, 801a5dc <_dtoa_r+0x50c>
 801a588:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 801a58c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 801a590:	463e      	mov	r6, r7
 801a592:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801a596:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801a59a:	ee35 7b47 	vsub.f64	d7, d5, d7
 801a59e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801a5a2:	ee14 2a90 	vmov	r2, s9
 801a5a6:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801a5aa:	3230      	adds	r2, #48	@ 0x30
 801a5ac:	ee36 6b45 	vsub.f64	d6, d6, d5
 801a5b0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801a5b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a5b8:	f806 2b01 	strb.w	r2, [r6], #1
 801a5bc:	d438      	bmi.n	801a630 <_dtoa_r+0x560>
 801a5be:	ee32 5b46 	vsub.f64	d5, d2, d6
 801a5c2:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801a5c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a5ca:	d46e      	bmi.n	801a6aa <_dtoa_r+0x5da>
 801a5cc:	42a6      	cmp	r6, r4
 801a5ce:	f43f af5a 	beq.w	801a486 <_dtoa_r+0x3b6>
 801a5d2:	ee27 7b03 	vmul.f64	d7, d7, d3
 801a5d6:	ee26 6b03 	vmul.f64	d6, d6, d3
 801a5da:	e7e0      	b.n	801a59e <_dtoa_r+0x4ce>
 801a5dc:	4621      	mov	r1, r4
 801a5de:	463e      	mov	r6, r7
 801a5e0:	ee27 7b04 	vmul.f64	d7, d7, d4
 801a5e4:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801a5e8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801a5ec:	ee14 2a90 	vmov	r2, s9
 801a5f0:	3230      	adds	r2, #48	@ 0x30
 801a5f2:	f806 2b01 	strb.w	r2, [r6], #1
 801a5f6:	42a6      	cmp	r6, r4
 801a5f8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801a5fc:	ee36 6b45 	vsub.f64	d6, d6, d5
 801a600:	d119      	bne.n	801a636 <_dtoa_r+0x566>
 801a602:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 801a606:	ee37 4b05 	vadd.f64	d4, d7, d5
 801a60a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801a60e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a612:	dc4a      	bgt.n	801a6aa <_dtoa_r+0x5da>
 801a614:	ee35 5b47 	vsub.f64	d5, d5, d7
 801a618:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801a61c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a620:	f57f af31 	bpl.w	801a486 <_dtoa_r+0x3b6>
 801a624:	460e      	mov	r6, r1
 801a626:	3901      	subs	r1, #1
 801a628:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801a62c:	2b30      	cmp	r3, #48	@ 0x30
 801a62e:	d0f9      	beq.n	801a624 <_dtoa_r+0x554>
 801a630:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801a634:	e027      	b.n	801a686 <_dtoa_r+0x5b6>
 801a636:	ee26 6b03 	vmul.f64	d6, d6, d3
 801a63a:	e7d5      	b.n	801a5e8 <_dtoa_r+0x518>
 801a63c:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a640:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 801a644:	463e      	mov	r6, r7
 801a646:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801a64a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801a64e:	ee15 3a10 	vmov	r3, s10
 801a652:	3330      	adds	r3, #48	@ 0x30
 801a654:	f806 3b01 	strb.w	r3, [r6], #1
 801a658:	1bf3      	subs	r3, r6, r7
 801a65a:	459a      	cmp	sl, r3
 801a65c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801a660:	eea3 7b46 	vfms.f64	d7, d3, d6
 801a664:	d132      	bne.n	801a6cc <_dtoa_r+0x5fc>
 801a666:	ee37 7b07 	vadd.f64	d7, d7, d7
 801a66a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801a66e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a672:	dc18      	bgt.n	801a6a6 <_dtoa_r+0x5d6>
 801a674:	eeb4 7b46 	vcmp.f64	d7, d6
 801a678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a67c:	d103      	bne.n	801a686 <_dtoa_r+0x5b6>
 801a67e:	ee15 3a10 	vmov	r3, s10
 801a682:	07db      	lsls	r3, r3, #31
 801a684:	d40f      	bmi.n	801a6a6 <_dtoa_r+0x5d6>
 801a686:	9901      	ldr	r1, [sp, #4]
 801a688:	4648      	mov	r0, r9
 801a68a:	f000 fcf7 	bl	801b07c <_Bfree>
 801a68e:	2300      	movs	r3, #0
 801a690:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801a692:	7033      	strb	r3, [r6, #0]
 801a694:	f108 0301 	add.w	r3, r8, #1
 801a698:	6013      	str	r3, [r2, #0]
 801a69a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801a69c:	2b00      	cmp	r3, #0
 801a69e:	f000 824b 	beq.w	801ab38 <_dtoa_r+0xa68>
 801a6a2:	601e      	str	r6, [r3, #0]
 801a6a4:	e248      	b.n	801ab38 <_dtoa_r+0xa68>
 801a6a6:	f8cd 8014 	str.w	r8, [sp, #20]
 801a6aa:	4633      	mov	r3, r6
 801a6ac:	461e      	mov	r6, r3
 801a6ae:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a6b2:	2a39      	cmp	r2, #57	@ 0x39
 801a6b4:	d106      	bne.n	801a6c4 <_dtoa_r+0x5f4>
 801a6b6:	429f      	cmp	r7, r3
 801a6b8:	d1f8      	bne.n	801a6ac <_dtoa_r+0x5dc>
 801a6ba:	9a05      	ldr	r2, [sp, #20]
 801a6bc:	3201      	adds	r2, #1
 801a6be:	9205      	str	r2, [sp, #20]
 801a6c0:	2230      	movs	r2, #48	@ 0x30
 801a6c2:	703a      	strb	r2, [r7, #0]
 801a6c4:	781a      	ldrb	r2, [r3, #0]
 801a6c6:	3201      	adds	r2, #1
 801a6c8:	701a      	strb	r2, [r3, #0]
 801a6ca:	e7b1      	b.n	801a630 <_dtoa_r+0x560>
 801a6cc:	ee27 7b04 	vmul.f64	d7, d7, d4
 801a6d0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801a6d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a6d8:	d1b5      	bne.n	801a646 <_dtoa_r+0x576>
 801a6da:	e7d4      	b.n	801a686 <_dtoa_r+0x5b6>
 801a6dc:	0801c7d0 	.word	0x0801c7d0
 801a6e0:	0801c7a8 	.word	0x0801c7a8
 801a6e4:	9908      	ldr	r1, [sp, #32]
 801a6e6:	2900      	cmp	r1, #0
 801a6e8:	f000 80e9 	beq.w	801a8be <_dtoa_r+0x7ee>
 801a6ec:	9907      	ldr	r1, [sp, #28]
 801a6ee:	2901      	cmp	r1, #1
 801a6f0:	f300 80cb 	bgt.w	801a88a <_dtoa_r+0x7ba>
 801a6f4:	2d00      	cmp	r5, #0
 801a6f6:	f000 80c4 	beq.w	801a882 <_dtoa_r+0x7b2>
 801a6fa:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801a6fe:	9e04      	ldr	r6, [sp, #16]
 801a700:	461c      	mov	r4, r3
 801a702:	9305      	str	r3, [sp, #20]
 801a704:	9b04      	ldr	r3, [sp, #16]
 801a706:	4413      	add	r3, r2
 801a708:	9304      	str	r3, [sp, #16]
 801a70a:	9b06      	ldr	r3, [sp, #24]
 801a70c:	2101      	movs	r1, #1
 801a70e:	4413      	add	r3, r2
 801a710:	4648      	mov	r0, r9
 801a712:	9306      	str	r3, [sp, #24]
 801a714:	f000 fd66 	bl	801b1e4 <__i2b>
 801a718:	9b05      	ldr	r3, [sp, #20]
 801a71a:	4605      	mov	r5, r0
 801a71c:	b166      	cbz	r6, 801a738 <_dtoa_r+0x668>
 801a71e:	9a06      	ldr	r2, [sp, #24]
 801a720:	2a00      	cmp	r2, #0
 801a722:	dd09      	ble.n	801a738 <_dtoa_r+0x668>
 801a724:	42b2      	cmp	r2, r6
 801a726:	9904      	ldr	r1, [sp, #16]
 801a728:	bfa8      	it	ge
 801a72a:	4632      	movge	r2, r6
 801a72c:	1a89      	subs	r1, r1, r2
 801a72e:	9104      	str	r1, [sp, #16]
 801a730:	9906      	ldr	r1, [sp, #24]
 801a732:	1ab6      	subs	r6, r6, r2
 801a734:	1a8a      	subs	r2, r1, r2
 801a736:	9206      	str	r2, [sp, #24]
 801a738:	b30b      	cbz	r3, 801a77e <_dtoa_r+0x6ae>
 801a73a:	9a08      	ldr	r2, [sp, #32]
 801a73c:	2a00      	cmp	r2, #0
 801a73e:	f000 80c5 	beq.w	801a8cc <_dtoa_r+0x7fc>
 801a742:	2c00      	cmp	r4, #0
 801a744:	f000 80bf 	beq.w	801a8c6 <_dtoa_r+0x7f6>
 801a748:	4629      	mov	r1, r5
 801a74a:	4622      	mov	r2, r4
 801a74c:	4648      	mov	r0, r9
 801a74e:	930b      	str	r3, [sp, #44]	@ 0x2c
 801a750:	f000 fe00 	bl	801b354 <__pow5mult>
 801a754:	9a01      	ldr	r2, [sp, #4]
 801a756:	4601      	mov	r1, r0
 801a758:	4605      	mov	r5, r0
 801a75a:	4648      	mov	r0, r9
 801a75c:	f000 fd58 	bl	801b210 <__multiply>
 801a760:	9901      	ldr	r1, [sp, #4]
 801a762:	9005      	str	r0, [sp, #20]
 801a764:	4648      	mov	r0, r9
 801a766:	f000 fc89 	bl	801b07c <_Bfree>
 801a76a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801a76c:	1b1b      	subs	r3, r3, r4
 801a76e:	f000 80b0 	beq.w	801a8d2 <_dtoa_r+0x802>
 801a772:	9905      	ldr	r1, [sp, #20]
 801a774:	461a      	mov	r2, r3
 801a776:	4648      	mov	r0, r9
 801a778:	f000 fdec 	bl	801b354 <__pow5mult>
 801a77c:	9001      	str	r0, [sp, #4]
 801a77e:	2101      	movs	r1, #1
 801a780:	4648      	mov	r0, r9
 801a782:	f000 fd2f 	bl	801b1e4 <__i2b>
 801a786:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801a788:	4604      	mov	r4, r0
 801a78a:	2b00      	cmp	r3, #0
 801a78c:	f000 81da 	beq.w	801ab44 <_dtoa_r+0xa74>
 801a790:	461a      	mov	r2, r3
 801a792:	4601      	mov	r1, r0
 801a794:	4648      	mov	r0, r9
 801a796:	f000 fddd 	bl	801b354 <__pow5mult>
 801a79a:	9b07      	ldr	r3, [sp, #28]
 801a79c:	2b01      	cmp	r3, #1
 801a79e:	4604      	mov	r4, r0
 801a7a0:	f300 80a0 	bgt.w	801a8e4 <_dtoa_r+0x814>
 801a7a4:	9b02      	ldr	r3, [sp, #8]
 801a7a6:	2b00      	cmp	r3, #0
 801a7a8:	f040 8096 	bne.w	801a8d8 <_dtoa_r+0x808>
 801a7ac:	9b03      	ldr	r3, [sp, #12]
 801a7ae:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801a7b2:	2a00      	cmp	r2, #0
 801a7b4:	f040 8092 	bne.w	801a8dc <_dtoa_r+0x80c>
 801a7b8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 801a7bc:	0d12      	lsrs	r2, r2, #20
 801a7be:	0512      	lsls	r2, r2, #20
 801a7c0:	2a00      	cmp	r2, #0
 801a7c2:	f000 808d 	beq.w	801a8e0 <_dtoa_r+0x810>
 801a7c6:	9b04      	ldr	r3, [sp, #16]
 801a7c8:	3301      	adds	r3, #1
 801a7ca:	9304      	str	r3, [sp, #16]
 801a7cc:	9b06      	ldr	r3, [sp, #24]
 801a7ce:	3301      	adds	r3, #1
 801a7d0:	9306      	str	r3, [sp, #24]
 801a7d2:	2301      	movs	r3, #1
 801a7d4:	930b      	str	r3, [sp, #44]	@ 0x2c
 801a7d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801a7d8:	2b00      	cmp	r3, #0
 801a7da:	f000 81b9 	beq.w	801ab50 <_dtoa_r+0xa80>
 801a7de:	6922      	ldr	r2, [r4, #16]
 801a7e0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801a7e4:	6910      	ldr	r0, [r2, #16]
 801a7e6:	f000 fcb1 	bl	801b14c <__hi0bits>
 801a7ea:	f1c0 0020 	rsb	r0, r0, #32
 801a7ee:	9b06      	ldr	r3, [sp, #24]
 801a7f0:	4418      	add	r0, r3
 801a7f2:	f010 001f 	ands.w	r0, r0, #31
 801a7f6:	f000 8081 	beq.w	801a8fc <_dtoa_r+0x82c>
 801a7fa:	f1c0 0220 	rsb	r2, r0, #32
 801a7fe:	2a04      	cmp	r2, #4
 801a800:	dd73      	ble.n	801a8ea <_dtoa_r+0x81a>
 801a802:	9b04      	ldr	r3, [sp, #16]
 801a804:	f1c0 001c 	rsb	r0, r0, #28
 801a808:	4403      	add	r3, r0
 801a80a:	9304      	str	r3, [sp, #16]
 801a80c:	9b06      	ldr	r3, [sp, #24]
 801a80e:	4406      	add	r6, r0
 801a810:	4403      	add	r3, r0
 801a812:	9306      	str	r3, [sp, #24]
 801a814:	9b04      	ldr	r3, [sp, #16]
 801a816:	2b00      	cmp	r3, #0
 801a818:	dd05      	ble.n	801a826 <_dtoa_r+0x756>
 801a81a:	9901      	ldr	r1, [sp, #4]
 801a81c:	461a      	mov	r2, r3
 801a81e:	4648      	mov	r0, r9
 801a820:	f000 fdf2 	bl	801b408 <__lshift>
 801a824:	9001      	str	r0, [sp, #4]
 801a826:	9b06      	ldr	r3, [sp, #24]
 801a828:	2b00      	cmp	r3, #0
 801a82a:	dd05      	ble.n	801a838 <_dtoa_r+0x768>
 801a82c:	4621      	mov	r1, r4
 801a82e:	461a      	mov	r2, r3
 801a830:	4648      	mov	r0, r9
 801a832:	f000 fde9 	bl	801b408 <__lshift>
 801a836:	4604      	mov	r4, r0
 801a838:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801a83a:	2b00      	cmp	r3, #0
 801a83c:	d060      	beq.n	801a900 <_dtoa_r+0x830>
 801a83e:	9801      	ldr	r0, [sp, #4]
 801a840:	4621      	mov	r1, r4
 801a842:	f000 fe4d 	bl	801b4e0 <__mcmp>
 801a846:	2800      	cmp	r0, #0
 801a848:	da5a      	bge.n	801a900 <_dtoa_r+0x830>
 801a84a:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 801a84e:	9305      	str	r3, [sp, #20]
 801a850:	9901      	ldr	r1, [sp, #4]
 801a852:	2300      	movs	r3, #0
 801a854:	220a      	movs	r2, #10
 801a856:	4648      	mov	r0, r9
 801a858:	f000 fc32 	bl	801b0c0 <__multadd>
 801a85c:	9b08      	ldr	r3, [sp, #32]
 801a85e:	9001      	str	r0, [sp, #4]
 801a860:	2b00      	cmp	r3, #0
 801a862:	f000 8177 	beq.w	801ab54 <_dtoa_r+0xa84>
 801a866:	4629      	mov	r1, r5
 801a868:	2300      	movs	r3, #0
 801a86a:	220a      	movs	r2, #10
 801a86c:	4648      	mov	r0, r9
 801a86e:	f000 fc27 	bl	801b0c0 <__multadd>
 801a872:	f1bb 0f00 	cmp.w	fp, #0
 801a876:	4605      	mov	r5, r0
 801a878:	dc6e      	bgt.n	801a958 <_dtoa_r+0x888>
 801a87a:	9b07      	ldr	r3, [sp, #28]
 801a87c:	2b02      	cmp	r3, #2
 801a87e:	dc48      	bgt.n	801a912 <_dtoa_r+0x842>
 801a880:	e06a      	b.n	801a958 <_dtoa_r+0x888>
 801a882:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801a884:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801a888:	e739      	b.n	801a6fe <_dtoa_r+0x62e>
 801a88a:	f10a 34ff 	add.w	r4, sl, #4294967295	@ 0xffffffff
 801a88e:	42a3      	cmp	r3, r4
 801a890:	db07      	blt.n	801a8a2 <_dtoa_r+0x7d2>
 801a892:	f1ba 0f00 	cmp.w	sl, #0
 801a896:	eba3 0404 	sub.w	r4, r3, r4
 801a89a:	db0b      	blt.n	801a8b4 <_dtoa_r+0x7e4>
 801a89c:	9e04      	ldr	r6, [sp, #16]
 801a89e:	4652      	mov	r2, sl
 801a8a0:	e72f      	b.n	801a702 <_dtoa_r+0x632>
 801a8a2:	1ae2      	subs	r2, r4, r3
 801a8a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801a8a6:	9e04      	ldr	r6, [sp, #16]
 801a8a8:	4413      	add	r3, r2
 801a8aa:	930a      	str	r3, [sp, #40]	@ 0x28
 801a8ac:	4652      	mov	r2, sl
 801a8ae:	4623      	mov	r3, r4
 801a8b0:	2400      	movs	r4, #0
 801a8b2:	e726      	b.n	801a702 <_dtoa_r+0x632>
 801a8b4:	9a04      	ldr	r2, [sp, #16]
 801a8b6:	eba2 060a 	sub.w	r6, r2, sl
 801a8ba:	2200      	movs	r2, #0
 801a8bc:	e721      	b.n	801a702 <_dtoa_r+0x632>
 801a8be:	9e04      	ldr	r6, [sp, #16]
 801a8c0:	9d08      	ldr	r5, [sp, #32]
 801a8c2:	461c      	mov	r4, r3
 801a8c4:	e72a      	b.n	801a71c <_dtoa_r+0x64c>
 801a8c6:	9a01      	ldr	r2, [sp, #4]
 801a8c8:	9205      	str	r2, [sp, #20]
 801a8ca:	e752      	b.n	801a772 <_dtoa_r+0x6a2>
 801a8cc:	9901      	ldr	r1, [sp, #4]
 801a8ce:	461a      	mov	r2, r3
 801a8d0:	e751      	b.n	801a776 <_dtoa_r+0x6a6>
 801a8d2:	9b05      	ldr	r3, [sp, #20]
 801a8d4:	9301      	str	r3, [sp, #4]
 801a8d6:	e752      	b.n	801a77e <_dtoa_r+0x6ae>
 801a8d8:	2300      	movs	r3, #0
 801a8da:	e77b      	b.n	801a7d4 <_dtoa_r+0x704>
 801a8dc:	9b02      	ldr	r3, [sp, #8]
 801a8de:	e779      	b.n	801a7d4 <_dtoa_r+0x704>
 801a8e0:	920b      	str	r2, [sp, #44]	@ 0x2c
 801a8e2:	e778      	b.n	801a7d6 <_dtoa_r+0x706>
 801a8e4:	2300      	movs	r3, #0
 801a8e6:	930b      	str	r3, [sp, #44]	@ 0x2c
 801a8e8:	e779      	b.n	801a7de <_dtoa_r+0x70e>
 801a8ea:	d093      	beq.n	801a814 <_dtoa_r+0x744>
 801a8ec:	9b04      	ldr	r3, [sp, #16]
 801a8ee:	321c      	adds	r2, #28
 801a8f0:	4413      	add	r3, r2
 801a8f2:	9304      	str	r3, [sp, #16]
 801a8f4:	9b06      	ldr	r3, [sp, #24]
 801a8f6:	4416      	add	r6, r2
 801a8f8:	4413      	add	r3, r2
 801a8fa:	e78a      	b.n	801a812 <_dtoa_r+0x742>
 801a8fc:	4602      	mov	r2, r0
 801a8fe:	e7f5      	b.n	801a8ec <_dtoa_r+0x81c>
 801a900:	f1ba 0f00 	cmp.w	sl, #0
 801a904:	f8cd 8014 	str.w	r8, [sp, #20]
 801a908:	46d3      	mov	fp, sl
 801a90a:	dc21      	bgt.n	801a950 <_dtoa_r+0x880>
 801a90c:	9b07      	ldr	r3, [sp, #28]
 801a90e:	2b02      	cmp	r3, #2
 801a910:	dd1e      	ble.n	801a950 <_dtoa_r+0x880>
 801a912:	f1bb 0f00 	cmp.w	fp, #0
 801a916:	f47f addc 	bne.w	801a4d2 <_dtoa_r+0x402>
 801a91a:	4621      	mov	r1, r4
 801a91c:	465b      	mov	r3, fp
 801a91e:	2205      	movs	r2, #5
 801a920:	4648      	mov	r0, r9
 801a922:	f000 fbcd 	bl	801b0c0 <__multadd>
 801a926:	4601      	mov	r1, r0
 801a928:	4604      	mov	r4, r0
 801a92a:	9801      	ldr	r0, [sp, #4]
 801a92c:	f000 fdd8 	bl	801b4e0 <__mcmp>
 801a930:	2800      	cmp	r0, #0
 801a932:	f77f adce 	ble.w	801a4d2 <_dtoa_r+0x402>
 801a936:	463e      	mov	r6, r7
 801a938:	2331      	movs	r3, #49	@ 0x31
 801a93a:	f806 3b01 	strb.w	r3, [r6], #1
 801a93e:	9b05      	ldr	r3, [sp, #20]
 801a940:	3301      	adds	r3, #1
 801a942:	9305      	str	r3, [sp, #20]
 801a944:	e5c9      	b.n	801a4da <_dtoa_r+0x40a>
 801a946:	f8cd 8014 	str.w	r8, [sp, #20]
 801a94a:	4654      	mov	r4, sl
 801a94c:	4625      	mov	r5, r4
 801a94e:	e7f2      	b.n	801a936 <_dtoa_r+0x866>
 801a950:	9b08      	ldr	r3, [sp, #32]
 801a952:	2b00      	cmp	r3, #0
 801a954:	f000 8102 	beq.w	801ab5c <_dtoa_r+0xa8c>
 801a958:	2e00      	cmp	r6, #0
 801a95a:	dd05      	ble.n	801a968 <_dtoa_r+0x898>
 801a95c:	4629      	mov	r1, r5
 801a95e:	4632      	mov	r2, r6
 801a960:	4648      	mov	r0, r9
 801a962:	f000 fd51 	bl	801b408 <__lshift>
 801a966:	4605      	mov	r5, r0
 801a968:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801a96a:	2b00      	cmp	r3, #0
 801a96c:	d058      	beq.n	801aa20 <_dtoa_r+0x950>
 801a96e:	6869      	ldr	r1, [r5, #4]
 801a970:	4648      	mov	r0, r9
 801a972:	f000 fb43 	bl	801affc <_Balloc>
 801a976:	4606      	mov	r6, r0
 801a978:	b928      	cbnz	r0, 801a986 <_dtoa_r+0x8b6>
 801a97a:	4b82      	ldr	r3, [pc, #520]	@ (801ab84 <_dtoa_r+0xab4>)
 801a97c:	4602      	mov	r2, r0
 801a97e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801a982:	f7ff bbbe 	b.w	801a102 <_dtoa_r+0x32>
 801a986:	692a      	ldr	r2, [r5, #16]
 801a988:	3202      	adds	r2, #2
 801a98a:	0092      	lsls	r2, r2, #2
 801a98c:	f105 010c 	add.w	r1, r5, #12
 801a990:	300c      	adds	r0, #12
 801a992:	f7ff faab 	bl	8019eec <memcpy>
 801a996:	2201      	movs	r2, #1
 801a998:	4631      	mov	r1, r6
 801a99a:	4648      	mov	r0, r9
 801a99c:	f000 fd34 	bl	801b408 <__lshift>
 801a9a0:	1c7b      	adds	r3, r7, #1
 801a9a2:	9304      	str	r3, [sp, #16]
 801a9a4:	eb07 030b 	add.w	r3, r7, fp
 801a9a8:	9309      	str	r3, [sp, #36]	@ 0x24
 801a9aa:	9b02      	ldr	r3, [sp, #8]
 801a9ac:	f003 0301 	and.w	r3, r3, #1
 801a9b0:	46a8      	mov	r8, r5
 801a9b2:	9308      	str	r3, [sp, #32]
 801a9b4:	4605      	mov	r5, r0
 801a9b6:	9b04      	ldr	r3, [sp, #16]
 801a9b8:	9801      	ldr	r0, [sp, #4]
 801a9ba:	4621      	mov	r1, r4
 801a9bc:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 801a9c0:	f7ff fafe 	bl	8019fc0 <quorem>
 801a9c4:	4641      	mov	r1, r8
 801a9c6:	9002      	str	r0, [sp, #8]
 801a9c8:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801a9cc:	9801      	ldr	r0, [sp, #4]
 801a9ce:	f000 fd87 	bl	801b4e0 <__mcmp>
 801a9d2:	462a      	mov	r2, r5
 801a9d4:	9006      	str	r0, [sp, #24]
 801a9d6:	4621      	mov	r1, r4
 801a9d8:	4648      	mov	r0, r9
 801a9da:	f000 fd9d 	bl	801b518 <__mdiff>
 801a9de:	68c2      	ldr	r2, [r0, #12]
 801a9e0:	4606      	mov	r6, r0
 801a9e2:	b9fa      	cbnz	r2, 801aa24 <_dtoa_r+0x954>
 801a9e4:	4601      	mov	r1, r0
 801a9e6:	9801      	ldr	r0, [sp, #4]
 801a9e8:	f000 fd7a 	bl	801b4e0 <__mcmp>
 801a9ec:	4602      	mov	r2, r0
 801a9ee:	4631      	mov	r1, r6
 801a9f0:	4648      	mov	r0, r9
 801a9f2:	920a      	str	r2, [sp, #40]	@ 0x28
 801a9f4:	f000 fb42 	bl	801b07c <_Bfree>
 801a9f8:	9b07      	ldr	r3, [sp, #28]
 801a9fa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801a9fc:	9e04      	ldr	r6, [sp, #16]
 801a9fe:	ea42 0103 	orr.w	r1, r2, r3
 801aa02:	9b08      	ldr	r3, [sp, #32]
 801aa04:	4319      	orrs	r1, r3
 801aa06:	d10f      	bne.n	801aa28 <_dtoa_r+0x958>
 801aa08:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801aa0c:	d028      	beq.n	801aa60 <_dtoa_r+0x990>
 801aa0e:	9b06      	ldr	r3, [sp, #24]
 801aa10:	2b00      	cmp	r3, #0
 801aa12:	dd02      	ble.n	801aa1a <_dtoa_r+0x94a>
 801aa14:	9b02      	ldr	r3, [sp, #8]
 801aa16:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 801aa1a:	f88b a000 	strb.w	sl, [fp]
 801aa1e:	e55e      	b.n	801a4de <_dtoa_r+0x40e>
 801aa20:	4628      	mov	r0, r5
 801aa22:	e7bd      	b.n	801a9a0 <_dtoa_r+0x8d0>
 801aa24:	2201      	movs	r2, #1
 801aa26:	e7e2      	b.n	801a9ee <_dtoa_r+0x91e>
 801aa28:	9b06      	ldr	r3, [sp, #24]
 801aa2a:	2b00      	cmp	r3, #0
 801aa2c:	db04      	blt.n	801aa38 <_dtoa_r+0x968>
 801aa2e:	9907      	ldr	r1, [sp, #28]
 801aa30:	430b      	orrs	r3, r1
 801aa32:	9908      	ldr	r1, [sp, #32]
 801aa34:	430b      	orrs	r3, r1
 801aa36:	d120      	bne.n	801aa7a <_dtoa_r+0x9aa>
 801aa38:	2a00      	cmp	r2, #0
 801aa3a:	ddee      	ble.n	801aa1a <_dtoa_r+0x94a>
 801aa3c:	9901      	ldr	r1, [sp, #4]
 801aa3e:	2201      	movs	r2, #1
 801aa40:	4648      	mov	r0, r9
 801aa42:	f000 fce1 	bl	801b408 <__lshift>
 801aa46:	4621      	mov	r1, r4
 801aa48:	9001      	str	r0, [sp, #4]
 801aa4a:	f000 fd49 	bl	801b4e0 <__mcmp>
 801aa4e:	2800      	cmp	r0, #0
 801aa50:	dc03      	bgt.n	801aa5a <_dtoa_r+0x98a>
 801aa52:	d1e2      	bne.n	801aa1a <_dtoa_r+0x94a>
 801aa54:	f01a 0f01 	tst.w	sl, #1
 801aa58:	d0df      	beq.n	801aa1a <_dtoa_r+0x94a>
 801aa5a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801aa5e:	d1d9      	bne.n	801aa14 <_dtoa_r+0x944>
 801aa60:	2339      	movs	r3, #57	@ 0x39
 801aa62:	f88b 3000 	strb.w	r3, [fp]
 801aa66:	4633      	mov	r3, r6
 801aa68:	461e      	mov	r6, r3
 801aa6a:	3b01      	subs	r3, #1
 801aa6c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801aa70:	2a39      	cmp	r2, #57	@ 0x39
 801aa72:	d052      	beq.n	801ab1a <_dtoa_r+0xa4a>
 801aa74:	3201      	adds	r2, #1
 801aa76:	701a      	strb	r2, [r3, #0]
 801aa78:	e531      	b.n	801a4de <_dtoa_r+0x40e>
 801aa7a:	2a00      	cmp	r2, #0
 801aa7c:	dd07      	ble.n	801aa8e <_dtoa_r+0x9be>
 801aa7e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801aa82:	d0ed      	beq.n	801aa60 <_dtoa_r+0x990>
 801aa84:	f10a 0301 	add.w	r3, sl, #1
 801aa88:	f88b 3000 	strb.w	r3, [fp]
 801aa8c:	e527      	b.n	801a4de <_dtoa_r+0x40e>
 801aa8e:	9b04      	ldr	r3, [sp, #16]
 801aa90:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801aa92:	f803 ac01 	strb.w	sl, [r3, #-1]
 801aa96:	4293      	cmp	r3, r2
 801aa98:	d029      	beq.n	801aaee <_dtoa_r+0xa1e>
 801aa9a:	9901      	ldr	r1, [sp, #4]
 801aa9c:	2300      	movs	r3, #0
 801aa9e:	220a      	movs	r2, #10
 801aaa0:	4648      	mov	r0, r9
 801aaa2:	f000 fb0d 	bl	801b0c0 <__multadd>
 801aaa6:	45a8      	cmp	r8, r5
 801aaa8:	9001      	str	r0, [sp, #4]
 801aaaa:	f04f 0300 	mov.w	r3, #0
 801aaae:	f04f 020a 	mov.w	r2, #10
 801aab2:	4641      	mov	r1, r8
 801aab4:	4648      	mov	r0, r9
 801aab6:	d107      	bne.n	801aac8 <_dtoa_r+0x9f8>
 801aab8:	f000 fb02 	bl	801b0c0 <__multadd>
 801aabc:	4680      	mov	r8, r0
 801aabe:	4605      	mov	r5, r0
 801aac0:	9b04      	ldr	r3, [sp, #16]
 801aac2:	3301      	adds	r3, #1
 801aac4:	9304      	str	r3, [sp, #16]
 801aac6:	e776      	b.n	801a9b6 <_dtoa_r+0x8e6>
 801aac8:	f000 fafa 	bl	801b0c0 <__multadd>
 801aacc:	4629      	mov	r1, r5
 801aace:	4680      	mov	r8, r0
 801aad0:	2300      	movs	r3, #0
 801aad2:	220a      	movs	r2, #10
 801aad4:	4648      	mov	r0, r9
 801aad6:	f000 faf3 	bl	801b0c0 <__multadd>
 801aada:	4605      	mov	r5, r0
 801aadc:	e7f0      	b.n	801aac0 <_dtoa_r+0x9f0>
 801aade:	f1bb 0f00 	cmp.w	fp, #0
 801aae2:	bfcc      	ite	gt
 801aae4:	465e      	movgt	r6, fp
 801aae6:	2601      	movle	r6, #1
 801aae8:	443e      	add	r6, r7
 801aaea:	f04f 0800 	mov.w	r8, #0
 801aaee:	9901      	ldr	r1, [sp, #4]
 801aaf0:	2201      	movs	r2, #1
 801aaf2:	4648      	mov	r0, r9
 801aaf4:	f000 fc88 	bl	801b408 <__lshift>
 801aaf8:	4621      	mov	r1, r4
 801aafa:	9001      	str	r0, [sp, #4]
 801aafc:	f000 fcf0 	bl	801b4e0 <__mcmp>
 801ab00:	2800      	cmp	r0, #0
 801ab02:	dcb0      	bgt.n	801aa66 <_dtoa_r+0x996>
 801ab04:	d102      	bne.n	801ab0c <_dtoa_r+0xa3c>
 801ab06:	f01a 0f01 	tst.w	sl, #1
 801ab0a:	d1ac      	bne.n	801aa66 <_dtoa_r+0x996>
 801ab0c:	4633      	mov	r3, r6
 801ab0e:	461e      	mov	r6, r3
 801ab10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801ab14:	2a30      	cmp	r2, #48	@ 0x30
 801ab16:	d0fa      	beq.n	801ab0e <_dtoa_r+0xa3e>
 801ab18:	e4e1      	b.n	801a4de <_dtoa_r+0x40e>
 801ab1a:	429f      	cmp	r7, r3
 801ab1c:	d1a4      	bne.n	801aa68 <_dtoa_r+0x998>
 801ab1e:	9b05      	ldr	r3, [sp, #20]
 801ab20:	3301      	adds	r3, #1
 801ab22:	9305      	str	r3, [sp, #20]
 801ab24:	2331      	movs	r3, #49	@ 0x31
 801ab26:	703b      	strb	r3, [r7, #0]
 801ab28:	e4d9      	b.n	801a4de <_dtoa_r+0x40e>
 801ab2a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801ab2c:	4f16      	ldr	r7, [pc, #88]	@ (801ab88 <_dtoa_r+0xab8>)
 801ab2e:	b11b      	cbz	r3, 801ab38 <_dtoa_r+0xa68>
 801ab30:	f107 0308 	add.w	r3, r7, #8
 801ab34:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801ab36:	6013      	str	r3, [r2, #0]
 801ab38:	4638      	mov	r0, r7
 801ab3a:	b011      	add	sp, #68	@ 0x44
 801ab3c:	ecbd 8b02 	vpop	{d8}
 801ab40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ab44:	9b07      	ldr	r3, [sp, #28]
 801ab46:	2b01      	cmp	r3, #1
 801ab48:	f77f ae2c 	ble.w	801a7a4 <_dtoa_r+0x6d4>
 801ab4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ab4e:	930b      	str	r3, [sp, #44]	@ 0x2c
 801ab50:	2001      	movs	r0, #1
 801ab52:	e64c      	b.n	801a7ee <_dtoa_r+0x71e>
 801ab54:	f1bb 0f00 	cmp.w	fp, #0
 801ab58:	f77f aed8 	ble.w	801a90c <_dtoa_r+0x83c>
 801ab5c:	463e      	mov	r6, r7
 801ab5e:	9801      	ldr	r0, [sp, #4]
 801ab60:	4621      	mov	r1, r4
 801ab62:	f7ff fa2d 	bl	8019fc0 <quorem>
 801ab66:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801ab6a:	f806 ab01 	strb.w	sl, [r6], #1
 801ab6e:	1bf2      	subs	r2, r6, r7
 801ab70:	4593      	cmp	fp, r2
 801ab72:	ddb4      	ble.n	801aade <_dtoa_r+0xa0e>
 801ab74:	9901      	ldr	r1, [sp, #4]
 801ab76:	2300      	movs	r3, #0
 801ab78:	220a      	movs	r2, #10
 801ab7a:	4648      	mov	r0, r9
 801ab7c:	f000 faa0 	bl	801b0c0 <__multadd>
 801ab80:	9001      	str	r0, [sp, #4]
 801ab82:	e7ec      	b.n	801ab5e <_dtoa_r+0xa8e>
 801ab84:	0801c714 	.word	0x0801c714
 801ab88:	0801c698 	.word	0x0801c698

0801ab8c <_free_r>:
 801ab8c:	b538      	push	{r3, r4, r5, lr}
 801ab8e:	4605      	mov	r5, r0
 801ab90:	2900      	cmp	r1, #0
 801ab92:	d041      	beq.n	801ac18 <_free_r+0x8c>
 801ab94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801ab98:	1f0c      	subs	r4, r1, #4
 801ab9a:	2b00      	cmp	r3, #0
 801ab9c:	bfb8      	it	lt
 801ab9e:	18e4      	addlt	r4, r4, r3
 801aba0:	f7fe ffbe 	bl	8019b20 <__malloc_lock>
 801aba4:	4a1d      	ldr	r2, [pc, #116]	@ (801ac1c <_free_r+0x90>)
 801aba6:	6813      	ldr	r3, [r2, #0]
 801aba8:	b933      	cbnz	r3, 801abb8 <_free_r+0x2c>
 801abaa:	6063      	str	r3, [r4, #4]
 801abac:	6014      	str	r4, [r2, #0]
 801abae:	4628      	mov	r0, r5
 801abb0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801abb4:	f7fe bfba 	b.w	8019b2c <__malloc_unlock>
 801abb8:	42a3      	cmp	r3, r4
 801abba:	d908      	bls.n	801abce <_free_r+0x42>
 801abbc:	6820      	ldr	r0, [r4, #0]
 801abbe:	1821      	adds	r1, r4, r0
 801abc0:	428b      	cmp	r3, r1
 801abc2:	bf01      	itttt	eq
 801abc4:	6819      	ldreq	r1, [r3, #0]
 801abc6:	685b      	ldreq	r3, [r3, #4]
 801abc8:	1809      	addeq	r1, r1, r0
 801abca:	6021      	streq	r1, [r4, #0]
 801abcc:	e7ed      	b.n	801abaa <_free_r+0x1e>
 801abce:	461a      	mov	r2, r3
 801abd0:	685b      	ldr	r3, [r3, #4]
 801abd2:	b10b      	cbz	r3, 801abd8 <_free_r+0x4c>
 801abd4:	42a3      	cmp	r3, r4
 801abd6:	d9fa      	bls.n	801abce <_free_r+0x42>
 801abd8:	6811      	ldr	r1, [r2, #0]
 801abda:	1850      	adds	r0, r2, r1
 801abdc:	42a0      	cmp	r0, r4
 801abde:	d10b      	bne.n	801abf8 <_free_r+0x6c>
 801abe0:	6820      	ldr	r0, [r4, #0]
 801abe2:	4401      	add	r1, r0
 801abe4:	1850      	adds	r0, r2, r1
 801abe6:	4283      	cmp	r3, r0
 801abe8:	6011      	str	r1, [r2, #0]
 801abea:	d1e0      	bne.n	801abae <_free_r+0x22>
 801abec:	6818      	ldr	r0, [r3, #0]
 801abee:	685b      	ldr	r3, [r3, #4]
 801abf0:	6053      	str	r3, [r2, #4]
 801abf2:	4408      	add	r0, r1
 801abf4:	6010      	str	r0, [r2, #0]
 801abf6:	e7da      	b.n	801abae <_free_r+0x22>
 801abf8:	d902      	bls.n	801ac00 <_free_r+0x74>
 801abfa:	230c      	movs	r3, #12
 801abfc:	602b      	str	r3, [r5, #0]
 801abfe:	e7d6      	b.n	801abae <_free_r+0x22>
 801ac00:	6820      	ldr	r0, [r4, #0]
 801ac02:	1821      	adds	r1, r4, r0
 801ac04:	428b      	cmp	r3, r1
 801ac06:	bf04      	itt	eq
 801ac08:	6819      	ldreq	r1, [r3, #0]
 801ac0a:	685b      	ldreq	r3, [r3, #4]
 801ac0c:	6063      	str	r3, [r4, #4]
 801ac0e:	bf04      	itt	eq
 801ac10:	1809      	addeq	r1, r1, r0
 801ac12:	6021      	streq	r1, [r4, #0]
 801ac14:	6054      	str	r4, [r2, #4]
 801ac16:	e7ca      	b.n	801abae <_free_r+0x22>
 801ac18:	bd38      	pop	{r3, r4, r5, pc}
 801ac1a:	bf00      	nop
 801ac1c:	2400f8d4 	.word	0x2400f8d4

0801ac20 <__sfputc_r>:
 801ac20:	6893      	ldr	r3, [r2, #8]
 801ac22:	3b01      	subs	r3, #1
 801ac24:	2b00      	cmp	r3, #0
 801ac26:	b410      	push	{r4}
 801ac28:	6093      	str	r3, [r2, #8]
 801ac2a:	da08      	bge.n	801ac3e <__sfputc_r+0x1e>
 801ac2c:	6994      	ldr	r4, [r2, #24]
 801ac2e:	42a3      	cmp	r3, r4
 801ac30:	db01      	blt.n	801ac36 <__sfputc_r+0x16>
 801ac32:	290a      	cmp	r1, #10
 801ac34:	d103      	bne.n	801ac3e <__sfputc_r+0x1e>
 801ac36:	f85d 4b04 	ldr.w	r4, [sp], #4
 801ac3a:	f000 bd9c 	b.w	801b776 <__swbuf_r>
 801ac3e:	6813      	ldr	r3, [r2, #0]
 801ac40:	1c58      	adds	r0, r3, #1
 801ac42:	6010      	str	r0, [r2, #0]
 801ac44:	7019      	strb	r1, [r3, #0]
 801ac46:	4608      	mov	r0, r1
 801ac48:	f85d 4b04 	ldr.w	r4, [sp], #4
 801ac4c:	4770      	bx	lr

0801ac4e <__sfputs_r>:
 801ac4e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ac50:	4606      	mov	r6, r0
 801ac52:	460f      	mov	r7, r1
 801ac54:	4614      	mov	r4, r2
 801ac56:	18d5      	adds	r5, r2, r3
 801ac58:	42ac      	cmp	r4, r5
 801ac5a:	d101      	bne.n	801ac60 <__sfputs_r+0x12>
 801ac5c:	2000      	movs	r0, #0
 801ac5e:	e007      	b.n	801ac70 <__sfputs_r+0x22>
 801ac60:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ac64:	463a      	mov	r2, r7
 801ac66:	4630      	mov	r0, r6
 801ac68:	f7ff ffda 	bl	801ac20 <__sfputc_r>
 801ac6c:	1c43      	adds	r3, r0, #1
 801ac6e:	d1f3      	bne.n	801ac58 <__sfputs_r+0xa>
 801ac70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801ac74 <_vfiprintf_r>:
 801ac74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ac78:	460d      	mov	r5, r1
 801ac7a:	b09d      	sub	sp, #116	@ 0x74
 801ac7c:	4614      	mov	r4, r2
 801ac7e:	4698      	mov	r8, r3
 801ac80:	4606      	mov	r6, r0
 801ac82:	b118      	cbz	r0, 801ac8c <_vfiprintf_r+0x18>
 801ac84:	6a03      	ldr	r3, [r0, #32]
 801ac86:	b90b      	cbnz	r3, 801ac8c <_vfiprintf_r+0x18>
 801ac88:	f7fe ffe2 	bl	8019c50 <__sinit>
 801ac8c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801ac8e:	07d9      	lsls	r1, r3, #31
 801ac90:	d405      	bmi.n	801ac9e <_vfiprintf_r+0x2a>
 801ac92:	89ab      	ldrh	r3, [r5, #12]
 801ac94:	059a      	lsls	r2, r3, #22
 801ac96:	d402      	bmi.n	801ac9e <_vfiprintf_r+0x2a>
 801ac98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801ac9a:	f7ff f8c2 	bl	8019e22 <__retarget_lock_acquire_recursive>
 801ac9e:	89ab      	ldrh	r3, [r5, #12]
 801aca0:	071b      	lsls	r3, r3, #28
 801aca2:	d501      	bpl.n	801aca8 <_vfiprintf_r+0x34>
 801aca4:	692b      	ldr	r3, [r5, #16]
 801aca6:	b99b      	cbnz	r3, 801acd0 <_vfiprintf_r+0x5c>
 801aca8:	4629      	mov	r1, r5
 801acaa:	4630      	mov	r0, r6
 801acac:	f000 fda2 	bl	801b7f4 <__swsetup_r>
 801acb0:	b170      	cbz	r0, 801acd0 <_vfiprintf_r+0x5c>
 801acb2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801acb4:	07dc      	lsls	r4, r3, #31
 801acb6:	d504      	bpl.n	801acc2 <_vfiprintf_r+0x4e>
 801acb8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801acbc:	b01d      	add	sp, #116	@ 0x74
 801acbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801acc2:	89ab      	ldrh	r3, [r5, #12]
 801acc4:	0598      	lsls	r0, r3, #22
 801acc6:	d4f7      	bmi.n	801acb8 <_vfiprintf_r+0x44>
 801acc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801acca:	f7ff f8ab 	bl	8019e24 <__retarget_lock_release_recursive>
 801acce:	e7f3      	b.n	801acb8 <_vfiprintf_r+0x44>
 801acd0:	2300      	movs	r3, #0
 801acd2:	9309      	str	r3, [sp, #36]	@ 0x24
 801acd4:	2320      	movs	r3, #32
 801acd6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801acda:	f8cd 800c 	str.w	r8, [sp, #12]
 801acde:	2330      	movs	r3, #48	@ 0x30
 801ace0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801ae90 <_vfiprintf_r+0x21c>
 801ace4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801ace8:	f04f 0901 	mov.w	r9, #1
 801acec:	4623      	mov	r3, r4
 801acee:	469a      	mov	sl, r3
 801acf0:	f813 2b01 	ldrb.w	r2, [r3], #1
 801acf4:	b10a      	cbz	r2, 801acfa <_vfiprintf_r+0x86>
 801acf6:	2a25      	cmp	r2, #37	@ 0x25
 801acf8:	d1f9      	bne.n	801acee <_vfiprintf_r+0x7a>
 801acfa:	ebba 0b04 	subs.w	fp, sl, r4
 801acfe:	d00b      	beq.n	801ad18 <_vfiprintf_r+0xa4>
 801ad00:	465b      	mov	r3, fp
 801ad02:	4622      	mov	r2, r4
 801ad04:	4629      	mov	r1, r5
 801ad06:	4630      	mov	r0, r6
 801ad08:	f7ff ffa1 	bl	801ac4e <__sfputs_r>
 801ad0c:	3001      	adds	r0, #1
 801ad0e:	f000 80a7 	beq.w	801ae60 <_vfiprintf_r+0x1ec>
 801ad12:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801ad14:	445a      	add	r2, fp
 801ad16:	9209      	str	r2, [sp, #36]	@ 0x24
 801ad18:	f89a 3000 	ldrb.w	r3, [sl]
 801ad1c:	2b00      	cmp	r3, #0
 801ad1e:	f000 809f 	beq.w	801ae60 <_vfiprintf_r+0x1ec>
 801ad22:	2300      	movs	r3, #0
 801ad24:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801ad28:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801ad2c:	f10a 0a01 	add.w	sl, sl, #1
 801ad30:	9304      	str	r3, [sp, #16]
 801ad32:	9307      	str	r3, [sp, #28]
 801ad34:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801ad38:	931a      	str	r3, [sp, #104]	@ 0x68
 801ad3a:	4654      	mov	r4, sl
 801ad3c:	2205      	movs	r2, #5
 801ad3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ad42:	4853      	ldr	r0, [pc, #332]	@ (801ae90 <_vfiprintf_r+0x21c>)
 801ad44:	f7e5 facc 	bl	80002e0 <memchr>
 801ad48:	9a04      	ldr	r2, [sp, #16]
 801ad4a:	b9d8      	cbnz	r0, 801ad84 <_vfiprintf_r+0x110>
 801ad4c:	06d1      	lsls	r1, r2, #27
 801ad4e:	bf44      	itt	mi
 801ad50:	2320      	movmi	r3, #32
 801ad52:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ad56:	0713      	lsls	r3, r2, #28
 801ad58:	bf44      	itt	mi
 801ad5a:	232b      	movmi	r3, #43	@ 0x2b
 801ad5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ad60:	f89a 3000 	ldrb.w	r3, [sl]
 801ad64:	2b2a      	cmp	r3, #42	@ 0x2a
 801ad66:	d015      	beq.n	801ad94 <_vfiprintf_r+0x120>
 801ad68:	9a07      	ldr	r2, [sp, #28]
 801ad6a:	4654      	mov	r4, sl
 801ad6c:	2000      	movs	r0, #0
 801ad6e:	f04f 0c0a 	mov.w	ip, #10
 801ad72:	4621      	mov	r1, r4
 801ad74:	f811 3b01 	ldrb.w	r3, [r1], #1
 801ad78:	3b30      	subs	r3, #48	@ 0x30
 801ad7a:	2b09      	cmp	r3, #9
 801ad7c:	d94b      	bls.n	801ae16 <_vfiprintf_r+0x1a2>
 801ad7e:	b1b0      	cbz	r0, 801adae <_vfiprintf_r+0x13a>
 801ad80:	9207      	str	r2, [sp, #28]
 801ad82:	e014      	b.n	801adae <_vfiprintf_r+0x13a>
 801ad84:	eba0 0308 	sub.w	r3, r0, r8
 801ad88:	fa09 f303 	lsl.w	r3, r9, r3
 801ad8c:	4313      	orrs	r3, r2
 801ad8e:	9304      	str	r3, [sp, #16]
 801ad90:	46a2      	mov	sl, r4
 801ad92:	e7d2      	b.n	801ad3a <_vfiprintf_r+0xc6>
 801ad94:	9b03      	ldr	r3, [sp, #12]
 801ad96:	1d19      	adds	r1, r3, #4
 801ad98:	681b      	ldr	r3, [r3, #0]
 801ad9a:	9103      	str	r1, [sp, #12]
 801ad9c:	2b00      	cmp	r3, #0
 801ad9e:	bfbb      	ittet	lt
 801ada0:	425b      	neglt	r3, r3
 801ada2:	f042 0202 	orrlt.w	r2, r2, #2
 801ada6:	9307      	strge	r3, [sp, #28]
 801ada8:	9307      	strlt	r3, [sp, #28]
 801adaa:	bfb8      	it	lt
 801adac:	9204      	strlt	r2, [sp, #16]
 801adae:	7823      	ldrb	r3, [r4, #0]
 801adb0:	2b2e      	cmp	r3, #46	@ 0x2e
 801adb2:	d10a      	bne.n	801adca <_vfiprintf_r+0x156>
 801adb4:	7863      	ldrb	r3, [r4, #1]
 801adb6:	2b2a      	cmp	r3, #42	@ 0x2a
 801adb8:	d132      	bne.n	801ae20 <_vfiprintf_r+0x1ac>
 801adba:	9b03      	ldr	r3, [sp, #12]
 801adbc:	1d1a      	adds	r2, r3, #4
 801adbe:	681b      	ldr	r3, [r3, #0]
 801adc0:	9203      	str	r2, [sp, #12]
 801adc2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801adc6:	3402      	adds	r4, #2
 801adc8:	9305      	str	r3, [sp, #20]
 801adca:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801aea0 <_vfiprintf_r+0x22c>
 801adce:	7821      	ldrb	r1, [r4, #0]
 801add0:	2203      	movs	r2, #3
 801add2:	4650      	mov	r0, sl
 801add4:	f7e5 fa84 	bl	80002e0 <memchr>
 801add8:	b138      	cbz	r0, 801adea <_vfiprintf_r+0x176>
 801adda:	9b04      	ldr	r3, [sp, #16]
 801addc:	eba0 000a 	sub.w	r0, r0, sl
 801ade0:	2240      	movs	r2, #64	@ 0x40
 801ade2:	4082      	lsls	r2, r0
 801ade4:	4313      	orrs	r3, r2
 801ade6:	3401      	adds	r4, #1
 801ade8:	9304      	str	r3, [sp, #16]
 801adea:	f814 1b01 	ldrb.w	r1, [r4], #1
 801adee:	4829      	ldr	r0, [pc, #164]	@ (801ae94 <_vfiprintf_r+0x220>)
 801adf0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801adf4:	2206      	movs	r2, #6
 801adf6:	f7e5 fa73 	bl	80002e0 <memchr>
 801adfa:	2800      	cmp	r0, #0
 801adfc:	d03f      	beq.n	801ae7e <_vfiprintf_r+0x20a>
 801adfe:	4b26      	ldr	r3, [pc, #152]	@ (801ae98 <_vfiprintf_r+0x224>)
 801ae00:	bb1b      	cbnz	r3, 801ae4a <_vfiprintf_r+0x1d6>
 801ae02:	9b03      	ldr	r3, [sp, #12]
 801ae04:	3307      	adds	r3, #7
 801ae06:	f023 0307 	bic.w	r3, r3, #7
 801ae0a:	3308      	adds	r3, #8
 801ae0c:	9303      	str	r3, [sp, #12]
 801ae0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ae10:	443b      	add	r3, r7
 801ae12:	9309      	str	r3, [sp, #36]	@ 0x24
 801ae14:	e76a      	b.n	801acec <_vfiprintf_r+0x78>
 801ae16:	fb0c 3202 	mla	r2, ip, r2, r3
 801ae1a:	460c      	mov	r4, r1
 801ae1c:	2001      	movs	r0, #1
 801ae1e:	e7a8      	b.n	801ad72 <_vfiprintf_r+0xfe>
 801ae20:	2300      	movs	r3, #0
 801ae22:	3401      	adds	r4, #1
 801ae24:	9305      	str	r3, [sp, #20]
 801ae26:	4619      	mov	r1, r3
 801ae28:	f04f 0c0a 	mov.w	ip, #10
 801ae2c:	4620      	mov	r0, r4
 801ae2e:	f810 2b01 	ldrb.w	r2, [r0], #1
 801ae32:	3a30      	subs	r2, #48	@ 0x30
 801ae34:	2a09      	cmp	r2, #9
 801ae36:	d903      	bls.n	801ae40 <_vfiprintf_r+0x1cc>
 801ae38:	2b00      	cmp	r3, #0
 801ae3a:	d0c6      	beq.n	801adca <_vfiprintf_r+0x156>
 801ae3c:	9105      	str	r1, [sp, #20]
 801ae3e:	e7c4      	b.n	801adca <_vfiprintf_r+0x156>
 801ae40:	fb0c 2101 	mla	r1, ip, r1, r2
 801ae44:	4604      	mov	r4, r0
 801ae46:	2301      	movs	r3, #1
 801ae48:	e7f0      	b.n	801ae2c <_vfiprintf_r+0x1b8>
 801ae4a:	ab03      	add	r3, sp, #12
 801ae4c:	9300      	str	r3, [sp, #0]
 801ae4e:	462a      	mov	r2, r5
 801ae50:	4b12      	ldr	r3, [pc, #72]	@ (801ae9c <_vfiprintf_r+0x228>)
 801ae52:	a904      	add	r1, sp, #16
 801ae54:	4630      	mov	r0, r6
 801ae56:	f7fe fa0b 	bl	8019270 <_printf_float>
 801ae5a:	4607      	mov	r7, r0
 801ae5c:	1c78      	adds	r0, r7, #1
 801ae5e:	d1d6      	bne.n	801ae0e <_vfiprintf_r+0x19a>
 801ae60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801ae62:	07d9      	lsls	r1, r3, #31
 801ae64:	d405      	bmi.n	801ae72 <_vfiprintf_r+0x1fe>
 801ae66:	89ab      	ldrh	r3, [r5, #12]
 801ae68:	059a      	lsls	r2, r3, #22
 801ae6a:	d402      	bmi.n	801ae72 <_vfiprintf_r+0x1fe>
 801ae6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801ae6e:	f7fe ffd9 	bl	8019e24 <__retarget_lock_release_recursive>
 801ae72:	89ab      	ldrh	r3, [r5, #12]
 801ae74:	065b      	lsls	r3, r3, #25
 801ae76:	f53f af1f 	bmi.w	801acb8 <_vfiprintf_r+0x44>
 801ae7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801ae7c:	e71e      	b.n	801acbc <_vfiprintf_r+0x48>
 801ae7e:	ab03      	add	r3, sp, #12
 801ae80:	9300      	str	r3, [sp, #0]
 801ae82:	462a      	mov	r2, r5
 801ae84:	4b05      	ldr	r3, [pc, #20]	@ (801ae9c <_vfiprintf_r+0x228>)
 801ae86:	a904      	add	r1, sp, #16
 801ae88:	4630      	mov	r0, r6
 801ae8a:	f7fe fd2b 	bl	80198e4 <_printf_i>
 801ae8e:	e7e4      	b.n	801ae5a <_vfiprintf_r+0x1e6>
 801ae90:	0801c725 	.word	0x0801c725
 801ae94:	0801c72f 	.word	0x0801c72f
 801ae98:	08019271 	.word	0x08019271
 801ae9c:	0801ac4f 	.word	0x0801ac4f
 801aea0:	0801c72b 	.word	0x0801c72b

0801aea4 <__sflush_r>:
 801aea4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801aea8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801aeac:	0716      	lsls	r6, r2, #28
 801aeae:	4605      	mov	r5, r0
 801aeb0:	460c      	mov	r4, r1
 801aeb2:	d454      	bmi.n	801af5e <__sflush_r+0xba>
 801aeb4:	684b      	ldr	r3, [r1, #4]
 801aeb6:	2b00      	cmp	r3, #0
 801aeb8:	dc02      	bgt.n	801aec0 <__sflush_r+0x1c>
 801aeba:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801aebc:	2b00      	cmp	r3, #0
 801aebe:	dd48      	ble.n	801af52 <__sflush_r+0xae>
 801aec0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801aec2:	2e00      	cmp	r6, #0
 801aec4:	d045      	beq.n	801af52 <__sflush_r+0xae>
 801aec6:	2300      	movs	r3, #0
 801aec8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801aecc:	682f      	ldr	r7, [r5, #0]
 801aece:	6a21      	ldr	r1, [r4, #32]
 801aed0:	602b      	str	r3, [r5, #0]
 801aed2:	d030      	beq.n	801af36 <__sflush_r+0x92>
 801aed4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801aed6:	89a3      	ldrh	r3, [r4, #12]
 801aed8:	0759      	lsls	r1, r3, #29
 801aeda:	d505      	bpl.n	801aee8 <__sflush_r+0x44>
 801aedc:	6863      	ldr	r3, [r4, #4]
 801aede:	1ad2      	subs	r2, r2, r3
 801aee0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801aee2:	b10b      	cbz	r3, 801aee8 <__sflush_r+0x44>
 801aee4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801aee6:	1ad2      	subs	r2, r2, r3
 801aee8:	2300      	movs	r3, #0
 801aeea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801aeec:	6a21      	ldr	r1, [r4, #32]
 801aeee:	4628      	mov	r0, r5
 801aef0:	47b0      	blx	r6
 801aef2:	1c43      	adds	r3, r0, #1
 801aef4:	89a3      	ldrh	r3, [r4, #12]
 801aef6:	d106      	bne.n	801af06 <__sflush_r+0x62>
 801aef8:	6829      	ldr	r1, [r5, #0]
 801aefa:	291d      	cmp	r1, #29
 801aefc:	d82b      	bhi.n	801af56 <__sflush_r+0xb2>
 801aefe:	4a2a      	ldr	r2, [pc, #168]	@ (801afa8 <__sflush_r+0x104>)
 801af00:	40ca      	lsrs	r2, r1
 801af02:	07d6      	lsls	r6, r2, #31
 801af04:	d527      	bpl.n	801af56 <__sflush_r+0xb2>
 801af06:	2200      	movs	r2, #0
 801af08:	6062      	str	r2, [r4, #4]
 801af0a:	04d9      	lsls	r1, r3, #19
 801af0c:	6922      	ldr	r2, [r4, #16]
 801af0e:	6022      	str	r2, [r4, #0]
 801af10:	d504      	bpl.n	801af1c <__sflush_r+0x78>
 801af12:	1c42      	adds	r2, r0, #1
 801af14:	d101      	bne.n	801af1a <__sflush_r+0x76>
 801af16:	682b      	ldr	r3, [r5, #0]
 801af18:	b903      	cbnz	r3, 801af1c <__sflush_r+0x78>
 801af1a:	6560      	str	r0, [r4, #84]	@ 0x54
 801af1c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801af1e:	602f      	str	r7, [r5, #0]
 801af20:	b1b9      	cbz	r1, 801af52 <__sflush_r+0xae>
 801af22:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801af26:	4299      	cmp	r1, r3
 801af28:	d002      	beq.n	801af30 <__sflush_r+0x8c>
 801af2a:	4628      	mov	r0, r5
 801af2c:	f7ff fe2e 	bl	801ab8c <_free_r>
 801af30:	2300      	movs	r3, #0
 801af32:	6363      	str	r3, [r4, #52]	@ 0x34
 801af34:	e00d      	b.n	801af52 <__sflush_r+0xae>
 801af36:	2301      	movs	r3, #1
 801af38:	4628      	mov	r0, r5
 801af3a:	47b0      	blx	r6
 801af3c:	4602      	mov	r2, r0
 801af3e:	1c50      	adds	r0, r2, #1
 801af40:	d1c9      	bne.n	801aed6 <__sflush_r+0x32>
 801af42:	682b      	ldr	r3, [r5, #0]
 801af44:	2b00      	cmp	r3, #0
 801af46:	d0c6      	beq.n	801aed6 <__sflush_r+0x32>
 801af48:	2b1d      	cmp	r3, #29
 801af4a:	d001      	beq.n	801af50 <__sflush_r+0xac>
 801af4c:	2b16      	cmp	r3, #22
 801af4e:	d11e      	bne.n	801af8e <__sflush_r+0xea>
 801af50:	602f      	str	r7, [r5, #0]
 801af52:	2000      	movs	r0, #0
 801af54:	e022      	b.n	801af9c <__sflush_r+0xf8>
 801af56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801af5a:	b21b      	sxth	r3, r3
 801af5c:	e01b      	b.n	801af96 <__sflush_r+0xf2>
 801af5e:	690f      	ldr	r7, [r1, #16]
 801af60:	2f00      	cmp	r7, #0
 801af62:	d0f6      	beq.n	801af52 <__sflush_r+0xae>
 801af64:	0793      	lsls	r3, r2, #30
 801af66:	680e      	ldr	r6, [r1, #0]
 801af68:	bf08      	it	eq
 801af6a:	694b      	ldreq	r3, [r1, #20]
 801af6c:	600f      	str	r7, [r1, #0]
 801af6e:	bf18      	it	ne
 801af70:	2300      	movne	r3, #0
 801af72:	eba6 0807 	sub.w	r8, r6, r7
 801af76:	608b      	str	r3, [r1, #8]
 801af78:	f1b8 0f00 	cmp.w	r8, #0
 801af7c:	dde9      	ble.n	801af52 <__sflush_r+0xae>
 801af7e:	6a21      	ldr	r1, [r4, #32]
 801af80:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801af82:	4643      	mov	r3, r8
 801af84:	463a      	mov	r2, r7
 801af86:	4628      	mov	r0, r5
 801af88:	47b0      	blx	r6
 801af8a:	2800      	cmp	r0, #0
 801af8c:	dc08      	bgt.n	801afa0 <__sflush_r+0xfc>
 801af8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801af92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801af96:	81a3      	strh	r3, [r4, #12]
 801af98:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801af9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801afa0:	4407      	add	r7, r0
 801afa2:	eba8 0800 	sub.w	r8, r8, r0
 801afa6:	e7e7      	b.n	801af78 <__sflush_r+0xd4>
 801afa8:	20400001 	.word	0x20400001

0801afac <_fflush_r>:
 801afac:	b538      	push	{r3, r4, r5, lr}
 801afae:	690b      	ldr	r3, [r1, #16]
 801afb0:	4605      	mov	r5, r0
 801afb2:	460c      	mov	r4, r1
 801afb4:	b913      	cbnz	r3, 801afbc <_fflush_r+0x10>
 801afb6:	2500      	movs	r5, #0
 801afb8:	4628      	mov	r0, r5
 801afba:	bd38      	pop	{r3, r4, r5, pc}
 801afbc:	b118      	cbz	r0, 801afc6 <_fflush_r+0x1a>
 801afbe:	6a03      	ldr	r3, [r0, #32]
 801afc0:	b90b      	cbnz	r3, 801afc6 <_fflush_r+0x1a>
 801afc2:	f7fe fe45 	bl	8019c50 <__sinit>
 801afc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801afca:	2b00      	cmp	r3, #0
 801afcc:	d0f3      	beq.n	801afb6 <_fflush_r+0xa>
 801afce:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801afd0:	07d0      	lsls	r0, r2, #31
 801afd2:	d404      	bmi.n	801afde <_fflush_r+0x32>
 801afd4:	0599      	lsls	r1, r3, #22
 801afd6:	d402      	bmi.n	801afde <_fflush_r+0x32>
 801afd8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801afda:	f7fe ff22 	bl	8019e22 <__retarget_lock_acquire_recursive>
 801afde:	4628      	mov	r0, r5
 801afe0:	4621      	mov	r1, r4
 801afe2:	f7ff ff5f 	bl	801aea4 <__sflush_r>
 801afe6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801afe8:	07da      	lsls	r2, r3, #31
 801afea:	4605      	mov	r5, r0
 801afec:	d4e4      	bmi.n	801afb8 <_fflush_r+0xc>
 801afee:	89a3      	ldrh	r3, [r4, #12]
 801aff0:	059b      	lsls	r3, r3, #22
 801aff2:	d4e1      	bmi.n	801afb8 <_fflush_r+0xc>
 801aff4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801aff6:	f7fe ff15 	bl	8019e24 <__retarget_lock_release_recursive>
 801affa:	e7dd      	b.n	801afb8 <_fflush_r+0xc>

0801affc <_Balloc>:
 801affc:	b570      	push	{r4, r5, r6, lr}
 801affe:	69c6      	ldr	r6, [r0, #28]
 801b000:	4604      	mov	r4, r0
 801b002:	460d      	mov	r5, r1
 801b004:	b976      	cbnz	r6, 801b024 <_Balloc+0x28>
 801b006:	2010      	movs	r0, #16
 801b008:	f7fe fb4c 	bl	80196a4 <malloc>
 801b00c:	4602      	mov	r2, r0
 801b00e:	61e0      	str	r0, [r4, #28]
 801b010:	b920      	cbnz	r0, 801b01c <_Balloc+0x20>
 801b012:	4b18      	ldr	r3, [pc, #96]	@ (801b074 <_Balloc+0x78>)
 801b014:	4818      	ldr	r0, [pc, #96]	@ (801b078 <_Balloc+0x7c>)
 801b016:	216b      	movs	r1, #107	@ 0x6b
 801b018:	f7fe f878 	bl	801910c <__assert_func>
 801b01c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801b020:	6006      	str	r6, [r0, #0]
 801b022:	60c6      	str	r6, [r0, #12]
 801b024:	69e6      	ldr	r6, [r4, #28]
 801b026:	68f3      	ldr	r3, [r6, #12]
 801b028:	b183      	cbz	r3, 801b04c <_Balloc+0x50>
 801b02a:	69e3      	ldr	r3, [r4, #28]
 801b02c:	68db      	ldr	r3, [r3, #12]
 801b02e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801b032:	b9b8      	cbnz	r0, 801b064 <_Balloc+0x68>
 801b034:	2101      	movs	r1, #1
 801b036:	fa01 f605 	lsl.w	r6, r1, r5
 801b03a:	1d72      	adds	r2, r6, #5
 801b03c:	0092      	lsls	r2, r2, #2
 801b03e:	4620      	mov	r0, r4
 801b040:	f000 fcf8 	bl	801ba34 <_calloc_r>
 801b044:	b160      	cbz	r0, 801b060 <_Balloc+0x64>
 801b046:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801b04a:	e00e      	b.n	801b06a <_Balloc+0x6e>
 801b04c:	2221      	movs	r2, #33	@ 0x21
 801b04e:	2104      	movs	r1, #4
 801b050:	4620      	mov	r0, r4
 801b052:	f000 fcef 	bl	801ba34 <_calloc_r>
 801b056:	69e3      	ldr	r3, [r4, #28]
 801b058:	60f0      	str	r0, [r6, #12]
 801b05a:	68db      	ldr	r3, [r3, #12]
 801b05c:	2b00      	cmp	r3, #0
 801b05e:	d1e4      	bne.n	801b02a <_Balloc+0x2e>
 801b060:	2000      	movs	r0, #0
 801b062:	bd70      	pop	{r4, r5, r6, pc}
 801b064:	6802      	ldr	r2, [r0, #0]
 801b066:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801b06a:	2300      	movs	r3, #0
 801b06c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801b070:	e7f7      	b.n	801b062 <_Balloc+0x66>
 801b072:	bf00      	nop
 801b074:	0801c6a5 	.word	0x0801c6a5
 801b078:	0801c736 	.word	0x0801c736

0801b07c <_Bfree>:
 801b07c:	b570      	push	{r4, r5, r6, lr}
 801b07e:	69c6      	ldr	r6, [r0, #28]
 801b080:	4605      	mov	r5, r0
 801b082:	460c      	mov	r4, r1
 801b084:	b976      	cbnz	r6, 801b0a4 <_Bfree+0x28>
 801b086:	2010      	movs	r0, #16
 801b088:	f7fe fb0c 	bl	80196a4 <malloc>
 801b08c:	4602      	mov	r2, r0
 801b08e:	61e8      	str	r0, [r5, #28]
 801b090:	b920      	cbnz	r0, 801b09c <_Bfree+0x20>
 801b092:	4b09      	ldr	r3, [pc, #36]	@ (801b0b8 <_Bfree+0x3c>)
 801b094:	4809      	ldr	r0, [pc, #36]	@ (801b0bc <_Bfree+0x40>)
 801b096:	218f      	movs	r1, #143	@ 0x8f
 801b098:	f7fe f838 	bl	801910c <__assert_func>
 801b09c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801b0a0:	6006      	str	r6, [r0, #0]
 801b0a2:	60c6      	str	r6, [r0, #12]
 801b0a4:	b13c      	cbz	r4, 801b0b6 <_Bfree+0x3a>
 801b0a6:	69eb      	ldr	r3, [r5, #28]
 801b0a8:	6862      	ldr	r2, [r4, #4]
 801b0aa:	68db      	ldr	r3, [r3, #12]
 801b0ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801b0b0:	6021      	str	r1, [r4, #0]
 801b0b2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801b0b6:	bd70      	pop	{r4, r5, r6, pc}
 801b0b8:	0801c6a5 	.word	0x0801c6a5
 801b0bc:	0801c736 	.word	0x0801c736

0801b0c0 <__multadd>:
 801b0c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b0c4:	690d      	ldr	r5, [r1, #16]
 801b0c6:	4607      	mov	r7, r0
 801b0c8:	460c      	mov	r4, r1
 801b0ca:	461e      	mov	r6, r3
 801b0cc:	f101 0c14 	add.w	ip, r1, #20
 801b0d0:	2000      	movs	r0, #0
 801b0d2:	f8dc 3000 	ldr.w	r3, [ip]
 801b0d6:	b299      	uxth	r1, r3
 801b0d8:	fb02 6101 	mla	r1, r2, r1, r6
 801b0dc:	0c1e      	lsrs	r6, r3, #16
 801b0de:	0c0b      	lsrs	r3, r1, #16
 801b0e0:	fb02 3306 	mla	r3, r2, r6, r3
 801b0e4:	b289      	uxth	r1, r1
 801b0e6:	3001      	adds	r0, #1
 801b0e8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801b0ec:	4285      	cmp	r5, r0
 801b0ee:	f84c 1b04 	str.w	r1, [ip], #4
 801b0f2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801b0f6:	dcec      	bgt.n	801b0d2 <__multadd+0x12>
 801b0f8:	b30e      	cbz	r6, 801b13e <__multadd+0x7e>
 801b0fa:	68a3      	ldr	r3, [r4, #8]
 801b0fc:	42ab      	cmp	r3, r5
 801b0fe:	dc19      	bgt.n	801b134 <__multadd+0x74>
 801b100:	6861      	ldr	r1, [r4, #4]
 801b102:	4638      	mov	r0, r7
 801b104:	3101      	adds	r1, #1
 801b106:	f7ff ff79 	bl	801affc <_Balloc>
 801b10a:	4680      	mov	r8, r0
 801b10c:	b928      	cbnz	r0, 801b11a <__multadd+0x5a>
 801b10e:	4602      	mov	r2, r0
 801b110:	4b0c      	ldr	r3, [pc, #48]	@ (801b144 <__multadd+0x84>)
 801b112:	480d      	ldr	r0, [pc, #52]	@ (801b148 <__multadd+0x88>)
 801b114:	21ba      	movs	r1, #186	@ 0xba
 801b116:	f7fd fff9 	bl	801910c <__assert_func>
 801b11a:	6922      	ldr	r2, [r4, #16]
 801b11c:	3202      	adds	r2, #2
 801b11e:	f104 010c 	add.w	r1, r4, #12
 801b122:	0092      	lsls	r2, r2, #2
 801b124:	300c      	adds	r0, #12
 801b126:	f7fe fee1 	bl	8019eec <memcpy>
 801b12a:	4621      	mov	r1, r4
 801b12c:	4638      	mov	r0, r7
 801b12e:	f7ff ffa5 	bl	801b07c <_Bfree>
 801b132:	4644      	mov	r4, r8
 801b134:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801b138:	3501      	adds	r5, #1
 801b13a:	615e      	str	r6, [r3, #20]
 801b13c:	6125      	str	r5, [r4, #16]
 801b13e:	4620      	mov	r0, r4
 801b140:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b144:	0801c714 	.word	0x0801c714
 801b148:	0801c736 	.word	0x0801c736

0801b14c <__hi0bits>:
 801b14c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801b150:	4603      	mov	r3, r0
 801b152:	bf36      	itet	cc
 801b154:	0403      	lslcc	r3, r0, #16
 801b156:	2000      	movcs	r0, #0
 801b158:	2010      	movcc	r0, #16
 801b15a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801b15e:	bf3c      	itt	cc
 801b160:	021b      	lslcc	r3, r3, #8
 801b162:	3008      	addcc	r0, #8
 801b164:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801b168:	bf3c      	itt	cc
 801b16a:	011b      	lslcc	r3, r3, #4
 801b16c:	3004      	addcc	r0, #4
 801b16e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801b172:	bf3c      	itt	cc
 801b174:	009b      	lslcc	r3, r3, #2
 801b176:	3002      	addcc	r0, #2
 801b178:	2b00      	cmp	r3, #0
 801b17a:	db05      	blt.n	801b188 <__hi0bits+0x3c>
 801b17c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801b180:	f100 0001 	add.w	r0, r0, #1
 801b184:	bf08      	it	eq
 801b186:	2020      	moveq	r0, #32
 801b188:	4770      	bx	lr

0801b18a <__lo0bits>:
 801b18a:	6803      	ldr	r3, [r0, #0]
 801b18c:	4602      	mov	r2, r0
 801b18e:	f013 0007 	ands.w	r0, r3, #7
 801b192:	d00b      	beq.n	801b1ac <__lo0bits+0x22>
 801b194:	07d9      	lsls	r1, r3, #31
 801b196:	d421      	bmi.n	801b1dc <__lo0bits+0x52>
 801b198:	0798      	lsls	r0, r3, #30
 801b19a:	bf49      	itett	mi
 801b19c:	085b      	lsrmi	r3, r3, #1
 801b19e:	089b      	lsrpl	r3, r3, #2
 801b1a0:	2001      	movmi	r0, #1
 801b1a2:	6013      	strmi	r3, [r2, #0]
 801b1a4:	bf5c      	itt	pl
 801b1a6:	6013      	strpl	r3, [r2, #0]
 801b1a8:	2002      	movpl	r0, #2
 801b1aa:	4770      	bx	lr
 801b1ac:	b299      	uxth	r1, r3
 801b1ae:	b909      	cbnz	r1, 801b1b4 <__lo0bits+0x2a>
 801b1b0:	0c1b      	lsrs	r3, r3, #16
 801b1b2:	2010      	movs	r0, #16
 801b1b4:	b2d9      	uxtb	r1, r3
 801b1b6:	b909      	cbnz	r1, 801b1bc <__lo0bits+0x32>
 801b1b8:	3008      	adds	r0, #8
 801b1ba:	0a1b      	lsrs	r3, r3, #8
 801b1bc:	0719      	lsls	r1, r3, #28
 801b1be:	bf04      	itt	eq
 801b1c0:	091b      	lsreq	r3, r3, #4
 801b1c2:	3004      	addeq	r0, #4
 801b1c4:	0799      	lsls	r1, r3, #30
 801b1c6:	bf04      	itt	eq
 801b1c8:	089b      	lsreq	r3, r3, #2
 801b1ca:	3002      	addeq	r0, #2
 801b1cc:	07d9      	lsls	r1, r3, #31
 801b1ce:	d403      	bmi.n	801b1d8 <__lo0bits+0x4e>
 801b1d0:	085b      	lsrs	r3, r3, #1
 801b1d2:	f100 0001 	add.w	r0, r0, #1
 801b1d6:	d003      	beq.n	801b1e0 <__lo0bits+0x56>
 801b1d8:	6013      	str	r3, [r2, #0]
 801b1da:	4770      	bx	lr
 801b1dc:	2000      	movs	r0, #0
 801b1de:	4770      	bx	lr
 801b1e0:	2020      	movs	r0, #32
 801b1e2:	4770      	bx	lr

0801b1e4 <__i2b>:
 801b1e4:	b510      	push	{r4, lr}
 801b1e6:	460c      	mov	r4, r1
 801b1e8:	2101      	movs	r1, #1
 801b1ea:	f7ff ff07 	bl	801affc <_Balloc>
 801b1ee:	4602      	mov	r2, r0
 801b1f0:	b928      	cbnz	r0, 801b1fe <__i2b+0x1a>
 801b1f2:	4b05      	ldr	r3, [pc, #20]	@ (801b208 <__i2b+0x24>)
 801b1f4:	4805      	ldr	r0, [pc, #20]	@ (801b20c <__i2b+0x28>)
 801b1f6:	f240 1145 	movw	r1, #325	@ 0x145
 801b1fa:	f7fd ff87 	bl	801910c <__assert_func>
 801b1fe:	2301      	movs	r3, #1
 801b200:	6144      	str	r4, [r0, #20]
 801b202:	6103      	str	r3, [r0, #16]
 801b204:	bd10      	pop	{r4, pc}
 801b206:	bf00      	nop
 801b208:	0801c714 	.word	0x0801c714
 801b20c:	0801c736 	.word	0x0801c736

0801b210 <__multiply>:
 801b210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b214:	4617      	mov	r7, r2
 801b216:	690a      	ldr	r2, [r1, #16]
 801b218:	693b      	ldr	r3, [r7, #16]
 801b21a:	429a      	cmp	r2, r3
 801b21c:	bfa8      	it	ge
 801b21e:	463b      	movge	r3, r7
 801b220:	4689      	mov	r9, r1
 801b222:	bfa4      	itt	ge
 801b224:	460f      	movge	r7, r1
 801b226:	4699      	movge	r9, r3
 801b228:	693d      	ldr	r5, [r7, #16]
 801b22a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801b22e:	68bb      	ldr	r3, [r7, #8]
 801b230:	6879      	ldr	r1, [r7, #4]
 801b232:	eb05 060a 	add.w	r6, r5, sl
 801b236:	42b3      	cmp	r3, r6
 801b238:	b085      	sub	sp, #20
 801b23a:	bfb8      	it	lt
 801b23c:	3101      	addlt	r1, #1
 801b23e:	f7ff fedd 	bl	801affc <_Balloc>
 801b242:	b930      	cbnz	r0, 801b252 <__multiply+0x42>
 801b244:	4602      	mov	r2, r0
 801b246:	4b41      	ldr	r3, [pc, #260]	@ (801b34c <__multiply+0x13c>)
 801b248:	4841      	ldr	r0, [pc, #260]	@ (801b350 <__multiply+0x140>)
 801b24a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801b24e:	f7fd ff5d 	bl	801910c <__assert_func>
 801b252:	f100 0414 	add.w	r4, r0, #20
 801b256:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801b25a:	4623      	mov	r3, r4
 801b25c:	2200      	movs	r2, #0
 801b25e:	4573      	cmp	r3, lr
 801b260:	d320      	bcc.n	801b2a4 <__multiply+0x94>
 801b262:	f107 0814 	add.w	r8, r7, #20
 801b266:	f109 0114 	add.w	r1, r9, #20
 801b26a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801b26e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801b272:	9302      	str	r3, [sp, #8]
 801b274:	1beb      	subs	r3, r5, r7
 801b276:	3b15      	subs	r3, #21
 801b278:	f023 0303 	bic.w	r3, r3, #3
 801b27c:	3304      	adds	r3, #4
 801b27e:	3715      	adds	r7, #21
 801b280:	42bd      	cmp	r5, r7
 801b282:	bf38      	it	cc
 801b284:	2304      	movcc	r3, #4
 801b286:	9301      	str	r3, [sp, #4]
 801b288:	9b02      	ldr	r3, [sp, #8]
 801b28a:	9103      	str	r1, [sp, #12]
 801b28c:	428b      	cmp	r3, r1
 801b28e:	d80c      	bhi.n	801b2aa <__multiply+0x9a>
 801b290:	2e00      	cmp	r6, #0
 801b292:	dd03      	ble.n	801b29c <__multiply+0x8c>
 801b294:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801b298:	2b00      	cmp	r3, #0
 801b29a:	d055      	beq.n	801b348 <__multiply+0x138>
 801b29c:	6106      	str	r6, [r0, #16]
 801b29e:	b005      	add	sp, #20
 801b2a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b2a4:	f843 2b04 	str.w	r2, [r3], #4
 801b2a8:	e7d9      	b.n	801b25e <__multiply+0x4e>
 801b2aa:	f8b1 a000 	ldrh.w	sl, [r1]
 801b2ae:	f1ba 0f00 	cmp.w	sl, #0
 801b2b2:	d01f      	beq.n	801b2f4 <__multiply+0xe4>
 801b2b4:	46c4      	mov	ip, r8
 801b2b6:	46a1      	mov	r9, r4
 801b2b8:	2700      	movs	r7, #0
 801b2ba:	f85c 2b04 	ldr.w	r2, [ip], #4
 801b2be:	f8d9 3000 	ldr.w	r3, [r9]
 801b2c2:	fa1f fb82 	uxth.w	fp, r2
 801b2c6:	b29b      	uxth	r3, r3
 801b2c8:	fb0a 330b 	mla	r3, sl, fp, r3
 801b2cc:	443b      	add	r3, r7
 801b2ce:	f8d9 7000 	ldr.w	r7, [r9]
 801b2d2:	0c12      	lsrs	r2, r2, #16
 801b2d4:	0c3f      	lsrs	r7, r7, #16
 801b2d6:	fb0a 7202 	mla	r2, sl, r2, r7
 801b2da:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801b2de:	b29b      	uxth	r3, r3
 801b2e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801b2e4:	4565      	cmp	r5, ip
 801b2e6:	f849 3b04 	str.w	r3, [r9], #4
 801b2ea:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801b2ee:	d8e4      	bhi.n	801b2ba <__multiply+0xaa>
 801b2f0:	9b01      	ldr	r3, [sp, #4]
 801b2f2:	50e7      	str	r7, [r4, r3]
 801b2f4:	9b03      	ldr	r3, [sp, #12]
 801b2f6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801b2fa:	3104      	adds	r1, #4
 801b2fc:	f1b9 0f00 	cmp.w	r9, #0
 801b300:	d020      	beq.n	801b344 <__multiply+0x134>
 801b302:	6823      	ldr	r3, [r4, #0]
 801b304:	4647      	mov	r7, r8
 801b306:	46a4      	mov	ip, r4
 801b308:	f04f 0a00 	mov.w	sl, #0
 801b30c:	f8b7 b000 	ldrh.w	fp, [r7]
 801b310:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801b314:	fb09 220b 	mla	r2, r9, fp, r2
 801b318:	4452      	add	r2, sl
 801b31a:	b29b      	uxth	r3, r3
 801b31c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801b320:	f84c 3b04 	str.w	r3, [ip], #4
 801b324:	f857 3b04 	ldr.w	r3, [r7], #4
 801b328:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801b32c:	f8bc 3000 	ldrh.w	r3, [ip]
 801b330:	fb09 330a 	mla	r3, r9, sl, r3
 801b334:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801b338:	42bd      	cmp	r5, r7
 801b33a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801b33e:	d8e5      	bhi.n	801b30c <__multiply+0xfc>
 801b340:	9a01      	ldr	r2, [sp, #4]
 801b342:	50a3      	str	r3, [r4, r2]
 801b344:	3404      	adds	r4, #4
 801b346:	e79f      	b.n	801b288 <__multiply+0x78>
 801b348:	3e01      	subs	r6, #1
 801b34a:	e7a1      	b.n	801b290 <__multiply+0x80>
 801b34c:	0801c714 	.word	0x0801c714
 801b350:	0801c736 	.word	0x0801c736

0801b354 <__pow5mult>:
 801b354:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b358:	4615      	mov	r5, r2
 801b35a:	f012 0203 	ands.w	r2, r2, #3
 801b35e:	4607      	mov	r7, r0
 801b360:	460e      	mov	r6, r1
 801b362:	d007      	beq.n	801b374 <__pow5mult+0x20>
 801b364:	4c25      	ldr	r4, [pc, #148]	@ (801b3fc <__pow5mult+0xa8>)
 801b366:	3a01      	subs	r2, #1
 801b368:	2300      	movs	r3, #0
 801b36a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801b36e:	f7ff fea7 	bl	801b0c0 <__multadd>
 801b372:	4606      	mov	r6, r0
 801b374:	10ad      	asrs	r5, r5, #2
 801b376:	d03d      	beq.n	801b3f4 <__pow5mult+0xa0>
 801b378:	69fc      	ldr	r4, [r7, #28]
 801b37a:	b97c      	cbnz	r4, 801b39c <__pow5mult+0x48>
 801b37c:	2010      	movs	r0, #16
 801b37e:	f7fe f991 	bl	80196a4 <malloc>
 801b382:	4602      	mov	r2, r0
 801b384:	61f8      	str	r0, [r7, #28]
 801b386:	b928      	cbnz	r0, 801b394 <__pow5mult+0x40>
 801b388:	4b1d      	ldr	r3, [pc, #116]	@ (801b400 <__pow5mult+0xac>)
 801b38a:	481e      	ldr	r0, [pc, #120]	@ (801b404 <__pow5mult+0xb0>)
 801b38c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801b390:	f7fd febc 	bl	801910c <__assert_func>
 801b394:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801b398:	6004      	str	r4, [r0, #0]
 801b39a:	60c4      	str	r4, [r0, #12]
 801b39c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801b3a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801b3a4:	b94c      	cbnz	r4, 801b3ba <__pow5mult+0x66>
 801b3a6:	f240 2171 	movw	r1, #625	@ 0x271
 801b3aa:	4638      	mov	r0, r7
 801b3ac:	f7ff ff1a 	bl	801b1e4 <__i2b>
 801b3b0:	2300      	movs	r3, #0
 801b3b2:	f8c8 0008 	str.w	r0, [r8, #8]
 801b3b6:	4604      	mov	r4, r0
 801b3b8:	6003      	str	r3, [r0, #0]
 801b3ba:	f04f 0900 	mov.w	r9, #0
 801b3be:	07eb      	lsls	r3, r5, #31
 801b3c0:	d50a      	bpl.n	801b3d8 <__pow5mult+0x84>
 801b3c2:	4631      	mov	r1, r6
 801b3c4:	4622      	mov	r2, r4
 801b3c6:	4638      	mov	r0, r7
 801b3c8:	f7ff ff22 	bl	801b210 <__multiply>
 801b3cc:	4631      	mov	r1, r6
 801b3ce:	4680      	mov	r8, r0
 801b3d0:	4638      	mov	r0, r7
 801b3d2:	f7ff fe53 	bl	801b07c <_Bfree>
 801b3d6:	4646      	mov	r6, r8
 801b3d8:	106d      	asrs	r5, r5, #1
 801b3da:	d00b      	beq.n	801b3f4 <__pow5mult+0xa0>
 801b3dc:	6820      	ldr	r0, [r4, #0]
 801b3de:	b938      	cbnz	r0, 801b3f0 <__pow5mult+0x9c>
 801b3e0:	4622      	mov	r2, r4
 801b3e2:	4621      	mov	r1, r4
 801b3e4:	4638      	mov	r0, r7
 801b3e6:	f7ff ff13 	bl	801b210 <__multiply>
 801b3ea:	6020      	str	r0, [r4, #0]
 801b3ec:	f8c0 9000 	str.w	r9, [r0]
 801b3f0:	4604      	mov	r4, r0
 801b3f2:	e7e4      	b.n	801b3be <__pow5mult+0x6a>
 801b3f4:	4630      	mov	r0, r6
 801b3f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b3fa:	bf00      	nop
 801b3fc:	0801c79c 	.word	0x0801c79c
 801b400:	0801c6a5 	.word	0x0801c6a5
 801b404:	0801c736 	.word	0x0801c736

0801b408 <__lshift>:
 801b408:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b40c:	460c      	mov	r4, r1
 801b40e:	6849      	ldr	r1, [r1, #4]
 801b410:	6923      	ldr	r3, [r4, #16]
 801b412:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801b416:	68a3      	ldr	r3, [r4, #8]
 801b418:	4607      	mov	r7, r0
 801b41a:	4691      	mov	r9, r2
 801b41c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801b420:	f108 0601 	add.w	r6, r8, #1
 801b424:	42b3      	cmp	r3, r6
 801b426:	db0b      	blt.n	801b440 <__lshift+0x38>
 801b428:	4638      	mov	r0, r7
 801b42a:	f7ff fde7 	bl	801affc <_Balloc>
 801b42e:	4605      	mov	r5, r0
 801b430:	b948      	cbnz	r0, 801b446 <__lshift+0x3e>
 801b432:	4602      	mov	r2, r0
 801b434:	4b28      	ldr	r3, [pc, #160]	@ (801b4d8 <__lshift+0xd0>)
 801b436:	4829      	ldr	r0, [pc, #164]	@ (801b4dc <__lshift+0xd4>)
 801b438:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801b43c:	f7fd fe66 	bl	801910c <__assert_func>
 801b440:	3101      	adds	r1, #1
 801b442:	005b      	lsls	r3, r3, #1
 801b444:	e7ee      	b.n	801b424 <__lshift+0x1c>
 801b446:	2300      	movs	r3, #0
 801b448:	f100 0114 	add.w	r1, r0, #20
 801b44c:	f100 0210 	add.w	r2, r0, #16
 801b450:	4618      	mov	r0, r3
 801b452:	4553      	cmp	r3, sl
 801b454:	db33      	blt.n	801b4be <__lshift+0xb6>
 801b456:	6920      	ldr	r0, [r4, #16]
 801b458:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801b45c:	f104 0314 	add.w	r3, r4, #20
 801b460:	f019 091f 	ands.w	r9, r9, #31
 801b464:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801b468:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801b46c:	d02b      	beq.n	801b4c6 <__lshift+0xbe>
 801b46e:	f1c9 0e20 	rsb	lr, r9, #32
 801b472:	468a      	mov	sl, r1
 801b474:	2200      	movs	r2, #0
 801b476:	6818      	ldr	r0, [r3, #0]
 801b478:	fa00 f009 	lsl.w	r0, r0, r9
 801b47c:	4310      	orrs	r0, r2
 801b47e:	f84a 0b04 	str.w	r0, [sl], #4
 801b482:	f853 2b04 	ldr.w	r2, [r3], #4
 801b486:	459c      	cmp	ip, r3
 801b488:	fa22 f20e 	lsr.w	r2, r2, lr
 801b48c:	d8f3      	bhi.n	801b476 <__lshift+0x6e>
 801b48e:	ebac 0304 	sub.w	r3, ip, r4
 801b492:	3b15      	subs	r3, #21
 801b494:	f023 0303 	bic.w	r3, r3, #3
 801b498:	3304      	adds	r3, #4
 801b49a:	f104 0015 	add.w	r0, r4, #21
 801b49e:	4560      	cmp	r0, ip
 801b4a0:	bf88      	it	hi
 801b4a2:	2304      	movhi	r3, #4
 801b4a4:	50ca      	str	r2, [r1, r3]
 801b4a6:	b10a      	cbz	r2, 801b4ac <__lshift+0xa4>
 801b4a8:	f108 0602 	add.w	r6, r8, #2
 801b4ac:	3e01      	subs	r6, #1
 801b4ae:	4638      	mov	r0, r7
 801b4b0:	612e      	str	r6, [r5, #16]
 801b4b2:	4621      	mov	r1, r4
 801b4b4:	f7ff fde2 	bl	801b07c <_Bfree>
 801b4b8:	4628      	mov	r0, r5
 801b4ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b4be:	f842 0f04 	str.w	r0, [r2, #4]!
 801b4c2:	3301      	adds	r3, #1
 801b4c4:	e7c5      	b.n	801b452 <__lshift+0x4a>
 801b4c6:	3904      	subs	r1, #4
 801b4c8:	f853 2b04 	ldr.w	r2, [r3], #4
 801b4cc:	f841 2f04 	str.w	r2, [r1, #4]!
 801b4d0:	459c      	cmp	ip, r3
 801b4d2:	d8f9      	bhi.n	801b4c8 <__lshift+0xc0>
 801b4d4:	e7ea      	b.n	801b4ac <__lshift+0xa4>
 801b4d6:	bf00      	nop
 801b4d8:	0801c714 	.word	0x0801c714
 801b4dc:	0801c736 	.word	0x0801c736

0801b4e0 <__mcmp>:
 801b4e0:	690a      	ldr	r2, [r1, #16]
 801b4e2:	4603      	mov	r3, r0
 801b4e4:	6900      	ldr	r0, [r0, #16]
 801b4e6:	1a80      	subs	r0, r0, r2
 801b4e8:	b530      	push	{r4, r5, lr}
 801b4ea:	d10e      	bne.n	801b50a <__mcmp+0x2a>
 801b4ec:	3314      	adds	r3, #20
 801b4ee:	3114      	adds	r1, #20
 801b4f0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801b4f4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801b4f8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801b4fc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801b500:	4295      	cmp	r5, r2
 801b502:	d003      	beq.n	801b50c <__mcmp+0x2c>
 801b504:	d205      	bcs.n	801b512 <__mcmp+0x32>
 801b506:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801b50a:	bd30      	pop	{r4, r5, pc}
 801b50c:	42a3      	cmp	r3, r4
 801b50e:	d3f3      	bcc.n	801b4f8 <__mcmp+0x18>
 801b510:	e7fb      	b.n	801b50a <__mcmp+0x2a>
 801b512:	2001      	movs	r0, #1
 801b514:	e7f9      	b.n	801b50a <__mcmp+0x2a>
	...

0801b518 <__mdiff>:
 801b518:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b51c:	4689      	mov	r9, r1
 801b51e:	4606      	mov	r6, r0
 801b520:	4611      	mov	r1, r2
 801b522:	4648      	mov	r0, r9
 801b524:	4614      	mov	r4, r2
 801b526:	f7ff ffdb 	bl	801b4e0 <__mcmp>
 801b52a:	1e05      	subs	r5, r0, #0
 801b52c:	d112      	bne.n	801b554 <__mdiff+0x3c>
 801b52e:	4629      	mov	r1, r5
 801b530:	4630      	mov	r0, r6
 801b532:	f7ff fd63 	bl	801affc <_Balloc>
 801b536:	4602      	mov	r2, r0
 801b538:	b928      	cbnz	r0, 801b546 <__mdiff+0x2e>
 801b53a:	4b3f      	ldr	r3, [pc, #252]	@ (801b638 <__mdiff+0x120>)
 801b53c:	f240 2137 	movw	r1, #567	@ 0x237
 801b540:	483e      	ldr	r0, [pc, #248]	@ (801b63c <__mdiff+0x124>)
 801b542:	f7fd fde3 	bl	801910c <__assert_func>
 801b546:	2301      	movs	r3, #1
 801b548:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801b54c:	4610      	mov	r0, r2
 801b54e:	b003      	add	sp, #12
 801b550:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b554:	bfbc      	itt	lt
 801b556:	464b      	movlt	r3, r9
 801b558:	46a1      	movlt	r9, r4
 801b55a:	4630      	mov	r0, r6
 801b55c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801b560:	bfba      	itte	lt
 801b562:	461c      	movlt	r4, r3
 801b564:	2501      	movlt	r5, #1
 801b566:	2500      	movge	r5, #0
 801b568:	f7ff fd48 	bl	801affc <_Balloc>
 801b56c:	4602      	mov	r2, r0
 801b56e:	b918      	cbnz	r0, 801b578 <__mdiff+0x60>
 801b570:	4b31      	ldr	r3, [pc, #196]	@ (801b638 <__mdiff+0x120>)
 801b572:	f240 2145 	movw	r1, #581	@ 0x245
 801b576:	e7e3      	b.n	801b540 <__mdiff+0x28>
 801b578:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801b57c:	6926      	ldr	r6, [r4, #16]
 801b57e:	60c5      	str	r5, [r0, #12]
 801b580:	f109 0310 	add.w	r3, r9, #16
 801b584:	f109 0514 	add.w	r5, r9, #20
 801b588:	f104 0e14 	add.w	lr, r4, #20
 801b58c:	f100 0b14 	add.w	fp, r0, #20
 801b590:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801b594:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801b598:	9301      	str	r3, [sp, #4]
 801b59a:	46d9      	mov	r9, fp
 801b59c:	f04f 0c00 	mov.w	ip, #0
 801b5a0:	9b01      	ldr	r3, [sp, #4]
 801b5a2:	f85e 0b04 	ldr.w	r0, [lr], #4
 801b5a6:	f853 af04 	ldr.w	sl, [r3, #4]!
 801b5aa:	9301      	str	r3, [sp, #4]
 801b5ac:	fa1f f38a 	uxth.w	r3, sl
 801b5b0:	4619      	mov	r1, r3
 801b5b2:	b283      	uxth	r3, r0
 801b5b4:	1acb      	subs	r3, r1, r3
 801b5b6:	0c00      	lsrs	r0, r0, #16
 801b5b8:	4463      	add	r3, ip
 801b5ba:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801b5be:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801b5c2:	b29b      	uxth	r3, r3
 801b5c4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801b5c8:	4576      	cmp	r6, lr
 801b5ca:	f849 3b04 	str.w	r3, [r9], #4
 801b5ce:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801b5d2:	d8e5      	bhi.n	801b5a0 <__mdiff+0x88>
 801b5d4:	1b33      	subs	r3, r6, r4
 801b5d6:	3b15      	subs	r3, #21
 801b5d8:	f023 0303 	bic.w	r3, r3, #3
 801b5dc:	3415      	adds	r4, #21
 801b5de:	3304      	adds	r3, #4
 801b5e0:	42a6      	cmp	r6, r4
 801b5e2:	bf38      	it	cc
 801b5e4:	2304      	movcc	r3, #4
 801b5e6:	441d      	add	r5, r3
 801b5e8:	445b      	add	r3, fp
 801b5ea:	461e      	mov	r6, r3
 801b5ec:	462c      	mov	r4, r5
 801b5ee:	4544      	cmp	r4, r8
 801b5f0:	d30e      	bcc.n	801b610 <__mdiff+0xf8>
 801b5f2:	f108 0103 	add.w	r1, r8, #3
 801b5f6:	1b49      	subs	r1, r1, r5
 801b5f8:	f021 0103 	bic.w	r1, r1, #3
 801b5fc:	3d03      	subs	r5, #3
 801b5fe:	45a8      	cmp	r8, r5
 801b600:	bf38      	it	cc
 801b602:	2100      	movcc	r1, #0
 801b604:	440b      	add	r3, r1
 801b606:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801b60a:	b191      	cbz	r1, 801b632 <__mdiff+0x11a>
 801b60c:	6117      	str	r7, [r2, #16]
 801b60e:	e79d      	b.n	801b54c <__mdiff+0x34>
 801b610:	f854 1b04 	ldr.w	r1, [r4], #4
 801b614:	46e6      	mov	lr, ip
 801b616:	0c08      	lsrs	r0, r1, #16
 801b618:	fa1c fc81 	uxtah	ip, ip, r1
 801b61c:	4471      	add	r1, lr
 801b61e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801b622:	b289      	uxth	r1, r1
 801b624:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801b628:	f846 1b04 	str.w	r1, [r6], #4
 801b62c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801b630:	e7dd      	b.n	801b5ee <__mdiff+0xd6>
 801b632:	3f01      	subs	r7, #1
 801b634:	e7e7      	b.n	801b606 <__mdiff+0xee>
 801b636:	bf00      	nop
 801b638:	0801c714 	.word	0x0801c714
 801b63c:	0801c736 	.word	0x0801c736

0801b640 <__d2b>:
 801b640:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801b644:	460f      	mov	r7, r1
 801b646:	2101      	movs	r1, #1
 801b648:	ec59 8b10 	vmov	r8, r9, d0
 801b64c:	4616      	mov	r6, r2
 801b64e:	f7ff fcd5 	bl	801affc <_Balloc>
 801b652:	4604      	mov	r4, r0
 801b654:	b930      	cbnz	r0, 801b664 <__d2b+0x24>
 801b656:	4602      	mov	r2, r0
 801b658:	4b23      	ldr	r3, [pc, #140]	@ (801b6e8 <__d2b+0xa8>)
 801b65a:	4824      	ldr	r0, [pc, #144]	@ (801b6ec <__d2b+0xac>)
 801b65c:	f240 310f 	movw	r1, #783	@ 0x30f
 801b660:	f7fd fd54 	bl	801910c <__assert_func>
 801b664:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801b668:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801b66c:	b10d      	cbz	r5, 801b672 <__d2b+0x32>
 801b66e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801b672:	9301      	str	r3, [sp, #4]
 801b674:	f1b8 0300 	subs.w	r3, r8, #0
 801b678:	d023      	beq.n	801b6c2 <__d2b+0x82>
 801b67a:	4668      	mov	r0, sp
 801b67c:	9300      	str	r3, [sp, #0]
 801b67e:	f7ff fd84 	bl	801b18a <__lo0bits>
 801b682:	e9dd 1200 	ldrd	r1, r2, [sp]
 801b686:	b1d0      	cbz	r0, 801b6be <__d2b+0x7e>
 801b688:	f1c0 0320 	rsb	r3, r0, #32
 801b68c:	fa02 f303 	lsl.w	r3, r2, r3
 801b690:	430b      	orrs	r3, r1
 801b692:	40c2      	lsrs	r2, r0
 801b694:	6163      	str	r3, [r4, #20]
 801b696:	9201      	str	r2, [sp, #4]
 801b698:	9b01      	ldr	r3, [sp, #4]
 801b69a:	61a3      	str	r3, [r4, #24]
 801b69c:	2b00      	cmp	r3, #0
 801b69e:	bf0c      	ite	eq
 801b6a0:	2201      	moveq	r2, #1
 801b6a2:	2202      	movne	r2, #2
 801b6a4:	6122      	str	r2, [r4, #16]
 801b6a6:	b1a5      	cbz	r5, 801b6d2 <__d2b+0x92>
 801b6a8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801b6ac:	4405      	add	r5, r0
 801b6ae:	603d      	str	r5, [r7, #0]
 801b6b0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801b6b4:	6030      	str	r0, [r6, #0]
 801b6b6:	4620      	mov	r0, r4
 801b6b8:	b003      	add	sp, #12
 801b6ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b6be:	6161      	str	r1, [r4, #20]
 801b6c0:	e7ea      	b.n	801b698 <__d2b+0x58>
 801b6c2:	a801      	add	r0, sp, #4
 801b6c4:	f7ff fd61 	bl	801b18a <__lo0bits>
 801b6c8:	9b01      	ldr	r3, [sp, #4]
 801b6ca:	6163      	str	r3, [r4, #20]
 801b6cc:	3020      	adds	r0, #32
 801b6ce:	2201      	movs	r2, #1
 801b6d0:	e7e8      	b.n	801b6a4 <__d2b+0x64>
 801b6d2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801b6d6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801b6da:	6038      	str	r0, [r7, #0]
 801b6dc:	6918      	ldr	r0, [r3, #16]
 801b6de:	f7ff fd35 	bl	801b14c <__hi0bits>
 801b6e2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801b6e6:	e7e5      	b.n	801b6b4 <__d2b+0x74>
 801b6e8:	0801c714 	.word	0x0801c714
 801b6ec:	0801c736 	.word	0x0801c736

0801b6f0 <__sread>:
 801b6f0:	b510      	push	{r4, lr}
 801b6f2:	460c      	mov	r4, r1
 801b6f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b6f8:	f000 f956 	bl	801b9a8 <_read_r>
 801b6fc:	2800      	cmp	r0, #0
 801b6fe:	bfab      	itete	ge
 801b700:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801b702:	89a3      	ldrhlt	r3, [r4, #12]
 801b704:	181b      	addge	r3, r3, r0
 801b706:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801b70a:	bfac      	ite	ge
 801b70c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801b70e:	81a3      	strhlt	r3, [r4, #12]
 801b710:	bd10      	pop	{r4, pc}

0801b712 <__swrite>:
 801b712:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b716:	461f      	mov	r7, r3
 801b718:	898b      	ldrh	r3, [r1, #12]
 801b71a:	05db      	lsls	r3, r3, #23
 801b71c:	4605      	mov	r5, r0
 801b71e:	460c      	mov	r4, r1
 801b720:	4616      	mov	r6, r2
 801b722:	d505      	bpl.n	801b730 <__swrite+0x1e>
 801b724:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b728:	2302      	movs	r3, #2
 801b72a:	2200      	movs	r2, #0
 801b72c:	f000 f92a 	bl	801b984 <_lseek_r>
 801b730:	89a3      	ldrh	r3, [r4, #12]
 801b732:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b736:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801b73a:	81a3      	strh	r3, [r4, #12]
 801b73c:	4632      	mov	r2, r6
 801b73e:	463b      	mov	r3, r7
 801b740:	4628      	mov	r0, r5
 801b742:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b746:	f000 b941 	b.w	801b9cc <_write_r>

0801b74a <__sseek>:
 801b74a:	b510      	push	{r4, lr}
 801b74c:	460c      	mov	r4, r1
 801b74e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b752:	f000 f917 	bl	801b984 <_lseek_r>
 801b756:	1c43      	adds	r3, r0, #1
 801b758:	89a3      	ldrh	r3, [r4, #12]
 801b75a:	bf15      	itete	ne
 801b75c:	6560      	strne	r0, [r4, #84]	@ 0x54
 801b75e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801b762:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801b766:	81a3      	strheq	r3, [r4, #12]
 801b768:	bf18      	it	ne
 801b76a:	81a3      	strhne	r3, [r4, #12]
 801b76c:	bd10      	pop	{r4, pc}

0801b76e <__sclose>:
 801b76e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b772:	f000 b93d 	b.w	801b9f0 <_close_r>

0801b776 <__swbuf_r>:
 801b776:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b778:	460e      	mov	r6, r1
 801b77a:	4614      	mov	r4, r2
 801b77c:	4605      	mov	r5, r0
 801b77e:	b118      	cbz	r0, 801b788 <__swbuf_r+0x12>
 801b780:	6a03      	ldr	r3, [r0, #32]
 801b782:	b90b      	cbnz	r3, 801b788 <__swbuf_r+0x12>
 801b784:	f7fe fa64 	bl	8019c50 <__sinit>
 801b788:	69a3      	ldr	r3, [r4, #24]
 801b78a:	60a3      	str	r3, [r4, #8]
 801b78c:	89a3      	ldrh	r3, [r4, #12]
 801b78e:	071a      	lsls	r2, r3, #28
 801b790:	d501      	bpl.n	801b796 <__swbuf_r+0x20>
 801b792:	6923      	ldr	r3, [r4, #16]
 801b794:	b943      	cbnz	r3, 801b7a8 <__swbuf_r+0x32>
 801b796:	4621      	mov	r1, r4
 801b798:	4628      	mov	r0, r5
 801b79a:	f000 f82b 	bl	801b7f4 <__swsetup_r>
 801b79e:	b118      	cbz	r0, 801b7a8 <__swbuf_r+0x32>
 801b7a0:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801b7a4:	4638      	mov	r0, r7
 801b7a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b7a8:	6823      	ldr	r3, [r4, #0]
 801b7aa:	6922      	ldr	r2, [r4, #16]
 801b7ac:	1a98      	subs	r0, r3, r2
 801b7ae:	6963      	ldr	r3, [r4, #20]
 801b7b0:	b2f6      	uxtb	r6, r6
 801b7b2:	4283      	cmp	r3, r0
 801b7b4:	4637      	mov	r7, r6
 801b7b6:	dc05      	bgt.n	801b7c4 <__swbuf_r+0x4e>
 801b7b8:	4621      	mov	r1, r4
 801b7ba:	4628      	mov	r0, r5
 801b7bc:	f7ff fbf6 	bl	801afac <_fflush_r>
 801b7c0:	2800      	cmp	r0, #0
 801b7c2:	d1ed      	bne.n	801b7a0 <__swbuf_r+0x2a>
 801b7c4:	68a3      	ldr	r3, [r4, #8]
 801b7c6:	3b01      	subs	r3, #1
 801b7c8:	60a3      	str	r3, [r4, #8]
 801b7ca:	6823      	ldr	r3, [r4, #0]
 801b7cc:	1c5a      	adds	r2, r3, #1
 801b7ce:	6022      	str	r2, [r4, #0]
 801b7d0:	701e      	strb	r6, [r3, #0]
 801b7d2:	6962      	ldr	r2, [r4, #20]
 801b7d4:	1c43      	adds	r3, r0, #1
 801b7d6:	429a      	cmp	r2, r3
 801b7d8:	d004      	beq.n	801b7e4 <__swbuf_r+0x6e>
 801b7da:	89a3      	ldrh	r3, [r4, #12]
 801b7dc:	07db      	lsls	r3, r3, #31
 801b7de:	d5e1      	bpl.n	801b7a4 <__swbuf_r+0x2e>
 801b7e0:	2e0a      	cmp	r6, #10
 801b7e2:	d1df      	bne.n	801b7a4 <__swbuf_r+0x2e>
 801b7e4:	4621      	mov	r1, r4
 801b7e6:	4628      	mov	r0, r5
 801b7e8:	f7ff fbe0 	bl	801afac <_fflush_r>
 801b7ec:	2800      	cmp	r0, #0
 801b7ee:	d0d9      	beq.n	801b7a4 <__swbuf_r+0x2e>
 801b7f0:	e7d6      	b.n	801b7a0 <__swbuf_r+0x2a>
	...

0801b7f4 <__swsetup_r>:
 801b7f4:	b538      	push	{r3, r4, r5, lr}
 801b7f6:	4b29      	ldr	r3, [pc, #164]	@ (801b89c <__swsetup_r+0xa8>)
 801b7f8:	4605      	mov	r5, r0
 801b7fa:	6818      	ldr	r0, [r3, #0]
 801b7fc:	460c      	mov	r4, r1
 801b7fe:	b118      	cbz	r0, 801b808 <__swsetup_r+0x14>
 801b800:	6a03      	ldr	r3, [r0, #32]
 801b802:	b90b      	cbnz	r3, 801b808 <__swsetup_r+0x14>
 801b804:	f7fe fa24 	bl	8019c50 <__sinit>
 801b808:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b80c:	0719      	lsls	r1, r3, #28
 801b80e:	d422      	bmi.n	801b856 <__swsetup_r+0x62>
 801b810:	06da      	lsls	r2, r3, #27
 801b812:	d407      	bmi.n	801b824 <__swsetup_r+0x30>
 801b814:	2209      	movs	r2, #9
 801b816:	602a      	str	r2, [r5, #0]
 801b818:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b81c:	81a3      	strh	r3, [r4, #12]
 801b81e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801b822:	e033      	b.n	801b88c <__swsetup_r+0x98>
 801b824:	0758      	lsls	r0, r3, #29
 801b826:	d512      	bpl.n	801b84e <__swsetup_r+0x5a>
 801b828:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801b82a:	b141      	cbz	r1, 801b83e <__swsetup_r+0x4a>
 801b82c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801b830:	4299      	cmp	r1, r3
 801b832:	d002      	beq.n	801b83a <__swsetup_r+0x46>
 801b834:	4628      	mov	r0, r5
 801b836:	f7ff f9a9 	bl	801ab8c <_free_r>
 801b83a:	2300      	movs	r3, #0
 801b83c:	6363      	str	r3, [r4, #52]	@ 0x34
 801b83e:	89a3      	ldrh	r3, [r4, #12]
 801b840:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801b844:	81a3      	strh	r3, [r4, #12]
 801b846:	2300      	movs	r3, #0
 801b848:	6063      	str	r3, [r4, #4]
 801b84a:	6923      	ldr	r3, [r4, #16]
 801b84c:	6023      	str	r3, [r4, #0]
 801b84e:	89a3      	ldrh	r3, [r4, #12]
 801b850:	f043 0308 	orr.w	r3, r3, #8
 801b854:	81a3      	strh	r3, [r4, #12]
 801b856:	6923      	ldr	r3, [r4, #16]
 801b858:	b94b      	cbnz	r3, 801b86e <__swsetup_r+0x7a>
 801b85a:	89a3      	ldrh	r3, [r4, #12]
 801b85c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801b860:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801b864:	d003      	beq.n	801b86e <__swsetup_r+0x7a>
 801b866:	4621      	mov	r1, r4
 801b868:	4628      	mov	r0, r5
 801b86a:	f000 f83f 	bl	801b8ec <__smakebuf_r>
 801b86e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b872:	f013 0201 	ands.w	r2, r3, #1
 801b876:	d00a      	beq.n	801b88e <__swsetup_r+0x9a>
 801b878:	2200      	movs	r2, #0
 801b87a:	60a2      	str	r2, [r4, #8]
 801b87c:	6962      	ldr	r2, [r4, #20]
 801b87e:	4252      	negs	r2, r2
 801b880:	61a2      	str	r2, [r4, #24]
 801b882:	6922      	ldr	r2, [r4, #16]
 801b884:	b942      	cbnz	r2, 801b898 <__swsetup_r+0xa4>
 801b886:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801b88a:	d1c5      	bne.n	801b818 <__swsetup_r+0x24>
 801b88c:	bd38      	pop	{r3, r4, r5, pc}
 801b88e:	0799      	lsls	r1, r3, #30
 801b890:	bf58      	it	pl
 801b892:	6962      	ldrpl	r2, [r4, #20]
 801b894:	60a2      	str	r2, [r4, #8]
 801b896:	e7f4      	b.n	801b882 <__swsetup_r+0x8e>
 801b898:	2000      	movs	r0, #0
 801b89a:	e7f7      	b.n	801b88c <__swsetup_r+0x98>
 801b89c:	24000048 	.word	0x24000048

0801b8a0 <__swhatbuf_r>:
 801b8a0:	b570      	push	{r4, r5, r6, lr}
 801b8a2:	460c      	mov	r4, r1
 801b8a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b8a8:	2900      	cmp	r1, #0
 801b8aa:	b096      	sub	sp, #88	@ 0x58
 801b8ac:	4615      	mov	r5, r2
 801b8ae:	461e      	mov	r6, r3
 801b8b0:	da0d      	bge.n	801b8ce <__swhatbuf_r+0x2e>
 801b8b2:	89a3      	ldrh	r3, [r4, #12]
 801b8b4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801b8b8:	f04f 0100 	mov.w	r1, #0
 801b8bc:	bf14      	ite	ne
 801b8be:	2340      	movne	r3, #64	@ 0x40
 801b8c0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801b8c4:	2000      	movs	r0, #0
 801b8c6:	6031      	str	r1, [r6, #0]
 801b8c8:	602b      	str	r3, [r5, #0]
 801b8ca:	b016      	add	sp, #88	@ 0x58
 801b8cc:	bd70      	pop	{r4, r5, r6, pc}
 801b8ce:	466a      	mov	r2, sp
 801b8d0:	f000 f89e 	bl	801ba10 <_fstat_r>
 801b8d4:	2800      	cmp	r0, #0
 801b8d6:	dbec      	blt.n	801b8b2 <__swhatbuf_r+0x12>
 801b8d8:	9901      	ldr	r1, [sp, #4]
 801b8da:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801b8de:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801b8e2:	4259      	negs	r1, r3
 801b8e4:	4159      	adcs	r1, r3
 801b8e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801b8ea:	e7eb      	b.n	801b8c4 <__swhatbuf_r+0x24>

0801b8ec <__smakebuf_r>:
 801b8ec:	898b      	ldrh	r3, [r1, #12]
 801b8ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801b8f0:	079d      	lsls	r5, r3, #30
 801b8f2:	4606      	mov	r6, r0
 801b8f4:	460c      	mov	r4, r1
 801b8f6:	d507      	bpl.n	801b908 <__smakebuf_r+0x1c>
 801b8f8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801b8fc:	6023      	str	r3, [r4, #0]
 801b8fe:	6123      	str	r3, [r4, #16]
 801b900:	2301      	movs	r3, #1
 801b902:	6163      	str	r3, [r4, #20]
 801b904:	b003      	add	sp, #12
 801b906:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b908:	ab01      	add	r3, sp, #4
 801b90a:	466a      	mov	r2, sp
 801b90c:	f7ff ffc8 	bl	801b8a0 <__swhatbuf_r>
 801b910:	9f00      	ldr	r7, [sp, #0]
 801b912:	4605      	mov	r5, r0
 801b914:	4639      	mov	r1, r7
 801b916:	4630      	mov	r0, r6
 801b918:	f7fd fef6 	bl	8019708 <_malloc_r>
 801b91c:	b948      	cbnz	r0, 801b932 <__smakebuf_r+0x46>
 801b91e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b922:	059a      	lsls	r2, r3, #22
 801b924:	d4ee      	bmi.n	801b904 <__smakebuf_r+0x18>
 801b926:	f023 0303 	bic.w	r3, r3, #3
 801b92a:	f043 0302 	orr.w	r3, r3, #2
 801b92e:	81a3      	strh	r3, [r4, #12]
 801b930:	e7e2      	b.n	801b8f8 <__smakebuf_r+0xc>
 801b932:	89a3      	ldrh	r3, [r4, #12]
 801b934:	6020      	str	r0, [r4, #0]
 801b936:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801b93a:	81a3      	strh	r3, [r4, #12]
 801b93c:	9b01      	ldr	r3, [sp, #4]
 801b93e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801b942:	b15b      	cbz	r3, 801b95c <__smakebuf_r+0x70>
 801b944:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b948:	4630      	mov	r0, r6
 801b94a:	f000 f80b 	bl	801b964 <_isatty_r>
 801b94e:	b128      	cbz	r0, 801b95c <__smakebuf_r+0x70>
 801b950:	89a3      	ldrh	r3, [r4, #12]
 801b952:	f023 0303 	bic.w	r3, r3, #3
 801b956:	f043 0301 	orr.w	r3, r3, #1
 801b95a:	81a3      	strh	r3, [r4, #12]
 801b95c:	89a3      	ldrh	r3, [r4, #12]
 801b95e:	431d      	orrs	r5, r3
 801b960:	81a5      	strh	r5, [r4, #12]
 801b962:	e7cf      	b.n	801b904 <__smakebuf_r+0x18>

0801b964 <_isatty_r>:
 801b964:	b538      	push	{r3, r4, r5, lr}
 801b966:	4d06      	ldr	r5, [pc, #24]	@ (801b980 <_isatty_r+0x1c>)
 801b968:	2300      	movs	r3, #0
 801b96a:	4604      	mov	r4, r0
 801b96c:	4608      	mov	r0, r1
 801b96e:	602b      	str	r3, [r5, #0]
 801b970:	f7ec fd2c 	bl	80083cc <_isatty>
 801b974:	1c43      	adds	r3, r0, #1
 801b976:	d102      	bne.n	801b97e <_isatty_r+0x1a>
 801b978:	682b      	ldr	r3, [r5, #0]
 801b97a:	b103      	cbz	r3, 801b97e <_isatty_r+0x1a>
 801b97c:	6023      	str	r3, [r4, #0]
 801b97e:	bd38      	pop	{r3, r4, r5, pc}
 801b980:	2400fa18 	.word	0x2400fa18

0801b984 <_lseek_r>:
 801b984:	b538      	push	{r3, r4, r5, lr}
 801b986:	4d07      	ldr	r5, [pc, #28]	@ (801b9a4 <_lseek_r+0x20>)
 801b988:	4604      	mov	r4, r0
 801b98a:	4608      	mov	r0, r1
 801b98c:	4611      	mov	r1, r2
 801b98e:	2200      	movs	r2, #0
 801b990:	602a      	str	r2, [r5, #0]
 801b992:	461a      	mov	r2, r3
 801b994:	f7ec fd25 	bl	80083e2 <_lseek>
 801b998:	1c43      	adds	r3, r0, #1
 801b99a:	d102      	bne.n	801b9a2 <_lseek_r+0x1e>
 801b99c:	682b      	ldr	r3, [r5, #0]
 801b99e:	b103      	cbz	r3, 801b9a2 <_lseek_r+0x1e>
 801b9a0:	6023      	str	r3, [r4, #0]
 801b9a2:	bd38      	pop	{r3, r4, r5, pc}
 801b9a4:	2400fa18 	.word	0x2400fa18

0801b9a8 <_read_r>:
 801b9a8:	b538      	push	{r3, r4, r5, lr}
 801b9aa:	4d07      	ldr	r5, [pc, #28]	@ (801b9c8 <_read_r+0x20>)
 801b9ac:	4604      	mov	r4, r0
 801b9ae:	4608      	mov	r0, r1
 801b9b0:	4611      	mov	r1, r2
 801b9b2:	2200      	movs	r2, #0
 801b9b4:	602a      	str	r2, [r5, #0]
 801b9b6:	461a      	mov	r2, r3
 801b9b8:	f7ec fcb3 	bl	8008322 <_read>
 801b9bc:	1c43      	adds	r3, r0, #1
 801b9be:	d102      	bne.n	801b9c6 <_read_r+0x1e>
 801b9c0:	682b      	ldr	r3, [r5, #0]
 801b9c2:	b103      	cbz	r3, 801b9c6 <_read_r+0x1e>
 801b9c4:	6023      	str	r3, [r4, #0]
 801b9c6:	bd38      	pop	{r3, r4, r5, pc}
 801b9c8:	2400fa18 	.word	0x2400fa18

0801b9cc <_write_r>:
 801b9cc:	b538      	push	{r3, r4, r5, lr}
 801b9ce:	4d07      	ldr	r5, [pc, #28]	@ (801b9ec <_write_r+0x20>)
 801b9d0:	4604      	mov	r4, r0
 801b9d2:	4608      	mov	r0, r1
 801b9d4:	4611      	mov	r1, r2
 801b9d6:	2200      	movs	r2, #0
 801b9d8:	602a      	str	r2, [r5, #0]
 801b9da:	461a      	mov	r2, r3
 801b9dc:	f7ec fcbe 	bl	800835c <_write>
 801b9e0:	1c43      	adds	r3, r0, #1
 801b9e2:	d102      	bne.n	801b9ea <_write_r+0x1e>
 801b9e4:	682b      	ldr	r3, [r5, #0]
 801b9e6:	b103      	cbz	r3, 801b9ea <_write_r+0x1e>
 801b9e8:	6023      	str	r3, [r4, #0]
 801b9ea:	bd38      	pop	{r3, r4, r5, pc}
 801b9ec:	2400fa18 	.word	0x2400fa18

0801b9f0 <_close_r>:
 801b9f0:	b538      	push	{r3, r4, r5, lr}
 801b9f2:	4d06      	ldr	r5, [pc, #24]	@ (801ba0c <_close_r+0x1c>)
 801b9f4:	2300      	movs	r3, #0
 801b9f6:	4604      	mov	r4, r0
 801b9f8:	4608      	mov	r0, r1
 801b9fa:	602b      	str	r3, [r5, #0]
 801b9fc:	f7ec fcca 	bl	8008394 <_close>
 801ba00:	1c43      	adds	r3, r0, #1
 801ba02:	d102      	bne.n	801ba0a <_close_r+0x1a>
 801ba04:	682b      	ldr	r3, [r5, #0]
 801ba06:	b103      	cbz	r3, 801ba0a <_close_r+0x1a>
 801ba08:	6023      	str	r3, [r4, #0]
 801ba0a:	bd38      	pop	{r3, r4, r5, pc}
 801ba0c:	2400fa18 	.word	0x2400fa18

0801ba10 <_fstat_r>:
 801ba10:	b538      	push	{r3, r4, r5, lr}
 801ba12:	4d07      	ldr	r5, [pc, #28]	@ (801ba30 <_fstat_r+0x20>)
 801ba14:	2300      	movs	r3, #0
 801ba16:	4604      	mov	r4, r0
 801ba18:	4608      	mov	r0, r1
 801ba1a:	4611      	mov	r1, r2
 801ba1c:	602b      	str	r3, [r5, #0]
 801ba1e:	f7ec fcc5 	bl	80083ac <_fstat>
 801ba22:	1c43      	adds	r3, r0, #1
 801ba24:	d102      	bne.n	801ba2c <_fstat_r+0x1c>
 801ba26:	682b      	ldr	r3, [r5, #0]
 801ba28:	b103      	cbz	r3, 801ba2c <_fstat_r+0x1c>
 801ba2a:	6023      	str	r3, [r4, #0]
 801ba2c:	bd38      	pop	{r3, r4, r5, pc}
 801ba2e:	bf00      	nop
 801ba30:	2400fa18 	.word	0x2400fa18

0801ba34 <_calloc_r>:
 801ba34:	b570      	push	{r4, r5, r6, lr}
 801ba36:	fba1 5402 	umull	r5, r4, r1, r2
 801ba3a:	b934      	cbnz	r4, 801ba4a <_calloc_r+0x16>
 801ba3c:	4629      	mov	r1, r5
 801ba3e:	f7fd fe63 	bl	8019708 <_malloc_r>
 801ba42:	4606      	mov	r6, r0
 801ba44:	b928      	cbnz	r0, 801ba52 <_calloc_r+0x1e>
 801ba46:	4630      	mov	r0, r6
 801ba48:	bd70      	pop	{r4, r5, r6, pc}
 801ba4a:	220c      	movs	r2, #12
 801ba4c:	6002      	str	r2, [r0, #0]
 801ba4e:	2600      	movs	r6, #0
 801ba50:	e7f9      	b.n	801ba46 <_calloc_r+0x12>
 801ba52:	462a      	mov	r2, r5
 801ba54:	4621      	mov	r1, r4
 801ba56:	f7fe f95d 	bl	8019d14 <memset>
 801ba5a:	e7f4      	b.n	801ba46 <_calloc_r+0x12>

0801ba5c <__ascii_mbtowc>:
 801ba5c:	b082      	sub	sp, #8
 801ba5e:	b901      	cbnz	r1, 801ba62 <__ascii_mbtowc+0x6>
 801ba60:	a901      	add	r1, sp, #4
 801ba62:	b142      	cbz	r2, 801ba76 <__ascii_mbtowc+0x1a>
 801ba64:	b14b      	cbz	r3, 801ba7a <__ascii_mbtowc+0x1e>
 801ba66:	7813      	ldrb	r3, [r2, #0]
 801ba68:	600b      	str	r3, [r1, #0]
 801ba6a:	7812      	ldrb	r2, [r2, #0]
 801ba6c:	1e10      	subs	r0, r2, #0
 801ba6e:	bf18      	it	ne
 801ba70:	2001      	movne	r0, #1
 801ba72:	b002      	add	sp, #8
 801ba74:	4770      	bx	lr
 801ba76:	4610      	mov	r0, r2
 801ba78:	e7fb      	b.n	801ba72 <__ascii_mbtowc+0x16>
 801ba7a:	f06f 0001 	mvn.w	r0, #1
 801ba7e:	e7f8      	b.n	801ba72 <__ascii_mbtowc+0x16>

0801ba80 <__ascii_wctomb>:
 801ba80:	4603      	mov	r3, r0
 801ba82:	4608      	mov	r0, r1
 801ba84:	b141      	cbz	r1, 801ba98 <__ascii_wctomb+0x18>
 801ba86:	2aff      	cmp	r2, #255	@ 0xff
 801ba88:	d904      	bls.n	801ba94 <__ascii_wctomb+0x14>
 801ba8a:	228a      	movs	r2, #138	@ 0x8a
 801ba8c:	601a      	str	r2, [r3, #0]
 801ba8e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801ba92:	4770      	bx	lr
 801ba94:	700a      	strb	r2, [r1, #0]
 801ba96:	2001      	movs	r0, #1
 801ba98:	4770      	bx	lr
	...

0801ba9c <_init>:
 801ba9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ba9e:	bf00      	nop
 801baa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801baa2:	bc08      	pop	{r3}
 801baa4:	469e      	mov	lr, r3
 801baa6:	4770      	bx	lr

0801baa8 <_fini>:
 801baa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801baaa:	bf00      	nop
 801baac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801baae:	bc08      	pop	{r3}
 801bab0:	469e      	mov	lr, r3
 801bab2:	4770      	bx	lr
