/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* IR_L */
#define IR_L__0__INTTYPE CYREG_PICU5_INTTYPE6
#define IR_L__0__MASK 0x40u
#define IR_L__0__PC CYREG_PRT5_PC6
#define IR_L__0__PORT 5u
#define IR_L__0__SHIFT 6u
#define IR_L__AG CYREG_PRT5_AG
#define IR_L__AMUX CYREG_PRT5_AMUX
#define IR_L__BIE CYREG_PRT5_BIE
#define IR_L__BIT_MASK CYREG_PRT5_BIT_MASK
#define IR_L__BYP CYREG_PRT5_BYP
#define IR_L__CTL CYREG_PRT5_CTL
#define IR_L__DM0 CYREG_PRT5_DM0
#define IR_L__DM1 CYREG_PRT5_DM1
#define IR_L__DM2 CYREG_PRT5_DM2
#define IR_L__DR CYREG_PRT5_DR
#define IR_L__INP_DIS CYREG_PRT5_INP_DIS
#define IR_L__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define IR_L__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define IR_L__LCD_EN CYREG_PRT5_LCD_EN
#define IR_L__MASK 0x40u
#define IR_L__PORT 5u
#define IR_L__PRT CYREG_PRT5_PRT
#define IR_L__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define IR_L__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define IR_L__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define IR_L__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define IR_L__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define IR_L__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define IR_L__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define IR_L__PS CYREG_PRT5_PS
#define IR_L__SHIFT 6u
#define IR_L__SLW CYREG_PRT5_SLW

/* IR_R */
#define IR_R__0__INTTYPE CYREG_PICU5_INTTYPE7
#define IR_R__0__MASK 0x80u
#define IR_R__0__PC CYREG_PRT5_PC7
#define IR_R__0__PORT 5u
#define IR_R__0__SHIFT 7u
#define IR_R__AG CYREG_PRT5_AG
#define IR_R__AMUX CYREG_PRT5_AMUX
#define IR_R__BIE CYREG_PRT5_BIE
#define IR_R__BIT_MASK CYREG_PRT5_BIT_MASK
#define IR_R__BYP CYREG_PRT5_BYP
#define IR_R__CTL CYREG_PRT5_CTL
#define IR_R__DM0 CYREG_PRT5_DM0
#define IR_R__DM1 CYREG_PRT5_DM1
#define IR_R__DM2 CYREG_PRT5_DM2
#define IR_R__DR CYREG_PRT5_DR
#define IR_R__INP_DIS CYREG_PRT5_INP_DIS
#define IR_R__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define IR_R__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define IR_R__LCD_EN CYREG_PRT5_LCD_EN
#define IR_R__MASK 0x80u
#define IR_R__PORT 5u
#define IR_R__PRT CYREG_PRT5_PRT
#define IR_R__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define IR_R__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define IR_R__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define IR_R__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define IR_R__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define IR_R__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define IR_R__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define IR_R__PS CYREG_PRT5_PS
#define IR_R__SHIFT 7u
#define IR_R__SLW CYREG_PRT5_SLW

/* LED_1 */
#define LED_1__0__INTTYPE CYREG_PICU6_INTTYPE3
#define LED_1__0__MASK 0x08u
#define LED_1__0__PC CYREG_PRT6_PC3
#define LED_1__0__PORT 6u
#define LED_1__0__SHIFT 3u
#define LED_1__AG CYREG_PRT6_AG
#define LED_1__AMUX CYREG_PRT6_AMUX
#define LED_1__BIE CYREG_PRT6_BIE
#define LED_1__BIT_MASK CYREG_PRT6_BIT_MASK
#define LED_1__BYP CYREG_PRT6_BYP
#define LED_1__CTL CYREG_PRT6_CTL
#define LED_1__DM0 CYREG_PRT6_DM0
#define LED_1__DM1 CYREG_PRT6_DM1
#define LED_1__DM2 CYREG_PRT6_DM2
#define LED_1__DR CYREG_PRT6_DR
#define LED_1__INP_DIS CYREG_PRT6_INP_DIS
#define LED_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define LED_1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define LED_1__LCD_EN CYREG_PRT6_LCD_EN
#define LED_1__MASK 0x08u
#define LED_1__PORT 6u
#define LED_1__PRT CYREG_PRT6_PRT
#define LED_1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define LED_1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define LED_1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define LED_1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define LED_1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define LED_1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define LED_1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define LED_1__PS CYREG_PRT6_PS
#define LED_1__SHIFT 3u
#define LED_1__SLW CYREG_PRT6_SLW

/* LED_2 */
#define LED_2__0__INTTYPE CYREG_PICU6_INTTYPE2
#define LED_2__0__MASK 0x04u
#define LED_2__0__PC CYREG_PRT6_PC2
#define LED_2__0__PORT 6u
#define LED_2__0__SHIFT 2u
#define LED_2__AG CYREG_PRT6_AG
#define LED_2__AMUX CYREG_PRT6_AMUX
#define LED_2__BIE CYREG_PRT6_BIE
#define LED_2__BIT_MASK CYREG_PRT6_BIT_MASK
#define LED_2__BYP CYREG_PRT6_BYP
#define LED_2__CTL CYREG_PRT6_CTL
#define LED_2__DM0 CYREG_PRT6_DM0
#define LED_2__DM1 CYREG_PRT6_DM1
#define LED_2__DM2 CYREG_PRT6_DM2
#define LED_2__DR CYREG_PRT6_DR
#define LED_2__INP_DIS CYREG_PRT6_INP_DIS
#define LED_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define LED_2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define LED_2__LCD_EN CYREG_PRT6_LCD_EN
#define LED_2__MASK 0x04u
#define LED_2__PORT 6u
#define LED_2__PRT CYREG_PRT6_PRT
#define LED_2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define LED_2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define LED_2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define LED_2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define LED_2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define LED_2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define LED_2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define LED_2__PS CYREG_PRT6_PS
#define LED_2__SHIFT 2u
#define LED_2__SLW CYREG_PRT6_SLW

/* MOT_L */
#define MOT_L__0__INTTYPE CYREG_PICU4_INTTYPE2
#define MOT_L__0__MASK 0x04u
#define MOT_L__0__PC CYREG_PRT4_PC2
#define MOT_L__0__PORT 4u
#define MOT_L__0__SHIFT 2u
#define MOT_L__AG CYREG_PRT4_AG
#define MOT_L__AMUX CYREG_PRT4_AMUX
#define MOT_L__BIE CYREG_PRT4_BIE
#define MOT_L__BIT_MASK CYREG_PRT4_BIT_MASK
#define MOT_L__BYP CYREG_PRT4_BYP
#define MOT_L__CTL CYREG_PRT4_CTL
#define MOT_L__DM0 CYREG_PRT4_DM0
#define MOT_L__DM1 CYREG_PRT4_DM1
#define MOT_L__DM2 CYREG_PRT4_DM2
#define MOT_L__DR CYREG_PRT4_DR
#define MOT_L__INP_DIS CYREG_PRT4_INP_DIS
#define MOT_L__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define MOT_L__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define MOT_L__LCD_EN CYREG_PRT4_LCD_EN
#define MOT_L__MASK 0x04u
#define MOT_L__PORT 4u
#define MOT_L__PRT CYREG_PRT4_PRT
#define MOT_L__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define MOT_L__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define MOT_L__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define MOT_L__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define MOT_L__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define MOT_L__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define MOT_L__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define MOT_L__PS CYREG_PRT4_PS
#define MOT_L__SHIFT 2u
#define MOT_L__SLW CYREG_PRT4_SLW

/* MOT_R */
#define MOT_R__0__INTTYPE CYREG_PICU4_INTTYPE1
#define MOT_R__0__MASK 0x02u
#define MOT_R__0__PC CYREG_PRT4_PC1
#define MOT_R__0__PORT 4u
#define MOT_R__0__SHIFT 1u
#define MOT_R__AG CYREG_PRT4_AG
#define MOT_R__AMUX CYREG_PRT4_AMUX
#define MOT_R__BIE CYREG_PRT4_BIE
#define MOT_R__BIT_MASK CYREG_PRT4_BIT_MASK
#define MOT_R__BYP CYREG_PRT4_BYP
#define MOT_R__CTL CYREG_PRT4_CTL
#define MOT_R__DM0 CYREG_PRT4_DM0
#define MOT_R__DM1 CYREG_PRT4_DM1
#define MOT_R__DM2 CYREG_PRT4_DM2
#define MOT_R__DR CYREG_PRT4_DR
#define MOT_R__INP_DIS CYREG_PRT4_INP_DIS
#define MOT_R__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define MOT_R__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define MOT_R__LCD_EN CYREG_PRT4_LCD_EN
#define MOT_R__MASK 0x02u
#define MOT_R__PORT 4u
#define MOT_R__PRT CYREG_PRT4_PRT
#define MOT_R__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define MOT_R__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define MOT_R__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define MOT_R__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define MOT_R__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define MOT_R__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define MOT_R__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define MOT_R__PS CYREG_PRT4_PS
#define MOT_R__SHIFT 1u
#define MOT_R__SLW CYREG_PRT4_SLW

/* PWM_L */
#define PWM_L_PWMHW__CAP0 CYREG_TMR0_CAP0
#define PWM_L_PWMHW__CAP1 CYREG_TMR0_CAP1
#define PWM_L_PWMHW__CFG0 CYREG_TMR0_CFG0
#define PWM_L_PWMHW__CFG1 CYREG_TMR0_CFG1
#define PWM_L_PWMHW__CFG2 CYREG_TMR0_CFG2
#define PWM_L_PWMHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define PWM_L_PWMHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define PWM_L_PWMHW__PER0 CYREG_TMR0_PER0
#define PWM_L_PWMHW__PER1 CYREG_TMR0_PER1
#define PWM_L_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_L_PWMHW__PM_ACT_MSK 0x01u
#define PWM_L_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_L_PWMHW__PM_STBY_MSK 0x01u
#define PWM_L_PWMHW__RT0 CYREG_TMR0_RT0
#define PWM_L_PWMHW__RT1 CYREG_TMR0_RT1
#define PWM_L_PWMHW__SR0 CYREG_TMR0_SR0

/* PWM_R */
#define PWM_R_PWMHW__CAP0 CYREG_TMR1_CAP0
#define PWM_R_PWMHW__CAP1 CYREG_TMR1_CAP1
#define PWM_R_PWMHW__CFG0 CYREG_TMR1_CFG0
#define PWM_R_PWMHW__CFG1 CYREG_TMR1_CFG1
#define PWM_R_PWMHW__CFG2 CYREG_TMR1_CFG2
#define PWM_R_PWMHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define PWM_R_PWMHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define PWM_R_PWMHW__PER0 CYREG_TMR1_PER0
#define PWM_R_PWMHW__PER1 CYREG_TMR1_PER1
#define PWM_R_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_R_PWMHW__PM_ACT_MSK 0x02u
#define PWM_R_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_R_PWMHW__PM_STBY_MSK 0x02u
#define PWM_R_PWMHW__RT0 CYREG_TMR1_RT0
#define PWM_R_PWMHW__RT1 CYREG_TMR1_RT1
#define PWM_R_PWMHW__SR0 CYREG_TMR1_SR0

/* Pin_1 */
#define Pin_1__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Pin_1__0__MASK 0x08u
#define Pin_1__0__PC CYREG_PRT3_PC3
#define Pin_1__0__PORT 3u
#define Pin_1__0__SHIFT 3u
#define Pin_1__AG CYREG_PRT3_AG
#define Pin_1__AMUX CYREG_PRT3_AMUX
#define Pin_1__BIE CYREG_PRT3_BIE
#define Pin_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_1__BYP CYREG_PRT3_BYP
#define Pin_1__CTL CYREG_PRT3_CTL
#define Pin_1__DM0 CYREG_PRT3_DM0
#define Pin_1__DM1 CYREG_PRT3_DM1
#define Pin_1__DM2 CYREG_PRT3_DM2
#define Pin_1__DR CYREG_PRT3_DR
#define Pin_1__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_1__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_1__MASK 0x08u
#define Pin_1__PORT 3u
#define Pin_1__PRT CYREG_PRT3_PRT
#define Pin_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_1__PS CYREG_PRT3_PS
#define Pin_1__SHIFT 3u
#define Pin_1__SLW CYREG_PRT3_SLW

/* Start */
#define Start__0__INTTYPE CYREG_PICU15_INTTYPE5
#define Start__0__MASK 0x20u
#define Start__0__PC CYREG_IO_PC_PRT15_PC5
#define Start__0__PORT 15u
#define Start__0__SHIFT 5u
#define Start__AG CYREG_PRT15_AG
#define Start__AMUX CYREG_PRT15_AMUX
#define Start__BIE CYREG_PRT15_BIE
#define Start__BIT_MASK CYREG_PRT15_BIT_MASK
#define Start__BYP CYREG_PRT15_BYP
#define Start__CTL CYREG_PRT15_CTL
#define Start__DM0 CYREG_PRT15_DM0
#define Start__DM1 CYREG_PRT15_DM1
#define Start__DM2 CYREG_PRT15_DM2
#define Start__DR CYREG_PRT15_DR
#define Start__INP_DIS CYREG_PRT15_INP_DIS
#define Start__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Start__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Start__LCD_EN CYREG_PRT15_LCD_EN
#define Start__MASK 0x20u
#define Start__PORT 15u
#define Start__PRT CYREG_PRT15_PRT
#define Start__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Start__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Start__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Start__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Start__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Start__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Start__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Start__PS CYREG_PRT15_PS
#define Start__SHIFT 5u
#define Start__SLW CYREG_PRT15_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x01u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x00u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x01u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x01u

/* US_echo */
#define US_echo__0__INTTYPE CYREG_PICU4_INTTYPE4
#define US_echo__0__MASK 0x10u
#define US_echo__0__PC CYREG_PRT4_PC4
#define US_echo__0__PORT 4u
#define US_echo__0__SHIFT 4u
#define US_echo__AG CYREG_PRT4_AG
#define US_echo__AMUX CYREG_PRT4_AMUX
#define US_echo__BIE CYREG_PRT4_BIE
#define US_echo__BIT_MASK CYREG_PRT4_BIT_MASK
#define US_echo__BYP CYREG_PRT4_BYP
#define US_echo__CTL CYREG_PRT4_CTL
#define US_echo__DM0 CYREG_PRT4_DM0
#define US_echo__DM1 CYREG_PRT4_DM1
#define US_echo__DM2 CYREG_PRT4_DM2
#define US_echo__DR CYREG_PRT4_DR
#define US_echo__INP_DIS CYREG_PRT4_INP_DIS
#define US_echo__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define US_echo__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define US_echo__LCD_EN CYREG_PRT4_LCD_EN
#define US_echo__MASK 0x10u
#define US_echo__PORT 4u
#define US_echo__PRT CYREG_PRT4_PRT
#define US_echo__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define US_echo__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define US_echo__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define US_echo__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define US_echo__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define US_echo__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define US_echo__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define US_echo__PS CYREG_PRT4_PS
#define US_echo__SHIFT 4u
#define US_echo__SLW CYREG_PRT4_SLW

/* US_trig */
#define US_trig__0__INTTYPE CYREG_PICU4_INTTYPE5
#define US_trig__0__MASK 0x20u
#define US_trig__0__PC CYREG_PRT4_PC5
#define US_trig__0__PORT 4u
#define US_trig__0__SHIFT 5u
#define US_trig__AG CYREG_PRT4_AG
#define US_trig__AMUX CYREG_PRT4_AMUX
#define US_trig__BIE CYREG_PRT4_BIE
#define US_trig__BIT_MASK CYREG_PRT4_BIT_MASK
#define US_trig__BYP CYREG_PRT4_BYP
#define US_trig__CTL CYREG_PRT4_CTL
#define US_trig__DM0 CYREG_PRT4_DM0
#define US_trig__DM1 CYREG_PRT4_DM1
#define US_trig__DM2 CYREG_PRT4_DM2
#define US_trig__DR CYREG_PRT4_DR
#define US_trig__INP_DIS CYREG_PRT4_INP_DIS
#define US_trig__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define US_trig__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define US_trig__LCD_EN CYREG_PRT4_LCD_EN
#define US_trig__MASK 0x20u
#define US_trig__PORT 4u
#define US_trig__PRT CYREG_PRT4_PRT
#define US_trig__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define US_trig__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define US_trig__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define US_trig__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define US_trig__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define US_trig__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define US_trig__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define US_trig__PS CYREG_PRT4_PS
#define US_trig__SHIFT 5u
#define US_trig__SLW CYREG_PRT4_SLW

/* Counter_1 */
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define Counter_1_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define Counter_1_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B1_UDB04_A0
#define Counter_1_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B1_UDB04_A1
#define Counter_1_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define Counter_1_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B1_UDB04_D0
#define Counter_1_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B1_UDB04_D1
#define Counter_1_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Counter_1_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define Counter_1_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B1_UDB04_F0
#define Counter_1_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B1_UDB04_F1
#define Counter_1_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Counter_1_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define Counter_1_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define Counter_1_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B1_UDB05_A0
#define Counter_1_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B1_UDB05_A1
#define Counter_1_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define Counter_1_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B1_UDB05_D0
#define Counter_1_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B1_UDB05_D1
#define Counter_1_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Counter_1_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define Counter_1_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B1_UDB05_F0
#define Counter_1_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B1_UDB05_F1
#define Counter_1_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Counter_1_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define Counter_1_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Counter_1_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Counter_1_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Counter_1_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define Counter_1_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Counter_1_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Counter_1_CounterUDB_sSTSReg_stsreg__4__MASK 0x10u
#define Counter_1_CounterUDB_sSTSReg_stsreg__4__POS 4
#define Counter_1_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Counter_1_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Counter_1_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Counter_1_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Counter_1_CounterUDB_sSTSReg_stsreg__MASK 0x77u
#define Counter_1_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB05_MSK
#define Counter_1_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Counter_1_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB05_ST

/* Left_mot_dir */
#define Left_mot_dir__0__INTTYPE CYREG_PICU4_INTTYPE0
#define Left_mot_dir__0__MASK 0x01u
#define Left_mot_dir__0__PC CYREG_PRT4_PC0
#define Left_mot_dir__0__PORT 4u
#define Left_mot_dir__0__SHIFT 0u
#define Left_mot_dir__AG CYREG_PRT4_AG
#define Left_mot_dir__AMUX CYREG_PRT4_AMUX
#define Left_mot_dir__BIE CYREG_PRT4_BIE
#define Left_mot_dir__BIT_MASK CYREG_PRT4_BIT_MASK
#define Left_mot_dir__BYP CYREG_PRT4_BYP
#define Left_mot_dir__CTL CYREG_PRT4_CTL
#define Left_mot_dir__DM0 CYREG_PRT4_DM0
#define Left_mot_dir__DM1 CYREG_PRT4_DM1
#define Left_mot_dir__DM2 CYREG_PRT4_DM2
#define Left_mot_dir__DR CYREG_PRT4_DR
#define Left_mot_dir__INP_DIS CYREG_PRT4_INP_DIS
#define Left_mot_dir__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Left_mot_dir__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Left_mot_dir__LCD_EN CYREG_PRT4_LCD_EN
#define Left_mot_dir__MASK 0x01u
#define Left_mot_dir__PORT 4u
#define Left_mot_dir__PRT CYREG_PRT4_PRT
#define Left_mot_dir__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Left_mot_dir__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Left_mot_dir__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Left_mot_dir__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Left_mot_dir__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Left_mot_dir__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Left_mot_dir__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Left_mot_dir__PS CYREG_PRT4_PS
#define Left_mot_dir__SHIFT 0u
#define Left_mot_dir__SLW CYREG_PRT4_SLW

/* Reg_PWM_Start */
#define Reg_PWM_Start_Sync_ctrl_reg__0__MASK 0x01u
#define Reg_PWM_Start_Sync_ctrl_reg__0__POS 0
#define Reg_PWM_Start_Sync_ctrl_reg__1__MASK 0x02u
#define Reg_PWM_Start_Sync_ctrl_reg__1__POS 1
#define Reg_PWM_Start_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Reg_PWM_Start_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Reg_PWM_Start_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Reg_PWM_Start_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Reg_PWM_Start_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Reg_PWM_Start_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define Reg_PWM_Start_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Reg_PWM_Start_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define Reg_PWM_Start_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Reg_PWM_Start_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Reg_PWM_Start_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB04_CTL
#define Reg_PWM_Start_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define Reg_PWM_Start_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB04_CTL
#define Reg_PWM_Start_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define Reg_PWM_Start_Sync_ctrl_reg__MASK 0x03u
#define Reg_PWM_Start_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Reg_PWM_Start_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Reg_PWM_Start_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB04_MSK

/* Right_mot_dir */
#define Right_mot_dir__0__INTTYPE CYREG_PICU4_INTTYPE3
#define Right_mot_dir__0__MASK 0x08u
#define Right_mot_dir__0__PC CYREG_PRT4_PC3
#define Right_mot_dir__0__PORT 4u
#define Right_mot_dir__0__SHIFT 3u
#define Right_mot_dir__AG CYREG_PRT4_AG
#define Right_mot_dir__AMUX CYREG_PRT4_AMUX
#define Right_mot_dir__BIE CYREG_PRT4_BIE
#define Right_mot_dir__BIT_MASK CYREG_PRT4_BIT_MASK
#define Right_mot_dir__BYP CYREG_PRT4_BYP
#define Right_mot_dir__CTL CYREG_PRT4_CTL
#define Right_mot_dir__DM0 CYREG_PRT4_DM0
#define Right_mot_dir__DM1 CYREG_PRT4_DM1
#define Right_mot_dir__DM2 CYREG_PRT4_DM2
#define Right_mot_dir__DR CYREG_PRT4_DR
#define Right_mot_dir__INP_DIS CYREG_PRT4_INP_DIS
#define Right_mot_dir__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Right_mot_dir__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Right_mot_dir__LCD_EN CYREG_PRT4_LCD_EN
#define Right_mot_dir__MASK 0x08u
#define Right_mot_dir__PORT 4u
#define Right_mot_dir__PRT CYREG_PRT4_PRT
#define Right_mot_dir__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Right_mot_dir__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Right_mot_dir__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Right_mot_dir__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Right_mot_dir__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Right_mot_dir__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Right_mot_dir__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Right_mot_dir__PS CYREG_PRT4_PS
#define Right_mot_dir__SHIFT 3u
#define Right_mot_dir__SLW CYREG_PRT4_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Kisrobot"
#define CY_VERSION "PSoC Creator  4.3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 24u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 24u
#define CYDEV_CHIP_MEMBER_4AA 23u
#define CYDEV_CHIP_MEMBER_4AB 28u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4D 18u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 25u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 22u
#define CYDEV_CHIP_MEMBER_4I 30u
#define CYDEV_CHIP_MEMBER_4J 19u
#define CYDEV_CHIP_MEMBER_4K 20u
#define CYDEV_CHIP_MEMBER_4L 29u
#define CYDEV_CHIP_MEMBER_4M 27u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 26u
#define CYDEV_CHIP_MEMBER_4Q 15u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 21u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 16u
#define CYDEV_CHIP_MEMBER_4Z 17u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 31u
#define CYDEV_CHIP_MEMBER_FM3 35u
#define CYDEV_CHIP_MEMBER_FM4 36u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 32u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 33u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 34u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
