/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [29:0] _03_;
  wire [5:0] _04_;
  wire [7:0] _05_;
  wire [11:0] _06_;
  wire [12:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [11:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [12:0] celloutsig_0_24z;
  wire [18:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_2z;
  wire [10:0] celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire [42:0] celloutsig_0_32z;
  wire [3:0] celloutsig_0_33z;
  wire [7:0] celloutsig_0_35z;
  wire [16:0] celloutsig_0_38z;
  wire celloutsig_0_48z;
  wire [19:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_57z;
  wire [4:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_60z;
  wire [7:0] celloutsig_0_63z;
  wire [2:0] celloutsig_0_65z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire celloutsig_0_74z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [9:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire [22:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_22z = celloutsig_0_14z[2] ? celloutsig_0_20z : celloutsig_0_4z[12];
  assign celloutsig_0_7z = ~in_data[19];
  assign celloutsig_0_10z = ~celloutsig_0_4z[3];
  assign celloutsig_0_16z = ~celloutsig_0_9z[2];
  assign celloutsig_0_18z = ~celloutsig_0_15z[11];
  assign celloutsig_0_20z = ~celloutsig_0_19z[3];
  assign celloutsig_1_8z = celloutsig_1_4z | in_data[138];
  assign celloutsig_0_23z = celloutsig_0_19z[1] | celloutsig_0_22z;
  assign celloutsig_0_74z = ~(celloutsig_0_57z[4] ^ celloutsig_0_65z[2]);
  assign celloutsig_1_0z = ~(in_data[191] ^ in_data[142]);
  assign celloutsig_1_3z = ~(celloutsig_1_2z[5] ^ celloutsig_1_2z[12]);
  assign celloutsig_1_14z = ~(celloutsig_1_12z ^ celloutsig_1_11z);
  assign celloutsig_1_2z = in_data[123:111] + in_data[171:159];
  assign celloutsig_0_12z = { _04_[5:2], celloutsig_0_5z, celloutsig_0_10z } + celloutsig_0_0z[8:3];
  assign celloutsig_0_14z = celloutsig_0_6z + celloutsig_0_12z[5:1];
  reg [7:0] _22_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _22_ <= 8'h00;
    else _22_ <= celloutsig_0_1z[13:6];
  assign { _05_[7:4], _04_[5:2] } = _22_;
  reg [11:0] _23_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _23_ <= 12'h000;
    else _23_ <= celloutsig_0_4z[18:7];
  assign { _06_[11:6], _02_, _06_[4:1], _00_ } = _23_;
  reg [2:0] _24_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _24_ <= 3'h0;
    else _24_ <= celloutsig_0_1z[5:3];
  assign { _03_[2:1], _01_ } = _24_;
  assign celloutsig_0_60z = celloutsig_0_0z[12:10] / { 1'h1, celloutsig_0_58z[1:0] };
  assign celloutsig_0_65z = celloutsig_0_30z[6:4] / { 1'h1, celloutsig_0_63z[3:2] };
  assign celloutsig_1_1z = { in_data[142:139], celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, in_data[119:115] };
  assign celloutsig_1_6z = celloutsig_1_2z / { 1'h1, in_data[118:107] };
  assign celloutsig_0_11z = { _06_[8:6], _02_, _06_[4:3], celloutsig_0_10z, celloutsig_0_6z } / { 1'h1, celloutsig_0_0z[9:0], celloutsig_0_5z };
  assign celloutsig_0_1z = { celloutsig_0_0z[5], celloutsig_0_0z } / { 1'h1, celloutsig_0_0z[12:1], in_data[0] };
  assign celloutsig_0_25z = { celloutsig_0_11z[8:3], celloutsig_0_6z, _03_[2:1], _01_, celloutsig_0_23z, celloutsig_0_2z } / { 1'h1, celloutsig_0_24z[9:4], celloutsig_0_10z, celloutsig_0_23z, celloutsig_0_6z, _03_[2:1], _01_, celloutsig_0_13z, celloutsig_0_7z };
  assign celloutsig_0_31z = { celloutsig_0_9z[2], celloutsig_0_13z, celloutsig_0_16z } / { 1'h1, celloutsig_0_25z[10:9] };
  assign celloutsig_0_5z = { in_data[73:58], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z } >= in_data[77:20];
  assign celloutsig_0_73z = celloutsig_0_35z[6:0] >= { celloutsig_0_6z[3:0], celloutsig_0_31z };
  assign celloutsig_1_4z = celloutsig_1_2z[9:6] >= celloutsig_1_2z[7:4];
  assign celloutsig_1_9z = celloutsig_1_2z[6:1] >= { celloutsig_1_1z[4:0], celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_1z[0], celloutsig_1_2z } >= { in_data[107:96], celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_13z = celloutsig_0_1z[5:0] >= celloutsig_0_4z[13:8];
  assign celloutsig_0_48z = celloutsig_0_27z[1] & ~(celloutsig_0_14z[3]);
  assign celloutsig_1_12z = celloutsig_1_5z[1] & ~(celloutsig_1_5z[1]);
  assign celloutsig_0_58z = { _03_[2], celloutsig_0_2z } % { 1'h1, celloutsig_0_24z[7:4] };
  assign celloutsig_0_24z = { celloutsig_0_0z[11:2], _03_[2:1], _01_ } % { 1'h1, celloutsig_0_23z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_14z };
  assign celloutsig_0_0z = in_data[55:43] % { 1'h1, in_data[56:45] };
  assign celloutsig_0_9z = celloutsig_0_0z[2:0] % { 1'h1, celloutsig_0_6z[2], celloutsig_0_5z };
  assign celloutsig_0_38z = { celloutsig_0_4z[11:10], celloutsig_0_28z, celloutsig_0_5z, celloutsig_0_31z, celloutsig_0_14z, celloutsig_0_14z } * { celloutsig_0_4z[7:4], celloutsig_0_0z };
  assign celloutsig_0_4z = { _05_[7:4], _04_[5:3], celloutsig_0_0z } * { _04_[4:2], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_63z = { celloutsig_0_22z, celloutsig_0_57z } * { celloutsig_0_33z, celloutsig_0_16z, celloutsig_0_60z };
  assign celloutsig_0_6z = celloutsig_0_1z[13:9] * { celloutsig_0_4z[0], celloutsig_0_2z };
  assign celloutsig_1_5z = { celloutsig_1_1z[3:2], celloutsig_1_3z } * celloutsig_1_2z[5:3];
  assign celloutsig_0_19z = celloutsig_0_17z[6:3] * { celloutsig_0_1z[10:8], celloutsig_0_5z };
  assign celloutsig_0_32z[42:13] = celloutsig_0_6z[3] ? { celloutsig_0_30z[8:1], celloutsig_0_26z, celloutsig_0_26z, _06_[11:6], _02_, _06_[4:1], _00_ } : { celloutsig_0_15z[10:1], celloutsig_0_11z, celloutsig_0_20z, _03_[2:1], _01_, celloutsig_0_19z };
  assign celloutsig_0_35z = celloutsig_0_32z[32] ? { celloutsig_0_14z[2:1], celloutsig_0_10z, celloutsig_0_14z } : { celloutsig_0_11z[11], celloutsig_0_27z, celloutsig_0_9z };
  assign celloutsig_0_57z = celloutsig_0_48z ? { celloutsig_0_38z[5:0], celloutsig_0_28z } : { _06_[10:6], _02_, _06_[4] };
  assign celloutsig_0_2z = celloutsig_0_0z[10] ? in_data[68:65] : in_data[21:18];
  assign celloutsig_0_27z = celloutsig_0_9z[2] ? { 1'h1, celloutsig_0_9z[1], celloutsig_0_18z, celloutsig_0_13z } : celloutsig_0_19z;
  assign celloutsig_0_15z = { celloutsig_0_12z[2:0], celloutsig_0_10z, _05_[7:4], _04_[5:2] } | celloutsig_0_1z[13:2];
  assign celloutsig_0_28z = ^ { _06_[11:6], _02_, _06_[4:2] };
  assign celloutsig_1_18z = { celloutsig_1_7z[20:13], celloutsig_1_14z, celloutsig_1_4z } << { celloutsig_1_7z[21:13], celloutsig_1_9z };
  assign celloutsig_0_30z = { celloutsig_0_0z[10:6], celloutsig_0_12z } << { celloutsig_0_11z[10:2], celloutsig_0_7z, celloutsig_0_28z };
  assign celloutsig_1_19z = { celloutsig_1_0z, celloutsig_1_1z } ~^ celloutsig_1_2z[6:0];
  assign celloutsig_0_26z = { celloutsig_0_17z[2], celloutsig_0_2z } ~^ celloutsig_0_25z[4:0];
  assign celloutsig_0_33z = _06_[10:7] ^ celloutsig_0_25z[11:8];
  assign celloutsig_1_7z = { celloutsig_1_1z[4:1], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z } ^ { celloutsig_1_5z[1:0], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_17z = { celloutsig_0_1z[13:3], celloutsig_0_16z } ^ { celloutsig_0_0z[7:2], celloutsig_0_6z, celloutsig_0_7z };
  assign { _03_[29:19], _03_[17:3], _03_[0] } = { celloutsig_0_24z[12:2], celloutsig_0_5z, celloutsig_0_27z, celloutsig_0_35z, celloutsig_0_5z, celloutsig_0_22z, _01_ };
  assign _04_[1:0] = { celloutsig_0_5z, celloutsig_0_10z };
  assign _05_[3:0] = _04_[5:2];
  assign { _06_[5], _06_[0] } = { _02_, _00_ };
  assign celloutsig_0_32z[12:0] = celloutsig_0_0z;
  assign { out_data[137:128], out_data[102:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_73z, celloutsig_0_74z };
endmodule
