//==============================================================================
//
// The code is generated by Intel Compiler for SystemC, version 1.6.24
// see more information at https://github.com/intel/systemc-compiler
//
//==============================================================================

//==============================================================================
//
// Module: testbench ()
//
module testbench // "tb_inst"
(
    input logic clk
);

// Variables generated for SystemC signals
logic arstn;
logic [31:0] din;
logic [31:0] tmp0;
logic [31:0] tmp1;
logic [31:0] dout;

//------------------------------------------------------------------------------
// Clocked THREAD: test_thread (test_verilog_intrinsic3.cpp:112:5) 
// Empty process, no code generated 


//------------------------------------------------------------------------------
// Child module instances

my_register reg0
(
  .clk(clk),
  .arstn(arstn),
  .din(din),
  .dout(tmp0)
);

my_register reg1
(
  .clk(clk),
  .arstn(arstn),
  .din(tmp0),
  .dout(tmp1)
);

my_register reg2
(
  .clk(clk),
  .arstn(arstn),
  .din(tmp1),
  .dout(dout)
);

empty_intrinsic empty1
(
  .clk(clk)
);

empty_intrinsic empty2
(
  .clk(clk)
);

endmodule



//==============================================================================
//
// Verilog intrinsic for module: my_register (test_verilog_intrinsic3.cpp:81:5)
//
module my_register (
    input  logic        clk,
    input  logic        arstn,
    input  logic [31:0] din,
    output logic [31:0] dout
);


always_ff @(posedge clk or negedge arstn) begin
    if (~arstn) begin
        dout <= 0;
    end else
    begin
        dout <= din;
    end
end

endmodule

