<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<project source="2.13.22" version="1.0">
This file is intended to be loaded by Logisim-evolution (https://github.com/reds-heig/logisim-evolution).
<lib desc="#Wiring" name="0">
    <tool name="Constant">
      <a name="facing" val="south"/>
    </tool>
  </lib>
  <lib desc="#Gates" name="1"/>
  <lib desc="#Plexers" name="2">
    <tool name="Multiplexer">
      <a name="enable" val="false"/>
    </tool>
    <tool name="Demultiplexer">
      <a name="enable" val="false"/>
    </tool>
  </lib>
  <lib desc="#Arithmetic" name="3"/>
  <lib desc="#Memory" name="4">
    <tool name="RAM">
      <a name="contents">addr/data: 8 8
0
</a>
    </tool>
    <tool name="ROM">
      <a name="contents">addr/data: 8 8
0
</a>
    </tool>
  </lib>
  <lib desc="#I/O" name="5">
    <tool name="DipSwitch">
      <a name="number" val="4"/>
    </tool>
  </lib>
  <lib desc="#HDL-IP" name="6">
    <tool name="VHDL Entity">
      <a name="content">--------------------------------------------------------------------------------&#13;
-- HEIG-VD, institute REDS, 1400 Yverdon-les-Bains&#13;
-- Project :&#13;
-- File    :&#13;
-- Autor   :&#13;
-- Date    :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
-- Description :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
&#13;
library ieee;&#13;
  use ieee.std_logic_1164.all;&#13;
  --use ieee.numeric_std.all;&#13;
&#13;
entity VHDL_Component is&#13;
  port(&#13;
  ------------------------------------------------------------------------------&#13;
  --Insert input ports below&#13;
    horloge_i  : in  std_logic;                    -- input bit example&#13;
    val_i      : in  std_logic_vector(3 downto 0); -- input vector example&#13;
  ------------------------------------------------------------------------------&#13;
  --Insert output ports below&#13;
    max_o      : out std_logic;                    -- output bit example&#13;
    cpt_o      : out std_logic_Vector(3 downto 0)  -- output vector example&#13;
    );&#13;
end VHDL_Component;&#13;
&#13;
--------------------------------------------------------------------------------&#13;
--Complete your VHDL description below&#13;
architecture type_architecture of VHDL_Component is&#13;
&#13;
&#13;
begin&#13;
&#13;
&#13;
end type_architecture;&#13;
</a>
    </tool>
  </lib>
  <lib desc="#TCL" name="7">
    <tool name="TclGeneric">
      <a name="content">library ieee;
use ieee.std_logic_1164.all;

entity TCL_Generic is
  port(
    --Insert input ports below
    horloge_i  : in  std_logic;                    -- input bit example
    val_i      : in  std_logic_vector(3 downto 0); -- input vector example

	  --Insert output ports below
    max_o      : out std_logic;                    -- output bit example
    cpt_o      : out std_logic_Vector(3 downto 0)  -- output vector example
  );
end TCL_Generic;
</a>
    </tool>
  </lib>
  <lib desc="#Base" name="8">
    <tool name="Text Tool">
      <a name="text" val=""/>
      <a name="font" val="SansSerif plain 12"/>
      <a name="halign" val="center"/>
      <a name="valign" val="base"/>
    </tool>
  </lib>
  <lib desc="#BFH-Praktika" name="9"/>
  <lib desc="#FSM" name="10">
    <tool name="FSM Entity">
      <a name="content">state_machine example @[50,50,800,500]{&#13;
	in A[3]   @[50,100,44,15];&#13;
	out X[4]   @[807,140,43,15];&#13;
	codeWidth = 2;&#13;
	reset = S0;&#13;
	&#13;
	state S0["01"]:&#13;
	 	@[297,181,30,30]&#13;
		set X="0001";  @[297,181,30,30]	&#13;
		goto S3  when (A=="000")   @[346,269,68,21]; &#13;
		goto S1  when default   @[432,151,50,21]; &#13;
	state S1["10"]:&#13;
	 	@[470,186,30,30]&#13;
		set X="0010";  @[470,186,30,30]	&#13;
		goto S0  when (A=="000")   @[399,230,68,21]; &#13;
		goto S2  when default   @[533,276,50,21]; &#13;
	state S2["00"]:&#13;
	 	@[471,339,30,30]&#13;
		set X={"00",A[0:1],"1"};  @[471,339,30,30]	&#13;
		goto S1  when (A[2:1]=="11")   @[557,250,90,21]; &#13;
		goto S3  when default   @[392,398,50,21]; &#13;
	state S3["11"]:&#13;
	 	@[287,325,30,30]&#13;
		set X="1000";  @[287,325,30,30]	&#13;
		goto S2  when (A=="000")   @[388,313,68,21]; &#13;
		goto S0  when default   @[248,278,50,21]; &#13;
}&#13;
</a>
      <a name="label" val=""/>
    </tool>
  </lib>
  <lib desc="file#7segv1.circ" name="11"/>
  <lib desc="file#7segv2.circ" name="12"/>
  <main name="test7seg"/>
  <options>
    <a name="gateUndefined" val="ignore"/>
    <a name="simlimit" val="1000"/>
    <a name="simrand" val="0"/>
    <a name="tickmain" val="half_period"/>
  </options>
  <mappings>
    <tool lib="8" map="Button2" name="Menu Tool"/>
    <tool lib="8" map="Button3" name="Menu Tool"/>
    <tool lib="8" map="Ctrl Button1" name="Menu Tool"/>
  </mappings>
  <toolbar>
    <tool lib="8" name="Poke Tool"/>
    <tool lib="8" name="Edit Tool"/>
    <tool lib="8" name="Text Tool">
      <a name="text" val=""/>
      <a name="font" val="SansSerif plain 12"/>
      <a name="halign" val="center"/>
      <a name="valign" val="base"/>
    </tool>
    <sep/>
    <tool lib="0" name="Pin"/>
    <tool lib="0" name="Pin">
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
      <a name="labelloc" val="east"/>
    </tool>
    <tool lib="1" name="NOT Gate"/>
    <tool lib="1" name="AND Gate"/>
    <tool lib="1" name="OR Gate"/>
  </toolbar>
  <circuit name="test7seg">
    <a name="circuit" val="test7seg"/>
    <a name="clabel" val=""/>
    <a name="clabelup" val="east"/>
    <a name="clabelfont" val="SansSerif bold 16"/>
    <a name="circuitnamedbox" val="true"/>
    <a name="circuitvhdlpath" val=""/>
    <wire from="(430,90)" to="(430,160)"/>
    <wire from="(240,90)" to="(430,90)"/>
    <wire from="(60,130)" to="(60,260)"/>
    <wire from="(50,120)" to="(110,120)"/>
    <wire from="(110,110)" to="(110,120)"/>
    <wire from="(110,140)" to="(110,150)"/>
    <wire from="(380,240)" to="(430,240)"/>
    <wire from="(370,260)" to="(420,260)"/>
    <wire from="(50,120)" to="(50,260)"/>
    <wire from="(410,150)" to="(410,160)"/>
    <wire from="(40,110)" to="(90,110)"/>
    <wire from="(90,90)" to="(140,90)"/>
    <wire from="(420,140)" to="(420,160)"/>
    <wire from="(430,220)" to="(430,240)"/>
    <wire from="(90,90)" to="(90,110)"/>
    <wire from="(40,110)" to="(40,260)"/>
    <wire from="(70,140)" to="(110,140)"/>
    <wire from="(240,170)" to="(340,170)"/>
    <wire from="(110,110)" to="(140,110)"/>
    <wire from="(110,150)" to="(140,150)"/>
    <wire from="(240,210)" to="(400,210)"/>
    <wire from="(390,140)" to="(420,140)"/>
    <wire from="(240,190)" to="(390,190)"/>
    <wire from="(380,130)" to="(380,240)"/>
    <wire from="(370,150)" to="(370,260)"/>
    <wire from="(340,170)" to="(340,280)"/>
    <wire from="(420,220)" to="(420,260)"/>
    <wire from="(400,150)" to="(410,150)"/>
    <wire from="(60,130)" to="(140,130)"/>
    <wire from="(440,110)" to="(440,160)"/>
    <wire from="(390,140)" to="(390,190)"/>
    <wire from="(240,130)" to="(380,130)"/>
    <wire from="(70,140)" to="(70,260)"/>
    <wire from="(440,220)" to="(440,280)"/>
    <wire from="(400,150)" to="(400,210)"/>
    <wire from="(410,220)" to="(410,280)"/>
    <wire from="(240,110)" to="(440,110)"/>
    <wire from="(240,150)" to="(370,150)"/>
    <wire from="(340,280)" to="(410,280)"/>
    <comp lib="5" loc="(30,260)" name="DipSwitch">
      <a name="label" val="X"/>
      <a name="number" val="4"/>
    </comp>
    <comp lib="8" loc="(66,60)" name="Text">
      <a name="text" val="Nom-prénom"/>
      <a name="font" val="SansSerif plain 12"/>
    </comp>
    <comp lib="0" loc="(440,280)" name="Ground"/>
    <comp lib="8" loc="(73,34)" name="Text">
      <a name="text" val="L3Info-PFO"/>
    </comp>
    <comp lib="11" loc="(240,90)" name="dec7segv1">
      <a name="label" val="dec7segv1_1"/>
    </comp>
    <comp lib="5" loc="(410,160)" name="7-Segment Display">
      <a name="label" val="Y"/>
    </comp>
    <comp lib="8" loc="(66,79)" name="Text">
      <a name="text" val="Nom-prénom"/>
      <a name="font" val="SansSerif plain 12"/>
    </comp>
  </circuit>
</project>
