// SPDX-License-Identifier: GPL-2.0
/*
 * dts file for Avnet ZUBoard DPU B128 design
 *
 * (C) Copyright 2022, Avnet, Inc.
 *
 */

/dts-v1/;
/plugin/;

&fpga_full {
	#address-cells = <2>;
	#size-cells = <2>;
	firmware-name = "zub1cg-dpu-b128.bit.bin";
	resets = <&zynqmp_reset 116>, <&zynqmp_reset 117>, <&zynqmp_reset 118>, <&zynqmp_reset 119>;
};

&amba_pl {
	axi_intc_0: interrupt-controller@a0060000 {
		#interrupt-cells = <2>;
		clock-names = "s_axi_aclk";
		clocks = <&zynqmp_clk 71>;
		compatible = "xlnx,axi-intc-4.1", "xlnx,xps-intc-1.00.a";
		interrupt-controller ;
		interrupt-names = "irq";
		interrupt-parent = <&gic>;
		interrupts = <0 95 1>;
		reg = <0x0 0xa0060000 0x0 0x10000>;
		xlnx,kind-of-intr = <0x1>;
		xlnx,num-intr-inputs = <0x20>;
	};
	zyxclmm_drm {
		compatible = "xlnx,zocl";
		status = "okay";
		interrupt-parent = <&axi_intc_0>;
		interrupts =<0  4>, <1  4>, <2  4>, <3  4>,
		            <4  4>, <5  4>, <6  4>, <7  4>,
		            <8  4>, <9  4>, <10 4>, <11 4>,
		            <12 4>, <13 4>, <14 4>, <15 4>,
		            <16 4>, <17 4>, <18 4>, <19 4>,
		            <20 4>, <21 4>, <22 4>, <23 4>,
		            <24 4>, <25 4>, <26 4>, <27 4>,
		            <28 4>, <29 4>, <30 4>, <31 4>;
	};
};

