Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 18:10:57 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                            Path #1                                                                           |        WorstPath from Dst        |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
| Requirement               |               12.500 |                                                                                                                                                       12.500 |                           12.500 |
| Path Delay                |                1.491 |                                                                                                                                                       12.282 |                            0.565 |
| Logic Delay               | 0.096(7%)            | 3.177(26%)                                                                                                                                                   | 0.488(87%)                       |
| Net Delay                 | 1.395(93%)           | 9.105(74%)                                                                                                                                                   | 0.077(13%)                       |
| Clock Skew                |               -0.090 |                                                                                                                                                       -0.052 |                           -0.074 |
| Slack                     |               10.910 |                                                                                                                                                        0.082 |                           11.852 |
| Timing Exception          |                      |                                                                                                                                                              |                                  |
| Bounding Box Size         | 2% x 0%              | 11% x 2%                                                                                                                                                     | 0% x 0%                          |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                       | (0, 0)                           |
| Cumulative Fanout         |                    1 |                                                                                                                                                          297 |                                1 |
| Fixed Loc                 |                    0 |                                                                                                                                                            0 |                                0 |
| Fixed Route               |                    0 |                                                                                                                                                            0 |                                0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                            0 |                                0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                            0 |                                0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                 | Safely Timed                     |
| Logic Levels              |                    0 |                                                                                                                                                           29 |                                0 |
| Routes                    |                    1 |                                                                                                                                                           30 |                                0 |
| Logical Path              | FDRE FDRE            | FDRE LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT2 LUT6 LUT3 LUT6 LUT3 LUT5 LUT4 LUT6 LUT6 SRL16E | SRL16E FDRE                      |
| Start Point Clock         | clk                  | clk                                                                                                                                                          | clk                              |
| End Point Clock           | clk                  | clk                                                                                                                                                          | clk                              |
| DSP Block                 | None                 | None                                                                                                                                                         | None                             |
| BRAM                      | None                 | None                                                                                                                                                         | None                             |
| IO Crossings              |                    0 |                                                                                                                                                            0 |                                0 |
| SLR Crossings             |                    0 |                                                                                                                                                            0 |                                0 |
| PBlocks                   |                    0 |                                                                                                                                                            0 |                                0 |
| High Fanout               |                    1 |                                                                                                                                                           39 |                                1 |
| Dont Touch                |                    0 |                                                                                                                                                            0 |                                0 |
| Mark Debug                |                    0 |                                                                                                                                                            0 |                                0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                       | SRL16E/CLK                       |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                     | FDRE/D                           |
| Start Point Pin           | sr_p.sr_3[245]/C     | muon_cand_15.pt[1]/C                                                                                                                                         | sr_3_8.roi_2_sr_3_0.sector_1/CLK |
| End Point Pin             | muon_cand_15.pt[1]/D | sr_3_8.roi_2_sr_3_0.sector_1/D                                                                                                                               | sr_p.sr_1[136]/D                 |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                            Path #2                                                                           |        WorstPath from Dst        |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
| Requirement               |               12.500 |                                                                                                                                                       12.500 |                           12.500 |
| Path Delay                |                1.491 |                                                                                                                                                       12.228 |                            0.549 |
| Logic Delay               | 0.096(7%)            | 3.175(26%)                                                                                                                                                   | 0.486(89%)                       |
| Net Delay                 | 1.395(93%)           | 9.053(74%)                                                                                                                                                   | 0.063(11%)                       |
| Clock Skew                |               -0.090 |                                                                                                                                                       -0.052 |                           -0.074 |
| Slack                     |               10.910 |                                                                                                                                                        0.136 |                           11.868 |
| Timing Exception          |                      |                                                                                                                                                              |                                  |
| Bounding Box Size         | 2% x 0%              | 11% x 2%                                                                                                                                                     | 0% x 0%                          |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                       | (0, 0)                           |
| Cumulative Fanout         |                    1 |                                                                                                                                                          297 |                                1 |
| Fixed Loc                 |                    0 |                                                                                                                                                            0 |                                0 |
| Fixed Route               |                    0 |                                                                                                                                                            0 |                                0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                            0 |                                0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                            0 |                                0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                 | Safely Timed                     |
| Logic Levels              |                    0 |                                                                                                                                                           29 |                                0 |
| Routes                    |                    1 |                                                                                                                                                           30 |                                0 |
| Logical Path              | FDRE FDRE            | FDRE LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT2 LUT6 LUT3 LUT6 LUT3 LUT5 LUT4 LUT6 LUT6 SRL16E | SRL16E FDRE                      |
| Start Point Clock         | clk                  | clk                                                                                                                                                          | clk                              |
| End Point Clock           | clk                  | clk                                                                                                                                                          | clk                              |
| DSP Block                 | None                 | None                                                                                                                                                         | None                             |
| BRAM                      | None                 | None                                                                                                                                                         | None                             |
| IO Crossings              |                    0 |                                                                                                                                                            0 |                                0 |
| SLR Crossings             |                    0 |                                                                                                                                                            0 |                                0 |
| PBlocks                   |                    0 |                                                                                                                                                            0 |                                0 |
| High Fanout               |                    1 |                                                                                                                                                           39 |                                1 |
| Dont Touch                |                    0 |                                                                                                                                                            0 |                                0 |
| Mark Debug                |                    0 |                                                                                                                                                            0 |                                0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                       | SRL16E/CLK                       |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                     | FDRE/D                           |
| Start Point Pin           | sr_p.sr_3[245]/C     | muon_cand_15.pt[1]/C                                                                                                                                         | sr_3_8.roi_0_sr_3_0.sector_1/CLK |
| End Point Pin             | muon_cand_15.pt[1]/D | sr_3_8.roi_0_sr_3_0.sector_1/D                                                                                                                               | sr_p.sr_1[138]/D                 |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                            Path #3                                                                           |        WorstPath from Dst       |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
| Requirement               |               12.500 |                                                                                                                                                       12.500 |                          12.500 |
| Path Delay                |                1.491 |                                                                                                                                                       12.202 |                           0.549 |
| Logic Delay               | 0.096(7%)            | 3.099(26%)                                                                                                                                                   | 0.486(89%)                      |
| Net Delay                 | 1.395(93%)           | 9.103(74%)                                                                                                                                                   | 0.063(11%)                      |
| Clock Skew                |               -0.090 |                                                                                                                                                       -0.061 |                          -0.068 |
| Slack                     |               10.910 |                                                                                                                                                        0.153 |                          11.875 |
| Timing Exception          |                      |                                                                                                                                                              |                                 |
| Bounding Box Size         | 2% x 0%              | 11% x 2%                                                                                                                                                     | 0% x 0%                         |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                       | (0, 0)                          |
| Cumulative Fanout         |                    1 |                                                                                                                                                          297 |                               1 |
| Fixed Loc                 |                    0 |                                                                                                                                                            0 |                               0 |
| Fixed Route               |                    0 |                                                                                                                                                            0 |                               0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                            0 |                               0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                            0 |                               0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                 | Safely Timed                    |
| Logic Levels              |                    0 |                                                                                                                                                           29 |                               0 |
| Routes                    |                    1 |                                                                                                                                                           30 |                               0 |
| Logical Path              | FDRE FDRE            | FDRE LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT2 LUT6 LUT3 LUT6 LUT3 LUT5 LUT4 LUT6 LUT6 SRL16E | SRL16E FDRE                     |
| Start Point Clock         | clk                  | clk                                                                                                                                                          | clk                             |
| End Point Clock           | clk                  | clk                                                                                                                                                          | clk                             |
| DSP Block                 | None                 | None                                                                                                                                                         | None                            |
| BRAM                      | None                 | None                                                                                                                                                         | None                            |
| IO Crossings              |                    0 |                                                                                                                                                            0 |                               0 |
| SLR Crossings             |                    0 |                                                                                                                                                            0 |                               0 |
| PBlocks                   |                    0 |                                                                                                                                                            0 |                               0 |
| High Fanout               |                    1 |                                                                                                                                                           39 |                               1 |
| Dont Touch                |                    0 |                                                                                                                                                            0 |                               0 |
| Mark Debug                |                    0 |                                                                                                                                                            0 |                               0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                       | SRL16E/CLK                      |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                     | FDRE/D                          |
| Start Point Pin           | sr_p.sr_3[245]/C     | muon_cand_15.pt[1]/C                                                                                                                                         | sr_3_8.pt_0_sr_3_0.sector_1/CLK |
| End Point Pin             | muon_cand_15.pt[1]/D | sr_3_8.pt_0_sr_3_0.sector_1/D                                                                                                                                | sr_p.sr_1[132]/D                |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                            Path #4                                                                           |         WorstPath from Dst        |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+
| Requirement               |               12.500 |                                                                                                                                                       12.500 |                            12.500 |
| Path Delay                |                1.491 |                                                                                                                                                       12.251 |                             0.558 |
| Logic Delay               | 0.096(7%)            | 3.130(26%)                                                                                                                                                   | 0.488(88%)                        |
| Net Delay                 | 1.395(93%)           | 9.121(74%)                                                                                                                                                   | 0.070(12%)                        |
| Clock Skew                |               -0.090 |                                                                                                                                                        0.011 |                            -0.074 |
| Slack                     |               10.910 |                                                                                                                                                        0.176 |                            11.859 |
| Timing Exception          |                      |                                                                                                                                                              |                                   |
| Bounding Box Size         | 2% x 0%              | 11% x 2%                                                                                                                                                     | 0% x 0%                           |
| Clock Region Distance     | (0, 0)               | (1, 0)                                                                                                                                                       | (0, 0)                            |
| Cumulative Fanout         |                    1 |                                                                                                                                                          297 |                                 1 |
| Fixed Loc                 |                    0 |                                                                                                                                                            0 |                                 0 |
| Fixed Route               |                    0 |                                                                                                                                                            0 |                                 0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                            0 |                                 0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                            0 |                                 0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                 | Safely Timed                      |
| Logic Levels              |                    0 |                                                                                                                                                           29 |                                 0 |
| Routes                    |                    1 |                                                                                                                                                           30 |                                 0 |
| Logical Path              | FDRE FDRE            | FDRE LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT2 LUT6 LUT3 LUT6 LUT3 LUT5 LUT4 LUT6 LUT6 SRL16E | SRL16E FDRE                       |
| Start Point Clock         | clk                  | clk                                                                                                                                                          | clk                               |
| End Point Clock           | clk                  | clk                                                                                                                                                          | clk                               |
| DSP Block                 | None                 | None                                                                                                                                                         | None                              |
| BRAM                      | None                 | None                                                                                                                                                         | None                              |
| IO Crossings              |                    0 |                                                                                                                                                            0 |                                 0 |
| SLR Crossings             |                    0 |                                                                                                                                                            0 |                                 0 |
| PBlocks                   |                    0 |                                                                                                                                                            0 |                                 0 |
| High Fanout               |                    1 |                                                                                                                                                           39 |                                 1 |
| Dont Touch                |                    0 |                                                                                                                                                            0 |                                 0 |
| Mark Debug                |                    0 |                                                                                                                                                            0 |                                 0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                       | SRL16E/CLK                        |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                     | FDRE/D                            |
| Start Point Pin           | sr_p.sr_3[245]/C     | muon_cand_15.pt[1]/C                                                                                                                                         | sr_3_8.sector_sr_3_0.sector_1/CLK |
| End Point Pin             | muon_cand_15.pt[1]/D | sr_3_8.sector_sr_3_0.sector_1/D                                                                                                                              | sr_p.sr_1[128]/D                  |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                            Path #5                                                                           |        WorstPath from Dst        |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
| Requirement               |               12.500 |                                                                                                                                                       12.500 |                           12.500 |
| Path Delay                |                1.491 |                                                                                                                                                       12.151 |                            0.558 |
| Logic Delay               | 0.096(7%)            | 3.112(26%)                                                                                                                                                   | 0.488(88%)                       |
| Net Delay                 | 1.395(93%)           | 9.039(74%)                                                                                                                                                   | 0.070(12%)                       |
| Clock Skew                |               -0.090 |                                                                                                                                                       -0.052 |                           -0.074 |
| Slack                     |               10.910 |                                                                                                                                                        0.212 |                           11.859 |
| Timing Exception          |                      |                                                                                                                                                              |                                  |
| Bounding Box Size         | 2% x 0%              | 11% x 2%                                                                                                                                                     | 0% x 0%                          |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                       | (0, 0)                           |
| Cumulative Fanout         |                    1 |                                                                                                                                                          297 |                                1 |
| Fixed Loc                 |                    0 |                                                                                                                                                            0 |                                0 |
| Fixed Route               |                    0 |                                                                                                                                                            0 |                                0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                            0 |                                0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                            0 |                                0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                 | Safely Timed                     |
| Logic Levels              |                    0 |                                                                                                                                                           29 |                                0 |
| Routes                    |                    1 |                                                                                                                                                           30 |                                0 |
| Logical Path              | FDRE FDRE            | FDRE LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT2 LUT6 LUT3 LUT6 LUT3 LUT5 LUT4 LUT6 LUT6 SRL16E | SRL16E FDRE                      |
| Start Point Clock         | clk                  | clk                                                                                                                                                          | clk                              |
| End Point Clock           | clk                  | clk                                                                                                                                                          | clk                              |
| DSP Block                 | None                 | None                                                                                                                                                         | None                             |
| BRAM                      | None                 | None                                                                                                                                                         | None                             |
| IO Crossings              |                    0 |                                                                                                                                                            0 |                                0 |
| SLR Crossings             |                    0 |                                                                                                                                                            0 |                                0 |
| PBlocks                   |                    0 |                                                                                                                                                            0 |                                0 |
| High Fanout               |                    1 |                                                                                                                                                           39 |                                1 |
| Dont Touch                |                    0 |                                                                                                                                                            0 |                                0 |
| Mark Debug                |                    0 |                                                                                                                                                            0 |                                0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                       | SRL16E/CLK                       |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                     | FDRE/D                           |
| Start Point Pin           | sr_p.sr_3[245]/C     | muon_cand_15.pt[1]/C                                                                                                                                         | sr_3_8.roi_1_sr_3_0.sector_1/CLK |
| End Point Pin             | muon_cand_15.pt[1]/D | sr_3_8.roi_1_sr_3_0.sector_1/D                                                                                                                               | sr_p.sr_1[137]/D                 |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                            Path #6                                                                           |        WorstPath from Dst        |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
| Requirement               |               12.500 |                                                                                                                                                       12.500 |                           12.500 |
| Path Delay                |                1.491 |                                                                                                                                                       12.136 |                            0.561 |
| Logic Delay               | 0.096(7%)            | 3.098(26%)                                                                                                                                                   | 0.483(87%)                       |
| Net Delay                 | 1.395(93%)           | 9.038(74%)                                                                                                                                                   | 0.078(13%)                       |
| Clock Skew                |               -0.090 |                                                                                                                                                       -0.052 |                           -0.074 |
| Slack                     |               10.910 |                                                                                                                                                        0.226 |                           11.856 |
| Timing Exception          |                      |                                                                                                                                                              |                                  |
| Bounding Box Size         | 2% x 0%              | 11% x 2%                                                                                                                                                     | 0% x 0%                          |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                       | (0, 0)                           |
| Cumulative Fanout         |                    1 |                                                                                                                                                          297 |                                1 |
| Fixed Loc                 |                    0 |                                                                                                                                                            0 |                                0 |
| Fixed Route               |                    0 |                                                                                                                                                            0 |                                0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                            0 |                                0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                            0 |                                0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                 | Safely Timed                     |
| Logic Levels              |                    0 |                                                                                                                                                           29 |                                0 |
| Routes                    |                    1 |                                                                                                                                                           30 |                                0 |
| Logical Path              | FDRE FDRE            | FDRE LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT2 LUT6 LUT3 LUT6 LUT3 LUT5 LUT4 LUT6 LUT6 SRL16E | SRL16E FDRE                      |
| Start Point Clock         | clk                  | clk                                                                                                                                                          | clk                              |
| End Point Clock           | clk                  | clk                                                                                                                                                          | clk                              |
| DSP Block                 | None                 | None                                                                                                                                                         | None                             |
| BRAM                      | None                 | None                                                                                                                                                         | None                             |
| IO Crossings              |                    0 |                                                                                                                                                            0 |                                0 |
| SLR Crossings             |                    0 |                                                                                                                                                            0 |                                0 |
| PBlocks                   |                    0 |                                                                                                                                                            0 |                                0 |
| High Fanout               |                    1 |                                                                                                                                                           39 |                                1 |
| Dont Touch                |                    0 |                                                                                                                                                            0 |                                0 |
| Mark Debug                |                    0 |                                                                                                                                                            0 |                                0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                       | SRL16E/CLK                       |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                     | FDRE/D                           |
| Start Point Pin           | sr_p.sr_3[245]/C     | muon_cand_15.pt[1]/C                                                                                                                                         | sr_3_8.roi_5_sr_3_0.sector_1/CLK |
| End Point Pin             | muon_cand_15.pt[1]/D | sr_3_8.roi_5_sr_3_0.sector_1/D                                                                                                                               | sr_p.sr_1[141]/D                 |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                            Path #7                                                                           |        WorstPath from Dst        |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
| Requirement               |               12.500 |                                                                                                                                                       12.500 |                           12.500 |
| Path Delay                |                1.491 |                                                                                                                                                       12.113 |                            0.547 |
| Logic Delay               | 0.096(7%)            | 3.127(26%)                                                                                                                                                   | 0.483(89%)                       |
| Net Delay                 | 1.395(93%)           | 8.986(74%)                                                                                                                                                   | 0.064(11%)                       |
| Clock Skew                |               -0.090 |                                                                                                                                                       -0.052 |                           -0.074 |
| Slack                     |               10.910 |                                                                                                                                                        0.248 |                           11.870 |
| Timing Exception          |                      |                                                                                                                                                              |                                  |
| Bounding Box Size         | 2% x 0%              | 11% x 2%                                                                                                                                                     | 0% x 0%                          |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                       | (0, 0)                           |
| Cumulative Fanout         |                    1 |                                                                                                                                                          297 |                                1 |
| Fixed Loc                 |                    0 |                                                                                                                                                            0 |                                0 |
| Fixed Route               |                    0 |                                                                                                                                                            0 |                                0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                            0 |                                0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                            0 |                                0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                 | Safely Timed                     |
| Logic Levels              |                    0 |                                                                                                                                                           29 |                                0 |
| Routes                    |                    1 |                                                                                                                                                           30 |                                0 |
| Logical Path              | FDRE FDRE            | FDRE LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT2 LUT6 LUT3 LUT6 LUT3 LUT5 LUT4 LUT6 LUT6 SRL16E | SRL16E FDRE                      |
| Start Point Clock         | clk                  | clk                                                                                                                                                          | clk                              |
| End Point Clock           | clk                  | clk                                                                                                                                                          | clk                              |
| DSP Block                 | None                 | None                                                                                                                                                         | None                             |
| BRAM                      | None                 | None                                                                                                                                                         | None                             |
| IO Crossings              |                    0 |                                                                                                                                                            0 |                                0 |
| SLR Crossings             |                    0 |                                                                                                                                                            0 |                                0 |
| PBlocks                   |                    0 |                                                                                                                                                            0 |                                0 |
| High Fanout               |                    1 |                                                                                                                                                           39 |                                1 |
| Dont Touch                |                    0 |                                                                                                                                                            0 |                                0 |
| Mark Debug                |                    0 |                                                                                                                                                            0 |                                0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                       | SRL16E/CLK                       |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                     | FDRE/D                           |
| Start Point Pin           | sr_p.sr_3[245]/C     | muon_cand_15.pt[1]/C                                                                                                                                         | sr_3_8.roi_4_sr_3_0.sector_1/CLK |
| End Point Pin             | muon_cand_15.pt[1]/D | sr_3_8.roi_4_sr_3_0.sector_1/D                                                                                                                               | sr_p.sr_1[142]/D                 |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                            Path #8                                                                           |          WorstPath from Dst         |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+
| Requirement               |               12.500 |                                                                                                                                                       12.500 |                              12.500 |
| Path Delay                |                1.491 |                                                                                                                                                       12.106 |                               0.562 |
| Logic Delay               | 0.096(7%)            | 3.179(27%)                                                                                                                                                   | 0.480(86%)                          |
| Net Delay                 | 1.395(93%)           | 8.927(73%)                                                                                                                                                   | 0.082(14%)                          |
| Clock Skew                |               -0.090 |                                                                                                                                                       -0.061 |                              -0.068 |
| Slack                     |               10.910 |                                                                                                                                                        0.249 |                              11.862 |
| Timing Exception          |                      |                                                                                                                                                              |                                     |
| Bounding Box Size         | 2% x 0%              | 11% x 2%                                                                                                                                                     | 0% x 0%                             |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                       | (0, 0)                              |
| Cumulative Fanout         |                    1 |                                                                                                                                                          297 |                                   1 |
| Fixed Loc                 |                    0 |                                                                                                                                                            0 |                                   0 |
| Fixed Route               |                    0 |                                                                                                                                                            0 |                                   0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                            0 |                                   0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                            0 |                                   0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                 | Safely Timed                        |
| Logic Levels              |                    0 |                                                                                                                                                           29 |                                   0 |
| Routes                    |                    1 |                                                                                                                                                           30 |                                   0 |
| Logical Path              | FDRE FDRE            | FDRE LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT2 LUT6 LUT3 LUT6 LUT3 LUT5 LUT4 LUT6 LUT6 SRL16E | SRL16E FDRE                         |
| Start Point Clock         | clk                  | clk                                                                                                                                                          | clk                                 |
| End Point Clock           | clk                  | clk                                                                                                                                                          | clk                                 |
| DSP Block                 | None                 | None                                                                                                                                                         | None                                |
| BRAM                      | None                 | None                                                                                                                                                         | None                                |
| IO Crossings              |                    0 |                                                                                                                                                            0 |                                   0 |
| SLR Crossings             |                    0 |                                                                                                                                                            0 |                                   0 |
| PBlocks                   |                    0 |                                                                                                                                                            0 |                                   0 |
| High Fanout               |                    1 |                                                                                                                                                           39 |                                   1 |
| Dont Touch                |                    0 |                                                                                                                                                            0 |                                   0 |
| Mark Debug                |                    0 |                                                                                                                                                            0 |                                   0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                       | SRL16E/CLK                          |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                     | FDRE/D                              |
| Start Point Pin           | sr_p.sr_3[245]/C     | muon_cand_15.pt[1]/C                                                                                                                                         | sr_3_8.sector_1_sr_3_0.sector_1/CLK |
| End Point Pin             | muon_cand_15.pt[1]/D | sr_3_8.sector_1_sr_3_0.sector_1/D                                                                                                                            | sr_p.sr_1[130]/D                    |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                            Path #9                                                                           |          WorstPath from Dst         |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+
| Requirement               |               12.500 |                                                                                                                                                       12.500 |                              12.500 |
| Path Delay                |                1.491 |                                                                                                                                                       12.176 |                               0.558 |
| Logic Delay               | 0.096(7%)            | 3.023(25%)                                                                                                                                                   | 0.488(88%)                          |
| Net Delay                 | 1.395(93%)           | 9.153(75%)                                                                                                                                                   | 0.070(12%)                          |
| Clock Skew                |               -0.090 |                                                                                                                                                        0.010 |                              -0.068 |
| Slack                     |               10.910 |                                                                                                                                                        0.250 |                              11.866 |
| Timing Exception          |                      |                                                                                                                                                              |                                     |
| Bounding Box Size         | 2% x 0%              | 11% x 2%                                                                                                                                                     | 0% x 0%                             |
| Clock Region Distance     | (0, 0)               | (1, 0)                                                                                                                                                       | (0, 0)                              |
| Cumulative Fanout         |                    1 |                                                                                                                                                          297 |                                   1 |
| Fixed Loc                 |                    0 |                                                                                                                                                            0 |                                   0 |
| Fixed Route               |                    0 |                                                                                                                                                            0 |                                   0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                            0 |                                   0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                            0 |                                   0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                 | Safely Timed                        |
| Logic Levels              |                    0 |                                                                                                                                                           29 |                                   0 |
| Routes                    |                    1 |                                                                                                                                                           30 |                                   0 |
| Logical Path              | FDRE FDRE            | FDRE LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT2 LUT6 LUT3 LUT6 LUT3 LUT5 LUT4 LUT6 LUT6 SRL16E | SRL16E FDRE                         |
| Start Point Clock         | clk                  | clk                                                                                                                                                          | clk                                 |
| End Point Clock           | clk                  | clk                                                                                                                                                          | clk                                 |
| DSP Block                 | None                 | None                                                                                                                                                         | None                                |
| BRAM                      | None                 | None                                                                                                                                                         | None                                |
| IO Crossings              |                    0 |                                                                                                                                                            0 |                                   0 |
| SLR Crossings             |                    0 |                                                                                                                                                            0 |                                   0 |
| PBlocks                   |                    0 |                                                                                                                                                            0 |                                   0 |
| High Fanout               |                    1 |                                                                                                                                                           39 |                                   1 |
| Dont Touch                |                    0 |                                                                                                                                                            0 |                                   0 |
| Mark Debug                |                    0 |                                                                                                                                                            0 |                                   0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                       | SRL16E/CLK                          |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                     | FDRE/D                              |
| Start Point Pin           | sr_p.sr_3[245]/C     | muon_cand_15.pt[1]/C                                                                                                                                         | sr_3_8.sector_0_sr_3_0.sector_1/CLK |
| End Point Pin             | muon_cand_15.pt[1]/D | sr_3_8.sector_0_sr_3_0.sector_1/D                                                                                                                            | sr_p.sr_1[131]/D                    |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                      Path #10                                                                      |        WorstPath from Dst        |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
| Requirement               |               12.500 |                                                                                                                                             12.500 |                           12.500 |
| Path Delay                |                1.491 |                                                                                                                                             12.099 |                            0.562 |
| Logic Delay               | 0.096(7%)            | 3.585(30%)                                                                                                                                         | 0.480(86%)                       |
| Net Delay                 | 1.395(93%)           | 8.514(70%)                                                                                                                                         | 0.082(14%)                       |
| Clock Skew                |               -0.090 |                                                                                                                                             -0.052 |                           -0.074 |
| Slack                     |               10.910 |                                                                                                                                              0.265 |                           11.855 |
| Timing Exception          |                      |                                                                                                                                                    |                                  |
| Bounding Box Size         | 2% x 0%              | 11% x 2%                                                                                                                                           | 0% x 0%                          |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                             | (0, 0)                           |
| Cumulative Fanout         |                    1 |                                                                                                                                                279 |                                1 |
| Fixed Loc                 |                    0 |                                                                                                                                                  0 |                                0 |
| Fixed Route               |                    0 |                                                                                                                                                  0 |                                0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                  0 |                                0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                  0 |                                0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                       | Safely Timed                     |
| Logic Levels              |                    0 |                                                                                                                                                 27 |                                0 |
| Routes                    |                    1 |                                                                                                                                                 28 |                                0 |
| Logical Path              | FDRE FDRE            | FDRE LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                      |
| Start Point Clock         | clk                  | clk                                                                                                                                                | clk                              |
| End Point Clock           | clk                  | clk                                                                                                                                                | clk                              |
| DSP Block                 | None                 | None                                                                                                                                               | None                             |
| BRAM                      | None                 | None                                                                                                                                               | None                             |
| IO Crossings              |                    0 |                                                                                                                                                  0 |                                0 |
| SLR Crossings             |                    0 |                                                                                                                                                  0 |                                0 |
| PBlocks                   |                    0 |                                                                                                                                                  0 |                                0 |
| High Fanout               |                    1 |                                                                                                                                                 39 |                                1 |
| Dont Touch                |                    0 |                                                                                                                                                  0 |                                0 |
| Mark Debug                |                    0 |                                                                                                                                                  0 |                                0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                             | SRL16E/CLK                       |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                           | FDRE/D                           |
| Start Point Pin           | sr_p.sr_3[245]/C     | muon_cand_15.pt[1]/C                                                                                                                               | sr_3_8.roi_3_sr_3_0.sector_1/CLK |
| End Point Pin             | muon_cand_15.pt[1]/D | sr_3_8.roi_3_sr_3_0.sector_1/D                                                                                                                     | sr_p.sr_1[143]/D                 |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 4 | 5 |  6 | 7 |  8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 |
+-----------------+-------------+-----+---+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 12.500ns    | 538 | 1 | 7 | 20 | 9 | 15 | 12 |  4 | 14 | 12 | 17 |  9 |  4 |  9 | 15 |  4 |  9 | 18 | 10 | 24 | 19 | 32 | 58 | 62 | 14 | 36 | 23 |  5 |
+-----------------+-------------+-----+---+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+----------------+------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
|    Instance    |                           Module                           | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4   |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+----------------+------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
| (top)          |                                                    wrapper | 0.79 |           3.75 |            8565 | 0(0.0%) | 164(3.0%) | 167(3.1%) | 492(9.1%) | 1251(23.2%) | 3319(61.5%) |        144 |   0 |    0 |    0 |    0 |
|  muon_sorter_1 | muon_sorter_I016_O016_D003_SHORTSR-freq80retfan10000_rev_1 | 0.71 |           4.23 |            6086 | 0(0.0%) | 163(3.1%) | 167(3.1%) | 407(7.7%) | 1251(23.6%) | 3319(62.5%) |        144 |   0 |    0 |    0 |    0 |
+----------------+------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                0 |        97% | (CLEM_X48Y325,CLEM_X48Y325)   | wrapper(100%) |            0% |             5 | 87%          | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |       127% | (CLEL_R_X47Y329,CLEM_X49Y332) | wrapper(100%) |            0% |       5.48438 | 96%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                3 |       106% | (CLEM_X44Y335,CLEL_R_X47Y342) | wrapper(100%) |            0% |       5.42188 | 97%          | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |       111% | (CLEL_R_X44Y340,CLEM_X46Y343) | wrapper(100%) |            0% |         5.625 | 100%         | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.026% | (CLEM_X44Y336,CLEM_X45Y341)   | wrapper(100%) |            0% |       5.72222 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                3 |           0.042% | (CLEM_X44Y328,CLEM_X51Y333)   | wrapper(100%) |            0% |       5.26042 | 93%          | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Global |                2 |           0.013% | (CLEM_X44Y340,CLEM_X47Y345)   | wrapper(100%) |            0% |       5.35417 | 97%          | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                4 |           0.126% | (CLEL_R_X43Y318,CLEM_X54Y345) | wrapper(100%) |            0% |       4.40531 | 77%          | 0%         |  18% |   0% | 0%   | NA   | 0%  |    0% |  1% |
| South     | Short  |                1 |           0.020% | (CLEM_X45Y341,CLEM_X48Y343)   | wrapper(100%) |            0% |       5.56548 | 100%         | 0%         |  10% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Short  |                4 |           0.128% | (CLEM_X40Y321,CLEL_R_X55Y336) | wrapper(100%) |            0% |       3.95656 | 69%          | 0%         |  16% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                3 |           0.099% | (CLEM_X44Y336,CLEM_X47Y343)   | wrapper(100%) |            0% |       5.45089 | 98%          | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X46Y321 | 304             | 599          | 37%                  | wrapper(100%) | Y                   |
| CLEL_R_X45Y320 | 301             | 600          | 36%                  | wrapper(100%) | N                   |
| CLEM_X46Y319   | 302             | 601          | 35%                  | wrapper(100%) | Y                   |
| CLEL_R_X46Y318 | 304             | 602          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X45Y316 | 301             | 604          | 34%                  | wrapper(100%) | N                   |
| CLEM_X51Y327   | 324             | 593          | 33%                  | wrapper(100%) | Y                   |
| CLEM_X45Y324   | 299             | 596          | 33%                  | wrapper(100%) | N                   |
| CLEM_X45Y326   | 299             | 594          | 32%                  | wrapper(100%) | N                   |
| CLEL_R_X45Y324 | 301             | 596          | 32%                  | wrapper(100%) | N                   |
| CLEL_R_X44Y335 | 298             | 584          | 32%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X49Y329   | 315             | 591          | 36%                  | wrapper(100%) | Y                   |
| CLEL_R_X49Y329 | 317             | 591          | 36%                  | wrapper(100%) | Y                   |
| CLEL_R_X48Y329 | 312             | 591          | 35%                  | wrapper(100%) | Y                   |
| CLEL_R_X48Y330 | 312             | 589          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X49Y331   | 315             | 588          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X49Y330   | 315             | 589          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X48Y331   | 310             | 588          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X48Y331 | 312             | 588          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X47Y331 | 309             | 588          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X48Y330   | 310             | 589          | 33%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


