Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/spi_slave_4.v" into library work
Parsing module <spi_slave_4>.
Analyzing Verilog file "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/serial_tx_6.v" into library work
Parsing module <serial_tx_6>.
INFO:HDLCompiler:693 - "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/serial_tx_6.v" Line 14. parameter declaration becomes local in serial_tx_6 with formal parameter declaration list
Analyzing Verilog file "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/serial_rx_5.v" into library work
Parsing module <serial_rx_5>.
INFO:HDLCompiler:693 - "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/serial_rx_5.v" Line 12. parameter declaration becomes local in serial_rx_5 with formal parameter declaration list
Analyzing Verilog file "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/message_rom_7.v" into library work
Parsing module <message_rom_7>.
Analyzing Verilog file "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/cclk_detector_3.v" into library work
Parsing module <cclk_detector_3>.
INFO:HDLCompiler:693 - "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/cclk_detector_3.v" Line 10. parameter declaration becomes local in cclk_detector_3 with formal parameter declaration list
Analyzing Verilog file "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/message_printer_2.v" into library work
Parsing module <message_printer_2>.
ERROR:HDLCompiler:44 - "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/message_printer_2.v" Line 40: counter is not a constant
ERROR:HDLCompiler:1660 - "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/message_printer_2.v" Line 42: Procedural assignment to a non-register new_rx_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/message_printer_2.v" Line 42: Procedural assignment to a non-register new_rx_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:44 - "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/message_printer_2.v" Line 45: counter is not a constant
ERROR:HDLCompiler:1660 - "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/message_printer_2.v" Line 47: Procedural assignment to a non-register new_rx_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/message_printer_2.v" Line 47: Procedural assignment to a non-register new_rx_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:598 - "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/message_printer_2.v" Line 2: Module <message_printer_2> ignored due to previous errors.
Verilog file /home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/message_printer_2.v ignored due to errors
--> 


Total memory usage is 332632 kilobytes

Number of errors   :    7 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

