From 1833876256b4d01825c7d0368a978326168cd598 Mon Sep 17 00:00:00 2001
From: Robby Cai <r63905@freescale.com>
Date: Sun, 15 Feb 2015 10:22:00 +0800
Subject: [PATCH 0131/1221] MLK-10278-2 clock: imx7d: set epdc pixel clock
 parent to 480MHz PLL

set parent of EPDC pixel clock to 480MHz PLL to get 40MHz pixel clock.

Signed-off-by: Robby Cai <r63905@freescale.com>
[zou:Original patch taken from
git.freescale.com/imx/fsl-arm-yocto-bsp.git-b imx-3.14.52-1.1.0_ga]
Signed-off-by: zou cao <cao.zou@windriver.com>
---
 arch/arm/mach-imx/clk-imx7d.c |    3 +++
 1 files changed, 3 insertions(+), 0 deletions(-)

diff --git a/arch/arm/mach-imx/clk-imx7d.c b/arch/arm/mach-imx/clk-imx7d.c
index 5c09397..01cdfb4 100644
--- a/arch/arm/mach-imx/clk-imx7d.c
+++ b/arch/arm/mach-imx/clk-imx7d.c
@@ -895,6 +895,9 @@ static void __init imx7d_clocks_init(struct device_node *ccm_node)
 	clks[IMX7D_USB1_MAIN_480M_CLK] = imx_clk_fixed_factor("pll_usb1_main_clk", "osc", 20, 1);
 	clks[IMX7D_USB_MAIN_480M_CLK] = imx_clk_fixed_factor("pll_usb_main_clk", "osc", 20, 1);
 
+	/* set parent of EPDC pixel clock */
+	imx_clk_set_parent(clks[IMX7D_EPDC_PIXEL_ROOT_SRC], clks[IMX7D_PLL_SYS_MAIN_CLK]);
+
 	for (i = 0; i < IMX7D_END_CLK; i++)
 		clk_prepare_enable(clks[i]);
 
-- 
1.7.5.4

