<?xml version="1.0" ?>
<Presentation>
  <div class="page">
    <p>Floorplan Evaluation with Timing-Driven Global</p>
    <p>Wireplanning, Pin Assignment and Buffer / Wire Sizing</p>
    <p>Christoph Albrecht Synopsys, Inc., Mountain View formerly Research Institute for Discrete Mathematics, Bonn, Germany Andrew B. Kahng, Ion Mndoiu UC San Diego, La Jolla Alexander Zelikovsky Georgia State University, Atlanta</p>
    <p>ASPDAC 2002, Bangalore</p>
  </div>
  <div class="page">
    <p>Outline Previous Work</p>
    <p>Buffer Block-/ Site-Methodologies</p>
    <p>Floorplan Evaluation Problem</p>
    <p>Key Ingredient: Gadgets</p>
    <p>Multicommodity Flow Approximation</p>
    <p>Algorithm / Randomized Rounding</p>
    <p>Experimental Results</p>
  </div>
  <div class="page">
    <p>Previous Work Floorplan</p>
    <p>Chen et al.  BBL [VLSI83], Dai et al. [TCAD87], Cong [TCAD91]</p>
    <p>Buffer Block Methodology Cong et al. [ICCAD99], Tang&amp;Wong [ISPD00]</p>
    <p>Buffer Site Methodolgy Alpert et al. [DAC01]</p>
    <p>Multicommodity Flow Approximation Algorithm Garg and Konemann [FOCS98] Fleischer [SIDMA00]</p>
    <p>Application to Global Routing Albrecht [ISPD00 + TCAD01]</p>
    <p>Application to Buffer Block Methodology Dragan et al. [ICCAD00 + ASPDAC01 + WADS01]</p>
  </div>
  <div class="page">
    <p>Buffer-Block Methodology Cong et al. [ICCAD99], Tang&amp;Wong [ISPD00],</p>
    <p>Dragan et al. [ICCAD00 + ASPDAC01]:</p>
    <p>Buffers inserted in blocks located within available free space  Simplifies design by isolating buffer insertion from circuit block</p>
    <p>implementations</p>
  </div>
  <div class="page">
    <p>Buffer-Site Methodology Alpert et al. [DAC01]</p>
    <p>Block designers leave holes in circuit blocks to be used for buffer insertion</p>
    <p>Alleviates congestion problems of buffer blocks</p>
  </div>
  <div class="page">
    <p>Buffer-Site Methodology Alpert et al. [DAC01]</p>
    <p>Block designers leave holes in circuit blocks to be used for buffer insertion</p>
    <p>Alleviates congestion problems of buffer blocks</p>
  </div>
  <div class="page">
    <p>Buffer-Site Methodology Alpert et al. [DAC01]</p>
    <p>Block designers leave holes in circuit blocks to be used for buffer insertion</p>
    <p>Alleviates congestion problems of buffer blocks</p>
  </div>
  <div class="page">
    <p>Floorplan Evaluation Problem</p>
    <p>Tile graph G to model congestion: wire capacity w(u,v): number of free routing channels</p>
    <p>between tile u and v.</p>
    <p>buffer capacity b(v): possible number of buffers in tile v.</p>
    <p>Netlist (source and sink pins given as sets of tiles)</p>
    <p>Maximum wireload of buffers / sources U</p>
    <p>Given:</p>
  </div>
  <div class="page">
    <p>Floorplan Evaluation Problem</p>
    <p>Tile graph G to model congestion: wire capacity w(u,v): number of free routing channels</p>
    <p>between tile u and v.</p>
    <p>buffer capacity b(v): possible number of buffers in tile v.</p>
    <p>Netlist (source and sink pins given as sets of tiles)</p>
    <p>Maximum wireload of buffers / sources U</p>
    <p>Given:</p>
    <p>Find: Pin assignment and feasible buffered routing for nets,</p>
    <p>subject to buffer and wire congestion constraints and</p>
    <p>minimizing the total routing area,</p>
    <p>(#buffers) + (total wirelength), where ,   0 are given scaling constants</p>
  </div>
  <div class="page">
    <p>Key Ingredient: Gadgets</p>
    <p>Tile graph G</p>
  </div>
  <div class="page">
    <p>Key Ingredient: Gadgets</p>
  </div>
  <div class="page">
    <p>Key Ingredient: Gadgets</p>
    <p>Cap = b(u)</p>
    <p>Cap = w(u,v)</p>
    <p>Cap = b(v)</p>
  </div>
  <div class="page">
    <p>Key Ingredient: Gadgets</p>
    <p>Lemma: 1-to-1 correspondence between feasible buffered paths for net N in G and s  t paths in H.i ii</p>
    <p>Cap = b(u)</p>
    <p>Cap = w(u,v)</p>
    <p>Cap = b(v)</p>
  </div>
  <div class="page">
    <p>Integer Program</p>
    <p>px</p>
    <p>x</p>
    <p>GEvuvuwxEp</p>
    <p>GVvvbxEp</p>
    <p>xEpEp</p>
    <p>p</p>
    <p>p p</p>
    <p>p pvu</p>
    <p>p pv</p>
    <p>p pvu vuv v</p>
    <p>path feasible {0,1},</p>
    <p>net ,1</p>
    <p>)(),( ),,(</p>
    <p>)( ),(| s.t.</p>
    <p>min</p>
    <p>),( ,</p>
    <p>|</p>
    <p>||</p>
    <p>| | | |</p>
  </div>
  <div class="page">
    <p>Integer Program</p>
    <p>px</p>
    <p>x</p>
    <p>GEvuvuwxEp</p>
    <p>GVvvbxEp</p>
    <p>xEpEp</p>
    <p>p</p>
    <p>p p</p>
    <p>p pvu</p>
    <p>p pv</p>
    <p>p pvu vuv v</p>
    <p>path feasible {0,1},</p>
    <p>net ,1</p>
    <p>)(),( ),,(</p>
    <p>)( ),(| s.t.</p>
    <p>min</p>
    <p>),( ,</p>
    <p>|</p>
    <p>||</p>
    <p>| | | |</p>
    <p>x p 0 Linear Relaxation</p>
  </div>
  <div class="page">
    <p>Dual Linear Program</p>
    <p>GEvu</p>
    <p>vuwvb y</p>
    <p>l</p>
    <p>v v</p>
    <p>i i</p>
    <p>)(),(</p>
    <p>),(</p>
    <p>)( s.t.</p>
    <p>max</p>
    <p>z</p>
    <p>u,v</p>
    <p>u,v</p>
    <p>D u 1</p>
    <p>GVv )( y v</p>
    <p>z u,v 0</p>
    <p>l i</p>
    <p>Ep</p>
    <p>Ep</p>
    <p>vu vu</p>
    <p>v v</p>
    <p>, ,</p>
    <p>| |</p>
    <p>| |</p>
    <p>y v u</p>
    <p>u</p>
    <p>ppath</p>
  </div>
  <div class="page">
    <p>Solution</p>
    <p>Linear Relaxation = Multicommodity flow with set constraints</p>
    <p>Garg and Konemann [FOCS98] Fleischer [SIDMA00]</p>
    <p>Randomized Rounding Raghavan &amp; Thomson [COMB87]</p>
  </div>
  <div class="page">
    <p>xp=0, yv=/0b(v), ze=/0w(e), u=/D, pi=</p>
    <p>While v b(v)yv + e w(e)ze + Du &lt; 1</p>
    <p>For i = 1,, #nets do If pi =  or weight(pi) &gt; (1+) li</p>
    <p>Find path pi with min weight li among si-ti paths</p>
    <p>End If xpi = xpi + 1</p>
    <p>For every vV(G) and eE(G): yv = yv( 1 +  |piEv| / 0b(v) )</p>
    <p>ze = ze( 1 +  |piEe| / 0w(e) )</p>
    <p>u = u( 1 +  ( v|piEv| +  e|piEe|) / D )</p>
    <p>End For End For End While Output x scaled by the number of While iterations</p>
    <p>Approximation Algorithm</p>
  </div>
  <div class="page">
    <p>Extensions</p>
    <p>Sink delay upper bounds (Elmore-Delay)</p>
    <p>Buffer-wire sizing and layer assignment</p>
    <p>Multi-pin nets</p>
  </div>
  <div class="page">
    <p>Testca se</p>
    <p>Algo Wirel en.</p>
    <p>%LB Gap</p>
    <p>#Buf ers</p>
    <p>%LB Gap</p>
    <p>W_cong est</p>
    <p>B_cong est</p>
    <p>CP U</p>
    <p>ami49 RABID 7592 11.87 1339 21.51 0.93 0.36 167</p>
    <p>a9c3 RABID 30723 5.64 4225 11.95 0.60 0.44 502</p>
    <p>playout RABID 27601 6.38 3840 15.04 0.45 0.64 813</p>
    <p>xc5 RABID 27060 8.35 4410 23.25 0.84 0.81 694</p>
    <p>Experimental Results</p>
  </div>
  <div class="page">
    <p>Testca se</p>
    <p>Algo Wirel en.</p>
    <p>%LB Gap</p>
    <p>#Buf ers</p>
    <p>%LB Gap</p>
    <p>W_cong est</p>
    <p>B_cong est</p>
    <p>CP U</p>
    <p>ami49 RABID 7592 11.87 1339 21.51 0.93 0.36 167</p>
    <p>a9c3 RABID 30723 5.64 4225 11.95 0.60 0.44 502</p>
    <p>playout RABID 27601 6.38 3840 15.04 0.45 0.64 813</p>
    <p>xc5 RABID 27060 8.35 4410 23.25 0.84 0.81 694</p>
    <p>Experimental Results</p>
  </div>
  <div class="page">
    <p>Testca se</p>
    <p>Algo Wirel en.</p>
    <p>%LB Gap</p>
    <p>#Buf ers</p>
    <p>%LB Gap</p>
    <p>W_cong est</p>
    <p>B_cong est</p>
    <p>CP U</p>
    <p>ami49 RABID 7592 11.87 1339 21.51 0.93 0.36 167</p>
    <p>MCF+ PA</p>
    <p>a9c3 RABID 30723 5.64 4225 11.95 0.60 0.44 502</p>
    <p>MCF+ PA</p>
    <p>playout RABID 27601 6.38 3840 15.04 0.45 0.64 813</p>
    <p>MCF+ PA</p>
    <p>xc5 RABID 27060 8.35 4410 23.25 0.84 0.81 694</p>
    <p>MCF+ PA</p>
    <p>Experimental Results</p>
  </div>
  <div class="page">
    <p>Conclusions</p>
    <p>First coherent approach to floorplan definition, timing and congestion-driven buffered global route planning, wire/buffer sizing, layer assignment and pin assignment.</p>
    <p>Provably good results by multicommodity flow approximation algorithms and randomized rounding.</p>
  </div>
</Presentation>
