0.7
2020.2
Apr 18 2022
16:05:34
Z:/Sync/autosync/Proj_Vivado/CPE442_Sklanksy_adder/CPE442_Sklanksy_adder.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,uvm,,,,,,
Z:/Sync/autosync/Proj_Vivado/CPE442_Sklanksy_adder/CPE442_Sklanksy_adder.srcs/sim_1/new/testbench.sv,1729461588,systemVerilog,,,,tb_adder_Nbit,,uvm,,,,,,
Z:/Sync/autosync/Proj_Vivado/CPE442_Sklanksy_adder/CPE442_Sklanksy_adder.srcs/sources_1/new/RCA.sv,1729388158,systemVerilog,,,,full_adder;ripple_carry_adder,,uvm,,,,,,
Z:/Sync/autosync/Proj_Vivado/CPE442_Sklanksy_adder/CPE442_Sklanksy_adder.srcs/sources_1/new/Sklansky.sv,1729463310,systemVerilog,Z:/Sync/autosync/Proj_Vivado/CPE442_Sklanksy_adder/CPE442_Sklanksy_adder.srcs/sim_1/new/testbench.sv,Z:/Sync/autosync/Proj_Vivado/CPE442_Sklanksy_adder/CPE442_Sklanksy_adder.srcs/sim_1/new/testbench.sv,,$unit_Sklansky_sv_164423939;GP_from_sum;Sklansky;generate_propagate;group_generate,,uvm,,,,,,
Z:/Sync/autosync/Proj_Vivado/CPE442_Sklanksy_adder/CPE442_Sklanksy_adder.srcs/sources_1/new/Vivado_adder.sv,1729388557,systemVerilog,,,,vivado_adder,,uvm,,,,,,
