#
#   PROJECT:   VHDL Code Generator
#   NAME:      lib Modules
#

IN = 1
OUT = 0