// Seed: 2257748711
module module_0 (
    output uwire id_0,
    output uwire id_1,
    input wire id_2,
    input tri id_3
    , id_20,
    output tri id_4,
    input tri0 id_5,
    output tri1 id_6,
    output tri0 id_7,
    input supply1 id_8,
    input supply1 id_9,
    input supply0 id_10,
    output supply0 id_11,
    input wor id_12,
    output wire id_13,
    input supply1 id_14,
    input wor id_15,
    input tri0 id_16,
    input uwire id_17,
    input tri0 id_18
);
  wire id_21;
  supply1 id_22 = id_18 & 1;
  wire id_23;
endmodule
module module_1 (
    input  uwire id_0
    , id_3, id_4,
    output uwire id_1
);
  wor  id_5 = id_0 - id_3;
  wire id_6;
  module_0(
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
