$date
    Tue Jun 10 20:25:00 2025
$end
$version
    Icarus Verilog
$end
$timescale 1ns $end
$scope module tb_fir_filter $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 16 # tb_xn[15:0] $end
$var wire 32 $ tb_yn[31:0] $end
$upscope $end
$enddefinitions $end
$dumpvars
0!
1"
b0000000000000000 #
b00000000000000000000000000000000 $
$end
#0
0!
1"
#20
1!
#30
b0111111111111111 #
#40
b00000000000000000000000000000000 $
