TimeQuest Timing Analyzer report for signal_adc_fsmc
Mon Jul 21 11:44:24 2025
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 125C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 125C Model Setup Summary
  9. Slow 1200mV 125C Model Hold Summary
 10. Slow 1200mV 125C Model Recovery Summary
 11. Slow 1200mV 125C Model Removal Summary
 12. Slow 1200mV 125C Model Minimum Pulse Width Summary
 13. Slow 1200mV 125C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 125C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 125C Model Metastability Summary
 16. Slow 1200mV -40C Model Fmax Summary
 17. Slow 1200mV -40C Model Setup Summary
 18. Slow 1200mV -40C Model Hold Summary
 19. Slow 1200mV -40C Model Recovery Summary
 20. Slow 1200mV -40C Model Removal Summary
 21. Slow 1200mV -40C Model Minimum Pulse Width Summary
 22. Slow 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV -40C Model Metastability Summary
 25. Fast 1200mV -40C Model Setup Summary
 26. Fast 1200mV -40C Model Hold Summary
 27. Fast 1200mV -40C Model Recovery Summary
 28. Fast 1200mV -40C Model Removal Summary
 29. Fast 1200mV -40C Model Minimum Pulse Width Summary
 30. Fast 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Fast 1200mV -40C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv n40c Model)
 37. Signal Integrity Metrics (Slow 1200mv 125c Model)
 38. Signal Integrity Metrics (Fast 1200mv n40c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest Spectra-Q                                 ;
; Revision Name         ; signal_adc_fsmc                                     ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL006YE144A7G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.4%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; signal_adc_fsmc.sdc ; OK     ; Mon Jul 21 11:44:23 2025 ;
+---------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+
; clk_20mhz                                            ; Base      ; 50.000 ; 20.0 MHz  ; 0.000 ; 25.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                        ; { clk_20mhz }                                            ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 12.500 ; 80.0 MHz  ; 0.000 ; 6.250  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk_20mhz ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Fmax Summary                                                        ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 111.16 MHz ; 111.16 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.504 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.397 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV 125C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 125C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.913  ; 0.000         ;
; clk_20mhz                                            ; 24.865 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                      ;
+-------+--------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.504 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.209      ; 9.247      ;
; 3.513 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.235      ; 9.264      ;
; 3.536 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.235      ; 9.241      ;
; 3.745 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.209      ; 9.006      ;
; 3.754 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.235      ; 9.023      ;
; 3.777 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.235      ; 9.000      ;
; 3.813 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.221      ; 8.950      ;
; 3.825 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.209      ; 8.926      ;
; 3.834 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.235      ; 8.943      ;
; 3.846 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.209      ; 8.905      ;
; 3.855 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.235      ; 8.922      ;
; 3.857 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.235      ; 8.920      ;
; 3.869 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.233      ; 8.906      ;
; 3.878 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.235      ; 8.899      ;
; 3.886 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.234      ; 8.890      ;
; 3.916 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.231      ; 8.857      ;
; 3.958 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.224      ; 8.808      ;
; 3.970 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.234      ; 8.806      ;
; 4.054 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.221      ; 8.709      ;
; 4.110 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.233      ; 8.665      ;
; 4.122 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.209      ; 8.629      ;
; 4.127 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.234      ; 8.649      ;
; 4.131 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.235      ; 8.646      ;
; 4.134 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.221      ; 8.629      ;
; 4.147 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.243      ; 8.638      ;
; 4.154 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.235      ; 8.623      ;
; 4.155 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.221      ; 8.608      ;
; 4.157 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.231      ; 8.616      ;
; 4.190 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.233      ; 8.585      ;
; 4.199 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.224      ; 8.567      ;
; 4.207 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.234      ; 8.569      ;
; 4.211 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.234      ; 8.565      ;
; 4.211 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.233      ; 8.564      ;
; 4.228 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.234      ; 8.548      ;
; 4.237 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.231      ; 8.536      ;
; 4.243 ; read_ptr[12] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.209      ; 8.508      ;
; 4.252 ; read_ptr[12] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.235      ; 8.525      ;
; 4.258 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.231      ; 8.515      ;
; 4.275 ; read_ptr[12] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.235      ; 8.502      ;
; 4.276 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.244      ; 8.510      ;
; 4.279 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.224      ; 8.487      ;
; 4.291 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.234      ; 8.485      ;
; 4.300 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.224      ; 8.466      ;
; 4.312 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.234      ; 8.464      ;
; 4.340 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.252      ; 8.454      ;
; 4.388 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.243      ; 8.397      ;
; 4.410 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.242      ; 8.374      ;
; 4.431 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.221      ; 8.332      ;
; 4.435 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.244      ; 8.351      ;
; 4.468 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.243      ; 8.317      ;
; 4.483 ; read_ptr[5]  ; read_ptr[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 7.939      ;
; 4.487 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.233      ; 8.288      ;
; 4.489 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.243      ; 8.296      ;
; 4.504 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.234      ; 8.272      ;
; 4.517 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.244      ; 8.269      ;
; 4.527 ; read_ptr[5]  ; read_ptr[11]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 7.895      ;
; 4.534 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.231      ; 8.239      ;
; 4.552 ; read_ptr[12] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.221      ; 8.211      ;
; 4.576 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.224      ; 8.190      ;
; 4.576 ; read_ptr[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.209      ; 8.175      ;
; 4.581 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.252      ; 8.213      ;
; 4.583 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.209      ; 8.168      ;
; 4.585 ; read_ptr[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.235      ; 8.192      ;
; 4.588 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.234      ; 8.188      ;
; 4.592 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.235      ; 8.185      ;
; 4.597 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.244      ; 8.189      ;
; 4.608 ; read_ptr[12] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.233      ; 8.167      ;
; 4.608 ; read_ptr[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.235      ; 8.169      ;
; 4.615 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.235      ; 8.162      ;
; 4.618 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.244      ; 8.168      ;
; 4.625 ; read_ptr[12] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.234      ; 8.151      ;
; 4.651 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.242      ; 8.133      ;
; 4.655 ; read_ptr[12] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.231      ; 8.118      ;
; 4.661 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.252      ; 8.133      ;
; 4.664 ; read_ptr[5]  ; read_ptr[12]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 7.758      ;
; 4.676 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.244      ; 8.110      ;
; 4.682 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.252      ; 8.112      ;
; 4.697 ; read_ptr[12] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.224      ; 8.069      ;
; 4.701 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.244      ; 8.085      ;
; 4.709 ; read_ptr[12] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.234      ; 8.067      ;
; 4.724 ; read_ptr[6]  ; read_ptr[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 7.698      ;
; 4.731 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.242      ; 8.053      ;
; 4.752 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.242      ; 8.032      ;
; 4.756 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.244      ; 8.030      ;
; 4.765 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.243      ; 8.020      ;
; 4.768 ; read_ptr[6]  ; read_ptr[11]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 7.654      ;
; 4.777 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.244      ; 8.009      ;
; 4.804 ; read_ptr[4]  ; read_ptr[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 7.618      ;
; 4.825 ; read_ptr[8]  ; read_ptr[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 7.597      ;
; 4.848 ; read_ptr[4]  ; read_ptr[11]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 7.574      ;
; 4.869 ; read_ptr[8]  ; read_ptr[11]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 7.553      ;
; 4.885 ; read_ptr[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.221      ; 7.878      ;
; 4.886 ; read_ptr[12] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.243      ; 7.899      ;
; 4.892 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.221      ; 7.871      ;
; 4.894 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.244      ; 7.892      ;
; 4.905 ; read_ptr[6]  ; read_ptr[12]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 7.517      ;
; 4.905 ; read_ptr[5]  ; adc_buffer_rtl_0_bypass[20]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.097     ; 7.495      ;
; 4.936 ; read_ptr[5]  ; read_ptr[9]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 7.486      ;
; 4.941 ; read_ptr[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.233      ; 7.834      ;
; 4.942 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.244      ; 7.844      ;
+-------+--------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+-------+-------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.397 ; sample_counter[8]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.073      ;
; 0.399 ; sample_counter[2]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.075      ;
; 0.402 ; sample_counter[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.078      ;
; 0.412 ; sample_counter[3]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.088      ;
; 0.428 ; on32_width_cnt[2]       ; on32_width_cnt[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; on32_width_cnt[3]       ; on32_width_cnt[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; on32_width_cnt[0]       ; on32_width_cnt[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; on32_width_cnt[1]       ; on32_width_cnt[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; on32_pulse              ; on32_pulse                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; buffer_overflow         ; buffer_overflow                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.449 ; sample_counter[1]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.125      ;
; 0.467 ; sample_counter[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.143      ;
; 0.471 ; capture_enable          ; buffer_overflow                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.735      ;
; 0.507 ; on32_pulse              ; on32_width_cnt[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.771      ;
; 0.600 ; start_sync[1]           ; read_ptr[15]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.864      ;
; 0.600 ; start_sync[1]           ; read_ptr[14]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.864      ;
; 0.613 ; sample_counter[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.298      ;
; 0.618 ; sample_counter[11]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.303      ;
; 0.633 ; start_sync[0]           ; read_ptr[14]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.897      ;
; 0.635 ; sample_counter[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.320      ;
; 0.636 ; start_sync[0]           ; read_ptr[15]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.900      ;
; 0.646 ; sample_counter[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.331      ;
; 0.656 ; on32_delay_cnt[1]       ; on32_delay_cnt[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.920      ;
; 0.656 ; start_capture_delay[1]  ; start_capture_delay[1]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.920      ;
; 0.657 ; on32_delay_cnt[3]       ; on32_delay_cnt[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.921      ;
; 0.659 ; on32_delay_cnt[4]       ; on32_delay_cnt[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.923      ;
; 0.660 ; start_capture_delay[2]  ; start_capture_delay[2]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.924      ;
; 0.661 ; on32_delay_cnt[2]       ; on32_delay_cnt[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.925      ;
; 0.667 ; on32_delay_cnt[5]       ; on32_delay_cnt[5]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.931      ;
; 0.669 ; on32_delay_cnt[7]       ; on32_delay_cnt[7]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.933      ;
; 0.671 ; on32_delay_cnt[6]       ; on32_delay_cnt[6]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.935      ;
; 0.679 ; start_capture_delay[3]  ; start_capture_delay[3]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.943      ;
; 0.679 ; sample_counter[13]      ; sample_counter[13]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.943      ;
; 0.679 ; start_capture_delay[13] ; start_capture_delay[13]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.943      ;
; 0.679 ; start_capture_delay[11] ; start_capture_delay[11]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.943      ;
; 0.679 ; sample_counter[11]      ; sample_counter[11]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.943      ;
; 0.679 ; sample_counter[3]       ; sample_counter[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.943      ;
; 0.679 ; sample_counter[1]       ; sample_counter[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.943      ;
; 0.680 ; start_capture_delay[5]  ; start_capture_delay[5]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.944      ;
; 0.680 ; sample_counter[5]       ; sample_counter[5]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.944      ;
; 0.681 ; start_capture_delay[15] ; start_capture_delay[15]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.945      ;
; 0.681 ; start_capture_delay[7]  ; start_capture_delay[7]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.945      ;
; 0.681 ; sample_counter[15]      ; sample_counter[15]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.945      ;
; 0.681 ; start_capture_delay[9]  ; start_capture_delay[9]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.945      ;
; 0.681 ; start_capture_delay[6]  ; start_capture_delay[6]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.945      ;
; 0.681 ; sample_counter[9]       ; sample_counter[9]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.945      ;
; 0.681 ; sample_counter[7]       ; sample_counter[7]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.945      ;
; 0.682 ; sample_counter[2]       ; sample_counter[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.946      ;
; 0.683 ; start_capture_delay[14] ; start_capture_delay[14]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.947      ;
; 0.683 ; start_capture_delay[12] ; start_capture_delay[12]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.947      ;
; 0.683 ; sample_counter[14]      ; sample_counter[14]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.947      ;
; 0.683 ; sample_counter[12]      ; sample_counter[12]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.947      ;
; 0.683 ; start_capture_delay[4]  ; start_capture_delay[4]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.947      ;
; 0.683 ; sample_counter[4]       ; sample_counter[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.947      ;
; 0.684 ; start_capture_delay[10] ; start_capture_delay[10]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.948      ;
; 0.684 ; sample_counter[10]      ; sample_counter[10]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.948      ;
; 0.685 ; start_capture_delay[8]  ; start_capture_delay[8]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.949      ;
; 0.685 ; sample_counter[8]       ; sample_counter[8]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.949      ;
; 0.685 ; start_capture_delay[0]  ; start_capture_delay[0]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.949      ;
; 0.686 ; on32_delay_cnt[0]       ; on32_delay_cnt[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.950      ;
; 0.690 ; sample_counter[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.364      ;
; 0.692 ; sample_counter[12]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.366      ;
; 0.697 ; read_ptr[1]             ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.960      ;
; 0.700 ; read_ptr[3]             ; adc_buffer_rtl_0_bypass[8]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.963      ;
; 0.701 ; sample_counter[3]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.363      ;
; 0.704 ; sample_counter[6]       ; sample_counter[6]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.968      ;
; 0.707 ; sample_counter[0]       ; sample_counter[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.971      ;
; 0.709 ; sample_counter[3]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.383      ;
; 0.716 ; sample_counter[2]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.390      ;
; 0.716 ; sample_counter[1]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.377      ;
; 0.724 ; sample_counter[8]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.400      ;
; 0.724 ; sample_counter[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.385      ;
; 0.725 ; sample_counter[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.401      ;
; 0.732 ; sample_counter[1]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.394      ;
; 0.734 ; sample_counter[1]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.409      ;
; 0.735 ; sample_counter[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.396      ;
; 0.736 ; sample_counter[1]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.410      ;
; 0.736 ; sample_counter[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.410      ;
; 0.740 ; read_ptr[13]            ; adc_buffer_rtl_0_bypass[28]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.004      ;
; 0.740 ; sample_counter[0]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.402      ;
; 0.745 ; on32_width_cnt[0]       ; on32_width_cnt[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.009      ;
; 0.745 ; on32_pulse              ; on32_width_cnt[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.009      ;
; 0.745 ; capture_enable          ; adc_buffer_rtl_0_bypass[0]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.009      ;
; 0.745 ; sample_counter[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.420      ;
; 0.749 ; sample_counter[0]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.424      ;
; 0.750 ; sample_counter[2]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.426      ;
; 0.751 ; sample_counter[8]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.426      ;
; 0.751 ; sample_counter[3]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.427      ;
; 0.751 ; sample_counter[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.412      ;
; 0.754 ; sample_counter[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.430      ;
; 0.755 ; sample_counter[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.429      ;
; 0.765 ; sample_counter[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.441      ;
; 0.770 ; sample_counter[8]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.431      ;
; 0.771 ; on32_pulse              ; on32_width_cnt[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.035      ;
; 0.775 ; sample_counter[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.437      ;
; 0.781 ; on32_pulse              ; on32_width_cnt[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.045      ;
; 0.784 ; sample_counter[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.459      ;
; 0.788 ; buffer_overflow         ; adc_buffer_rtl_0_bypass[0]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.052      ;
; 0.800 ; sample_counter[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.461      ;
; 0.809 ; sample_counter[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.471      ;
+-------+-------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 125C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                        ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 127.84 MHz ; 127.84 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.678 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.344 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.924  ; 0.000         ;
; clk_20mhz                                            ; 24.889 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                      ;
+-------+--------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 4.678 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.173      ; 8.023      ;
; 4.682 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.193      ; 8.039      ;
; 4.688 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.193      ; 8.033      ;
; 4.863 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.173      ; 7.838      ;
; 4.867 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.193      ; 7.854      ;
; 4.873 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.193      ; 7.848      ;
; 4.911 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.173      ; 7.790      ;
; 4.915 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.193      ; 7.806      ;
; 4.921 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.193      ; 7.800      ;
; 4.964 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.183      ; 7.747      ;
; 4.983 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.173      ; 7.718      ;
; 4.987 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.193      ; 7.734      ;
; 4.993 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.193      ; 7.728      ;
; 5.004 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.190      ; 7.714      ;
; 5.023 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.191      ; 7.696      ;
; 5.044 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.189      ; 7.673      ;
; 5.048 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.185      ; 7.665      ;
; 5.068 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.192      ; 7.652      ;
; 5.149 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.183      ; 7.562      ;
; 5.183 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.173      ; 7.518      ;
; 5.187 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.193      ; 7.534      ;
; 5.189 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.190      ; 7.529      ;
; 5.193 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.193      ; 7.528      ;
; 5.197 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.183      ; 7.514      ;
; 5.208 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.191      ; 7.511      ;
; 5.229 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.189      ; 7.488      ;
; 5.233 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.185      ; 7.480      ;
; 5.237 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.190      ; 7.481      ;
; 5.253 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.192      ; 7.467      ;
; 5.256 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.191      ; 7.463      ;
; 5.267 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.199      ; 7.460      ;
; 5.269 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.183      ; 7.442      ;
; 5.277 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.189      ; 7.440      ;
; 5.281 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.185      ; 7.432      ;
; 5.301 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.192      ; 7.419      ;
; 5.309 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.190      ; 7.409      ;
; 5.313 ; read_ptr[12] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.173      ; 7.388      ;
; 5.317 ; read_ptr[12] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.193      ; 7.404      ;
; 5.323 ; read_ptr[12] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.193      ; 7.398      ;
; 5.328 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.191      ; 7.391      ;
; 5.349 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.189      ; 7.368      ;
; 5.353 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.185      ; 7.360      ;
; 5.373 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.192      ; 7.347      ;
; 5.384 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.203      ; 7.347      ;
; 5.429 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.204      ; 7.303      ;
; 5.469 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.183      ; 7.242      ;
; 5.470 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.199      ; 7.257      ;
; 5.479 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.200      ; 7.249      ;
; 5.489 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.198      ; 7.237      ;
; 5.509 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.190      ; 7.209      ;
; 5.518 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.199      ; 7.209      ;
; 5.528 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.191      ; 7.191      ;
; 5.549 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.189      ; 7.168      ;
; 5.553 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.185      ; 7.160      ;
; 5.560 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.199      ; 7.167      ;
; 5.565 ; read_ptr[5]  ; read_ptr[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 6.874      ;
; 5.566 ; read_ptr[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.173      ; 7.135      ;
; 5.569 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.203      ; 7.162      ;
; 5.570 ; read_ptr[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.193      ; 7.151      ;
; 5.573 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.192      ; 7.147      ;
; 5.576 ; read_ptr[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.193      ; 7.145      ;
; 5.599 ; read_ptr[12] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.183      ; 7.112      ;
; 5.601 ; read_ptr[5]  ; read_ptr[11]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 6.838      ;
; 5.614 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.204      ; 7.118      ;
; 5.615 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.173      ; 7.086      ;
; 5.617 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.203      ; 7.114      ;
; 5.619 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.193      ; 7.102      ;
; 5.625 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.193      ; 7.096      ;
; 5.639 ; read_ptr[12] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.190      ; 7.079      ;
; 5.658 ; read_ptr[12] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.191      ; 7.061      ;
; 5.662 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.204      ; 7.070      ;
; 5.673 ; read_ptr[5]  ; read_ptr[12]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 6.766      ;
; 5.679 ; read_ptr[12] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.189      ; 7.038      ;
; 5.680 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.198      ; 7.046      ;
; 5.683 ; read_ptr[12] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.185      ; 7.030      ;
; 5.685 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.203      ; 7.046      ;
; 5.699 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.200      ; 7.029      ;
; 5.703 ; read_ptr[12] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.192      ; 7.017      ;
; 5.726 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.204      ; 7.006      ;
; 5.728 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.198      ; 6.998      ;
; 5.749 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.200      ; 6.979      ;
; 5.750 ; read_ptr[6]  ; read_ptr[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 6.689      ;
; 5.757 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.200      ; 6.971      ;
; 5.772 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.200      ; 6.956      ;
; 5.782 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.198      ; 6.944      ;
; 5.786 ; read_ptr[6]  ; read_ptr[11]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 6.653      ;
; 5.790 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.199      ; 6.937      ;
; 5.798 ; read_ptr[4]  ; read_ptr[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 6.641      ;
; 5.834 ; read_ptr[4]  ; read_ptr[11]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 6.605      ;
; 5.852 ; read_ptr[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.183      ; 6.859      ;
; 5.858 ; read_ptr[6]  ; read_ptr[12]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 6.581      ;
; 5.870 ; read_ptr[8]  ; read_ptr[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 6.569      ;
; 5.886 ; read_ptr[12] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.199      ; 6.841      ;
; 5.889 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.203      ; 6.842      ;
; 5.892 ; read_ptr[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.190      ; 6.826      ;
; 5.901 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.183      ; 6.810      ;
; 5.906 ; read_ptr[4]  ; read_ptr[12]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 6.533      ;
; 5.906 ; read_ptr[8]  ; read_ptr[11]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 6.533      ;
; 5.907 ; read_ptr[5]  ; adc_buffer_rtl_0_bypass[20]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 6.518      ;
; 5.911 ; read_ptr[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.191      ; 6.808      ;
+-------+--------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+-------+-------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.344 ; on32_width_cnt[2]       ; on32_width_cnt[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; on32_width_cnt[3]       ; on32_width_cnt[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; on32_width_cnt[0]       ; on32_width_cnt[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; on32_width_cnt[1]       ; on32_width_cnt[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; on32_pulse              ; on32_pulse                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; buffer_overflow         ; buffer_overflow                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.403 ; sample_counter[2]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 0.971      ;
; 0.406 ; sample_counter[8]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 0.974      ;
; 0.407 ; sample_counter[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 0.975      ;
; 0.420 ; sample_counter[3]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 0.988      ;
; 0.423 ; capture_enable          ; buffer_overflow                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.653      ;
; 0.451 ; sample_counter[1]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.019      ;
; 0.455 ; on32_pulse              ; on32_width_cnt[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.685      ;
; 0.459 ; sample_counter[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.027      ;
; 0.532 ; start_sync[1]           ; read_ptr[15]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.762      ;
; 0.535 ; start_sync[1]           ; read_ptr[14]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.765      ;
; 0.559 ; start_sync[0]           ; read_ptr[14]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.562 ; start_sync[0]           ; read_ptr[15]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; on32_delay_cnt[3]       ; on32_delay_cnt[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.804      ;
; 0.574 ; on32_delay_cnt[1]       ; on32_delay_cnt[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.804      ;
; 0.576 ; start_capture_delay[1]  ; start_capture_delay[1]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.577 ; on32_delay_cnt[4]       ; on32_delay_cnt[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.807      ;
; 0.578 ; start_capture_delay[2]  ; start_capture_delay[2]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.808      ;
; 0.580 ; on32_delay_cnt[2]       ; on32_delay_cnt[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.810      ;
; 0.585 ; sample_counter[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.161      ;
; 0.586 ; on32_delay_cnt[5]       ; on32_delay_cnt[5]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.816      ;
; 0.587 ; on32_delay_cnt[6]       ; on32_delay_cnt[6]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.817      ;
; 0.587 ; on32_delay_cnt[7]       ; on32_delay_cnt[7]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.817      ;
; 0.592 ; start_capture_delay[3]  ; start_capture_delay[3]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.822      ;
; 0.592 ; sample_counter[13]      ; sample_counter[13]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.822      ;
; 0.592 ; start_capture_delay[13] ; start_capture_delay[13]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.822      ;
; 0.592 ; sample_counter[11]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.168      ;
; 0.592 ; start_capture_delay[5]  ; start_capture_delay[5]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.822      ;
; 0.592 ; sample_counter[5]       ; sample_counter[5]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.822      ;
; 0.592 ; sample_counter[3]       ; sample_counter[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.822      ;
; 0.593 ; start_capture_delay[15] ; start_capture_delay[15]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.823      ;
; 0.593 ; start_capture_delay[11] ; start_capture_delay[11]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.823      ;
; 0.593 ; sample_counter[15]      ; sample_counter[15]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.823      ;
; 0.593 ; sample_counter[11]      ; sample_counter[11]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.823      ;
; 0.595 ; start_capture_delay[6]  ; start_capture_delay[6]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.825      ;
; 0.595 ; sample_counter[1]       ; sample_counter[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.825      ;
; 0.596 ; start_capture_delay[9]  ; start_capture_delay[9]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; sample_counter[9]       ; sample_counter[9]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; start_capture_delay[0]  ; start_capture_delay[0]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.597 ; on32_delay_cnt[0]       ; on32_delay_cnt[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; start_capture_delay[7]  ; start_capture_delay[7]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; sample_counter[7]       ; sample_counter[7]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; sample_counter[2]       ; sample_counter[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.827      ;
; 0.598 ; start_capture_delay[14] ; start_capture_delay[14]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; start_capture_delay[10] ; start_capture_delay[10]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; start_capture_delay[12] ; start_capture_delay[12]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; sample_counter[14]      ; sample_counter[14]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; sample_counter[12]      ; sample_counter[12]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; sample_counter[10]      ; sample_counter[10]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; start_capture_delay[4]  ; start_capture_delay[4]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; sample_counter[4]       ; sample_counter[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.599 ; start_capture_delay[8]  ; start_capture_delay[8]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.829      ;
; 0.599 ; sample_counter[8]       ; sample_counter[8]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.829      ;
; 0.603 ; sample_counter[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.179      ;
; 0.614 ; sample_counter[6]       ; sample_counter[6]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.844      ;
; 0.614 ; sample_counter[0]       ; sample_counter[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.844      ;
; 0.615 ; read_ptr[1]             ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.844      ;
; 0.616 ; read_ptr[3]             ; adc_buffer_rtl_0_bypass[8]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.845      ;
; 0.616 ; sample_counter[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.192      ;
; 0.642 ; read_ptr[13]            ; adc_buffer_rtl_0_bypass[28]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.871      ;
; 0.651 ; on32_width_cnt[0]       ; on32_width_cnt[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.881      ;
; 0.652 ; capture_enable          ; adc_buffer_rtl_0_bypass[0]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.882      ;
; 0.652 ; sample_counter[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.217      ;
; 0.658 ; on32_pulse              ; on32_width_cnt[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.888      ;
; 0.663 ; sample_counter[12]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.228      ;
; 0.666 ; sample_counter[3]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.224      ;
; 0.668 ; sample_counter[2]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.233      ;
; 0.669 ; sample_counter[1]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.226      ;
; 0.671 ; on32_pulse              ; on32_width_cnt[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.901      ;
; 0.672 ; sample_counter[3]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.237      ;
; 0.678 ; on32_pulse              ; on32_width_cnt[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.908      ;
; 0.679 ; buffer_overflow         ; adc_buffer_rtl_0_bypass[0]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.909      ;
; 0.682 ; sample_counter[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.250      ;
; 0.687 ; sample_counter[8]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.255      ;
; 0.687 ; sample_counter[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.244      ;
; 0.693 ; sample_counter[0]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.251      ;
; 0.697 ; sample_counter[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.254      ;
; 0.700 ; sample_counter[0]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.266      ;
; 0.701 ; sample_counter[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.266      ;
; 0.701 ; sample_counter[2]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.269      ;
; 0.702 ; sample_counter[1]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.260      ;
; 0.702 ; sample_counter[1]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.268      ;
; 0.702 ; sample_counter[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.268      ;
; 0.703 ; sample_counter[3]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.271      ;
; 0.705 ; sample_counter[1]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.270      ;
; 0.707 ; sample_counter[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.264      ;
; 0.711 ; sample_counter[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.279      ;
; 0.715 ; sample_counter[8]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.281      ;
; 0.723 ; sample_counter[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.288      ;
; 0.723 ; sample_counter[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.291      ;
; 0.723 ; sample_counter[8]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.280      ;
; 0.734 ; sample_counter[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.292      ;
; 0.744 ; sample_counter[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.312      ;
; 0.745 ; sample_counter[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.302      ;
; 0.750 ; sample_counter[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.316      ;
+-------+-------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.191 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.161 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.951  ; 0.000         ;
; clk_20mhz                                            ; 24.629 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                      ;
+-------+--------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 8.191 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.099      ; 4.416      ;
; 8.204 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.112      ; 4.416      ;
; 8.220 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.112      ; 4.400      ;
; 8.292 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.099      ; 4.315      ;
; 8.305 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.112      ; 4.315      ;
; 8.321 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.112      ; 4.299      ;
; 8.329 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.099      ; 4.278      ;
; 8.342 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.112      ; 4.278      ;
; 8.347 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.099      ; 4.260      ;
; 8.358 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.112      ; 4.262      ;
; 8.360 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.112      ; 4.260      ;
; 8.372 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.105      ; 4.241      ;
; 8.376 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.112      ; 4.244      ;
; 8.399 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.109      ; 4.218      ;
; 8.407 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.111      ; 4.212      ;
; 8.410 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.111      ; 4.209      ;
; 8.423 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.107      ; 4.192      ;
; 8.428 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.108      ; 4.188      ;
; 8.458 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.099      ; 4.149      ;
; 8.471 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.112      ; 4.149      ;
; 8.473 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.105      ; 4.140      ;
; 8.487 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.112      ; 4.133      ;
; 8.500 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.109      ; 4.117      ;
; 8.508 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.111      ; 4.111      ;
; 8.510 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.105      ; 4.103      ;
; 8.511 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.111      ; 4.108      ;
; 8.513 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.114      ; 4.109      ;
; 8.524 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.107      ; 4.091      ;
; 8.524 ; read_ptr[12] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.099      ; 4.083      ;
; 8.528 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.105      ; 4.085      ;
; 8.529 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.108      ; 4.087      ;
; 8.537 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.109      ; 4.080      ;
; 8.537 ; read_ptr[12] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.112      ; 4.083      ;
; 8.545 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.111      ; 4.074      ;
; 8.548 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.111      ; 4.071      ;
; 8.553 ; read_ptr[12] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.112      ; 4.067      ;
; 8.555 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.109      ; 4.062      ;
; 8.561 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.107      ; 4.054      ;
; 8.563 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.111      ; 4.056      ;
; 8.566 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.108      ; 4.050      ;
; 8.566 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.111      ; 4.053      ;
; 8.579 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.107      ; 4.036      ;
; 8.584 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.108      ; 4.032      ;
; 8.614 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.114      ; 4.008      ;
; 8.639 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.105      ; 3.974      ;
; 8.648 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.115      ; 3.975      ;
; 8.649 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.099      ; 3.958      ;
; 8.651 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.114      ; 3.971      ;
; 8.658 ; read_ptr[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.099      ; 3.949      ;
; 8.662 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.112      ; 3.958      ;
; 8.666 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.109      ; 3.951      ;
; 8.669 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.114      ; 3.953      ;
; 8.671 ; read_ptr[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.112      ; 3.949      ;
; 8.674 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.111      ; 3.945      ;
; 8.677 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.111      ; 3.942      ;
; 8.678 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.112      ; 3.942      ;
; 8.687 ; read_ptr[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.112      ; 3.933      ;
; 8.690 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.107      ; 3.925      ;
; 8.690 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.114      ; 3.932      ;
; 8.691 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.118      ; 3.935      ;
; 8.695 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.108      ; 3.921      ;
; 8.705 ; read_ptr[12] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.105      ; 3.908      ;
; 8.732 ; read_ptr[12] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.109      ; 3.885      ;
; 8.740 ; read_ptr[12] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.111      ; 3.879      ;
; 8.743 ; read_ptr[12] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.111      ; 3.876      ;
; 8.749 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.115      ; 3.874      ;
; 8.756 ; read_ptr[12] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.107      ; 3.859      ;
; 8.756 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.113      ; 3.865      ;
; 8.761 ; read_ptr[12] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.108      ; 3.855      ;
; 8.780 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.114      ; 3.842      ;
; 8.786 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.115      ; 3.837      ;
; 8.791 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.114      ; 3.831      ;
; 8.792 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.118      ; 3.834      ;
; 8.804 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.115      ; 3.819      ;
; 8.811 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.099      ; 3.796      ;
; 8.824 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.112      ; 3.796      ;
; 8.828 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.114      ; 3.794      ;
; 8.829 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.118      ; 3.797      ;
; 8.830 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.105      ; 3.783      ;
; 8.835 ; read_ptr[5]  ; read_ptr[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.619      ;
; 8.839 ; read_ptr[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.105      ; 3.774      ;
; 8.840 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.112      ; 3.780      ;
; 8.846 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.114      ; 3.776      ;
; 8.846 ; read_ptr[12] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.114      ; 3.776      ;
; 8.847 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.118      ; 3.779      ;
; 8.857 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.113      ; 3.764      ;
; 8.857 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.109      ; 3.760      ;
; 8.865 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.111      ; 3.754      ;
; 8.865 ; read_ptr[5]  ; read_ptr[11]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.589      ;
; 8.866 ; read_ptr[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.109      ; 3.751      ;
; 8.868 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.111      ; 3.751      ;
; 8.874 ; read_ptr[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.111      ; 3.745      ;
; 8.877 ; read_ptr[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.111      ; 3.742      ;
; 8.881 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.107      ; 3.734      ;
; 8.886 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.108      ; 3.730      ;
; 8.890 ; read_ptr[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.107      ; 3.725      ;
; 8.894 ; read_ptr[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.113      ; 3.727      ;
; 8.895 ; read_ptr[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.108      ; 3.721      ;
; 8.912 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.113      ; 3.709      ;
; 8.915 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.115      ; 3.708      ;
+-------+--------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+-------+-------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.161 ; sample_counter[2]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.480      ;
; 0.167 ; sample_counter[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.486      ;
; 0.167 ; sample_counter[8]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.486      ;
; 0.168 ; sample_counter[3]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.487      ;
; 0.179 ; on32_width_cnt[2]       ; on32_width_cnt[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; on32_width_cnt[3]       ; on32_width_cnt[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; on32_width_cnt[0]       ; on32_width_cnt[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; on32_width_cnt[1]       ; on32_width_cnt[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; on32_pulse              ; on32_pulse                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.296      ;
; 0.180 ; buffer_overflow         ; buffer_overflow                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.186 ; sample_counter[1]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.505      ;
; 0.191 ; sample_counter[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.510      ;
; 0.202 ; capture_enable          ; buffer_overflow                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.318      ;
; 0.220 ; on32_pulse              ; on32_width_cnt[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.337      ;
; 0.252 ; start_sync[1]           ; read_ptr[15]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.369      ;
; 0.255 ; start_sync[1]           ; read_ptr[14]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.372      ;
; 0.262 ; sample_counter[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.585      ;
; 0.265 ; sample_counter[11]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.588      ;
; 0.268 ; start_sync[0]           ; read_ptr[14]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.385      ;
; 0.271 ; start_sync[0]           ; read_ptr[15]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.388      ;
; 0.272 ; sample_counter[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.595      ;
; 0.275 ; sample_counter[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.598      ;
; 0.277 ; start_capture_delay[1]  ; start_capture_delay[1]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.393      ;
; 0.278 ; on32_delay_cnt[3]       ; on32_delay_cnt[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.394      ;
; 0.278 ; on32_delay_cnt[1]       ; on32_delay_cnt[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.394      ;
; 0.278 ; start_capture_delay[2]  ; start_capture_delay[2]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.394      ;
; 0.279 ; on32_delay_cnt[4]       ; on32_delay_cnt[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.395      ;
; 0.279 ; on32_delay_cnt[2]       ; on32_delay_cnt[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.395      ;
; 0.281 ; on32_delay_cnt[5]       ; on32_delay_cnt[5]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.397      ;
; 0.282 ; on32_delay_cnt[6]       ; on32_delay_cnt[6]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.398      ;
; 0.282 ; on32_delay_cnt[7]       ; on32_delay_cnt[7]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.398      ;
; 0.286 ; sample_counter[15]      ; sample_counter[15]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.403      ;
; 0.287 ; start_capture_delay[15] ; start_capture_delay[15]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.403      ;
; 0.287 ; sample_counter[13]      ; sample_counter[13]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; sample_counter[5]       ; sample_counter[5]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; sample_counter[3]       ; sample_counter[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; sample_counter[1]       ; sample_counter[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.404      ;
; 0.288 ; start_capture_delay[3]  ; start_capture_delay[3]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; start_capture_delay[13] ; start_capture_delay[13]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; sample_counter[14]      ; sample_counter[14]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; sample_counter[11]      ; sample_counter[11]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; sample_counter[9]       ; sample_counter[9]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; start_capture_delay[5]  ; start_capture_delay[5]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; sample_counter[7]       ; sample_counter[7]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; sample_counter[2]       ; sample_counter[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; start_capture_delay[0]  ; start_capture_delay[0]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.289 ; start_capture_delay[14] ; start_capture_delay[14]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; start_capture_delay[11] ; start_capture_delay[11]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; start_capture_delay[7]  ; start_capture_delay[7]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; start_capture_delay[9]  ; start_capture_delay[9]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; sample_counter[12]      ; sample_counter[12]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.406      ;
; 0.289 ; start_capture_delay[6]  ; start_capture_delay[6]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; sample_counter[10]      ; sample_counter[10]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.406      ;
; 0.289 ; sample_counter[8]       ; sample_counter[8]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.406      ;
; 0.289 ; sample_counter[4]       ; sample_counter[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.406      ;
; 0.290 ; on32_delay_cnt[0]       ; on32_delay_cnt[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; start_capture_delay[10] ; start_capture_delay[10]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; start_capture_delay[12] ; start_capture_delay[12]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; start_capture_delay[8]  ; start_capture_delay[8]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; start_capture_delay[4]  ; start_capture_delay[4]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.406      ;
; 0.294 ; read_ptr[1]             ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.411      ;
; 0.296 ; read_ptr[3]             ; adc_buffer_rtl_0_bypass[8]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.298 ; sample_counter[0]       ; sample_counter[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.299 ; sample_counter[6]       ; sample_counter[6]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.416      ;
; 0.307 ; sample_counter[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.623      ;
; 0.309 ; sample_counter[1]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.623      ;
; 0.310 ; sample_counter[8]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.629      ;
; 0.312 ; sample_counter[3]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 0.625      ;
; 0.313 ; sample_counter[12]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.629      ;
; 0.313 ; sample_counter[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.632      ;
; 0.315 ; read_ptr[13]            ; adc_buffer_rtl_0_bypass[28]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.431      ;
; 0.318 ; capture_enable          ; adc_buffer_rtl_0_bypass[0]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.434      ;
; 0.318 ; sample_counter[3]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.634      ;
; 0.319 ; on32_width_cnt[0]       ; on32_width_cnt[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.320 ; sample_counter[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.634      ;
; 0.321 ; sample_counter[2]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.637      ;
; 0.322 ; sample_counter[1]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 0.635      ;
; 0.323 ; on32_pulse              ; on32_width_cnt[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.440      ;
; 0.323 ; sample_counter[0]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 0.636      ;
; 0.324 ; sample_counter[1]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.642      ;
; 0.324 ; sample_counter[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.638      ;
; 0.325 ; sample_counter[2]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.644      ;
; 0.326 ; sample_counter[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.645      ;
; 0.326 ; sample_counter[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.640      ;
; 0.327 ; sample_counter[1]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.643      ;
; 0.327 ; sample_counter[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.645      ;
; 0.327 ; sample_counter[3]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.646      ;
; 0.331 ; sample_counter[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.647      ;
; 0.331 ; sample_counter[0]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.649      ;
; 0.331 ; sample_counter[8]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.649      ;
; 0.332 ; sample_counter[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.651      ;
; 0.333 ; sample_counter[8]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.647      ;
; 0.335 ; on32_pulse              ; on32_width_cnt[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.452      ;
; 0.335 ; on32_pulse              ; on32_width_cnt[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.452      ;
; 0.340 ; buffer_overflow         ; adc_buffer_rtl_0_bypass[0]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.456      ;
; 0.342 ; sample_counter[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 0.655      ;
; 0.344 ; sample_counter[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.660      ;
; 0.344 ; sample_counter[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.658      ;
; 0.346 ; sample_counter[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.665      ;
; 0.353 ; sample_counter[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.671      ;
+-------+-------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 3.504 ; 0.161 ; N/A      ; N/A     ; 5.913               ;
;  clk_20mhz                                            ; N/A   ; N/A   ; N/A      ; N/A     ; 24.629              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.504 ; 0.161 ; N/A      ; N/A     ; 5.913               ;
; Design-wide TNS                                       ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_20mhz                                            ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ON_32         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLK_P         ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; FSMC_D[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PER           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLK_P(n)      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; FPGA_OE                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk_20mhz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[3]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[4]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[5]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[6]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[7]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[8]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[9]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[10]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[11]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; START_FPGA              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ON_32         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.34 V              ; -0.00664 V          ; 0.204 V                              ; 0.106 V                              ; 2.63e-09 s                  ; 2.46e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.34 V             ; -0.00664 V         ; 0.204 V                             ; 0.106 V                             ; 2.63e-09 s                 ; 2.46e-09 s                 ; No                        ; Yes                       ;
; CLK_P         ; LVDS         ; 0 s                 ; 0 s                 ; 0.454 V                      ; -0.454 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.78e-10 s                  ; 3.79e-10 s                  ; Yes                        ; Yes                        ; 0.454 V                     ; -0.454 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.78e-10 s                 ; 3.79e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.34 V              ; -0.00643 V          ; 0.21 V                               ; 0.072 V                              ; 2.63e-09 s                  ; 2.47e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.34 V             ; -0.00643 V         ; 0.21 V                              ; 0.072 V                             ; 2.63e-09 s                 ; 2.47e-09 s                 ; No                        ; Yes                       ;
; FSMC_D[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; FSMC_D[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.34 V              ; -0.00664 V          ; 0.204 V                              ; 0.106 V                              ; 2.63e-09 s                  ; 2.46e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.34 V             ; -0.00664 V         ; 0.204 V                             ; 0.106 V                             ; 2.63e-09 s                 ; 2.46e-09 s                 ; No                        ; Yes                       ;
; FSMC_D[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; PER           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0798 V           ; 0.13 V                               ; 0.103 V                              ; 2.71e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0798 V          ; 0.13 V                              ; 0.103 V                             ; 2.71e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.64e-09 V                   ; 2.39 V              ; -0.00331 V          ; 0.132 V                              ; 0.006 V                              ; 4.59e-10 s                  ; 5.62e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.64e-09 V                  ; 2.39 V             ; -0.00331 V         ; 0.132 V                             ; 0.006 V                             ; 4.59e-10 s                 ; 5.62e-10 s                 ; No                        ; Yes                       ;
; CLK_P(n)      ; LVDS         ; 0 s                 ; 0 s                 ; 0.454 V                      ; -0.454 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.78e-10 s                  ; 3.79e-10 s                  ; Yes                        ; Yes                        ; 0.454 V                     ; -0.454 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.78e-10 s                 ; 3.79e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 125c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ON_32         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.33 V              ; -0.00204 V          ; 0.091 V                              ; 0.053 V                              ; 3.77e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.33 V             ; -0.00204 V         ; 0.091 V                             ; 0.053 V                             ; 3.77e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; CLK_P         ; LVDS         ; 0 s                 ; 0 s                 ; 0.345 V                      ; -0.345 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.345 V                     ; -0.345 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.33 V              ; -0.00204 V          ; 0.094 V                              ; 0.055 V                              ; 3.78e-09 s                  ; 3.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.33 V             ; -0.00204 V         ; 0.094 V                             ; 0.055 V                             ; 3.78e-09 s                 ; 3.62e-09 s                 ; Yes                       ; Yes                       ;
; FSMC_D[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.33 V              ; -0.00204 V          ; 0.091 V                              ; 0.053 V                              ; 3.77e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.33 V             ; -0.00204 V         ; 0.091 V                             ; 0.053 V                             ; 3.77e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; FSMC_D[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; PER           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.33e-06 V                   ; 2.35 V              ; -0.00598 V          ; 0.095 V                              ; 0.012 V                              ; 4.54e-10 s                  ; 3.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.33e-06 V                  ; 2.35 V             ; -0.00598 V         ; 0.095 V                             ; 0.012 V                             ; 4.54e-10 s                 ; 3.98e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.86e-06 V                   ; 2.34 V              ; -0.00776 V          ; 0.107 V                              ; 0.033 V                              ; 6.63e-10 s                  ; 8.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.86e-06 V                  ; 2.34 V             ; -0.00776 V         ; 0.107 V                             ; 0.033 V                             ; 6.63e-10 s                 ; 8.55e-10 s                 ; Yes                       ; Yes                       ;
; CLK_P(n)      ; LVDS         ; 0 s                 ; 0 s                 ; 0.345 V                      ; -0.345 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.345 V                     ; -0.345 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ON_32         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.65 V              ; -0.0149 V           ; 0.207 V                              ; 0.176 V                              ; 2.15e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.65 V             ; -0.0149 V          ; 0.207 V                             ; 0.176 V                             ; 2.15e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; CLK_P         ; LVDS         ; 0 s                 ; 0 s                 ; 0.562 V                      ; -0.562 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.78e-10 s                  ; 3.79e-10 s                  ; Yes                        ; Yes                        ; 0.562 V                     ; -0.562 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.78e-10 s                 ; 3.79e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; FSMC_D[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; FSMC_D[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; FSMC_D[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; FSMC_D[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.65 V              ; -0.0147 V           ; 0.207 V                              ; 0.176 V                              ; 2.16e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.65 V             ; -0.0147 V          ; 0.207 V                             ; 0.176 V                             ; 2.16e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; FSMC_D[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; FSMC_D[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.65 V              ; -0.0149 V           ; 0.207 V                              ; 0.176 V                              ; 2.15e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.65 V             ; -0.0149 V          ; 0.207 V                             ; 0.176 V                             ; 2.15e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; FSMC_D[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; PER           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.87e-09 V                   ; 2.79 V              ; -0.0524 V           ; 0.19 V                               ; 0.066 V                              ; 2.63e-10 s                  ; 1.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.87e-09 V                  ; 2.79 V             ; -0.0524 V          ; 0.19 V                              ; 0.066 V                             ; 2.63e-10 s                 ; 1.96e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.91e-09 V                   ; 2.73 V              ; -0.0159 V           ; 0.231 V                              ; 0.026 V                              ; 2.89e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.91e-09 V                  ; 2.73 V             ; -0.0159 V          ; 0.231 V                             ; 0.026 V                             ; 2.89e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; CLK_P(n)      ; LVDS         ; 0 s                 ; 0 s                 ; 0.562 V                      ; -0.562 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.78e-10 s                  ; 3.79e-10 s                  ; Yes                        ; Yes                        ; 0.562 V                     ; -0.562 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.78e-10 s                 ; 3.79e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 11055    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 11055    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 94    ; 94   ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 556   ; 556  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; clk_20mhz                                            ; clk_20mhz                                            ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; FPGA_OE      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; CLK_P       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLK_P(n)    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ON_32       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PER         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; FPGA_OE      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; CLK_P       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLK_P(n)    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ON_32       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PER         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Jul 21 11:44:21 2025
Info: Command: quartus_sta signal_adc_fsmc -c signal_adc_fsmc
Info: qsta_default_script.tcl version: #3
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Info (332104): Reading SDC File: 'signal_adc_fsmc.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at signal_adc_fsmc.sdc(50): *|pll_20_to_80|*clk[0] could not be matched with a clock File: C:/FGPA/adc_ram_fsmc/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 50
Warning (332049): Ignored set_clock_groups at signal_adc_fsmc.sdc(50): Argument -group with value [get_clocks {*|pll_20_to_80|*clk[0]}] contains zero elements File: C:/FGPA/adc_ram_fsmc/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 50
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {*|pll_20_to_80|*clk[0]}] File: C:/FGPA/adc_ram_fsmc/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 50
Warning (332174): Ignored filter at signal_adc_fsmc.sdc(53): clk_80mhz could not be matched with a clock File: C:/FGPA/adc_ram_fsmc/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 53
Warning (332049): Ignored set_input_delay at signal_adc_fsmc.sdc(53): Argument -clock is an empty collection File: C:/FGPA/adc_ram_fsmc/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 53
    Info (332050): set_input_delay -clock [get_clocks {clk_80mhz}] -max 5.000 [get_ports {FPGA_OE}] File: C:/FGPA/adc_ram_fsmc/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 53
Warning (332049): Ignored set_output_delay at signal_adc_fsmc.sdc(54): Argument -clock is an empty collection File: C:/FGPA/adc_ram_fsmc/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 54
    Info (332050): set_output_delay -clock [get_clocks {clk_80mhz}] -max 3.000 [get_ports {FSMC_D[*]}] File: C:/FGPA/adc_ram_fsmc/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 54
Warning (332049): Ignored set_output_delay at signal_adc_fsmc.sdc(60): Argument -clock is an empty collection File: C:/FGPA/adc_ram_fsmc/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 60
    Info (332050): set_output_delay -clock [get_clocks {clk_80mhz}] -max 1.000 [get_ports {ON_32}] File: C:/FGPA/adc_ram_fsmc/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 60
Warning (332174): Ignored filter at signal_adc_fsmc.sdc(61): pulse_active could not be matched with a register File: C:/FGPA/adc_ram_fsmc/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 61
Warning (332049): Ignored set_max_delay at signal_adc_fsmc.sdc(61): Argument <from> is an empty collection File: C:/FGPA/adc_ram_fsmc/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 61
    Info (332050): set_max_delay -from [get_registers {pulse_active}] -to [get_ports {ON_32}] 2.000 File: C:/FGPA/adc_ram_fsmc/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 61
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 125C Model
Info (332146): Worst-case setup slack is 3.504
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.504               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.397
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.397               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.913
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.913               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    24.865               0.000 clk_20mhz 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.678
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.678               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.344
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.344               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.924
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.924               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    24.889               0.000 clk_20mhz 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 8.191
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.191               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.161
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.161               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.951
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.951               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    24.629               0.000 clk_20mhz 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4723 megabytes
    Info: Processing ended: Mon Jul 21 11:44:24 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


