0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/SUCESSFUL PROJECTS/sine_wave_miscircuitos_variable_frequency3/sine_wave_miscircuitos_variable_frequency3.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/SUCESSFUL PROJECTS/sine_wave_miscircuitos_variable_frequency3/sine_wave_miscircuitos_variable_frequency3.srcs/sources_1/new/sine_dds.v,1591206060,verilog,,,,sine_dds,,,,,,,,
