
*** Running vivado
    with args -log tetris_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tetris_top.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source tetris_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sean/Downloads/git/ECE385_FP/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/alottadata/tools/Xilinx/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/utils_1/imports/synth_1/tetris_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/utils_1/imports/synth_1/tetris_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top tetris_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17945
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/alottadata/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'reset', assumed default net type 'wire' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:110]
INFO: [Synth 8-11241] undeclared symbol 'mType', assumed default net type 'wire' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:176]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2165.660 ; gain = 372.770 ; free physical = 12661 ; free virtual = 18063
Synthesis current peak Physical Memory [PSS] (MB): peak = 1372.934; parent = 1167.568; children = 205.365
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3789.512; parent = 2168.633; children = 1620.879
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tetris_top' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:44]
INFO: [Synth 8-6157] synthesizing module 'FSMC' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/FSMC.sv:22]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/FSMC.sv:61]
WARNING: [Synth 8-6090] variable 'nstate' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/FSMC.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'FSMC' (0#1) [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/FSMC.sv:22]
WARNING: [Synth 8-7071] port 'clkplace' of module 'FSMC' is unconnected for instance 'FSM_controller' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:108]
WARNING: [Synth 8-7023] instance 'FSM_controller' of module 'FSMC' has 10 connections declared, but only 9 given [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:108]
INFO: [Synth 8-6157] synthesizing module 'FPL' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/FPL.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/FPL.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'FPL' (0#1) [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/FPL.sv:26]
INFO: [Synth 8-6157] synthesizing module 'VPPL' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/VPPL.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'VPPL' (0#1) [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/VPPL.sv:28]
INFO: [Synth 8-6157] synthesizing module 'KPL' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/KPL.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'KPL' (0#1) [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/KPL.sv:29]
WARNING: [Synth 8-7071] port 'mType' of module 'KPL' is unconnected for instance 'keyboard_piece_logic' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:184]
WARNING: [Synth 8-7071] port 'nY' of module 'KPL' is unconnected for instance 'keyboard_piece_logic' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:184]
WARNING: [Synth 8-7071] port 'nmType' of module 'KPL' is unconnected for instance 'keyboard_piece_logic' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:184]
WARNING: [Synth 8-7023] instance 'keyboard_piece_logic' of module 'KPL' has 9 connections declared, but only 6 given [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:184]
WARNING: [Synth 8-6090] variable 'blue' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:229]
WARNING: [Synth 8-6090] variable 'blue' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:234]
WARNING: [Synth 8-6090] variable 'blue' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:239]
WARNING: [Synth 8-6090] variable 'blue' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:244]
WARNING: [Synth 8-6090] variable 'blue' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:249]
WARNING: [Synth 8-6090] variable 'blue' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:254]
WARNING: [Synth 8-6090] variable 'blue' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:259]
WARNING: [Synth 8-6090] variable 'blue' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:264]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.runs/synth_1/.Xil/Vivado-17925-SgoSkzD/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.runs/synth_1/.Xil/Vivado-17925-SgoSkzD/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/imports/sources_1/imports/design_source/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/imports/sources_1/imports/design_source/VGA_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:280]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:280]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.runs/synth_1/.Xil/Vivado-17925-SgoSkzD/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.runs/synth_1/.Xil/Vivado-17925-SgoSkzD/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bg_example' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/imports/sources_1/imports/bg/bg_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'bg_rom' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.runs/synth_1/.Xil/Vivado-17925-SgoSkzD/realtime/bg_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bg_rom' (0#1) [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.runs/synth_1/.Xil/Vivado-17925-SgoSkzD/realtime/bg_rom_stub.v:5]
WARNING: [Synth 8-7071] port 'wea' of module 'bg_rom' is unconnected for instance 'bg_rom' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/imports/sources_1/imports/bg/bg_example.sv:34]
WARNING: [Synth 8-7071] port 'dina' of module 'bg_rom' is unconnected for instance 'bg_rom' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/imports/sources_1/imports/bg/bg_example.sv:34]
WARNING: [Synth 8-7023] instance 'bg_rom' of module 'bg_rom' has 5 connections declared, but only 3 given [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/imports/sources_1/imports/bg/bg_example.sv:34]
INFO: [Synth 8-6157] synthesizing module 'bg_palette' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/imports/sources_1/imports/bg/bg_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'bg_palette' (0#1) [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/imports/sources_1/imports/bg/bg_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'bg_example' (0#1) [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/imports/sources_1/imports/bg/bg_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'block_sprite_example' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/imports/block_sprite/block_sprite_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'block_sprite_rom' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.runs/synth_1/.Xil/Vivado-17925-SgoSkzD/realtime/block_sprite_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'block_sprite_rom' (0#1) [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.runs/synth_1/.Xil/Vivado-17925-SgoSkzD/realtime/block_sprite_rom_stub.v:5]
WARNING: [Synth 8-7071] port 'wea' of module 'block_sprite_rom' is unconnected for instance 'block_sprite_rom' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/imports/block_sprite/block_sprite_example.sv:34]
WARNING: [Synth 8-7071] port 'dina' of module 'block_sprite_rom' is unconnected for instance 'block_sprite_rom' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/imports/block_sprite/block_sprite_example.sv:34]
WARNING: [Synth 8-7023] instance 'block_sprite_rom' of module 'block_sprite_rom' has 5 connections declared, but only 3 given [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/imports/block_sprite/block_sprite_example.sv:34]
INFO: [Synth 8-6157] synthesizing module 'block_sprite_palette' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/imports/block_sprite/block_sprite_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'block_sprite_palette' (0#1) [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/imports/block_sprite/block_sprite_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'block_sprite_example' (0#1) [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/imports/block_sprite/block_sprite_example.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tetris_top' (0#1) [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:44]
WARNING: [Synth 8-3848] Net halt in module/entity FSMC does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/FSMC.sv:30]
WARNING: [Synth 8-3848] Net nmType in module/entity KPL does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/KPL.sv:39]
WARNING: [Synth 8-87] always_comb on 'Y_reg' did not result in combinational logic [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:141]
WARNING: [Synth 8-3848] Net grid[0][10] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[1][10] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[2][10] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[3][10] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[4][10] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[5][10] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[6][10] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[7][10] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[8][10] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[9][10] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[10][10] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[11][10] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[12][10] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[13][10] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[14][10] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[15][10] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[16][10] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[17][10] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[18][10] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[19][10] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[0][9] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[1][9] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[2][9] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[3][9] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[4][9] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[5][9] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[6][9] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[7][9] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[8][9] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[9][9] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[10][9] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[11][9] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[12][9] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[13][9] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[14][9] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[15][9] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[16][9] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[17][9] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[18][9] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[19][9] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[0][8] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[1][8] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[2][8] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[3][8] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[4][8] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[5][8] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[6][8] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[7][8] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[8][8] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[9][8] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[10][8] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[11][8] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[12][8] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[13][8] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[14][8] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[15][8] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[16][8] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[17][8] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[18][8] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[19][8] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[0][7] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[1][7] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[2][7] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[3][7] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[4][7] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[5][7] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[6][7] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[7][7] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[8][7] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[9][7] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[10][7] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[11][7] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[12][7] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[13][7] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[14][7] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[15][7] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[16][7] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[17][7] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[18][7] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[19][7] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[0][6] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[1][6] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[2][6] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[3][6] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[4][6] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[5][6] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[6][6] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[7][6] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[8][6] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[9][6] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[10][6] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[11][6] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[12][6] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[13][6] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[14][6] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[15][6] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[16][6] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
WARNING: [Synth 8-3848] Net grid[17][6] in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:65]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port nmType[1] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port nmType[0] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[31] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[30] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[29] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[28] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[27] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[26] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[25] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[24] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[23] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[22] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[21] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[20] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[19] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[18] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[17] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[16] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[15] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[14] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[13] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[12] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[11] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[10] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[9] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[8] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[7] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[6] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[5] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[4] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[3] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[2] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[1] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[0] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port mType[1] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port mType[0] in module KPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[0][5] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[0][4] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[0][3] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[0][2] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[0][1] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[0][0] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[1][5] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[1][4] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[1][3] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[1][2] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[1][1] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[1][0] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[2][5] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[2][4] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[2][3] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[2][2] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[2][1] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[2][0] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[3][5] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[3][4] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[3][3] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[3][2] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[3][1] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[3][0] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port halt in module FSMC is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2242.598 ; gain = 449.707 ; free physical = 12745 ; free virtual = 18148
Synthesis current peak Physical Memory [PSS] (MB): peak = 1372.934; parent = 1167.568; children = 205.365
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3863.480; parent = 2242.602; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2260.410 ; gain = 467.520 ; free physical = 12745 ; free virtual = 18148
Synthesis current peak Physical Memory [PSS] (MB): peak = 1372.934; parent = 1167.568; children = 205.365
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3881.293; parent = 2260.414; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2260.410 ; gain = 467.520 ; free physical = 12745 ; free virtual = 18148
Synthesis current peak Physical Memory [PSS] (MB): peak = 1372.934; parent = 1167.568; children = 205.365
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3881.293; parent = 2260.414; children = 1620.879
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2260.410 ; gain = 0.000 ; free physical = 12743 ; free virtual = 18145
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.gen/sources_1/ip/block_sprite_rom/block_sprite_rom/block_sprite_rom_in_context.xdc] for cell 'nolabel_line328/block_sprite_rom'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.gen/sources_1/ip/block_sprite_rom/block_sprite_rom/block_sprite_rom_in_context.xdc] for cell 'nolabel_line328/block_sprite_rom'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.gen/sources_1/ip/bg_rom/bg_rom/bg_rom_in_context.xdc] for cell 'bg/bg_rom'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.gen/sources_1/ip/bg_rom/bg_rom/bg_rom_in_context.xdc] for cell 'bg/bg_rom'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:27]
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tetris_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tetris_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2413.160 ; gain = 0.000 ; free physical = 12654 ; free virtual = 18057
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2413.160 ; gain = 0.000 ; free physical = 12654 ; free virtual = 18057
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/alottadata/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2413.160 ; gain = 620.270 ; free physical = 12710 ; free virtual = 18113
Synthesis current peak Physical Memory [PSS] (MB): peak = 1372.934; parent = 1167.568; children = 205.365
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4002.027; parent = 2381.148; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2413.160 ; gain = 620.270 ; free physical = 12710 ; free virtual = 18113
Synthesis current peak Physical Memory [PSS] (MB): peak = 1372.934; parent = 1167.568; children = 205.365
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4002.027; parent = 2381.148; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  /home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  /home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  /home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  /home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  /home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  /home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  /home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  /home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  /home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  /home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  /home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  /home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  /home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for vga_to_hdmi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nolabel_line328/block_sprite_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bg/bg_rom. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2413.160 ; gain = 620.270 ; free physical = 12710 ; free virtual = 18113
Synthesis current peak Physical Memory [PSS] (MB): peak = 1372.934; parent = 1167.568; children = 205.365
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4002.027; parent = 2381.148; children = 1620.879
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'nstate_reg' in module 'FSMC'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s_setup |                              001 | 00000000000000000000000000000000
                s_update |                              010 | 00000000000000000000000000001001
                  s_fall |                              100 | 00000000000000000000000000000111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'nstate_reg' using encoding 'one-hot' in module 'FSMC'
WARNING: [Synth 8-327] inferring latch for variable 'Y_reg' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:141]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2413.160 ; gain = 620.270 ; free physical = 12689 ; free virtual = 18093
Synthesis current peak Physical Memory [PSS] (MB): peak = 1372.934; parent = 1167.568; children = 205.365
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4002.027; parent = 2381.148; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input   32 Bit        Muxes := 1     
	   9 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 16    
	   3 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 4     
	  12 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP rom_address1, operation Mode is: A*(B:0x140).
DSP Report: operator rom_address1 is absorbed into DSP rom_address1.
DSP Report: Generating DSP rom_address2, operation Mode is: A*(B:0xf0).
DSP Report: operator rom_address2 is absorbed into DSP rom_address2.
DSP Report: Generating DSP rom_address, operation Mode is: C+A*(B:0x140).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: operator rom_address0 is absorbed into DSP rom_address.
WARNING: [Synth 8-7129] Port Ysi[0][5] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[0][4] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[0][3] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[0][2] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[0][1] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[0][0] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[1][5] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[1][4] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[1][3] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[1][2] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[1][1] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[1][0] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[2][5] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[2][4] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[2][3] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[2][2] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[2][1] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[2][0] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[3][5] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[3][4] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[3][3] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[3][2] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[3][1] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ysi[3][0] in module VPPL is either unconnected or has no load
WARNING: [Synth 8-7129] Port halt in module FSMC is either unconnected or has no load
WARNING: [Synth 8-264] enable of latch \Y_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[5]  is always disabled
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin counter[0] with 1st driver pin 'FSM_controller/counter_reg[0]/Q' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/FSMC.sv:88]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin counter[0] with 2nd driver pin 'GND' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/FSMC.sv:88]
CRITICAL WARNING: [Synth 8-6858] multi-driven net counter[0] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/FSMC.sv:88]
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_nstate_reg[2]) is unused and will be removed from module FSMC.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_nstate_reg[1]) is unused and will be removed from module FSMC.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_nstate_reg[0]) is unused and will be removed from module FSMC.
WARNING: [Synth 8-264] enable of latch \Y_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[1]  is always disabled
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2413.160 ; gain = 620.270 ; free physical = 12663 ; free virtual = 18072
Synthesis current peak Physical Memory [PSS] (MB): peak = 1372.934; parent = 1167.568; children = 205.365
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4002.027; parent = 2381.148; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bg_example  | A*(B:0x140)   | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bg_example  | A*(B:0xf0)    | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bg_example  | C+A*(B:0x140) | 10     | 9      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2413.160 ; gain = 620.270 ; free physical = 12504 ; free virtual = 17913
Synthesis current peak Physical Memory [PSS] (MB): peak = 1507.775; parent = 1302.451; children = 205.365
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4002.027; parent = 2381.148; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-264] enable of latch \Y_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \Y_reg[5]  is always disabled
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2413.160 ; gain = 620.270 ; free physical = 12499 ; free virtual = 17908
Synthesis current peak Physical Memory [PSS] (MB): peak = 1510.658; parent = 1305.334; children = 205.365
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4002.027; parent = 2381.148; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (Y_reg[5]) is unused and will be removed from module tetris_top.
WARNING: [Synth 8-3332] Sequential element (Y_reg[4]) is unused and will be removed from module tetris_top.
WARNING: [Synth 8-3332] Sequential element (Y_reg[3]) is unused and will be removed from module tetris_top.
WARNING: [Synth 8-3332] Sequential element (Y_reg[2]) is unused and will be removed from module tetris_top.
WARNING: [Synth 8-3332] Sequential element (Y_reg[1]) is unused and will be removed from module tetris_top.
WARNING: [Synth 8-3332] Sequential element (Y_reg[0]) is unused and will be removed from module tetris_top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2413.160 ; gain = 620.270 ; free physical = 12493 ; free virtual = 17903
Synthesis current peak Physical Memory [PSS] (MB): peak = 1513.869; parent = 1308.545; children = 205.365
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4002.027; parent = 2381.148; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bg/bg_rom  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bg/bg_rom  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bg/bg_rom  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bg/bg_rom  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bg/bg_rom  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line328/block_sprite_rom  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line328/block_sprite_rom  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line328/block_sprite_rom  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line328/block_sprite_rom  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line328/block_sprite_rom  has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2413.160 ; gain = 620.270 ; free physical = 12490 ; free virtual = 17899
Synthesis current peak Physical Memory [PSS] (MB): peak = 1514.275; parent = 1308.951; children = 205.365
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4002.027; parent = 2381.148; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2413.160 ; gain = 620.270 ; free physical = 12490 ; free virtual = 17899
Synthesis current peak Physical Memory [PSS] (MB): peak = 1514.275; parent = 1308.951; children = 205.365
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4002.027; parent = 2381.148; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2413.160 ; gain = 620.270 ; free physical = 12489 ; free virtual = 17899
Synthesis current peak Physical Memory [PSS] (MB): peak = 1514.416; parent = 1309.092; children = 205.365
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4002.027; parent = 2381.148; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2413.160 ; gain = 620.270 ; free physical = 12489 ; free virtual = 17899
Synthesis current peak Physical Memory [PSS] (MB): peak = 1514.479; parent = 1309.154; children = 205.365
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4002.027; parent = 2381.148; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2413.160 ; gain = 620.270 ; free physical = 12489 ; free virtual = 17899
Synthesis current peak Physical Memory [PSS] (MB): peak = 1514.479; parent = 1309.154; children = 205.365
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4002.027; parent = 2381.148; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2413.160 ; gain = 620.270 ; free physical = 12489 ; free virtual = 17899
Synthesis current peak Physical Memory [PSS] (MB): peak = 1514.479; parent = 1309.154; children = 205.365
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4002.027; parent = 2381.148; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bg_example  | A*B         | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bg_example  | A*B         | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bg_example  | C+A*B       | 10     | 9      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |clk_wiz_0        |         1|
|2     |hdmi_tx_0        |         1|
|3     |bg_rom           |         1|
|4     |block_sprite_rom |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |bg_rom           |     1|
|2     |block_sprite_rom |     1|
|3     |clk_wiz          |     1|
|4     |hdmi_tx          |     1|
|5     |CARRY4           |   193|
|6     |DSP48E1          |     3|
|8     |LUT1             |    93|
|9     |LUT2             |   252|
|10    |LUT3             |   200|
|11    |LUT4             |   128|
|12    |LUT5             |   182|
|13    |LUT6             |   287|
|14    |FDCE             |    22|
|15    |FDRE             |     8|
|16    |IBUF             |     1|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2413.160 ; gain = 620.270 ; free physical = 12489 ; free virtual = 17899
Synthesis current peak Physical Memory [PSS] (MB): peak = 1514.541; parent = 1309.217; children = 205.365
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4002.027; parent = 2381.148; children = 1620.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 13 critical warnings and 97 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2413.160 ; gain = 467.520 ; free physical = 12554 ; free virtual = 17963
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2413.160 ; gain = 620.270 ; free physical = 12554 ; free virtual = 17963
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2413.160 ; gain = 0.000 ; free physical = 12660 ; free virtual = 18069
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2413.160 ; gain = 0.000 ; free physical = 12606 ; free virtual = 18016
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 587d97b9
INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 283 Warnings, 13 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2413.160 ; gain = 930.270 ; free physical = 12828 ; free virtual = 18237
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.runs/synth_1/tetris_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tetris_top_utilization_synth.rpt -pb tetris_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  9 15:55:03 2024...
