

================================================================
== Vitis HLS Report for 'cordiccart2pol_Pipeline_VITIS_LOOP_29_1'
================================================================
* Date:           Fri Nov 11 15:26:44 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        CORDIC
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.870 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_1  |       16|       16|         2|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    281|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      12|      3|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|      90|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     102|    365|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |angles_V_U  |cordiccart2pol_Pipeline_VITIS_LOOP_29_1_angles_V_ROM_AUTO_1R  |        0|  12|   3|    0|    16|   12|     1|          192|
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                              |        0|  12|   3|    0|    16|   12|     1|          192|
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln712_fu_227_p2      |         +|   0|  0|  23|          16|          16|
    |add_ln885_fu_130_p2      |         +|   0|  0|  13|           5|           1|
    |x_V_1_fu_175_p2          |         +|   0|  0|  23|          16|          16|
    |y_V_3_fu_193_p2          |         +|   0|  0|  23|          16|          16|
    |sub_ln712_fu_233_p2      |         -|   0|  0|  23|          16|          16|
    |x_V_2_fu_187_p2          |         -|   0|  0|  23|          16|          16|
    |y_V_2_fu_181_p2          |         -|   0|  0|  23|          16|          16|
    |r_V_1_fu_161_p2          |      ashr|   0|  0|  35|          16|          16|
    |r_V_fu_155_p2            |      ashr|   0|  0|  35|          16|          16|
    |icmp_ln1072_fu_124_p2    |      icmp|   0|  0|  10|           5|           6|
    |select_ln1549_fu_239_p3  |    select|   0|  0|  16|           1|          16|
    |x_V_3_fu_199_p3          |    select|   0|  0|  16|           1|          16|
    |y_V_4_fu_207_p3          |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 281|         142|         185|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |ap_sig_allocacmp_x_V_load_1  |   9|          2|   16|         32|
    |ap_sig_allocacmp_y_V_load    |   9|          2|   16|         32|
    |empty_fu_58                  |   9|          2|   16|         32|
    |j_V_fu_54                    |   9|          2|    5|         10|
    |x_V_fu_46                    |   9|          2|   16|         32|
    |y_V_fu_50                    |   9|          2|   16|         32|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  81|         18|   88|        176|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |empty_fu_58              |  16|   0|   16|          0|
    |j_V_fu_54                |   5|   0|    5|          0|
    |tmp_reg_300              |   1|   0|    1|          0|
    |x_V_3_reg_310            |  16|   0|   16|          0|
    |x_V_fu_46                |  16|   0|   16|          0|
    |y_V_4_reg_315            |  16|   0|   16|          0|
    |y_V_fu_50                |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  90|   0|   90|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_29_1|  return value|
|y_V_1             |   in|   16|     ap_none|                                    y_V_1|        scalar|
|temp_V            |   in|   16|     ap_none|                                   temp_V|        scalar|
|p_out             |  out|   16|      ap_vld|                                    p_out|       pointer|
|p_out_ap_vld      |  out|    1|      ap_vld|                                    p_out|       pointer|
|x_V_2_out         |  out|   16|      ap_vld|                                x_V_2_out|       pointer|
|x_V_2_out_ap_vld  |  out|    1|      ap_vld|                                x_V_2_out|       pointer|
+------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_V = alloca i32 1"   --->   Operation 5 'alloca' 'x_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%y_V = alloca i32 1"   --->   Operation 6 'alloca' 'y_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_V = alloca i32 1"   --->   Operation 7 'alloca' 'j_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 8 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%temp_V_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %temp_V"   --->   Operation 9 'read' 'temp_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%y_V_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %y_V_1"   --->   Operation 10 'read' 'y_V_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %empty"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %j_V"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %y_V_1_read, i16 %y_V"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %temp_V_read, i16 %x_V"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgeILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit287"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.87>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%j_V_1 = load i5 %j_V"   --->   Operation 16 'load' 'j_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.36ns)   --->   "%icmp_ln1072 = icmp_eq  i5 %j_V_1, i5 16"   --->   Operation 18 'icmp' 'icmp_ln1072' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty_14 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 19 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.78ns)   --->   "%add_ln885 = add i5 %j_V_1, i5 1"   --->   Operation 20 'add' 'add_ln885' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln1072, void %_ZgeILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit287.split_ifconv, void %_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.exitStub" [CORDIC/solution1/cordiccart2pol.cpp:29]   --->   Operation 21 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%x_V_load_1 = load i16 %x_V"   --->   Operation 22 'load' 'x_V_load_1' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%y_V_load = load i16 %y_V"   --->   Operation 23 'load' 'y_V_load' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%j_V_cast = zext i5 %j_V_1"   --->   Operation 24 'zext' 'j_V_cast' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sh = trunc i5 %j_V_1"   --->   Operation 25 'trunc' 'sh' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln1452 = zext i4 %sh"   --->   Operation 26 'zext' 'zext_ln1452' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (3.98ns)   --->   "%r_V = ashr i16 %x_V_load_1, i16 %zext_ln1452"   --->   Operation 27 'ashr' 'r_V' <Predicate = (!icmp_ln1072)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (3.98ns)   --->   "%r_V_1 = ashr i16 %y_V_load, i16 %zext_ln1452"   --->   Operation 28 'ashr' 'r_V_1' <Predicate = (!icmp_ln1072)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %y_V_load, i32 15"   --->   Operation 29 'bitselect' 'tmp' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%angles_V_addr = getelementptr i12 %angles_V, i64 0, i64 %j_V_cast"   --->   Operation 30 'getelementptr' 'angles_V_addr' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (2.32ns)   --->   "%angles_V_load = load i4 %angles_V_addr"   --->   Operation 31 'load' 'angles_V_load' <Predicate = (!icmp_ln1072)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 16> <ROM>
ST_2 : Operation 32 [1/1] (2.07ns)   --->   "%x_V_1 = add i16 %r_V_1, i16 %x_V_load_1"   --->   Operation 32 'add' 'x_V_1' <Predicate = (!icmp_ln1072)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (2.07ns)   --->   "%y_V_2 = sub i16 %y_V_load, i16 %r_V"   --->   Operation 33 'sub' 'y_V_2' <Predicate = (!icmp_ln1072)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (2.07ns)   --->   "%x_V_2 = sub i16 %x_V_load_1, i16 %r_V_1"   --->   Operation 34 'sub' 'x_V_2' <Predicate = (!icmp_ln1072)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (2.07ns)   --->   "%y_V_3 = add i16 %r_V, i16 %y_V_load"   --->   Operation 35 'add' 'y_V_3' <Predicate = (!icmp_ln1072)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.80ns)   --->   "%x_V_3 = select i1 %tmp, i16 %x_V_2, i16 %x_V_1"   --->   Operation 36 'select' 'x_V_3' <Predicate = (!icmp_ln1072)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.80ns)   --->   "%y_V_4 = select i1 %tmp, i16 %y_V_3, i16 %y_V_2"   --->   Operation 37 'select' 'y_V_4' <Predicate = (!icmp_ln1072)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln885 = store i5 %add_ln885, i5 %j_V"   --->   Operation 38 'store' 'store_ln885' <Predicate = (!icmp_ln1072)> <Delay = 1.58>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%x_V_load = load i16 %x_V"   --->   Operation 50 'load' 'x_V_load' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_load6 = load i16 %empty"   --->   Operation 51 'load' 'p_load6' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_out, i16 %p_load6"   --->   Operation 52 'write' 'write_ln0' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %x_V_2_out, i16 %x_V_load"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln1072)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.79>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%p_load = load i16 %empty"   --->   Operation 39 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [CORDIC/solution1/cordiccart2pol.cpp:9]   --->   Operation 40 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (2.32ns)   --->   "%angles_V_load = load i4 %angles_V_addr"   --->   Operation 41 'load' 'angles_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 16> <ROM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i12 %angles_V_load"   --->   Operation 42 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.07ns)   --->   "%add_ln712 = add i16 %zext_ln712, i16 %p_load"   --->   Operation 43 'add' 'add_ln712' <Predicate = (!tmp)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (2.07ns)   --->   "%sub_ln712 = sub i16 %p_load, i16 %zext_ln712"   --->   Operation 44 'sub' 'sub_ln712' <Predicate = (tmp)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.80ns)   --->   "%select_ln1549 = select i1 %tmp, i16 %sub_ln712, i16 %add_ln712"   --->   Operation 45 'select' 'select_ln1549' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln1549 = store i16 %select_ln1549, i16 %empty"   --->   Operation 46 'store' 'store_ln1549' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln1549 = store i16 %y_V_4, i16 %y_V"   --->   Operation 47 'store' 'store_ln1549' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln1549 = store i16 %x_V_3, i16 %x_V"   --->   Operation 48 'store' 'store_ln1549' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgeILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit287"   --->   Operation 49 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y_V_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_V_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ angles_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V              (alloca           ) [ 0111]
y_V              (alloca           ) [ 0111]
j_V              (alloca           ) [ 0110]
empty            (alloca           ) [ 0111]
temp_V_read      (read             ) [ 0000]
y_V_1_read       (read             ) [ 0000]
store_ln0        (store            ) [ 0000]
store_ln0        (store            ) [ 0000]
store_ln0        (store            ) [ 0000]
store_ln0        (store            ) [ 0000]
br_ln0           (br               ) [ 0000]
j_V_1            (load             ) [ 0000]
specpipeline_ln0 (specpipeline     ) [ 0000]
icmp_ln1072      (icmp             ) [ 0110]
empty_14         (speclooptripcount) [ 0000]
add_ln885        (add              ) [ 0000]
br_ln29          (br               ) [ 0000]
x_V_load_1       (load             ) [ 0000]
y_V_load         (load             ) [ 0000]
j_V_cast         (zext             ) [ 0000]
sh               (trunc            ) [ 0000]
zext_ln1452      (zext             ) [ 0000]
r_V              (ashr             ) [ 0000]
r_V_1            (ashr             ) [ 0000]
tmp              (bitselect        ) [ 0101]
angles_V_addr    (getelementptr    ) [ 0101]
x_V_1            (add              ) [ 0000]
y_V_2            (sub              ) [ 0000]
x_V_2            (sub              ) [ 0000]
y_V_3            (add              ) [ 0000]
x_V_3            (select           ) [ 0101]
y_V_4            (select           ) [ 0101]
store_ln885      (store            ) [ 0000]
p_load           (load             ) [ 0000]
specloopname_ln9 (specloopname     ) [ 0000]
angles_V_load    (load             ) [ 0000]
zext_ln712       (zext             ) [ 0000]
add_ln712        (add              ) [ 0000]
sub_ln712        (sub              ) [ 0000]
select_ln1549    (select           ) [ 0000]
store_ln1549     (store            ) [ 0000]
store_ln1549     (store            ) [ 0000]
store_ln1549     (store            ) [ 0000]
br_ln0           (br               ) [ 0000]
x_V_load         (load             ) [ 0000]
p_load6          (load             ) [ 0000]
write_ln0        (write            ) [ 0000]
write_ln0        (write            ) [ 0000]
ret_ln0          (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y_V_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="temp_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_V_2_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_2_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="angles_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="angles_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="x_V_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_V/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="y_V_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_V/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="j_V_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_V/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="empty_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="temp_V_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_V_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="y_V_1_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_V_1_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln0_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="0" index="2" bw="16" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="write_ln0_write_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="0" slack="0"/>
<pin id="83" dir="0" index="1" bw="16" slack="0"/>
<pin id="84" dir="0" index="2" bw="16" slack="0"/>
<pin id="85" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="angles_V_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="12" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="5" slack="0"/>
<pin id="92" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="angles_V_addr/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="4" slack="0"/>
<pin id="97" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="angles_V_load/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln0_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="16" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln0_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="5" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln0_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln0_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="j_V_1_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="5" slack="1"/>
<pin id="123" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_V_1/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln1072_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="0"/>
<pin id="126" dir="0" index="1" bw="5" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1072/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_ln885_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="x_V_load_1_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="1"/>
<pin id="138" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_V_load_1/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="y_V_load_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="1"/>
<pin id="141" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_V_load/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="j_V_cast_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="5" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_V_cast/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="sh_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="5" slack="0"/>
<pin id="149" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sh/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="zext_ln1452_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1452/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="r_V_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="0"/>
<pin id="157" dir="0" index="1" bw="4" slack="0"/>
<pin id="158" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="r_V_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="0" index="1" bw="4" slack="0"/>
<pin id="164" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_1/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="16" slack="0"/>
<pin id="170" dir="0" index="2" bw="5" slack="0"/>
<pin id="171" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="x_V_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="0" index="1" bw="16" slack="0"/>
<pin id="178" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_V_1/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="y_V_2_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="0" index="1" bw="16" slack="0"/>
<pin id="184" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="y_V_2/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="x_V_2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="0"/>
<pin id="190" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x_V_2/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="y_V_3_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="0"/>
<pin id="196" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_V_3/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="x_V_3_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="16" slack="0"/>
<pin id="202" dir="0" index="2" bw="16" slack="0"/>
<pin id="203" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_V_3/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="y_V_4_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="210" dir="0" index="2" bw="16" slack="0"/>
<pin id="211" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_4/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln885_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="0"/>
<pin id="217" dir="0" index="1" bw="5" slack="1"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_load_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="2"/>
<pin id="222" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln712_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="12" slack="0"/>
<pin id="225" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln712_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="12" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="0"/>
<pin id="230" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="sub_ln712_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="0" index="1" bw="12" slack="0"/>
<pin id="236" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln712/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="select_ln1549_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="0" index="1" bw="16" slack="0"/>
<pin id="242" dir="0" index="2" bw="16" slack="0"/>
<pin id="243" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1549/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln1549_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="2"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1549/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln1549_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="1"/>
<pin id="253" dir="0" index="1" bw="16" slack="2"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1549/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln1549_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="1"/>
<pin id="257" dir="0" index="1" bw="16" slack="2"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1549/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="x_V_load_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="1"/>
<pin id="261" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_V_load/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_load6_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="1"/>
<pin id="265" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load6/2 "/>
</bind>
</comp>

<comp id="267" class="1005" name="x_V_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="0"/>
<pin id="269" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="x_V "/>
</bind>
</comp>

<comp id="275" class="1005" name="y_V_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y_V "/>
</bind>
</comp>

<comp id="282" class="1005" name="j_V_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="0"/>
<pin id="284" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="289" class="1005" name="empty_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="0"/>
<pin id="291" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="300" class="1005" name="tmp_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="305" class="1005" name="angles_V_addr_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="1"/>
<pin id="307" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="angles_V_addr "/>
</bind>
</comp>

<comp id="310" class="1005" name="x_V_3_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="1"/>
<pin id="312" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_V_3 "/>
</bind>
</comp>

<comp id="315" class="1005" name="y_V_4_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="1"/>
<pin id="317" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_V_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="44" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="44" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="38" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="68" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="62" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="128"><net_src comp="121" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="121" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="145"><net_src comp="121" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="150"><net_src comp="121" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="136" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="151" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="139" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="151" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="139" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="36" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="179"><net_src comp="161" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="136" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="139" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="155" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="136" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="161" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="155" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="139" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="167" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="187" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="175" pin="2"/><net_sink comp="199" pin=2"/></net>

<net id="212"><net_src comp="167" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="193" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="181" pin="2"/><net_sink comp="207" pin=2"/></net>

<net id="219"><net_src comp="130" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="226"><net_src comp="95" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="220" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="220" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="223" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="233" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="245"><net_src comp="227" pin="2"/><net_sink comp="239" pin=2"/></net>

<net id="250"><net_src comp="239" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="262"><net_src comp="259" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="266"><net_src comp="263" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="270"><net_src comp="46" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="273"><net_src comp="267" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="274"><net_src comp="267" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="278"><net_src comp="50" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="281"><net_src comp="275" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="285"><net_src comp="54" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="288"><net_src comp="282" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="292"><net_src comp="58" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="295"><net_src comp="289" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="296"><net_src comp="289" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="303"><net_src comp="167" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="308"><net_src comp="88" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="313"><net_src comp="199" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="318"><net_src comp="207" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="251" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {2 }
	Port: x_V_2_out | {2 }
	Port: angles_V | {}
 - Input state : 
	Port: cordiccart2pol_Pipeline_VITIS_LOOP_29_1 : y_V_1 | {1 }
	Port: cordiccart2pol_Pipeline_VITIS_LOOP_29_1 : temp_V | {1 }
	Port: cordiccart2pol_Pipeline_VITIS_LOOP_29_1 : angles_V | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln1072 : 1
		add_ln885 : 1
		br_ln29 : 2
		j_V_cast : 1
		sh : 1
		zext_ln1452 : 2
		r_V : 3
		r_V_1 : 3
		tmp : 1
		angles_V_addr : 2
		angles_V_load : 3
		x_V_1 : 4
		y_V_2 : 4
		x_V_2 : 4
		y_V_3 : 4
		x_V_3 : 5
		y_V_4 : 5
		store_ln885 : 2
		write_ln0 : 1
		write_ln0 : 1
	State 3
		zext_ln712 : 1
		add_ln712 : 2
		sub_ln712 : 2
		select_ln1549 : 3
		store_ln1549 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    add_ln885_fu_130    |    0    |    13   |
|    add   |      x_V_1_fu_175      |    0    |    23   |
|          |      y_V_3_fu_193      |    0    |    23   |
|          |    add_ln712_fu_227    |    0    |    23   |
|----------|------------------------|---------|---------|
|   ashr   |       r_V_fu_155       |    0    |    35   |
|          |      r_V_1_fu_161      |    0    |    35   |
|----------|------------------------|---------|---------|
|          |      y_V_2_fu_181      |    0    |    23   |
|    sub   |      x_V_2_fu_187      |    0    |    23   |
|          |    sub_ln712_fu_233    |    0    |    23   |
|----------|------------------------|---------|---------|
|          |      x_V_3_fu_199      |    0    |    16   |
|  select  |      y_V_4_fu_207      |    0    |    16   |
|          |  select_ln1549_fu_239  |    0    |    16   |
|----------|------------------------|---------|---------|
|   icmp   |   icmp_ln1072_fu_124   |    0    |    9    |
|----------|------------------------|---------|---------|
|   read   | temp_V_read_read_fu_62 |    0    |    0    |
|          |  y_V_1_read_read_fu_68 |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |  write_ln0_write_fu_74 |    0    |    0    |
|          |  write_ln0_write_fu_81 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |     j_V_cast_fu_142    |    0    |    0    |
|   zext   |   zext_ln1452_fu_151   |    0    |    0    |
|          |    zext_ln712_fu_223   |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |        sh_fu_147       |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|       tmp_fu_167       |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   278   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|angles_V_addr_reg_305|    4   |
|    empty_reg_289    |   16   |
|     j_V_reg_282     |    5   |
|     tmp_reg_300     |    1   |
|    x_V_3_reg_310    |   16   |
|     x_V_reg_267     |   16   |
|    y_V_4_reg_315    |   16   |
|     y_V_reg_275     |   16   |
+---------------------+--------+
|        Total        |   90   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_95 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   278  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   90   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   90   |   287  |
+-----------+--------+--------+--------+
