[15:42:06.868] <TB1>     INFO: *** Welcome to pxar ***
[15:42:06.868] <TB1>     INFO: *** Today: 2016/08/31
[15:42:06.874] <TB1>     INFO: *** Version: 47bc-dirty
[15:42:06.874] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C15.dat
[15:42:06.875] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:42:06.875] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//defaultMaskFile.dat
[15:42:06.875] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters_C15.dat
[15:42:06.950] <TB1>     INFO:         clk: 4
[15:42:06.950] <TB1>     INFO:         ctr: 4
[15:42:06.950] <TB1>     INFO:         sda: 19
[15:42:06.950] <TB1>     INFO:         tin: 9
[15:42:06.950] <TB1>     INFO:         level: 15
[15:42:06.950] <TB1>     INFO:         triggerdelay: 0
[15:42:06.950] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[15:42:06.950] <TB1>     INFO: Log level: DEBUG
[15:42:06.958] <TB1>     INFO: Found DTB DTB_WRECOM
[15:42:06.974] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[15:42:06.978] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[15:42:06.980] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[15:42:08.533] <TB1>     INFO: DUT info: 
[15:42:08.533] <TB1>     INFO: The DUT currently contains the following objects:
[15:42:08.533] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[15:42:08.533] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[15:42:08.533] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[15:42:08.533] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[15:42:08.533] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[15:42:08.533] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[15:42:08.533] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[15:42:08.533] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[15:42:08.533] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[15:42:08.533] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[15:42:08.533] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[15:42:08.533] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[15:42:08.533] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[15:42:08.533] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[15:42:08.533] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[15:42:08.533] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[15:42:08.534] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[15:42:08.534] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[15:42:08.534] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[15:42:08.534] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:42:08.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:42:08.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[15:42:08.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[15:42:08.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[15:42:08.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[15:42:08.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[15:42:08.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[15:42:08.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:42:08.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[15:42:08.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[15:42:08.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[15:42:08.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[15:42:08.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[15:42:08.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[15:42:08.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[15:42:08.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[15:42:08.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[15:42:08.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[15:42:08.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[15:42:08.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[15:42:08.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[15:42:08.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[15:42:08.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:42:08.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:42:08.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:42:08.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[15:42:08.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[15:42:08.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[15:42:08.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[15:42:08.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[15:42:08.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[15:42:08.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[15:42:08.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[15:42:08.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:42:08.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:42:08.547] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29716480
[15:42:08.547] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1374310
[15:42:08.547] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x12e6770
[15:42:08.547] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f1d79d94010
[15:42:08.547] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f1d7ffff510
[15:42:08.547] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29782016 fPxarMemory = 0x7f1d79d94010
[15:42:08.548] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 354.5mA
[15:42:08.549] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 466.3mA
[15:42:08.549] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: -2.2 C
[15:42:08.549] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[15:42:08.950] <TB1>     INFO: enter 'restricted' command line mode
[15:42:08.950] <TB1>     INFO: enter test to run
[15:42:08.950] <TB1>     INFO:   test: FPIXTest no parameter change
[15:42:08.950] <TB1>     INFO:   running: fpixtest
[15:42:08.950] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[15:42:08.953] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[15:42:08.953] <TB1>     INFO: ######################################################################
[15:42:08.953] <TB1>     INFO: PixTestFPIXTest::doTest()
[15:42:08.953] <TB1>     INFO: ######################################################################
[15:42:08.956] <TB1>     INFO: ######################################################################
[15:42:08.956] <TB1>     INFO: PixTestPretest::doTest()
[15:42:08.956] <TB1>     INFO: ######################################################################
[15:42:08.959] <TB1>     INFO:    ----------------------------------------------------------------------
[15:42:08.959] <TB1>     INFO:    PixTestPretest::programROC() 
[15:42:08.959] <TB1>     INFO:    ----------------------------------------------------------------------
[15:42:26.976] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[15:42:26.976] <TB1>     INFO: IA differences per ROC:  17.7 19.3 17.7 18.5 17.7 20.1 17.7 17.7 17.7 17.7 17.7 17.7 16.1 18.5 16.9 19.3
[15:42:27.043] <TB1>     INFO:    ----------------------------------------------------------------------
[15:42:27.043] <TB1>     INFO:    PixTestPretest::checkIdig() 
[15:42:27.043] <TB1>     INFO:    ----------------------------------------------------------------------
[15:42:28.296] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[15:42:28.798] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[15:42:29.299] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[15:42:29.801] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[15:42:30.303] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[15:42:30.804] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[15:42:31.306] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[15:42:31.808] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[15:42:32.310] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[15:42:32.811] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[15:42:33.313] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[15:42:33.815] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[15:42:34.317] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[15:42:34.818] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[15:42:35.320] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 3.2 mA
[15:42:35.822] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[15:42:36.075] <TB1>     INFO: Idig [mA/ROC]: 1.6 1.6 2.4 1.6 1.6 2.4 2.4 2.4 2.4 2.4 2.4 1.6 1.6 1.6 3.2 2.4 
[15:42:36.075] <TB1>     INFO: Test took 9035 ms.
[15:42:36.075] <TB1>     INFO: PixTestPretest::checkIdig() done.
[15:42:36.105] <TB1>     INFO:    ----------------------------------------------------------------------
[15:42:36.106] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[15:42:36.106] <TB1>     INFO:    ----------------------------------------------------------------------
[15:42:36.208] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 64.0312 mA
[15:42:36.311] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 21.1688 mA
[15:42:36.412] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  95 Ia 25.1688 mA
[15:42:36.513] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  89 Ia 23.5687 mA
[15:42:36.614] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  92 Ia 24.3688 mA
[15:42:36.714] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  91 Ia 24.3688 mA
[15:42:36.815] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  90 Ia 24.3688 mA
[15:42:36.916] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  89 Ia 24.3688 mA
[15:42:37.017] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  88 Ia 23.5687 mA
[15:42:37.117] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  91 Ia 24.3688 mA
[15:42:37.217] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  90 Ia 24.3688 mA
[15:42:37.318] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  89 Ia 24.3688 mA
[15:42:37.419] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  88 Ia 23.5687 mA
[15:42:37.520] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.7687 mA
[15:42:37.621] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  85 Ia 24.3688 mA
[15:42:37.722] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  84 Ia 24.3688 mA
[15:42:37.822] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  83 Ia 24.3688 mA
[15:42:37.923] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  82 Ia 23.5687 mA
[15:42:38.024] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  85 Ia 25.1688 mA
[15:42:38.125] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  79 Ia 22.7687 mA
[15:42:38.226] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  86 Ia 25.1688 mA
[15:42:38.327] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  80 Ia 23.5687 mA
[15:42:38.427] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  83 Ia 24.3688 mA
[15:42:38.528] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  82 Ia 24.3688 mA
[15:42:38.629] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  81 Ia 23.5687 mA
[15:42:38.731] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 21.1688 mA
[15:42:38.832] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  95 Ia 25.1688 mA
[15:42:38.933] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  89 Ia 23.5687 mA
[15:42:39.033] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  92 Ia 24.3688 mA
[15:42:39.134] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  91 Ia 23.5687 mA
[15:42:39.235] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  94 Ia 25.1688 mA
[15:42:39.336] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  88 Ia 23.5687 mA
[15:42:39.437] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  91 Ia 23.5687 mA
[15:42:39.538] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  94 Ia 24.3688 mA
[15:42:39.639] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  93 Ia 24.3688 mA
[15:42:39.740] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  92 Ia 24.3688 mA
[15:42:39.840] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  91 Ia 23.5687 mA
[15:42:39.942] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 21.9688 mA
[15:42:40.044] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  90 Ia 24.3688 mA
[15:42:40.144] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  89 Ia 23.5687 mA
[15:42:40.245] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  92 Ia 25.1688 mA
[15:42:40.346] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  86 Ia 24.3688 mA
[15:42:40.447] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  85 Ia 23.5687 mA
[15:42:40.548] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  88 Ia 24.3688 mA
[15:42:40.649] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  87 Ia 24.3688 mA
[15:42:40.750] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  86 Ia 24.3688 mA
[15:42:40.850] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  85 Ia 23.5687 mA
[15:42:40.951] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  88 Ia 24.3688 mA
[15:42:41.053] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  87 Ia 23.5687 mA
[15:42:41.154] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 20.3688 mA
[15:42:41.255] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana 100 Ia 25.9688 mA
[15:42:41.356] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  89 Ia 24.3688 mA
[15:42:41.457] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  88 Ia 23.5687 mA
[15:42:41.558] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  91 Ia 23.5687 mA
[15:42:41.658] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  94 Ia 25.1688 mA
[15:42:41.759] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  88 Ia 23.5687 mA
[15:42:41.860] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  91 Ia 25.1688 mA
[15:42:41.961] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  85 Ia 22.7687 mA
[15:42:42.062] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  92 Ia 24.3688 mA
[15:42:42.162] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  91 Ia 25.1688 mA
[15:42:42.263] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  85 Ia 22.7687 mA
[15:42:42.364] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 24.3688 mA
[15:42:42.465] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  77 Ia 23.5687 mA
[15:42:42.567] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  80 Ia 25.1688 mA
[15:42:42.667] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  74 Ia 24.3688 mA
[15:42:42.768] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  73 Ia 21.9688 mA
[15:42:42.868] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  85 Ia 26.7688 mA
[15:42:42.969] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  69 Ia 21.9688 mA
[15:42:43.069] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  81 Ia 25.1688 mA
[15:42:43.170] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  75 Ia 21.9688 mA
[15:42:43.270] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  87 Ia 25.9688 mA
[15:42:43.371] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  76 Ia 22.7687 mA
[15:42:43.472] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  83 Ia 25.1688 mA
[15:42:43.573] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 21.1688 mA
[15:42:43.674] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  95 Ia 25.1688 mA
[15:42:43.775] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  89 Ia 24.3688 mA
[15:42:43.875] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  88 Ia 24.3688 mA
[15:42:43.976] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  87 Ia 23.5687 mA
[15:42:44.077] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  90 Ia 24.3688 mA
[15:42:44.178] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  89 Ia 23.5687 mA
[15:42:44.279] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  92 Ia 23.5687 mA
[15:42:44.380] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  95 Ia 24.3688 mA
[15:42:44.481] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  94 Ia 25.9688 mA
[15:42:44.582] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  83 Ia 23.5687 mA
[15:42:44.683] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  86 Ia 22.7687 mA
[15:42:44.784] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 22.7687 mA
[15:42:44.885] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  85 Ia 23.5687 mA
[15:42:44.986] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  88 Ia 22.7687 mA
[15:42:45.087] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  95 Ia 25.1688 mA
[15:42:45.188] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  89 Ia 23.5687 mA
[15:42:45.289] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  92 Ia 25.1688 mA
[15:42:45.390] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  86 Ia 22.7687 mA
[15:42:45.490] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  93 Ia 25.1688 mA
[15:42:45.591] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  87 Ia 24.3688 mA
[15:42:45.692] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  86 Ia 23.5687 mA
[15:42:45.793] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  89 Ia 24.3688 mA
[15:42:45.894] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  88 Ia 22.7687 mA
[15:42:45.995] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 21.9688 mA
[15:42:46.096] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  90 Ia 23.5687 mA
[15:42:46.196] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  93 Ia 23.5687 mA
[15:42:46.297] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  96 Ia 25.1688 mA
[15:42:46.398] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  90 Ia 23.5687 mA
[15:42:46.498] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  93 Ia 24.3688 mA
[15:42:46.599] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  92 Ia 24.3688 mA
[15:42:46.699] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  91 Ia 24.3688 mA
[15:42:46.800] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  90 Ia 24.3688 mA
[15:42:46.901] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  89 Ia 22.7687 mA
[15:42:47.002] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  96 Ia 25.1688 mA
[15:42:47.103] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  90 Ia 24.3688 mA
[15:42:47.204] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 21.1688 mA
[15:42:47.305] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  95 Ia 24.3688 mA
[15:42:47.406] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  94 Ia 23.5687 mA
[15:42:47.507] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  97 Ia 24.3688 mA
[15:42:47.607] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  96 Ia 25.1688 mA
[15:42:47.708] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  90 Ia 23.5687 mA
[15:42:47.809] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  93 Ia 24.3688 mA
[15:42:47.909] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  92 Ia 23.5687 mA
[15:42:48.010] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  95 Ia 25.1688 mA
[15:42:48.111] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  89 Ia 23.5687 mA
[15:42:48.211] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  92 Ia 23.5687 mA
[15:42:48.312] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  95 Ia 25.1688 mA
[15:42:48.414] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 21.1688 mA
[15:42:48.515] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  95 Ia 25.1688 mA
[15:42:48.616] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  89 Ia 23.5687 mA
[15:42:48.716] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  92 Ia 23.5687 mA
[15:42:48.817] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  95 Ia 24.3688 mA
[15:42:48.918] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  94 Ia 24.3688 mA
[15:42:49.018] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  93 Ia 24.3688 mA
[15:42:49.119] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  92 Ia 24.3688 mA
[15:42:49.220] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  91 Ia 23.5687 mA
[15:42:49.321] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  94 Ia 25.1688 mA
[15:42:49.421] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  88 Ia 23.5687 mA
[15:42:49.522] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  91 Ia 23.5687 mA
[15:42:49.623] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 21.1688 mA
[15:42:49.724] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  95 Ia 24.3688 mA
[15:42:49.824] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  94 Ia 24.3688 mA
[15:42:49.925] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  93 Ia 24.3688 mA
[15:42:50.026] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  92 Ia 24.3688 mA
[15:42:50.127] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  91 Ia 23.5687 mA
[15:42:50.228] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  94 Ia 24.3688 mA
[15:42:50.328] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  93 Ia 24.3688 mA
[15:42:50.429] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  92 Ia 23.5687 mA
[15:42:50.530] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  95 Ia 24.3688 mA
[15:42:50.631] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  94 Ia 24.3688 mA
[15:42:50.731] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  93 Ia 24.3688 mA
[15:42:50.833] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 20.3688 mA
[15:42:50.934] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana 100 Ia 24.3688 mA
[15:42:51.034] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  99 Ia 24.3688 mA
[15:42:51.135] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  98 Ia 23.5687 mA
[15:42:51.236] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana 101 Ia 24.3688 mA
[15:42:51.336] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana 100 Ia 24.3688 mA
[15:42:51.437] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  99 Ia 24.3688 mA
[15:42:51.538] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  98 Ia 24.3688 mA
[15:42:51.639] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  97 Ia 23.5687 mA
[15:42:51.740] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana 100 Ia 24.3688 mA
[15:42:51.840] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  99 Ia 23.5687 mA
[15:42:51.941] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana 102 Ia 25.1688 mA
[15:42:52.043] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 21.1688 mA
[15:42:52.143] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  95 Ia 25.1688 mA
[15:42:52.244] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  89 Ia 24.3688 mA
[15:42:52.345] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  88 Ia 23.5687 mA
[15:42:52.446] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  91 Ia 24.3688 mA
[15:42:52.547] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  90 Ia 23.5687 mA
[15:42:52.648] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  93 Ia 24.3688 mA
[15:42:52.749] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  92 Ia 24.3688 mA
[15:42:52.850] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  91 Ia 25.1688 mA
[15:42:52.950] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  85 Ia 23.5687 mA
[15:42:53.051] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  88 Ia 23.5687 mA
[15:42:53.151] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  91 Ia 24.3688 mA
[15:42:53.253] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 20.3688 mA
[15:42:53.353] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana 100 Ia 24.3688 mA
[15:42:53.454] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  99 Ia 25.1688 mA
[15:42:53.555] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  93 Ia 23.5687 mA
[15:42:53.656] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  96 Ia 24.3688 mA
[15:42:53.757] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  95 Ia 23.5687 mA
[15:42:53.857] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  98 Ia 24.3688 mA
[15:42:53.958] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  97 Ia 24.3688 mA
[15:42:54.059] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  96 Ia 24.3688 mA
[15:42:54.160] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  95 Ia 23.5687 mA
[15:42:54.260] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  98 Ia 24.3688 mA
[15:42:54.361] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  97 Ia 23.5687 mA
[15:42:54.463] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 22.7687 mA
[15:42:54.563] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  85 Ia 24.3688 mA
[15:42:54.664] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  84 Ia 24.3688 mA
[15:42:54.765] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  83 Ia 24.3688 mA
[15:42:54.866] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  82 Ia 23.5687 mA
[15:42:54.966] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  85 Ia 24.3688 mA
[15:42:55.067] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  84 Ia 23.5687 mA
[15:42:55.167] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  87 Ia 25.1688 mA
[15:42:55.268] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  81 Ia 23.5687 mA
[15:42:55.369] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  84 Ia 24.3688 mA
[15:42:55.470] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  83 Ia 24.3688 mA
[15:42:55.572] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  82 Ia 23.5687 mA
[15:42:55.599] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  88
[15:42:55.599] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  81
[15:42:55.599] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  91
[15:42:55.599] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  87
[15:42:55.600] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  85
[15:42:55.600] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  83
[15:42:55.600] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  86
[15:42:55.600] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  88
[15:42:55.600] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  90
[15:42:55.600] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  95
[15:42:55.600] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  91
[15:42:55.600] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  93
[15:42:55.601] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana 102
[15:42:55.601] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  91
[15:42:55.601] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  97
[15:42:55.601] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  82
[15:42:57.427] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 400.3 mA = 25.0188 mA/ROC
[15:42:57.427] <TB1>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  20.1  19.3  21.7  20.1  20.1  20.1  20.1  20.1  20.1  20.9  20.1  20.1  20.1
[15:42:57.461] <TB1>     INFO:    ----------------------------------------------------------------------
[15:42:57.461] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[15:42:57.461] <TB1>     INFO:    ----------------------------------------------------------------------
[15:42:57.596] <TB1>     INFO: Expecting 231680 events.
[15:43:05.863] <TB1>     INFO: 231680 events read in total (7549ms).
[15:43:06.015] <TB1>     INFO: Test took 8552ms.
[15:43:06.216] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 113 and Delta(CalDel) = 61
[15:43:06.220] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 119 and Delta(CalDel) = 63
[15:43:06.223] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 97 and Delta(CalDel) = 62
[15:43:06.227] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 93 and Delta(CalDel) = 63
[15:43:06.230] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 89 and Delta(CalDel) = 62
[15:43:06.234] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 126 and Delta(CalDel) = 60
[15:43:06.237] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 90 and Delta(CalDel) = 64
[15:43:06.241] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 89 and Delta(CalDel) = 64
[15:43:06.244] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 84 and Delta(CalDel) = 65
[15:43:06.247] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 126 and Delta(CalDel) = 57
[15:43:06.251] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 98 and Delta(CalDel) = 65
[15:43:06.254] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 108 and Delta(CalDel) = 58
[15:43:06.258] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 91 and Delta(CalDel) = 58
[15:43:06.262] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 111 and Delta(CalDel) = 59
[15:43:06.265] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 78 and Delta(CalDel) = 56
[15:43:06.268] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 106 and Delta(CalDel) = 60
[15:43:06.309] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[15:43:06.346] <TB1>     INFO:    ----------------------------------------------------------------------
[15:43:06.346] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[15:43:06.346] <TB1>     INFO:    ----------------------------------------------------------------------
[15:43:06.481] <TB1>     INFO: Expecting 231680 events.
[15:43:14.710] <TB1>     INFO: 231680 events read in total (7514ms).
[15:43:14.716] <TB1>     INFO: Test took 8366ms.
[15:43:14.742] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 30.5
[15:43:15.049] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 31
[15:43:15.052] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31
[15:43:15.056] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 31.5
[15:43:15.059] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31
[15:43:15.063] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 29
[15:43:15.066] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[15:43:15.069] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 154 +/- 32
[15:43:15.073] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 160 +/- 32
[15:43:15.076] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 107 +/- 28.5
[15:43:15.080] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 33
[15:43:15.083] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 29
[15:43:15.087] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 29
[15:43:15.090] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 29
[15:43:15.094] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 28.5
[15:43:15.097] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30.5
[15:43:15.132] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[15:43:15.132] <TB1>     INFO: CalDel:      133   133   144   139   137   120   143   154   160   107   139   115   120   114   115   125
[15:43:15.132] <TB1>     INFO: VthrComp:     51    51    51    51    51    52    51    51    51    52    51    51    51    51    51    51
[15:43:15.137] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C0.dat
[15:43:15.137] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C1.dat
[15:43:15.137] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C2.dat
[15:43:15.137] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C3.dat
[15:43:15.138] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C4.dat
[15:43:15.138] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C5.dat
[15:43:15.138] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C6.dat
[15:43:15.138] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C7.dat
[15:43:15.138] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C8.dat
[15:43:15.138] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C9.dat
[15:43:15.139] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C10.dat
[15:43:15.139] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C11.dat
[15:43:15.139] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C12.dat
[15:43:15.139] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C13.dat
[15:43:15.139] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C14.dat
[15:43:15.139] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C15.dat
[15:43:15.140] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:43:15.140] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:43:15.140] <TB1>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[15:43:15.140] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[15:43:15.227] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[15:43:15.227] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[15:43:15.227] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[15:43:15.227] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[15:43:15.230] <TB1>     INFO: ######################################################################
[15:43:15.230] <TB1>     INFO: PixTestTiming::doTest()
[15:43:15.230] <TB1>     INFO: ######################################################################
[15:43:15.230] <TB1>     INFO:    ----------------------------------------------------------------------
[15:43:15.230] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[15:43:15.230] <TB1>     INFO:    ----------------------------------------------------------------------
[15:43:15.230] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:43:17.126] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:43:19.401] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:43:21.676] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:43:23.950] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:43:26.223] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:43:28.496] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:43:30.769] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:43:33.042] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:43:34.561] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:43:36.834] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:43:39.108] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:43:41.381] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:43:43.654] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:43:45.927] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:43:48.200] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:43:50.473] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:43:54.251] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:43:55.771] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:43:57.291] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:43:58.810] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:44:00.332] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:44:01.851] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:44:03.371] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:44:04.894] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:44:08.294] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:44:13.009] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:44:17.536] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:44:22.063] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:44:26.590] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:44:31.118] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:44:35.645] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:44:40.173] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:44:41.693] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:44:45.092] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:44:48.492] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:44:51.891] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:44:55.292] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:44:58.691] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:45:02.091] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:45:05.490] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:45:07.764] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:45:10.037] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:45:12.310] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:45:14.583] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:45:16.857] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:45:19.130] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:45:21.404] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:45:23.679] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:45:25.952] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:45:28.225] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:45:30.499] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:45:32.772] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:45:35.045] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:45:37.318] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:45:39.591] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:45:41.865] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:45:44.138] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:45:46.411] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:45:48.684] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:45:50.957] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:45:53.230] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:45:55.503] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:45:57.776] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:46:00.049] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:46:02.322] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:46:04.595] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:46:06.868] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:46:09.141] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:46:11.414] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:46:13.689] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:46:15.960] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:46:18.233] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:46:20.507] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:46:22.780] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:46:25.053] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:46:27.326] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:46:29.600] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:46:31.873] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:46:34.147] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:46:36.420] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:46:37.940] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:46:39.460] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:46:40.979] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:46:42.499] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:46:44.018] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:46:45.538] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:46:47.057] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:46:48.577] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:46:50.097] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:46:51.617] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:46:53.136] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:46:54.656] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:46:56.175] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:46:57.694] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:46:59.214] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:47:00.733] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:47:02.254] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:47:03.775] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:47:05.297] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:47:06.818] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:47:08.340] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:47:09.862] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:47:11.383] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:47:12.905] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:47:15.178] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:47:17.451] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:47:19.725] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:47:21.998] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:47:24.275] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:47:26.548] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:47:28.822] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:47:31.095] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:47:33.368] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:47:35.641] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:47:37.914] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:47:40.187] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:47:42.461] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:47:44.733] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:47:47.007] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:47:49.280] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:47:51.556] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:47:53.830] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:47:56.104] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:47:58.376] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:48:00.649] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:48:02.922] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:48:05.195] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:48:07.854] <TB1>     INFO: TBM Phase Settings: 240
[15:48:07.854] <TB1>     INFO: 400MHz Phase: 4
[15:48:07.854] <TB1>     INFO: 160MHz Phase: 7
[15:48:07.854] <TB1>     INFO: Functional Phase Area: 5
[15:48:07.856] <TB1>     INFO: Test took 292626 ms.
[15:48:07.856] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[15:48:07.856] <TB1>     INFO:    ----------------------------------------------------------------------
[15:48:07.856] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[15:48:07.856] <TB1>     INFO:    ----------------------------------------------------------------------
[15:48:07.857] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[15:48:12.005] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[15:48:14.277] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[15:48:16.736] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[15:48:19.008] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[15:48:21.280] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[15:48:23.552] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[15:48:25.072] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[15:48:26.968] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[15:48:28.488] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[15:48:30.008] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[15:48:31.528] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[15:48:33.047] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[15:48:34.567] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[15:48:36.087] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[15:48:37.607] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[15:48:39.127] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[15:48:40.646] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[15:48:42.166] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[15:48:43.686] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[15:48:45.959] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[15:48:48.232] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[15:48:50.507] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[15:48:52.027] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[15:48:53.547] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[15:48:55.066] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[15:48:56.586] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[15:48:58.106] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[15:49:00.379] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[15:49:02.652] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[15:49:04.925] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[15:49:06.445] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[15:49:07.965] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[15:49:09.485] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[15:49:11.005] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[15:49:12.524] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[15:49:14.798] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[15:49:17.071] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[15:49:19.345] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[15:49:20.865] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[15:49:22.385] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[15:49:23.905] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[15:49:25.426] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[15:49:26.946] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[15:49:29.219] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[15:49:31.493] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[15:49:33.766] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[15:49:35.286] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[15:49:36.806] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[15:49:38.326] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[15:49:39.846] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[15:49:41.365] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[15:49:43.639] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[15:49:45.912] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[15:49:48.186] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[15:49:49.706] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[15:49:51.227] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[15:49:55.002] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[15:49:58.777] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[15:50:02.553] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[15:50:06.328] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[15:50:10.103] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[15:50:13.879] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[15:50:17.655] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[15:50:21.813] <TB1>     INFO: ROC Delay Settings: 228
[15:50:21.813] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[15:50:21.813] <TB1>     INFO: ROC Port 0 Delay: 4
[15:50:21.813] <TB1>     INFO: ROC Port 1 Delay: 4
[15:50:21.813] <TB1>     INFO: Functional ROC Area: 3
[15:50:21.815] <TB1>     INFO: Test took 133959 ms.
[15:50:21.815] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[15:50:21.816] <TB1>     INFO:    ----------------------------------------------------------------------
[15:50:21.816] <TB1>     INFO:    PixTestTiming::TimingTest()
[15:50:21.816] <TB1>     INFO:    ----------------------------------------------------------------------
[15:50:22.955] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 428b 428b 428b 428b 4288 4288 428b 428b e062 c000 a101 80b1 4288 4289 4288 4289 4288 428b 4288 4289 e062 c000 
[15:50:22.955] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4288 4288 4288 4288 4288 4289 4288 4288 e022 c000 a102 80c0 4288 4288 4288 428b 4288 4289 4288 4289 e022 c000 
[15:50:22.955] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4288 4288 4288 4288 4289 4288 4289 4289 e022 c000 a103 8000 4289 428a 4289 4289 4289 4289 4289 4289 e022 c000 
[15:50:22.955] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[15:50:37.185] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:50:37.185] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[15:50:45.296] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (7) != Token Chain Length (8)
[15:50:45.296] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[15:50:47.226] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (7) != Token Chain Length (8)
[15:50:47.226] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[15:50:51.310] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:50:51.310] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[15:50:57.050] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 7 ROCs were found
[15:50:57.050] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 1 has NoTokenPass but 8 ROCs were found
[15:50:59.791] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[15:50:59.791] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[15:50:59.944] <TB1>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (58) !=  TBM ID (59)
[15:50:59.944] <TB1>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (58) !=  TBM ID (59)
[15:50:59.944] <TB1>  WARNING: Channel 1 ROC 7: Readback start marker after 15 readouts!
[15:50:59.944] <TB1>  WARNING: Channel 0 ROC 3: Readback start marker after 15 readouts!
[15:50:59.944] <TB1>  WARNING: Channel 0 ROC 6: Readback start marker after 15 readouts!
[15:50:59.944] <TB1>  WARNING: Channel 0 ROC 7: Readback start marker after 15 readouts!
[15:50:59.944] <TB1>  WARNING: Channel 1 ROC 6: Readback start marker after 15 readouts!
[15:51:02.020] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[15:51:02.020] <TB1>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (180) !=  TBM ID (181)
[15:51:02.020] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[15:51:02.020] <TB1>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (182) !=  TBM ID (181)
[15:51:03.478] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (7) != Token Chain Length (8)
[15:51:03.478] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (7) != Token Chain Length (8)
[15:51:05.422] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:51:05.422] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[15:51:11.228] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[15:51:11.228] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[15:51:13.145] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (0) != Token Chain Length (8)
[15:51:14.121] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (7) != Token Chain Length (8)
[15:51:14.121] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[15:51:17.637] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[15:51:17.637] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 1 has NoTokenPass but 8 ROCs were found
[15:51:18.464] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[15:51:18.464] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[15:51:19.743] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:51:19.743] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[15:51:26.587] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (7) != Token Chain Length (8)
[15:51:26.588] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (7) != Token Chain Length (8)
[15:51:28.178] <TB1>  WARNING: Channel 0 ROC 7: Readback start marker after 8 readouts!
[15:51:28.178] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[15:51:28.178] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (7) != Token Chain Length (8)
[15:51:28.337] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (7) != Token Chain Length (8)
[15:51:28.337] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[15:51:31.579] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[15:51:31.579] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[15:51:33.857] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:51:33.857] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[15:51:48.040] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:51:48.040] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[15:51:57.324] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[15:51:57.324] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 1 has NoTokenPass but 5 ROCs were found
[15:52:00.973] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[15:52:00.973] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[15:52:01.608] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (5) != Token Chain Length (8)
[15:52:01.608] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (2) != Token Chain Length (8)
[15:52:02.117] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:52:02.118] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[15:52:10.690] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[15:52:10.690] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 1 has NoTokenPass but 7 ROCs were found
[15:52:10.690] <TB1>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (4) !=  TBM ID (121)
[15:52:16.412] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:52:16.412] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[15:52:30.004] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (7) != Token Chain Length (8)
[15:52:30.004] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 1 has NoTokenPass but 4 ROCs were found
[15:52:30.004] <TB1>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (150) !=  TBM ID (175)
[15:52:30.796] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:52:30.796] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[15:52:44.980] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:52:45.362] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:52:45.374] <TB1>     INFO: Decoding statistics:
[15:52:45.374] <TB1>     INFO:   General information:
[15:52:45.374] <TB1>     INFO: 	 16bit words read:         240000436
[15:52:45.374] <TB1>     INFO: 	 valid events total:       19999962
[15:52:45.374] <TB1>     INFO: 	 empty events:             19999962
[15:52:45.374] <TB1>     INFO: 	 valid events with pixels: 0
[15:52:45.374] <TB1>     INFO: 	 valid pixel hits:         3
[15:52:45.374] <TB1>     INFO:   Event errors: 	           30
[15:52:45.374] <TB1>     INFO: 	 start marker:             0
[15:52:45.374] <TB1>     INFO: 	 stop marker:              11
[15:52:45.374] <TB1>     INFO: 	 overflow:                 0
[15:52:45.374] <TB1>     INFO: 	 invalid 5bit words:       19
[15:52:45.374] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[15:52:45.374] <TB1>     INFO:   TBM errors: 		           19
[15:52:45.374] <TB1>     INFO: 	 flawed TBM headers:       1
[15:52:45.374] <TB1>     INFO: 	 flawed TBM trailers:      12
[15:52:45.374] <TB1>     INFO: 	 event ID mismatches:      6
[15:52:45.374] <TB1>     INFO:   ROC errors: 		           45
[15:52:45.374] <TB1>     INFO: 	 missing ROC header(s):    39
[15:52:45.374] <TB1>     INFO: 	 misplaced readback start: 6
[15:52:45.374] <TB1>     INFO:   Pixel decoding errors:	   258
[15:52:45.374] <TB1>     INFO: 	 pixel data incomplete:    10
[15:52:45.374] <TB1>     INFO: 	 pixel address:            10
[15:52:45.374] <TB1>     INFO: 	 pulse height fill bit:    237
[15:52:45.374] <TB1>     INFO: 	 buffer corruption:        1
[15:52:45.374] <TB1>     INFO:    ----------------------------------------------------------------------
[15:52:45.374] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 9999981/10000000
[15:52:45.374] <TB1>     INFO:    ----------------------------------------------------------------------
[15:52:45.374] <TB1>     INFO:    ----------------------------------------------------------------------
[15:52:45.375] <TB1>     INFO:    Read back bit status: 0
[15:52:45.375] <TB1>     INFO:    ----------------------------------------------------------------------
[15:52:45.375] <TB1>    ERROR: <PixTest.cc/banner:L1418>    ----------------------------------------------------------------------
[15:52:45.375] <TB1>    ERROR: <PixTest.cc/banner:L1419>    Timings are not good :(
[15:52:45.375] <TB1>    ERROR: <PixTest.cc/banner:L1420>    ----------------------------------------------------------------------
[15:52:45.375] <TB1>     INFO: Test took 143559 ms.
[15:52:45.375] <TB1>     INFO: PixTestTiming::TimingTest() done.
[15:52:45.375] <TB1>     INFO: Problem with TimingTest! Timings not saved!
[15:52:45.375] <TB1>     INFO: PixTestTiming::doTest took 570148 ms.
[15:52:45.375] <TB1>     INFO: PixTestTiming::doTest() done
[15:52:45.375] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[15:52:45.375] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[15:52:45.375] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[15:52:45.375] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[15:52:45.375] <TB1>     INFO: Write out ROCDelayScan3_V0
[15:52:45.376] <TB1>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[15:52:45.376] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[15:52:45.727] <TB1>     INFO: ######################################################################
[15:52:45.727] <TB1>     INFO: PixTestAlive::doTest()
[15:52:45.728] <TB1>     INFO: ######################################################################
[15:52:45.730] <TB1>     INFO:    ----------------------------------------------------------------------
[15:52:45.730] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:52:45.730] <TB1>     INFO:    ----------------------------------------------------------------------
[15:52:45.732] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:52:46.078] <TB1>     INFO: Expecting 41600 events.
[15:52:50.162] <TB1>     INFO: 41600 events read in total (3369ms).
[15:52:50.163] <TB1>     INFO: Test took 4431ms.
[15:52:50.170] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:52:50.170] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[15:52:50.170] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:52:50.542] <TB1>     INFO: PixTestAlive::aliveTest() done
[15:52:50.543] <TB1>     INFO: number of dead pixels (per ROC):     0    2    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:52:50.543] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     2   23    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:52:50.545] <TB1>     INFO:    ----------------------------------------------------------------------
[15:52:50.545] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:52:50.545] <TB1>     INFO:    ----------------------------------------------------------------------
[15:52:50.547] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:52:50.895] <TB1>     INFO: Expecting 41600 events.
[15:52:53.870] <TB1>     INFO: 41600 events read in total (2260ms).
[15:52:53.870] <TB1>     INFO: Test took 3323ms.
[15:52:53.870] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:52:53.870] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[15:52:53.870] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[15:52:53.871] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[15:52:54.279] <TB1>     INFO: PixTestAlive::maskTest() done
[15:52:54.279] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:52:54.283] <TB1>     INFO:    ----------------------------------------------------------------------
[15:52:54.283] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:52:54.283] <TB1>     INFO:    ----------------------------------------------------------------------
[15:52:54.284] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:52:54.631] <TB1>     INFO: Expecting 41600 events.
[15:52:58.706] <TB1>     INFO: 41600 events read in total (3360ms).
[15:52:58.707] <TB1>     INFO: Test took 4423ms.
[15:52:58.714] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:52:58.714] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[15:52:58.714] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[15:52:59.094] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[15:52:59.094] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:52:59.095] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[15:52:59.095] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[15:52:59.102] <TB1>     INFO: ######################################################################
[15:52:59.103] <TB1>     INFO: PixTestTrim::doTest()
[15:52:59.103] <TB1>     INFO: ######################################################################
[15:52:59.105] <TB1>     INFO:    ----------------------------------------------------------------------
[15:52:59.105] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[15:52:59.105] <TB1>     INFO:    ----------------------------------------------------------------------
[15:52:59.182] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[15:52:59.182] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:52:59.195] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:52:59.195] <TB1>     INFO:     run 1 of 1
[15:52:59.195] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:52:59.538] <TB1>     INFO: Expecting 5025280 events.
[15:53:45.060] <TB1>     INFO: 1418584 events read in total (44807ms).
[15:54:29.826] <TB1>     INFO: 2824488 events read in total (89573ms).
[15:55:14.489] <TB1>     INFO: 4236112 events read in total (134236ms).
[15:55:39.547] <TB1>     INFO: 5025280 events read in total (159294ms).
[15:55:39.587] <TB1>     INFO: Test took 160392ms.
[15:55:39.647] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:55:39.748] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:55:41.118] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:55:42.491] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:55:43.842] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:55:45.248] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:55:46.599] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:55:48.045] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:55:49.371] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:55:50.742] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:55:52.075] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:55:53.540] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:55:54.000] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:55:56.424] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:55:57.841] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:55:59.310] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:56:00.652] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:56:02.038] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 236920832
[15:56:02.041] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.1903 minThrLimit = 93.1789 minThrNLimit = 116.282 -> result = 93.1903 -> 93
[15:56:02.041] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.299 minThrLimit = 102.283 minThrNLimit = 125.305 -> result = 102.299 -> 102
[15:56:02.042] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.6288 minThrLimit = 96.5892 minThrNLimit = 119.292 -> result = 96.6288 -> 96
[15:56:02.042] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.903 minThrLimit = 100.893 minThrNLimit = 126.927 -> result = 100.903 -> 100
[15:56:02.043] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.6016 minThrLimit = 95.5884 minThrNLimit = 117.928 -> result = 95.6016 -> 95
[15:56:02.043] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 121.729 minThrLimit = 121.647 minThrNLimit = 154.765 -> result = 121.729 -> 121
[15:56:02.043] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.8762 minThrLimit = 93.868 minThrNLimit = 113.678 -> result = 93.8762 -> 93
[15:56:02.044] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.3419 minThrLimit = 97.3413 minThrNLimit = 118.024 -> result = 97.3419 -> 97
[15:56:02.044] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.985 minThrLimit = 87.9716 minThrNLimit = 109.125 -> result = 87.985 -> 87
[15:56:02.044] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 112.228 minThrLimit = 112.188 minThrNLimit = 139.847 -> result = 112.228 -> 112
[15:56:02.045] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.209 minThrLimit = 106.141 minThrNLimit = 132.704 -> result = 106.209 -> 106
[15:56:02.045] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.843 minThrLimit = 101.768 minThrNLimit = 123.712 -> result = 101.843 -> 101
[15:56:02.046] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.703 minThrLimit = 101.702 minThrNLimit = 122.73 -> result = 101.703 -> 101
[15:56:02.046] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.884 minThrLimit = 106.879 minThrNLimit = 133.922 -> result = 106.884 -> 106
[15:56:02.046] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.7253 minThrLimit = 93.7206 minThrNLimit = 112.621 -> result = 93.7253 -> 93
[15:56:02.047] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.5596 minThrLimit = 96.5431 minThrNLimit = 119.762 -> result = 96.5596 -> 96
[15:56:02.047] <TB1>     INFO: ROC 0 VthrComp = 93
[15:56:02.047] <TB1>     INFO: ROC 1 VthrComp = 102
[15:56:02.047] <TB1>     INFO: ROC 2 VthrComp = 96
[15:56:02.047] <TB1>     INFO: ROC 3 VthrComp = 100
[15:56:02.047] <TB1>     INFO: ROC 4 VthrComp = 95
[15:56:02.047] <TB1>     INFO: ROC 5 VthrComp = 121
[15:56:02.047] <TB1>     INFO: ROC 6 VthrComp = 93
[15:56:02.047] <TB1>     INFO: ROC 7 VthrComp = 97
[15:56:02.048] <TB1>     INFO: ROC 8 VthrComp = 87
[15:56:02.048] <TB1>     INFO: ROC 9 VthrComp = 112
[15:56:02.048] <TB1>     INFO: ROC 10 VthrComp = 106
[15:56:02.048] <TB1>     INFO: ROC 11 VthrComp = 101
[15:56:02.048] <TB1>     INFO: ROC 12 VthrComp = 101
[15:56:02.048] <TB1>     INFO: ROC 13 VthrComp = 106
[15:56:02.048] <TB1>     INFO: ROC 14 VthrComp = 93
[15:56:02.048] <TB1>     INFO: ROC 15 VthrComp = 96
[15:56:02.048] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[15:56:02.048] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:56:02.059] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:56:02.060] <TB1>     INFO:     run 1 of 1
[15:56:02.060] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:56:02.405] <TB1>     INFO: Expecting 5025280 events.
[15:56:38.259] <TB1>     INFO: 886440 events read in total (35139ms).
[15:57:13.502] <TB1>     INFO: 1771184 events read in total (70382ms).
[15:57:48.969] <TB1>     INFO: 2655512 events read in total (105849ms).
[15:58:24.262] <TB1>     INFO: 3532248 events read in total (141142ms).
[15:58:59.215] <TB1>     INFO: 4404160 events read in total (176095ms).
[15:59:24.212] <TB1>     INFO: 5025280 events read in total (201092ms).
[15:59:24.282] <TB1>     INFO: Test took 202223ms.
[15:59:24.458] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:59:24.817] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:59:26.387] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:59:27.960] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:59:29.529] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:59:31.083] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:59:32.649] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:59:34.221] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:59:35.797] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:59:37.373] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:59:38.947] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:59:40.527] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:59:42.109] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:59:43.699] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:59:45.272] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:59:46.858] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:59:48.432] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:59:50.002] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 309997568
[15:59:50.005] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.6641 for pixel 0/28 mean/min/max = 45.7914/32.9123/58.6704
[15:59:50.006] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.9512 for pixel 3/0 mean/min/max = 44.5042/31.9388/57.0695
[15:59:50.006] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.7228 for pixel 11/76 mean/min/max = 45.3298/32.3264/58.3331
[15:59:50.006] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.3028 for pixel 8/18 mean/min/max = 45.129/32.8383/57.4197
[15:59:50.007] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.0113 for pixel 3/10 mean/min/max = 44.8701/32.4948/57.2455
[15:59:50.007] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.2214 for pixel 8/66 mean/min/max = 45.1118/32.9219/57.3017
[15:59:50.007] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 58.6066 for pixel 24/2 mean/min/max = 46.0062/33.3115/58.7008
[15:59:50.008] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.1102 for pixel 24/7 mean/min/max = 45.1005/32.0788/58.1223
[15:59:50.008] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 59.2657 for pixel 4/9 mean/min/max = 45.9031/32.5223/59.2839
[15:59:50.008] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.2911 for pixel 24/62 mean/min/max = 44.4208/32.3886/56.4529
[15:59:50.008] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 59.4436 for pixel 11/3 mean/min/max = 47.0002/34.5249/59.4756
[15:59:50.009] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 59.3173 for pixel 1/77 mean/min/max = 45.8795/32.4239/59.3351
[15:59:50.009] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.9502 for pixel 8/38 mean/min/max = 43.9374/31.9131/55.9618
[15:59:50.009] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 60.4689 for pixel 0/18 mean/min/max = 47.6135/34.6171/60.6099
[15:59:50.010] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.6481 for pixel 12/15 mean/min/max = 45.3787/34.0975/56.6599
[15:59:50.010] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.0272 for pixel 13/74 mean/min/max = 44.6361/32.1659/57.1063
[15:59:50.010] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:59:50.145] <TB1>     INFO: Expecting 411648 events.
[15:59:57.897] <TB1>     INFO: 411648 events read in total (7035ms).
[15:59:57.903] <TB1>     INFO: Expecting 411648 events.
[16:00:05.469] <TB1>     INFO: 411648 events read in total (6900ms).
[16:00:05.479] <TB1>     INFO: Expecting 411648 events.
[16:00:13.031] <TB1>     INFO: 411648 events read in total (6889ms).
[16:00:13.041] <TB1>     INFO: Expecting 411648 events.
[16:00:20.642] <TB1>     INFO: 411648 events read in total (6937ms).
[16:00:20.656] <TB1>     INFO: Expecting 411648 events.
[16:00:28.344] <TB1>     INFO: 411648 events read in total (7037ms).
[16:00:28.360] <TB1>     INFO: Expecting 411648 events.
[16:00:35.974] <TB1>     INFO: 411648 events read in total (6963ms).
[16:00:35.992] <TB1>     INFO: Expecting 411648 events.
[16:00:43.525] <TB1>     INFO: 411648 events read in total (6888ms).
[16:00:43.546] <TB1>     INFO: Expecting 411648 events.
[16:00:50.938] <TB1>     INFO: 411648 events read in total (6742ms).
[16:00:50.960] <TB1>     INFO: Expecting 411648 events.
[16:00:58.367] <TB1>     INFO: 411648 events read in total (6762ms).
[16:00:58.393] <TB1>     INFO: Expecting 411648 events.
[16:01:05.799] <TB1>     INFO: 411648 events read in total (6762ms).
[16:01:05.828] <TB1>     INFO: Expecting 411648 events.
[16:01:13.426] <TB1>     INFO: 411648 events read in total (6957ms).
[16:01:13.458] <TB1>     INFO: Expecting 411648 events.
[16:01:21.040] <TB1>     INFO: 411648 events read in total (6945ms).
[16:01:21.073] <TB1>     INFO: Expecting 411648 events.
[16:01:28.629] <TB1>     INFO: 411648 events read in total (6914ms).
[16:01:28.667] <TB1>     INFO: Expecting 411648 events.
[16:01:36.231] <TB1>     INFO: 411648 events read in total (6930ms).
[16:01:36.270] <TB1>     INFO: Expecting 411648 events.
[16:01:43.906] <TB1>     INFO: 411648 events read in total (7003ms).
[16:01:43.948] <TB1>     INFO: Expecting 411648 events.
[16:01:51.513] <TB1>     INFO: 411648 events read in total (6939ms).
[16:01:51.556] <TB1>     INFO: Test took 121546ms.
[16:01:52.055] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5133 < 35 for itrim = 102; old thr = 34.4082 ... break
[16:01:52.089] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2303 < 35 for itrim = 99; old thr = 34.3502 ... break
[16:01:52.122] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0396 < 35 for itrim = 94; old thr = 34.3481 ... break
[16:01:52.165] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1892 < 35 for itrim = 113; old thr = 33.3864 ... break
[16:01:52.198] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2605 < 35 for itrim = 93; old thr = 33.9876 ... break
[16:01:52.238] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6198 < 35 for itrim = 116; old thr = 34.3617 ... break
[16:01:52.268] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7582 < 35 for itrim+1 = 89; old thr = 34.9391 ... break
[16:01:52.312] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2451 < 35 for itrim+1 = 101; old thr = 34.9201 ... break
[16:01:52.345] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4497 < 35 for itrim = 110; old thr = 34.0677 ... break
[16:01:52.384] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2412 < 35 for itrim = 107; old thr = 34.1922 ... break
[16:01:52.419] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1097 < 35 for itrim = 110; old thr = 34.5831 ... break
[16:01:52.446] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.228 < 35 for itrim = 104; old thr = 34.1496 ... break
[16:01:52.481] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.026 < 35 for itrim = 104; old thr = 33.9766 ... break
[16:01:52.514] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0283 < 35 for itrim = 113; old thr = 34.5814 ... break
[16:01:52.548] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0703 < 35 for itrim = 102; old thr = 34.539 ... break
[16:01:52.583] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2588 < 35 for itrim = 101; old thr = 34.6765 ... break
[16:01:52.659] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[16:01:52.669] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:01:52.669] <TB1>     INFO:     run 1 of 1
[16:01:52.670] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:01:53.016] <TB1>     INFO: Expecting 5025280 events.
[16:02:28.434] <TB1>     INFO: 870024 events read in total (34703ms).
[16:03:03.082] <TB1>     INFO: 1738920 events read in total (69351ms).
[16:03:37.040] <TB1>     INFO: 2608184 events read in total (103309ms).
[16:04:11.752] <TB1>     INFO: 3467104 events read in total (138021ms).
[16:04:44.621] <TB1>     INFO: 4321928 events read in total (170890ms).
[16:05:13.355] <TB1>     INFO: 5025280 events read in total (199624ms).
[16:05:13.437] <TB1>     INFO: Test took 200767ms.
[16:05:13.620] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:05:13.983] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:05:15.530] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:05:17.057] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:05:18.605] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:05:20.141] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:05:21.670] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:05:23.193] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:05:24.733] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:05:26.279] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:05:27.809] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:05:29.362] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:05:30.908] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:05:32.482] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:05:34.045] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:05:35.636] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:05:37.210] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:05:38.768] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 261283840
[16:05:38.769] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.334056 .. 81.960254
[16:05:38.843] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 91 (-1/-1) hits flags = 528 (plus default)
[16:05:38.853] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:05:38.853] <TB1>     INFO:     run 1 of 1
[16:05:38.853] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:05:39.196] <TB1>     INFO: Expecting 3028480 events.
[16:06:16.622] <TB1>     INFO: 980936 events read in total (36711ms).
[16:06:53.472] <TB1>     INFO: 1960872 events read in total (73562ms).
[16:07:29.978] <TB1>     INFO: 2932472 events read in total (110068ms).
[16:07:33.972] <TB1>     INFO: 3028480 events read in total (114061ms).
[16:07:34.006] <TB1>     INFO: Test took 115153ms.
[16:07:34.092] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:07:34.267] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:07:35.545] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:07:36.806] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:07:38.055] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:07:39.299] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:07:40.541] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:07:41.785] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:07:43.023] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:07:44.261] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:07:45.502] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:07:46.744] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:07:47.985] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:07:49.231] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:07:50.475] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:07:51.721] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:07:52.968] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:07:54.223] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358449152
[16:07:54.304] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.397321 .. 45.012467
[16:07:54.380] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:07:54.390] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:07:54.390] <TB1>     INFO:     run 1 of 1
[16:07:54.390] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:07:54.736] <TB1>     INFO: Expecting 1597440 events.
[16:08:35.498] <TB1>     INFO: 1142120 events read in total (40047ms).
[16:08:51.754] <TB1>     INFO: 1597440 events read in total (56304ms).
[16:08:51.777] <TB1>     INFO: Test took 57388ms.
[16:08:51.815] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:08:51.889] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:08:52.847] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:08:53.806] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:08:54.767] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:08:55.733] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:08:56.690] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:08:57.649] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:08:58.607] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:08:59.566] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:09:00.523] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:09:01.480] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:09:02.440] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:09:03.393] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:09:04.353] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:09:05.308] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:09:06.264] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:09:07.225] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358449152
[16:09:07.312] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.097011 .. 52.676180
[16:09:07.386] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 62 (-1/-1) hits flags = 528 (plus default)
[16:09:07.396] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:09:07.396] <TB1>     INFO:     run 1 of 1
[16:09:07.396] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:09:07.739] <TB1>     INFO: Expecting 1697280 events.
[16:09:46.598] <TB1>     INFO: 1041440 events read in total (38144ms).
[16:10:10.874] <TB1>     INFO: 1697280 events read in total (62420ms).
[16:10:10.899] <TB1>     INFO: Test took 63504ms.
[16:10:10.947] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:10:11.040] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:10:12.080] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:10:13.111] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:10:14.145] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:10:15.184] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:10:16.229] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:10:17.263] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:10:18.300] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:10:19.332] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:10:20.367] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:10:21.399] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:10:22.435] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:10:23.466] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:10:24.501] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:10:25.531] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:10:26.565] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:10:27.601] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 387641344
[16:10:27.688] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.335344 .. 52.676180
[16:10:27.783] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 62 (-1/-1) hits flags = 528 (plus default)
[16:10:27.807] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:10:27.808] <TB1>     INFO:     run 1 of 1
[16:10:27.808] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:10:28.196] <TB1>     INFO: Expecting 1597440 events.
[16:11:07.049] <TB1>     INFO: 1015048 events read in total (38137ms).
[16:11:29.011] <TB1>     INFO: 1597440 events read in total (60099ms).
[16:11:29.031] <TB1>     INFO: Test took 61222ms.
[16:11:29.076] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:11:29.167] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:11:30.218] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:11:31.264] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:11:32.314] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:11:33.362] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:11:34.413] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:11:35.464] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:11:36.530] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:11:37.593] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:11:38.656] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:11:39.718] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:11:40.781] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:11:41.841] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:11:42.901] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:11:43.959] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:11:45.019] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:11:46.079] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 395726848
[16:11:46.162] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[16:11:46.162] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:11:46.172] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:11:46.172] <TB1>     INFO:     run 1 of 1
[16:11:46.172] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:11:46.520] <TB1>     INFO: Expecting 1364480 events.
[16:12:24.307] <TB1>     INFO: 1076976 events read in total (37072ms).
[16:12:35.102] <TB1>     INFO: 1364480 events read in total (47867ms).
[16:12:35.119] <TB1>     INFO: Test took 48948ms.
[16:12:35.154] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:12:35.224] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:12:36.220] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:12:37.213] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:12:38.185] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:12:39.155] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:12:40.125] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:12:41.092] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:12:42.063] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:12:43.031] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:12:43.998] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:12:44.967] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:12:45.938] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:12:46.903] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:12:47.874] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:12:48.842] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:12:49.808] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:12:50.775] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356282368
[16:12:50.808] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C0.dat
[16:12:50.808] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C1.dat
[16:12:50.808] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C2.dat
[16:12:50.808] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C3.dat
[16:12:50.808] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C4.dat
[16:12:50.808] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C5.dat
[16:12:50.809] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C6.dat
[16:12:50.809] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C7.dat
[16:12:50.809] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C8.dat
[16:12:50.809] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C9.dat
[16:12:50.809] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C10.dat
[16:12:50.809] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C11.dat
[16:12:50.809] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C12.dat
[16:12:50.809] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C13.dat
[16:12:50.809] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C14.dat
[16:12:50.809] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C15.dat
[16:12:50.809] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters35_C0.dat
[16:12:50.817] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters35_C1.dat
[16:12:50.823] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters35_C2.dat
[16:12:50.830] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters35_C3.dat
[16:12:50.837] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters35_C4.dat
[16:12:50.844] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters35_C5.dat
[16:12:50.851] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters35_C6.dat
[16:12:50.858] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters35_C7.dat
[16:12:50.864] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters35_C8.dat
[16:12:50.871] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters35_C9.dat
[16:12:50.878] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters35_C10.dat
[16:12:50.885] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters35_C11.dat
[16:12:50.892] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters35_C12.dat
[16:12:50.898] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters35_C13.dat
[16:12:50.905] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters35_C14.dat
[16:12:50.912] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters35_C15.dat
[16:12:50.919] <TB1>     INFO: PixTestTrim::trimTest() done
[16:12:50.919] <TB1>     INFO: vtrim:     102  99  94 113  93 116  89 101 110 107 110 104 104 113 102 101 
[16:12:50.919] <TB1>     INFO: vthrcomp:   93 102  96 100  95 121  93  97  87 112 106 101 101 106  93  96 
[16:12:50.919] <TB1>     INFO: vcal mean:  34.98  35.00  35.02  35.09  34.95  34.97  35.04  35.03  34.98  35.01  35.04  35.06  35.01  35.03  35.02  35.01 
[16:12:50.919] <TB1>     INFO: vcal RMS:    0.84   1.09   0.83   0.79   0.79   0.84   0.82   0.85   0.84   0.86   0.80   0.87   0.83   0.85   0.81   0.85 
[16:12:50.919] <TB1>     INFO: bits mean:   9.28   9.90   9.44   9.55   9.42   9.93   9.29   9.55   9.67  10.05   8.91   9.41  10.32   8.41   9.29   9.93 
[16:12:50.919] <TB1>     INFO: bits RMS:    2.67   2.57   2.70   2.61   2.77   2.38   2.56   2.74   2.56   2.48   2.49   2.68   2.41   2.65   2.56   2.53 
[16:12:50.928] <TB1>     INFO:    ----------------------------------------------------------------------
[16:12:50.929] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[16:12:50.929] <TB1>     INFO:    ----------------------------------------------------------------------
[16:12:50.932] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[16:12:50.932] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[16:12:50.942] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:12:50.942] <TB1>     INFO:     run 1 of 1
[16:12:50.942] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:12:51.285] <TB1>     INFO: Expecting 4160000 events.
[16:13:38.409] <TB1>     INFO: 1185690 events read in total (46409ms).
[16:14:25.016] <TB1>     INFO: 2358885 events read in total (93016ms).
[16:15:11.225] <TB1>     INFO: 3519950 events read in total (139225ms).
[16:15:36.809] <TB1>     INFO: 4160000 events read in total (164809ms).
[16:15:36.867] <TB1>     INFO: Test took 165925ms.
[16:15:36.979] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:15:37.207] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:15:39.085] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:15:40.957] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:15:42.831] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:15:44.715] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:15:46.596] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:15:48.381] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:15:50.280] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:15:52.192] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:15:54.055] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:15:55.897] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:15:57.749] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:15:59.618] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:16:01.516] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:16:03.425] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:16:05.358] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:16:07.277] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 405655552
[16:16:07.277] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[16:16:07.351] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[16:16:07.351] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 182 (-1/-1) hits flags = 528 (plus default)
[16:16:07.361] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:16:07.361] <TB1>     INFO:     run 1 of 1
[16:16:07.361] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:16:07.703] <TB1>     INFO: Expecting 3806400 events.
[16:16:55.157] <TB1>     INFO: 1191350 events read in total (46739ms).
[16:17:41.609] <TB1>     INFO: 2368670 events read in total (93191ms).
[16:18:26.861] <TB1>     INFO: 3535645 events read in total (138443ms).
[16:18:37.995] <TB1>     INFO: 3806400 events read in total (149577ms).
[16:18:38.036] <TB1>     INFO: Test took 150675ms.
[16:18:38.136] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:18:38.340] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:18:40.180] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:18:42.011] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:18:43.840] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:18:45.650] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:18:47.483] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:18:49.261] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:18:51.117] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:18:52.959] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:18:54.835] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:18:56.651] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:18:58.474] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:19:00.282] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:19:02.048] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:19:03.818] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:19:05.592] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:19:07.374] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 405655552
[16:19:07.375] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[16:19:07.448] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[16:19:07.448] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[16:19:07.458] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:19:07.458] <TB1>     INFO:     run 1 of 1
[16:19:07.458] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:19:07.805] <TB1>     INFO: Expecting 3536000 events.
[16:19:56.636] <TB1>     INFO: 1244405 events read in total (48116ms).
[16:20:43.366] <TB1>     INFO: 2469115 events read in total (94846ms).
[16:21:25.125] <TB1>     INFO: 3536000 events read in total (136605ms).
[16:21:25.165] <TB1>     INFO: Test took 137707ms.
[16:21:25.248] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:21:25.413] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:21:27.166] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:21:28.863] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:21:30.557] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:21:32.241] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:21:33.953] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:21:35.573] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:21:37.284] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:21:38.986] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:21:40.722] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:21:42.391] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:21:44.071] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:21:45.766] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:21:47.462] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:21:49.146] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:21:50.848] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:21:52.548] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 405655552
[16:21:52.549] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[16:21:52.625] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[16:21:52.625] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 255 (-1/-1) hits flags = 528 (plus default)
[16:21:52.636] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:21:52.636] <TB1>     INFO:     run 1 of 1
[16:21:52.636] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:21:52.979] <TB1>     INFO: Expecting 5324800 events.
[16:22:36.842] <TB1>     INFO: 1026110 events read in total (43148ms).
[16:23:19.676] <TB1>     INFO: 2047395 events read in total (85982ms).
[16:24:02.744] <TB1>     INFO: 3064200 events read in total (129051ms).
[16:24:45.755] <TB1>     INFO: 4076215 events read in total (172061ms).
[16:25:27.822] <TB1>     INFO: 5088455 events read in total (214128ms).
[16:25:37.898] <TB1>     INFO: 5324800 events read in total (224204ms).
[16:25:37.976] <TB1>     INFO: Test took 225341ms.
[16:25:38.184] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:25:38.605] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:25:40.709] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:25:42.836] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:25:44.921] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:25:46.000] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:25:49.104] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:25:51.249] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:25:53.361] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:25:55.471] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:25:57.610] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:25:59.804] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:26:02.032] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:26:04.397] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:26:06.878] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:26:09.641] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:26:12.220] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:26:14.649] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 388452352
[16:26:14.650] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[16:26:14.797] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[16:26:14.797] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 170 (-1/-1) hits flags = 528 (plus default)
[16:26:14.814] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:26:14.814] <TB1>     INFO:     run 1 of 1
[16:26:14.815] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:26:15.193] <TB1>     INFO: Expecting 3556800 events.
[16:27:03.672] <TB1>     INFO: 1238870 events read in total (47764ms).
[16:27:51.448] <TB1>     INFO: 2458910 events read in total (95540ms).
[16:28:33.478] <TB1>     INFO: 3556800 events read in total (137570ms).
[16:28:33.520] <TB1>     INFO: Test took 138705ms.
[16:28:33.607] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:28:33.781] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:28:35.555] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:28:37.314] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:28:39.059] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:28:40.800] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:28:42.572] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:28:44.246] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:28:45.991] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:28:47.700] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:28:49.449] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:28:51.119] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:28:52.830] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:28:54.519] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:28:56.204] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:28:57.887] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:28:59.582] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:29:01.288] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 388452352
[16:29:01.289] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.12016, thr difference RMS: 1.5591
[16:29:01.289] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.93179, thr difference RMS: 1.47845
[16:29:01.290] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.82638, thr difference RMS: 1.58044
[16:29:01.290] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.57169, thr difference RMS: 1.53313
[16:29:01.290] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.70396, thr difference RMS: 1.65774
[16:29:01.290] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.0006, thr difference RMS: 1.46989
[16:29:01.290] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.85877, thr difference RMS: 1.47036
[16:29:01.291] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.99215, thr difference RMS: 1.81446
[16:29:01.291] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.047, thr difference RMS: 1.41383
[16:29:01.291] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 11.0781, thr difference RMS: 1.31974
[16:29:01.291] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 11.2697, thr difference RMS: 1.21577
[16:29:01.291] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.8393, thr difference RMS: 1.31943
[16:29:01.292] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.43606, thr difference RMS: 1.49656
[16:29:01.292] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.4319, thr difference RMS: 1.21011
[16:29:01.292] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.05133, thr difference RMS: 1.60427
[16:29:01.292] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.2739, thr difference RMS: 1.67026
[16:29:01.292] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.14179, thr difference RMS: 1.56396
[16:29:01.293] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.9259, thr difference RMS: 1.45124
[16:29:01.293] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.88697, thr difference RMS: 1.62416
[16:29:01.293] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.5281, thr difference RMS: 1.52512
[16:29:01.293] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.75007, thr difference RMS: 1.65958
[16:29:01.293] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.0137, thr difference RMS: 1.45575
[16:29:01.294] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.9479, thr difference RMS: 1.46318
[16:29:01.294] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.91972, thr difference RMS: 1.82994
[16:29:01.294] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.00099, thr difference RMS: 1.42289
[16:29:01.294] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 11.0931, thr difference RMS: 1.32343
[16:29:01.294] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 11.1872, thr difference RMS: 1.22305
[16:29:01.294] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.8251, thr difference RMS: 1.33142
[16:29:01.295] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.47264, thr difference RMS: 1.48706
[16:29:01.295] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.45, thr difference RMS: 1.20316
[16:29:01.295] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 7.98002, thr difference RMS: 1.61148
[16:29:01.295] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.32046, thr difference RMS: 1.66293
[16:29:01.295] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.25826, thr difference RMS: 1.55243
[16:29:01.296] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.92939, thr difference RMS: 1.46299
[16:29:01.296] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.0595, thr difference RMS: 1.5916
[16:29:01.296] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.51696, thr difference RMS: 1.5269
[16:29:01.296] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.7817, thr difference RMS: 1.66868
[16:29:01.296] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.0932, thr difference RMS: 1.46148
[16:29:01.297] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.0675, thr difference RMS: 1.48579
[16:29:01.297] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.0056, thr difference RMS: 1.80818
[16:29:01.297] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.07237, thr difference RMS: 1.38293
[16:29:01.297] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 11.2366, thr difference RMS: 1.28984
[16:29:01.297] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 11.2374, thr difference RMS: 1.22214
[16:29:01.297] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.904, thr difference RMS: 1.28772
[16:29:01.298] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.56635, thr difference RMS: 1.49792
[16:29:01.298] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.5212, thr difference RMS: 1.18683
[16:29:01.298] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 7.95926, thr difference RMS: 1.59899
[16:29:01.298] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.51154, thr difference RMS: 1.67189
[16:29:01.298] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.25551, thr difference RMS: 1.52696
[16:29:01.299] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.96496, thr difference RMS: 1.46158
[16:29:01.299] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.1581, thr difference RMS: 1.62508
[16:29:01.299] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.45173, thr difference RMS: 1.56131
[16:29:01.299] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.84625, thr difference RMS: 1.64326
[16:29:01.299] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.1227, thr difference RMS: 1.45258
[16:29:01.300] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.111, thr difference RMS: 1.44799
[16:29:01.300] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.0368, thr difference RMS: 1.83758
[16:29:01.300] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.99944, thr difference RMS: 1.37722
[16:29:01.300] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 11.338, thr difference RMS: 1.27601
[16:29:01.300] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 11.128, thr difference RMS: 1.20627
[16:29:01.301] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.9258, thr difference RMS: 1.29639
[16:29:01.301] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.73744, thr difference RMS: 1.50341
[16:29:01.301] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.5709, thr difference RMS: 1.16536
[16:29:01.301] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 7.85174, thr difference RMS: 1.59413
[16:29:01.301] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.57381, thr difference RMS: 1.70214
[16:29:01.410] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[16:29:01.413] <TB1>     INFO: PixTestTrim::doTest() done, duration: 2162 seconds
[16:29:01.413] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[16:29:02.118] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[16:29:02.118] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[16:29:02.121] <TB1>     INFO: ######################################################################
[16:29:02.121] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[16:29:02.121] <TB1>     INFO: ######################################################################
[16:29:02.121] <TB1>     INFO:    ----------------------------------------------------------------------
[16:29:02.121] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[16:29:02.121] <TB1>     INFO:    ----------------------------------------------------------------------
[16:29:02.122] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[16:29:02.131] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[16:29:02.131] <TB1>     INFO:     run 1 of 1
[16:29:02.131] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:29:02.474] <TB1>     INFO: Expecting 59072000 events.
[16:29:30.868] <TB1>     INFO: 1072400 events read in total (27679ms).
[16:29:58.811] <TB1>     INFO: 2141400 events read in total (55622ms).
[16:30:27.123] <TB1>     INFO: 3211800 events read in total (83934ms).
[16:30:55.212] <TB1>     INFO: 4283400 events read in total (112023ms).
[16:31:23.499] <TB1>     INFO: 5352000 events read in total (140310ms).
[16:31:50.480] <TB1>     INFO: 6423400 events read in total (167291ms).
[16:32:18.256] <TB1>     INFO: 7492600 events read in total (195067ms).
[16:32:46.567] <TB1>     INFO: 8562000 events read in total (223378ms).
[16:33:14.825] <TB1>     INFO: 9634400 events read in total (251636ms).
[16:33:43.157] <TB1>     INFO: 10703400 events read in total (279968ms).
[16:34:11.424] <TB1>     INFO: 11771800 events read in total (308235ms).
[16:34:39.742] <TB1>     INFO: 12844400 events read in total (336553ms).
[16:35:07.962] <TB1>     INFO: 13913400 events read in total (364773ms).
[16:35:36.279] <TB1>     INFO: 14984000 events read in total (393090ms).
[16:36:04.468] <TB1>     INFO: 16055200 events read in total (421279ms).
[16:36:32.743] <TB1>     INFO: 17123800 events read in total (449554ms).
[16:37:00.860] <TB1>     INFO: 18195000 events read in total (477671ms).
[16:37:29.259] <TB1>     INFO: 19265400 events read in total (506070ms).
[16:37:57.467] <TB1>     INFO: 20333600 events read in total (534278ms).
[16:38:25.772] <TB1>     INFO: 21405000 events read in total (562583ms).
[16:38:53.960] <TB1>     INFO: 22474600 events read in total (590771ms).
[16:39:22.136] <TB1>     INFO: 23543000 events read in total (618947ms).
[16:39:50.471] <TB1>     INFO: 24615800 events read in total (647282ms).
[16:40:18.801] <TB1>     INFO: 25684600 events read in total (675612ms).
[16:40:47.078] <TB1>     INFO: 26753600 events read in total (703889ms).
[16:41:15.367] <TB1>     INFO: 27826000 events read in total (732178ms).
[16:41:43.724] <TB1>     INFO: 28894800 events read in total (760535ms).
[16:42:11.863] <TB1>     INFO: 29965800 events read in total (788674ms).
[16:42:40.124] <TB1>     INFO: 31036400 events read in total (816935ms).
[16:43:08.284] <TB1>     INFO: 32104800 events read in total (845095ms).
[16:43:36.543] <TB1>     INFO: 33175600 events read in total (873354ms).
[16:44:04.736] <TB1>     INFO: 34246000 events read in total (901547ms).
[16:44:32.979] <TB1>     INFO: 35315200 events read in total (929790ms).
[16:45:01.252] <TB1>     INFO: 36387600 events read in total (958063ms).
[16:45:29.463] <TB1>     INFO: 37456600 events read in total (986274ms).
[16:45:57.679] <TB1>     INFO: 38526000 events read in total (1014490ms).
[16:46:25.989] <TB1>     INFO: 39598400 events read in total (1042800ms).
[16:46:54.162] <TB1>     INFO: 40667000 events read in total (1070973ms).
[16:47:22.469] <TB1>     INFO: 41736800 events read in total (1099280ms).
[16:47:50.782] <TB1>     INFO: 42807200 events read in total (1127593ms).
[16:48:19.035] <TB1>     INFO: 43875200 events read in total (1155846ms).
[16:48:47.404] <TB1>     INFO: 44943800 events read in total (1184215ms).
[16:49:15.713] <TB1>     INFO: 46015600 events read in total (1212524ms).
[16:49:44.094] <TB1>     INFO: 47083600 events read in total (1240905ms).
[16:50:12.370] <TB1>     INFO: 48151800 events read in total (1269181ms).
[16:50:40.708] <TB1>     INFO: 49223200 events read in total (1297519ms).
[16:51:09.007] <TB1>     INFO: 50292200 events read in total (1325818ms).
[16:51:37.276] <TB1>     INFO: 51360200 events read in total (1354087ms).
[16:52:05.547] <TB1>     INFO: 52430800 events read in total (1382358ms).
[16:52:33.847] <TB1>     INFO: 53500600 events read in total (1410658ms).
[16:53:02.244] <TB1>     INFO: 54569200 events read in total (1439055ms).
[16:53:30.519] <TB1>     INFO: 55641000 events read in total (1467330ms).
[16:53:58.757] <TB1>     INFO: 56710200 events read in total (1495568ms).
[16:54:27.123] <TB1>     INFO: 57777800 events read in total (1523934ms).
[16:54:54.388] <TB1>     INFO: 58849600 events read in total (1551199ms).
[16:55:00.543] <TB1>     INFO: 59072000 events read in total (1557354ms).
[16:55:00.562] <TB1>     INFO: Test took 1558431ms.
[16:55:00.618] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:55:00.748] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:55:00.748] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:55:01.959] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:55:01.959] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:55:03.161] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:55:03.161] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:55:04.333] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:55:04.333] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:55:05.537] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:55:05.537] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:55:06.725] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:55:06.726] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:55:07.938] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:55:07.938] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:55:09.133] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:55:09.133] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:55:10.342] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:55:10.342] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:55:11.558] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:55:11.558] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:55:12.777] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:55:12.777] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:55:13.979] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:55:13.979] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:55:15.198] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:55:15.198] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:55:16.406] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:55:16.406] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:55:17.623] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:55:17.623] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:55:18.830] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:55:18.830] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:55:20.041] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 502349824
[16:55:20.070] <TB1>     INFO: PixTestScurves::scurves() done 
[16:55:20.070] <TB1>     INFO: Vcal mean:  35.09  35.12  35.12  35.13  35.08  35.08  35.10  35.13  35.07  35.08  35.15  35.13  35.08  35.16  35.13  35.10 
[16:55:20.070] <TB1>     INFO: Vcal RMS:    0.73   1.12   0.69   0.67   0.67   0.71   0.70   0.73   0.71   0.73   0.68   0.74   0.70   0.71   0.67   0.72 
[16:55:20.070] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:55:20.145] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:55:20.145] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:55:20.145] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:55:20.145] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:55:20.145] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:55:20.145] <TB1>     INFO: ######################################################################
[16:55:20.145] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:55:20.145] <TB1>     INFO: ######################################################################
[16:55:20.148] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:55:20.492] <TB1>     INFO: Expecting 41600 events.
[16:55:24.572] <TB1>     INFO: 41600 events read in total (3358ms).
[16:55:24.572] <TB1>     INFO: Test took 4424ms.
[16:55:24.581] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:55:24.581] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[16:55:24.581] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 31, 9] has eff 9/10
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 31, 9]
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 31, 10] has eff 6/10
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 31, 10]
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 34, 10] has eff 7/10
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 34, 10]
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 35, 10] has eff 8/10
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 35, 10]
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 30, 11] has eff 9/10
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 30, 11]
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 31, 11] has eff 6/10
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 31, 11]
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 32, 11] has eff 5/10
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 32, 11]
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 33, 11] has eff 9/10
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 33, 11]
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 34, 11] has eff 7/10
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 34, 11]
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 35, 11] has eff 8/10
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 35, 11]
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 30, 12] has eff 7/10
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 30, 12]
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 31, 12] has eff 6/10
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 31, 12]
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 32, 12] has eff 0/10
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 32, 12]
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 33, 12] has eff 6/10
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 33, 12]
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 34, 12] has eff 8/10
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 34, 12]
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 35, 12] has eff 8/10
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 35, 12]
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 30, 13] has eff 8/10
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 30, 13]
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 31, 13] has eff 5/10
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 31, 13]
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 32, 13] has eff 9/10
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 32, 13]
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 33, 13] has eff 7/10
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 33, 13]
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 35, 13] has eff 9/10
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 35, 13]
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 32, 14] has eff 9/10
[16:55:24.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 32, 14]
[16:55:24.586] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 34, 27] has eff 0/10
[16:55:24.586] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 34, 27]
[16:55:24.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 23
[16:55:24.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:55:24.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:55:24.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:55:24.929] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:55:25.276] <TB1>     INFO: Expecting 41600 events.
[16:55:29.440] <TB1>     INFO: 41600 events read in total (3450ms).
[16:55:29.440] <TB1>     INFO: Test took 4510ms.
[16:55:29.448] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:55:29.448] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[16:55:29.448] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:55:29.453] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.565
[16:55:29.453] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 192
[16:55:29.453] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.228
[16:55:29.453] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,16] phvalue 173
[16:55:29.453] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.121
[16:55:29.453] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 188
[16:55:29.453] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 194.189
[16:55:29.453] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 194
[16:55:29.453] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.1
[16:55:29.453] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[16:55:29.453] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.78
[16:55:29.453] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 188
[16:55:29.454] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.086
[16:55:29.454] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[16:55:29.454] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.163
[16:55:29.454] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,17] phvalue 187
[16:55:29.454] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.041
[16:55:29.454] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,52] phvalue 177
[16:55:29.454] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.673
[16:55:29.454] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 170
[16:55:29.454] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.06
[16:55:29.454] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[16:55:29.454] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.257
[16:55:29.454] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 175
[16:55:29.455] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.088
[16:55:29.455] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 192
[16:55:29.455] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.438
[16:55:29.455] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 164
[16:55:29.455] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.913
[16:55:29.455] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[16:55:29.455] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.159
[16:55:29.455] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 178
[16:55:29.455] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:55:29.455] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:55:29.455] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:55:29.539] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:55:29.884] <TB1>     INFO: Expecting 41600 events.
[16:55:34.013] <TB1>     INFO: 41600 events read in total (3414ms).
[16:55:34.014] <TB1>     INFO: Test took 4475ms.
[16:55:34.022] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:55:34.022] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[16:55:34.022] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:55:34.026] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:55:34.027] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 48minph_roc = 11
[16:55:34.027] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.6418
[16:55:34.027] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 91
[16:55:34.027] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.7211
[16:55:34.027] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 74
[16:55:34.027] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 93.5905
[16:55:34.027] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 94
[16:55:34.027] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 94.1201
[16:55:34.027] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 94
[16:55:34.027] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.3536
[16:55:34.027] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 90
[16:55:34.027] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.4846
[16:55:34.027] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 78
[16:55:34.028] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.1736
[16:55:34.028] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 88
[16:55:34.028] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.8727
[16:55:34.028] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 88
[16:55:34.028] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.9789
[16:55:34.028] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 70
[16:55:34.028] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.9163
[16:55:34.028] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 62
[16:55:34.028] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.0052
[16:55:34.028] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,42] phvalue 72
[16:55:34.028] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.2109
[16:55:34.028] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,32] phvalue 53
[16:55:34.029] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.2012
[16:55:34.029] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 87
[16:55:34.029] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 51.7242
[16:55:34.029] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 52
[16:55:34.029] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.3658
[16:55:34.029] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 87
[16:55:34.029] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.9374
[16:55:34.029] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 64
[16:55:34.033] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 0 0
[16:55:34.435] <TB1>     INFO: Expecting 2560 events.
[16:55:35.392] <TB1>     INFO: 2560 events read in total (242ms).
[16:55:35.393] <TB1>     INFO: Test took 1360ms.
[16:55:35.393] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:55:35.393] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 1 1
[16:55:35.901] <TB1>     INFO: Expecting 2560 events.
[16:55:36.860] <TB1>     INFO: 2560 events read in total (244ms).
[16:55:36.860] <TB1>     INFO: Test took 1467ms.
[16:55:36.860] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:55:36.860] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 2 2
[16:55:37.367] <TB1>     INFO: Expecting 2560 events.
[16:55:38.325] <TB1>     INFO: 2560 events read in total (243ms).
[16:55:38.326] <TB1>     INFO: Test took 1466ms.
[16:55:38.326] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:55:38.326] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 3 3
[16:55:38.833] <TB1>     INFO: Expecting 2560 events.
[16:55:39.792] <TB1>     INFO: 2560 events read in total (244ms).
[16:55:39.792] <TB1>     INFO: Test took 1466ms.
[16:55:39.792] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:55:39.792] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 4 4
[16:55:40.300] <TB1>     INFO: Expecting 2560 events.
[16:55:41.258] <TB1>     INFO: 2560 events read in total (243ms).
[16:55:41.258] <TB1>     INFO: Test took 1465ms.
[16:55:41.258] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:55:41.259] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 5 5
[16:55:41.766] <TB1>     INFO: Expecting 2560 events.
[16:55:42.723] <TB1>     INFO: 2560 events read in total (243ms).
[16:55:42.723] <TB1>     INFO: Test took 1464ms.
[16:55:42.723] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:55:42.724] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 6 6
[16:55:43.230] <TB1>     INFO: Expecting 2560 events.
[16:55:44.187] <TB1>     INFO: 2560 events read in total (242ms).
[16:55:44.188] <TB1>     INFO: Test took 1464ms.
[16:55:44.188] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:55:44.188] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 7 7
[16:55:44.695] <TB1>     INFO: Expecting 2560 events.
[16:55:45.652] <TB1>     INFO: 2560 events read in total (242ms).
[16:55:45.653] <TB1>     INFO: Test took 1465ms.
[16:55:45.653] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:55:45.654] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 8 8
[16:55:46.160] <TB1>     INFO: Expecting 2560 events.
[16:55:47.116] <TB1>     INFO: 2560 events read in total (241ms).
[16:55:47.117] <TB1>     INFO: Test took 1463ms.
[16:55:47.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:55:47.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 9 9
[16:55:47.624] <TB1>     INFO: Expecting 2560 events.
[16:55:48.583] <TB1>     INFO: 2560 events read in total (244ms).
[16:55:48.583] <TB1>     INFO: Test took 1466ms.
[16:55:48.583] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:55:48.583] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 42, 10 10
[16:55:49.090] <TB1>     INFO: Expecting 2560 events.
[16:55:50.046] <TB1>     INFO: 2560 events read in total (241ms).
[16:55:50.047] <TB1>     INFO: Test took 1464ms.
[16:55:50.047] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:55:50.047] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 32, 11 11
[16:55:50.554] <TB1>     INFO: Expecting 2560 events.
[16:55:51.511] <TB1>     INFO: 2560 events read in total (242ms).
[16:55:51.511] <TB1>     INFO: Test took 1464ms.
[16:55:51.511] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:55:51.512] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 12 12
[16:55:52.019] <TB1>     INFO: Expecting 2560 events.
[16:55:52.976] <TB1>     INFO: 2560 events read in total (242ms).
[16:55:52.976] <TB1>     INFO: Test took 1464ms.
[16:55:52.977] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:55:52.977] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 13 13
[16:55:53.484] <TB1>     INFO: Expecting 2560 events.
[16:55:54.441] <TB1>     INFO: 2560 events read in total (242ms).
[16:55:54.442] <TB1>     INFO: Test took 1465ms.
[16:55:54.442] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:55:54.442] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 14 14
[16:55:54.949] <TB1>     INFO: Expecting 2560 events.
[16:55:55.909] <TB1>     INFO: 2560 events read in total (245ms).
[16:55:55.909] <TB1>     INFO: Test took 1467ms.
[16:55:55.909] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:55:55.910] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 15 15
[16:55:56.416] <TB1>     INFO: Expecting 2560 events.
[16:55:57.375] <TB1>     INFO: 2560 events read in total (244ms).
[16:55:57.375] <TB1>     INFO: Test took 1465ms.
[16:55:57.376] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:55:57.376] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[16:55:57.376] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[16:55:57.376] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[16:55:57.376] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[16:55:57.376] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[16:55:57.376] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[16:55:57.376] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[16:55:57.376] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[16:55:57.376] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC8
[16:55:57.376] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC9
[16:55:57.376] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC10
[16:55:57.376] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[16:55:57.376] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[16:55:57.376] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[16:55:57.376] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[16:55:57.376] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[16:55:57.379] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:55:57.885] <TB1>     INFO: Expecting 655360 events.
[16:56:09.618] <TB1>     INFO: 655360 events read in total (11018ms).
[16:56:09.629] <TB1>     INFO: Expecting 655360 events.
[16:56:21.131] <TB1>     INFO: 655360 events read in total (10952ms).
[16:56:21.147] <TB1>     INFO: Expecting 655360 events.
[16:56:32.751] <TB1>     INFO: 655360 events read in total (11052ms).
[16:56:32.771] <TB1>     INFO: Expecting 655360 events.
[16:56:44.343] <TB1>     INFO: 655360 events read in total (11026ms).
[16:56:44.367] <TB1>     INFO: Expecting 655360 events.
[16:56:55.896] <TB1>     INFO: 655360 events read in total (10990ms).
[16:56:55.923] <TB1>     INFO: Expecting 655360 events.
[16:57:07.451] <TB1>     INFO: 655360 events read in total (10986ms).
[16:57:07.483] <TB1>     INFO: Expecting 655360 events.
[16:57:19.044] <TB1>     INFO: 655360 events read in total (11028ms).
[16:57:19.081] <TB1>     INFO: Expecting 655360 events.
[16:57:30.666] <TB1>     INFO: 655360 events read in total (11055ms).
[16:57:30.708] <TB1>     INFO: Expecting 655360 events.
[16:57:42.297] <TB1>     INFO: 655360 events read in total (11063ms).
[16:57:42.342] <TB1>     INFO: Expecting 655360 events.
[16:57:53.893] <TB1>     INFO: 655360 events read in total (11024ms).
[16:57:53.948] <TB1>     INFO: Expecting 655360 events.
[16:58:05.316] <TB1>     INFO: 655360 events read in total (10842ms).
[16:58:05.370] <TB1>     INFO: Expecting 655360 events.
[16:58:16.891] <TB1>     INFO: 655360 events read in total (10995ms).
[16:58:16.948] <TB1>     INFO: Expecting 655360 events.
[16:58:28.560] <TB1>     INFO: 655360 events read in total (11085ms).
[16:58:28.621] <TB1>     INFO: Expecting 655360 events.
[16:58:40.244] <TB1>     INFO: 655360 events read in total (11096ms).
[16:58:40.310] <TB1>     INFO: Expecting 655360 events.
[16:58:51.980] <TB1>     INFO: 655360 events read in total (11143ms).
[16:58:52.062] <TB1>     INFO: Expecting 655360 events.
[16:59:03.623] <TB1>     INFO: 655360 events read in total (11035ms).
[16:59:03.696] <TB1>     INFO: Test took 186317ms.
[16:59:03.790] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:59:04.102] <TB1>     INFO: Expecting 655360 events.
[16:59:15.806] <TB1>     INFO: 655360 events read in total (10989ms).
[16:59:15.816] <TB1>     INFO: Expecting 655360 events.
[16:59:27.352] <TB1>     INFO: 655360 events read in total (10980ms).
[16:59:27.367] <TB1>     INFO: Expecting 655360 events.
[16:59:38.899] <TB1>     INFO: 655360 events read in total (10981ms).
[16:59:38.919] <TB1>     INFO: Expecting 655360 events.
[16:59:50.432] <TB1>     INFO: 655360 events read in total (10971ms).
[16:59:50.455] <TB1>     INFO: Expecting 655360 events.
[17:00:01.998] <TB1>     INFO: 655360 events read in total (11007ms).
[17:00:02.026] <TB1>     INFO: Expecting 655360 events.
[17:00:13.570] <TB1>     INFO: 655360 events read in total (11006ms).
[17:00:13.601] <TB1>     INFO: Expecting 655360 events.
[17:00:25.150] <TB1>     INFO: 655360 events read in total (11008ms).
[17:00:25.186] <TB1>     INFO: Expecting 655360 events.
[17:00:36.703] <TB1>     INFO: 655360 events read in total (10990ms).
[17:00:36.745] <TB1>     INFO: Expecting 655360 events.
[17:00:48.257] <TB1>     INFO: 655360 events read in total (10982ms).
[17:00:48.301] <TB1>     INFO: Expecting 655360 events.
[17:00:59.834] <TB1>     INFO: 655360 events read in total (11006ms).
[17:00:59.885] <TB1>     INFO: Expecting 655360 events.
[17:01:11.466] <TB1>     INFO: 655360 events read in total (11054ms).
[17:01:11.520] <TB1>     INFO: Expecting 655360 events.
[17:01:23.064] <TB1>     INFO: 655360 events read in total (11017ms).
[17:01:23.121] <TB1>     INFO: Expecting 655360 events.
[17:01:34.656] <TB1>     INFO: 655360 events read in total (11008ms).
[17:01:34.719] <TB1>     INFO: Expecting 655360 events.
[17:01:46.286] <TB1>     INFO: 655360 events read in total (11040ms).
[17:01:46.362] <TB1>     INFO: Expecting 655360 events.
[17:01:58.270] <TB1>     INFO: 655360 events read in total (11381ms).
[17:01:58.341] <TB1>     INFO: Expecting 655360 events.
[17:02:10.091] <TB1>     INFO: 655360 events read in total (11223ms).
[17:02:10.163] <TB1>     INFO: Test took 186373ms.
[17:02:10.338] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:02:10.338] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[17:02:10.338] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:02:10.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[17:02:10.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:02:10.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[17:02:10.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:02:10.340] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[17:02:10.340] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:02:10.340] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[17:02:10.340] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:02:10.340] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[17:02:10.340] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:02:10.341] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[17:02:10.341] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:02:10.341] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[17:02:10.341] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:02:10.341] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[17:02:10.341] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:02:10.342] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[17:02:10.342] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:02:10.342] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[17:02:10.342] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:02:10.343] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[17:02:10.343] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:02:10.343] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[17:02:10.343] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:02:10.343] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[17:02:10.344] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:02:10.344] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[17:02:10.344] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:02:10.344] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[17:02:10.344] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:02:10.351] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:02:10.358] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:02:10.365] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:02:10.372] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:02:10.378] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:02:10.385] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:02:10.392] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:02:10.399] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:02:10.405] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:02:10.412] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:02:10.420] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:02:10.427] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:02:10.434] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:02:10.441] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:02:10.448] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:02:10.454] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:02:10.461] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:02:10.467] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:02:10.474] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:02:10.481] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[17:02:10.510] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C0.dat
[17:02:10.510] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C1.dat
[17:02:10.510] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C2.dat
[17:02:10.510] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C3.dat
[17:02:10.511] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C4.dat
[17:02:10.511] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C5.dat
[17:02:10.511] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C6.dat
[17:02:10.511] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C7.dat
[17:02:10.511] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C8.dat
[17:02:10.511] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C9.dat
[17:02:10.511] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C10.dat
[17:02:10.511] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C11.dat
[17:02:10.511] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C12.dat
[17:02:10.512] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C13.dat
[17:02:10.512] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C14.dat
[17:02:10.512] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C15.dat
[17:02:10.858] <TB1>     INFO: Expecting 41600 events.
[17:02:14.714] <TB1>     INFO: 41600 events read in total (3141ms).
[17:02:14.714] <TB1>     INFO: Test took 4200ms.
[17:02:15.360] <TB1>     INFO: Expecting 41600 events.
[17:02:19.212] <TB1>     INFO: 41600 events read in total (3137ms).
[17:02:19.214] <TB1>     INFO: Test took 4197ms.
[17:02:19.861] <TB1>     INFO: Expecting 41600 events.
[17:02:23.696] <TB1>     INFO: 41600 events read in total (3120ms).
[17:02:23.697] <TB1>     INFO: Test took 4182ms.
[17:02:23.999] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:02:24.130] <TB1>     INFO: Expecting 2560 events.
[17:02:25.090] <TB1>     INFO: 2560 events read in total (245ms).
[17:02:25.091] <TB1>     INFO: Test took 1092ms.
[17:02:25.094] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:02:25.599] <TB1>     INFO: Expecting 2560 events.
[17:02:26.561] <TB1>     INFO: 2560 events read in total (247ms).
[17:02:26.562] <TB1>     INFO: Test took 1468ms.
[17:02:26.563] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:02:27.071] <TB1>     INFO: Expecting 2560 events.
[17:02:28.030] <TB1>     INFO: 2560 events read in total (244ms).
[17:02:28.030] <TB1>     INFO: Test took 1467ms.
[17:02:28.032] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:02:28.540] <TB1>     INFO: Expecting 2560 events.
[17:02:29.499] <TB1>     INFO: 2560 events read in total (245ms).
[17:02:29.499] <TB1>     INFO: Test took 1467ms.
[17:02:29.501] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:02:30.007] <TB1>     INFO: Expecting 2560 events.
[17:02:30.965] <TB1>     INFO: 2560 events read in total (243ms).
[17:02:30.965] <TB1>     INFO: Test took 1465ms.
[17:02:30.966] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:02:31.474] <TB1>     INFO: Expecting 2560 events.
[17:02:32.441] <TB1>     INFO: 2560 events read in total (241ms).
[17:02:32.441] <TB1>     INFO: Test took 1475ms.
[17:02:32.443] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:02:32.950] <TB1>     INFO: Expecting 2560 events.
[17:02:33.907] <TB1>     INFO: 2560 events read in total (242ms).
[17:02:33.908] <TB1>     INFO: Test took 1465ms.
[17:02:33.909] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:02:34.416] <TB1>     INFO: Expecting 2560 events.
[17:02:35.373] <TB1>     INFO: 2560 events read in total (242ms).
[17:02:35.374] <TB1>     INFO: Test took 1465ms.
[17:02:35.376] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:02:35.882] <TB1>     INFO: Expecting 2560 events.
[17:02:36.842] <TB1>     INFO: 2560 events read in total (245ms).
[17:02:36.842] <TB1>     INFO: Test took 1467ms.
[17:02:36.844] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:02:37.351] <TB1>     INFO: Expecting 2560 events.
[17:02:38.310] <TB1>     INFO: 2560 events read in total (244ms).
[17:02:38.310] <TB1>     INFO: Test took 1467ms.
[17:02:38.312] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:02:38.822] <TB1>     INFO: Expecting 2560 events.
[17:02:39.781] <TB1>     INFO: 2560 events read in total (244ms).
[17:02:39.781] <TB1>     INFO: Test took 1469ms.
[17:02:39.783] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:02:40.289] <TB1>     INFO: Expecting 2560 events.
[17:02:41.247] <TB1>     INFO: 2560 events read in total (243ms).
[17:02:41.248] <TB1>     INFO: Test took 1465ms.
[17:02:41.250] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:02:41.756] <TB1>     INFO: Expecting 2560 events.
[17:02:42.718] <TB1>     INFO: 2560 events read in total (247ms).
[17:02:42.719] <TB1>     INFO: Test took 1469ms.
[17:02:42.720] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:02:43.229] <TB1>     INFO: Expecting 2560 events.
[17:02:44.188] <TB1>     INFO: 2560 events read in total (245ms).
[17:02:44.189] <TB1>     INFO: Test took 1469ms.
[17:02:44.192] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:02:44.697] <TB1>     INFO: Expecting 2560 events.
[17:02:45.655] <TB1>     INFO: 2560 events read in total (243ms).
[17:02:45.655] <TB1>     INFO: Test took 1463ms.
[17:02:45.658] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:02:46.164] <TB1>     INFO: Expecting 2560 events.
[17:02:47.123] <TB1>     INFO: 2560 events read in total (244ms).
[17:02:47.124] <TB1>     INFO: Test took 1466ms.
[17:02:47.126] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:02:47.634] <TB1>     INFO: Expecting 2560 events.
[17:02:48.593] <TB1>     INFO: 2560 events read in total (244ms).
[17:02:48.593] <TB1>     INFO: Test took 1468ms.
[17:02:48.595] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:02:49.104] <TB1>     INFO: Expecting 2560 events.
[17:02:50.063] <TB1>     INFO: 2560 events read in total (244ms).
[17:02:50.063] <TB1>     INFO: Test took 1468ms.
[17:02:50.065] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:02:50.572] <TB1>     INFO: Expecting 2560 events.
[17:02:51.529] <TB1>     INFO: 2560 events read in total (243ms).
[17:02:51.529] <TB1>     INFO: Test took 1464ms.
[17:02:51.532] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:02:52.039] <TB1>     INFO: Expecting 2560 events.
[17:02:52.996] <TB1>     INFO: 2560 events read in total (243ms).
[17:02:52.996] <TB1>     INFO: Test took 1465ms.
[17:02:52.999] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:02:53.505] <TB1>     INFO: Expecting 2560 events.
[17:02:54.462] <TB1>     INFO: 2560 events read in total (242ms).
[17:02:54.462] <TB1>     INFO: Test took 1463ms.
[17:02:54.465] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:02:54.970] <TB1>     INFO: Expecting 2560 events.
[17:02:55.929] <TB1>     INFO: 2560 events read in total (243ms).
[17:02:55.929] <TB1>     INFO: Test took 1465ms.
[17:02:55.931] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:02:56.437] <TB1>     INFO: Expecting 2560 events.
[17:02:57.394] <TB1>     INFO: 2560 events read in total (242ms).
[17:02:57.394] <TB1>     INFO: Test took 1463ms.
[17:02:57.396] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:02:57.910] <TB1>     INFO: Expecting 2560 events.
[17:02:58.868] <TB1>     INFO: 2560 events read in total (243ms).
[17:02:58.869] <TB1>     INFO: Test took 1473ms.
[17:02:58.870] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:02:59.378] <TB1>     INFO: Expecting 2560 events.
[17:03:00.340] <TB1>     INFO: 2560 events read in total (247ms).
[17:03:00.340] <TB1>     INFO: Test took 1470ms.
[17:03:00.343] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:03:00.849] <TB1>     INFO: Expecting 2560 events.
[17:03:01.808] <TB1>     INFO: 2560 events read in total (244ms).
[17:03:01.809] <TB1>     INFO: Test took 1466ms.
[17:03:01.811] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:03:02.317] <TB1>     INFO: Expecting 2560 events.
[17:03:03.275] <TB1>     INFO: 2560 events read in total (243ms).
[17:03:03.276] <TB1>     INFO: Test took 1465ms.
[17:03:03.278] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:03:03.786] <TB1>     INFO: Expecting 2560 events.
[17:03:04.743] <TB1>     INFO: 2560 events read in total (242ms).
[17:03:04.743] <TB1>     INFO: Test took 1465ms.
[17:03:04.745] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:03:05.252] <TB1>     INFO: Expecting 2560 events.
[17:03:06.209] <TB1>     INFO: 2560 events read in total (242ms).
[17:03:06.209] <TB1>     INFO: Test took 1464ms.
[17:03:06.212] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:03:06.718] <TB1>     INFO: Expecting 2560 events.
[17:03:07.675] <TB1>     INFO: 2560 events read in total (242ms).
[17:03:07.676] <TB1>     INFO: Test took 1464ms.
[17:03:07.678] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:03:08.184] <TB1>     INFO: Expecting 2560 events.
[17:03:09.144] <TB1>     INFO: 2560 events read in total (245ms).
[17:03:09.145] <TB1>     INFO: Test took 1467ms.
[17:03:09.147] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:03:09.653] <TB1>     INFO: Expecting 2560 events.
[17:03:10.613] <TB1>     INFO: 2560 events read in total (245ms).
[17:03:10.613] <TB1>     INFO: Test took 1466ms.
[17:03:11.650] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[17:03:11.650] <TB1>     INFO: PH scale (per ROC):    76  74  70  79  77  80  72  75  79  75  77  79  80  75  75  80
[17:03:11.650] <TB1>     INFO: PH offset (per ROC):  160 176 160 159 163 171 166 163 177 184 176 191 163 194 164 181
[17:03:11.822] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[17:03:11.825] <TB1>     INFO: ######################################################################
[17:03:11.825] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[17:03:11.825] <TB1>     INFO: ######################################################################
[17:03:11.825] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[17:03:11.836] <TB1>     INFO: scanning low vcal = 10
[17:03:12.180] <TB1>     INFO: Expecting 41600 events.
[17:03:15.884] <TB1>     INFO: 41600 events read in total (2990ms).
[17:03:15.885] <TB1>     INFO: Test took 4049ms.
[17:03:15.886] <TB1>     INFO: scanning low vcal = 20
[17:03:16.393] <TB1>     INFO: Expecting 41600 events.
[17:03:20.101] <TB1>     INFO: 41600 events read in total (2993ms).
[17:03:20.102] <TB1>     INFO: Test took 4215ms.
[17:03:20.103] <TB1>     INFO: scanning low vcal = 30
[17:03:20.610] <TB1>     INFO: Expecting 41600 events.
[17:03:24.335] <TB1>     INFO: 41600 events read in total (3010ms).
[17:03:24.336] <TB1>     INFO: Test took 4233ms.
[17:03:24.337] <TB1>     INFO: scanning low vcal = 40
[17:03:24.838] <TB1>     INFO: Expecting 41600 events.
[17:03:29.079] <TB1>     INFO: 41600 events read in total (3526ms).
[17:03:29.080] <TB1>     INFO: Test took 4743ms.
[17:03:29.083] <TB1>     INFO: scanning low vcal = 50
[17:03:29.497] <TB1>     INFO: Expecting 41600 events.
[17:03:33.761] <TB1>     INFO: 41600 events read in total (3549ms).
[17:03:33.762] <TB1>     INFO: Test took 4679ms.
[17:03:33.766] <TB1>     INFO: scanning low vcal = 60
[17:03:34.182] <TB1>     INFO: Expecting 41600 events.
[17:03:38.449] <TB1>     INFO: 41600 events read in total (3552ms).
[17:03:38.449] <TB1>     INFO: Test took 4683ms.
[17:03:38.452] <TB1>     INFO: scanning low vcal = 70
[17:03:38.869] <TB1>     INFO: Expecting 41600 events.
[17:03:43.149] <TB1>     INFO: 41600 events read in total (3565ms).
[17:03:43.150] <TB1>     INFO: Test took 4698ms.
[17:03:43.153] <TB1>     INFO: scanning low vcal = 80
[17:03:43.570] <TB1>     INFO: Expecting 41600 events.
[17:03:47.871] <TB1>     INFO: 41600 events read in total (3586ms).
[17:03:47.872] <TB1>     INFO: Test took 4719ms.
[17:03:47.875] <TB1>     INFO: scanning low vcal = 90
[17:03:48.295] <TB1>     INFO: Expecting 41600 events.
[17:03:52.546] <TB1>     INFO: 41600 events read in total (3536ms).
[17:03:52.547] <TB1>     INFO: Test took 4672ms.
[17:03:52.550] <TB1>     INFO: scanning low vcal = 100
[17:03:52.977] <TB1>     INFO: Expecting 41600 events.
[17:03:57.371] <TB1>     INFO: 41600 events read in total (3679ms).
[17:03:57.372] <TB1>     INFO: Test took 4822ms.
[17:03:57.374] <TB1>     INFO: scanning low vcal = 110
[17:03:57.789] <TB1>     INFO: Expecting 41600 events.
[17:04:02.044] <TB1>     INFO: 41600 events read in total (3540ms).
[17:04:02.044] <TB1>     INFO: Test took 4669ms.
[17:04:02.047] <TB1>     INFO: scanning low vcal = 120
[17:04:02.463] <TB1>     INFO: Expecting 41600 events.
[17:04:06.731] <TB1>     INFO: 41600 events read in total (3553ms).
[17:04:06.732] <TB1>     INFO: Test took 4685ms.
[17:04:06.735] <TB1>     INFO: scanning low vcal = 130
[17:04:07.151] <TB1>     INFO: Expecting 41600 events.
[17:04:11.421] <TB1>     INFO: 41600 events read in total (3555ms).
[17:04:11.422] <TB1>     INFO: Test took 4687ms.
[17:04:11.426] <TB1>     INFO: scanning low vcal = 140
[17:04:11.842] <TB1>     INFO: Expecting 41600 events.
[17:04:16.097] <TB1>     INFO: 41600 events read in total (3540ms).
[17:04:16.098] <TB1>     INFO: Test took 4672ms.
[17:04:16.101] <TB1>     INFO: scanning low vcal = 150
[17:04:16.518] <TB1>     INFO: Expecting 41600 events.
[17:04:20.791] <TB1>     INFO: 41600 events read in total (3558ms).
[17:04:20.792] <TB1>     INFO: Test took 4691ms.
[17:04:20.795] <TB1>     INFO: scanning low vcal = 160
[17:04:21.211] <TB1>     INFO: Expecting 41600 events.
[17:04:25.459] <TB1>     INFO: 41600 events read in total (3533ms).
[17:04:25.460] <TB1>     INFO: Test took 4665ms.
[17:04:25.463] <TB1>     INFO: scanning low vcal = 170
[17:04:25.878] <TB1>     INFO: Expecting 41600 events.
[17:04:30.142] <TB1>     INFO: 41600 events read in total (3549ms).
[17:04:30.142] <TB1>     INFO: Test took 4679ms.
[17:04:30.147] <TB1>     INFO: scanning low vcal = 180
[17:04:30.561] <TB1>     INFO: Expecting 41600 events.
[17:04:34.828] <TB1>     INFO: 41600 events read in total (3552ms).
[17:04:34.829] <TB1>     INFO: Test took 4682ms.
[17:04:34.832] <TB1>     INFO: scanning low vcal = 190
[17:04:35.248] <TB1>     INFO: Expecting 41600 events.
[17:04:39.510] <TB1>     INFO: 41600 events read in total (3547ms).
[17:04:39.511] <TB1>     INFO: Test took 4679ms.
[17:04:39.514] <TB1>     INFO: scanning low vcal = 200
[17:04:39.929] <TB1>     INFO: Expecting 41600 events.
[17:04:44.198] <TB1>     INFO: 41600 events read in total (3554ms).
[17:04:44.199] <TB1>     INFO: Test took 4685ms.
[17:04:44.202] <TB1>     INFO: scanning low vcal = 210
[17:04:44.617] <TB1>     INFO: Expecting 41600 events.
[17:04:48.867] <TB1>     INFO: 41600 events read in total (3535ms).
[17:04:48.868] <TB1>     INFO: Test took 4666ms.
[17:04:48.871] <TB1>     INFO: scanning low vcal = 220
[17:04:49.285] <TB1>     INFO: Expecting 41600 events.
[17:04:53.533] <TB1>     INFO: 41600 events read in total (3533ms).
[17:04:53.534] <TB1>     INFO: Test took 4663ms.
[17:04:53.537] <TB1>     INFO: scanning low vcal = 230
[17:04:53.954] <TB1>     INFO: Expecting 41600 events.
[17:04:58.214] <TB1>     INFO: 41600 events read in total (3546ms).
[17:04:58.215] <TB1>     INFO: Test took 4678ms.
[17:04:58.218] <TB1>     INFO: scanning low vcal = 240
[17:04:58.636] <TB1>     INFO: Expecting 41600 events.
[17:05:02.906] <TB1>     INFO: 41600 events read in total (3555ms).
[17:05:02.907] <TB1>     INFO: Test took 4689ms.
[17:05:02.910] <TB1>     INFO: scanning low vcal = 250
[17:05:03.327] <TB1>     INFO: Expecting 41600 events.
[17:05:07.583] <TB1>     INFO: 41600 events read in total (3542ms).
[17:05:07.584] <TB1>     INFO: Test took 4674ms.
[17:05:07.588] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[17:05:08.005] <TB1>     INFO: Expecting 41600 events.
[17:05:12.218] <TB1>     INFO: 41600 events read in total (3498ms).
[17:05:12.219] <TB1>     INFO: Test took 4631ms.
[17:05:12.223] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[17:05:12.641] <TB1>     INFO: Expecting 41600 events.
[17:05:16.855] <TB1>     INFO: 41600 events read in total (3499ms).
[17:05:16.856] <TB1>     INFO: Test took 4633ms.
[17:05:16.859] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[17:05:17.279] <TB1>     INFO: Expecting 41600 events.
[17:05:21.495] <TB1>     INFO: 41600 events read in total (3501ms).
[17:05:21.496] <TB1>     INFO: Test took 4636ms.
[17:05:21.499] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[17:05:21.919] <TB1>     INFO: Expecting 41600 events.
[17:05:26.137] <TB1>     INFO: 41600 events read in total (3503ms).
[17:05:26.137] <TB1>     INFO: Test took 4638ms.
[17:05:26.140] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[17:05:26.560] <TB1>     INFO: Expecting 41600 events.
[17:05:30.772] <TB1>     INFO: 41600 events read in total (3498ms).
[17:05:30.773] <TB1>     INFO: Test took 4633ms.
[17:05:31.321] <TB1>     INFO: PixTestGainPedestal::measure() done 
[17:05:31.324] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[17:05:31.324] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[17:05:31.325] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[17:05:31.325] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[17:05:31.325] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[17:05:31.325] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[17:05:31.325] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[17:05:31.325] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[17:05:31.326] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[17:05:31.326] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[17:05:31.326] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[17:05:31.326] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[17:05:31.326] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[17:05:31.326] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[17:05:31.327] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[17:05:31.327] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[17:06:08.360] <TB1>     INFO: PixTestGainPedestal::fit() done
[17:06:08.360] <TB1>     INFO: non-linearity mean:  0.955 0.958 0.953 0.954 0.948 0.956 0.957 0.954 0.958 0.955 0.959 0.953 0.955 0.953 0.954 0.955
[17:06:08.360] <TB1>     INFO: non-linearity RMS:   0.006 0.009 0.006 0.006 0.007 0.006 0.006 0.006 0.005 0.008 0.007 0.007 0.006 0.007 0.007 0.005
[17:06:08.360] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[17:06:08.383] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[17:06:08.405] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[17:06:08.427] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[17:06:08.449] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[17:06:08.472] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[17:06:08.494] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[17:06:08.516] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[17:06:08.539] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[17:06:08.561] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[17:06:08.583] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[17:06:08.606] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[17:06:08.628] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[17:06:08.650] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[17:06:08.672] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[17:06:08.695] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[17:06:08.717] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 176 seconds
[17:06:08.717] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[17:06:08.724] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[17:06:08.724] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[17:06:08.727] <TB1>     INFO: ######################################################################
[17:06:08.727] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[17:06:08.727] <TB1>     INFO: ######################################################################
[17:06:08.730] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[17:06:08.741] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:06:08.741] <TB1>     INFO:     run 1 of 1
[17:06:08.741] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:06:09.084] <TB1>     INFO: Expecting 3120000 events.
[17:06:59.590] <TB1>     INFO: 1280805 events read in total (49791ms).
[17:07:48.938] <TB1>     INFO: 2561555 events read in total (99139ms).
[17:08:09.822] <TB1>     INFO: 3120000 events read in total (120023ms).
[17:08:09.864] <TB1>     INFO: Test took 121124ms.
[17:08:09.936] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:08:10.070] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:08:11.483] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:08:12.918] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:08:14.379] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:08:15.887] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:08:17.357] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:08:18.937] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:08:20.339] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:08:21.824] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:08:23.216] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:08:24.787] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:08:26.308] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:08:27.796] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:08:29.296] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:08:30.815] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:08:32.221] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:08:33.698] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 394588160
[17:08:33.729] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[17:08:33.729] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0056, RMS = 0.919678
[17:08:33.729] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:08:33.729] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[17:08:33.729] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9352, RMS = 1.08567
[17:08:33.729] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:08:33.730] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[17:08:33.730] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 114.651, RMS = 1.32341
[17:08:33.731] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 122
[17:08:33.731] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[17:08:33.731] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 113.026, RMS = 1.17533
[17:08:33.731] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 119
[17:08:33.732] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[17:08:33.732] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.7253, RMS = 1.12176
[17:08:33.732] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[17:08:33.732] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[17:08:33.732] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5699, RMS = 1.10562
[17:08:33.732] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[17:08:33.733] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[17:08:33.733] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.935, RMS = 1.63933
[17:08:33.733] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[17:08:33.733] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[17:08:33.733] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.3962, RMS = 1.82518
[17:08:33.733] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[17:08:33.734] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[17:08:33.734] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.7483, RMS = 1.30328
[17:08:33.734] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[17:08:33.734] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[17:08:33.734] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4927, RMS = 1.13586
[17:08:33.734] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[17:08:33.735] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[17:08:33.735] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 107.045, RMS = 1.72302
[17:08:33.735] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 116
[17:08:33.735] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[17:08:33.735] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 106.312, RMS = 1.90669
[17:08:33.735] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 116
[17:08:33.736] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[17:08:33.736] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.7859, RMS = 1.56055
[17:08:33.736] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[17:08:33.736] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[17:08:33.736] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.3391, RMS = 1.45628
[17:08:33.736] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:08:33.737] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[17:08:33.737] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.0204, RMS = 1.454
[17:08:33.737] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[17:08:33.737] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[17:08:33.737] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.3636, RMS = 1.79005
[17:08:33.737] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[17:08:33.738] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[17:08:33.738] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9828, RMS = 1.04832
[17:08:33.738] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:08:33.738] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[17:08:33.738] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.0897, RMS = 1.65735
[17:08:33.738] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[17:08:33.739] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[17:08:33.739] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 97.6796, RMS = 1.74671
[17:08:33.739] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 107
[17:08:33.740] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[17:08:33.740] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 95.2073, RMS = 1.78745
[17:08:33.740] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 105
[17:08:33.741] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[17:08:33.741] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.8779, RMS = 1.71433
[17:08:33.741] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[17:08:33.741] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[17:08:33.741] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.6395, RMS = 2.38714
[17:08:33.741] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[17:08:33.742] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[17:08:33.742] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.9597, RMS = 1.4148
[17:08:33.742] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[17:08:33.742] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[17:08:33.742] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.7744, RMS = 1.1545
[17:08:33.742] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[17:08:33.743] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[17:08:33.743] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.0056, RMS = 1.95495
[17:08:33.743] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[17:08:33.743] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[17:08:33.743] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.6349, RMS = 1.76017
[17:08:33.743] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[17:08:33.744] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[17:08:33.744] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.6495, RMS = 1.59531
[17:08:33.744] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[17:08:33.744] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[17:08:33.744] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.5844, RMS = 2.02792
[17:08:33.744] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[17:08:33.745] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[17:08:33.745] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.073, RMS = 1.01127
[17:08:33.745] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:08:33.745] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[17:08:33.745] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.1837, RMS = 1.58268
[17:08:33.745] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:08:33.746] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[17:08:33.746] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.6047, RMS = 1.26443
[17:08:33.746] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[17:08:33.746] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[17:08:33.746] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7055, RMS = 1.00024
[17:08:33.746] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:08:33.749] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[17:08:33.750] <TB1>     INFO: number of dead bumps (per ROC):     0    5    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[17:08:33.751] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[17:08:33.811] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[17:08:33.811] <TB1>     INFO: enter test to run
[17:08:33.811] <TB1>     INFO:   test:  no parameter change
[17:08:33.812] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 402mA
[17:08:33.813] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 472.7mA
[17:08:33.813] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[17:08:33.813] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[17:08:34.274] <TB1>    QUIET: Connection to board 26 closed.
[17:08:34.275] <TB1>     INFO: pXar: this is the end, my friend
[17:08:34.275] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
