
---------- Begin Simulation Statistics ----------
final_tick                               2310588888876                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 660178                       # Simulator instruction rate (inst/s)
host_mem_usage                               10919192                       # Number of bytes of host memory used
host_op_rate                                  1006905                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1556.84                       # Real time elapsed on the host
host_tick_rate                             1484157115                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1027788100                       # Number of instructions simulated
sim_ops                                    1567585989                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.310589                       # Number of seconds simulated
sim_ticks                                2310588888876                       # Number of ticks simulated
system.cpu0.Branches                          2780018                       # Number of branches fetched
system.cpu0.committedInsts                   27788099                       # Number of instructions committed
system.cpu0.committedOps                     52797721                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                   11113063                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         5446                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    5557395                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            8                       # TLB misses on write requests
system.cpu0.idle_fraction                    0.970718                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                   38902351                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           46                       # TLB misses on write requests
system.cpu0.not_idle_fraction                0.029282                       # Percentage of non-idle cycles
system.cpu0.numCycles                       203182208                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles              5949670.354117                       # Number of busy cycles
system.cpu0.num_cc_register_reads            13899961                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           16672913                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts      2779471                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  1214                       # Number of float alu accesses
system.cpu0.num_fp_insts                         1214                       # number of float instructions
system.cpu0.num_fp_register_reads                1401                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                679                       # number of times the floating registers were written
system.cpu0.num_func_calls                        384                       # number of times a function call or return occured
system.cpu0.num_idle_cycles              197232537.645883                       # Number of idle cycles
system.cpu0.num_int_alu_accesses             52796880                       # Number of integer alu accesses
system.cpu0.num_int_insts                    52796880                       # number of integer instructions
system.cpu0.num_int_register_reads          105592520                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          44459432                       # number of times the integer registers were written
system.cpu0.num_load_insts                   11113060                       # Number of load instructions
system.cpu0.num_mem_refs                     16670454                       # number of memory refs
system.cpu0.num_store_insts                   5557394                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                  336      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 36126368     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                       5      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                       28      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    144      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     104      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCvt                      54      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMisc                    228      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::MemRead                11113000     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite                5556913     10.52%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                 60      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               481      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  52797721                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   12                       # Number of system calls
system.cpu1.Branches                         20606429                       # Number of branches fetched
system.cpu1.committedInsts                 1000000001                       # Number of instructions committed
system.cpu1.committedOps                   1514788268                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  256033106                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        11248                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                   74690387                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        17436                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1564967772                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                         3048                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      6938705372                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                6938705372                       # Number of busy cycles
system.cpu1.num_cc_register_reads           103630304                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           64545688                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts     15864010                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses            1314766263                       # Number of float alu accesses
system.cpu1.num_fp_insts                   1314766263                       # number of float instructions
system.cpu1.num_fp_register_reads          2250119346                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes         1247172637                       # number of times the floating registers were written
system.cpu1.num_func_calls                    2912311                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses            490312130                       # Number of integer alu accesses
system.cpu1.num_int_insts                   490312130                       # number of integer instructions
system.cpu1.num_int_register_reads         1244692614                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         169728061                       # number of times the integer registers were written
system.cpu1.num_load_insts                  256005818                       # Number of load instructions
system.cpu1.num_mem_refs                    330679813                       # number of memory refs
system.cpu1.num_store_insts                  74673995                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass              1839477      0.12%      0.12% # Class of executed instruction
system.cpu1.op_class::IntAlu                477343677     31.51%     31.63% # Class of executed instruction
system.cpu1.op_class::IntMult                 1191006      0.08%     31.71% # Class of executed instruction
system.cpu1.op_class::IntDiv                    11322      0.00%     31.71% # Class of executed instruction
system.cpu1.op_class::FloatAdd              165913277     10.95%     42.67% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     42.67% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     42.67% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     42.67% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     42.67% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     42.67% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     42.67% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     42.67% # Class of executed instruction
system.cpu1.op_class::SimdAdd                  168556      0.01%     42.68% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     42.68% # Class of executed instruction
system.cpu1.op_class::SimdAlu                55171773      3.64%     46.32% # Class of executed instruction
system.cpu1.op_class::SimdCmp                    3014      0.00%     46.32% # Class of executed instruction
system.cpu1.op_class::SimdCvt                  329628      0.02%     46.34% # Class of executed instruction
system.cpu1.op_class::SimdMisc                3186284      0.21%     46.55% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     46.55% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     46.55% # Class of executed instruction
system.cpu1.op_class::SimdShift                  5055      0.00%     46.55% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     46.55% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     46.55% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     46.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd          220915411     14.58%     61.14% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     61.14% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  2      0.00%     61.14% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt            9201834      0.61%     61.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv            5116675      0.34%     62.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     62.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult         242806672     16.03%     78.11% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     78.11% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt            904792      0.06%     78.17% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     78.17% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     78.17% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     78.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     78.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     78.17% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     78.17% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     78.17% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     78.17% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     78.17% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     78.17% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     78.17% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     78.17% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     78.17% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     78.17% # Class of executed instruction
system.cpu1.op_class::MemRead                31231766      2.06%     80.23% # Class of executed instruction
system.cpu1.op_class::MemWrite               10231416      0.68%     80.91% # Class of executed instruction
system.cpu1.op_class::FloatMemRead          224774052     14.84%     95.75% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite          64442579      4.25%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1514788268                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  313                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1295650                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2854375                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     84293944                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1469                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    168588847                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1469                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2310588888876                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             466073                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       866167                       # Transaction distribution
system.membus.trans_dist::CleanEvict           429483                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1092652                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1092652                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        466073                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4413100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4413100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4413100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    155193088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    155193088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               155193088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1558725                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1558725    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1558725                       # Request fanout histogram
system.membus.reqLayer4.occupancy          7781627825                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8347658755                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   2310588888876                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2310588888876                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     38901902                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        38901902                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     38901902                       # number of overall hits
system.cpu0.icache.overall_hits::total       38901902                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          449                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           449                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          449                       # number of overall misses
system.cpu0.icache.overall_misses::total          449                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     38383911                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38383911                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     38383911                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38383911                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 85487.552339                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 85487.552339                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 85487.552339                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 85487.552339                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           18                       # number of writebacks
system.cpu0.icache.writebacks::total               18                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     38084877                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     38084877                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     38084877                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     38084877                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 84821.552339                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 84821.552339                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 84821.552339                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 84821.552339                       # average overall mshr miss latency
system.cpu0.icache.replacements                    18                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     38383911                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38383911                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 85487.552339                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 85487.552339                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     38084877                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     38084877                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 84821.552339                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 84821.552339                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2310588888876                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          428.565289                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           38902351                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              449                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         86642.207127                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            84249                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   428.565289                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.837042                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.837042                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        311219257                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       311219257                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2310588888876                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2310588888876                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2310588888876                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2310588888876                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2310588888876                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2310588888876                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2310588888876                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16322542                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16322542                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16322542                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16322542                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       347916                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        347916                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       347916                       # number of overall misses
system.cpu0.dcache.overall_misses::total       347916                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  30841835625                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  30841835625                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  30841835625                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  30841835625                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88647.362079                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88647.362079                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88647.362079                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88647.362079                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          530                       # number of writebacks
system.cpu0.dcache.writebacks::total              530                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       347916                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       347916                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  30610123569                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  30610123569                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  30610123569                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  30610123569                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 87981.362079                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87981.362079                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 87981.362079                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87981.362079                       # average overall mshr miss latency
system.cpu0.dcache.replacements                347908                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  30829956183                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  30829956183                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 88678.467995                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88678.467995                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  30598414623                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  30598414623                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 88012.467995                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88012.467995                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     11879442                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11879442                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 46404.070312                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46404.070312                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     11708946                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     11708946                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45738.070312                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45738.070312                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2310588888876                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16670458                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           347916                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.915181                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           167166                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        133711580                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       133711580                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   2310588888876                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2310588888876                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1564893113                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1564893113                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1564893113                       # number of overall hits
system.cpu1.icache.overall_hits::total     1564893113                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        74659                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         74659                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        74659                       # number of overall misses
system.cpu1.icache.overall_misses::total        74659                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1495069767                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1495069767                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1495069767                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1495069767                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1564967772                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1564967772                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1564967772                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1564967772                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000048                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000048                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 20025.311978                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 20025.311978                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 20025.311978                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 20025.311978                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        74147                       # number of writebacks
system.cpu1.icache.writebacks::total            74147                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        74659                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        74659                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        74659                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        74659                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1445346873                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1445346873                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1445346873                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1445346873                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000048                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000048                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000048                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000048                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 19359.311978                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 19359.311978                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 19359.311978                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19359.311978                       # average overall mshr miss latency
system.cpu1.icache.replacements                 74147                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1564893113                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1564893113                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        74659                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        74659                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1495069767                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1495069767                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1564967772                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1564967772                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000048                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000048                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 20025.311978                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 20025.311978                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        74659                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        74659                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1445346873                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1445346873                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 19359.311978                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 19359.311978                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2310588888876                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.987932                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1564967772                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            74659                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         20961.542105                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            89244                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.987932                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999976                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      12519816835                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     12519816835                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2310588888876                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2310588888876                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2310588888876                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2310588888876                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2310588888876                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2310588888876                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2310588888876                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    246851614                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       246851614                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    246851614                       # number of overall hits
system.cpu1.dcache.overall_hits::total      246851614                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     83871879                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      83871879                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     83871879                       # number of overall misses
system.cpu1.dcache.overall_misses::total     83871879                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1102563460539                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1102563460539                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1102563460539                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1102563460539                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    330723493                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    330723493                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    330723493                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    330723493                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.253601                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.253601                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.253601                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.253601                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 13145.806123                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 13145.806123                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 13145.806123                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 13145.806123                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     70524277                       # number of writebacks
system.cpu1.dcache.writebacks::total         70524277                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     83871879                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     83871879                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     83871879                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     83871879                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1046704789125                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1046704789125                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1046704789125                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1046704789125                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.253601                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.253601                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.253601                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.253601                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 12479.806123                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12479.806123                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 12479.806123                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12479.806123                       # average overall mshr miss latency
system.cpu1.dcache.replacements              83871871                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    194573286                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      194573286                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     61459820                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     61459820                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 757264509135                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 757264509135                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    256033106                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    256033106                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.240046                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.240046                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 12321.293963                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 12321.293963                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     61459820                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     61459820                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 716332269015                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 716332269015                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.240046                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.240046                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 11655.293963                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11655.293963                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     52278328                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      52278328                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     22412059                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     22412059                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 345298951404                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 345298951404                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     74690387                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     74690387                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.300066                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.300066                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 15406.837516                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 15406.837516                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     22412059                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     22412059                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 330372520110                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 330372520110                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.300066                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.300066                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 14740.837516                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 14740.837516                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2310588888876                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          330723493                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         83871879                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.943199                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           172161                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2729659823                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2729659823                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 2310588888876                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data                 458                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               66114                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            82669606                       # number of demand (read+write) hits
system.l2.demand_hits::total                 82736178                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data                458                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              66114                       # number of overall hits
system.l2.overall_hits::.cpu1.data           82669606                       # number of overall hits
system.l2.overall_hits::total                82736178                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            347458                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8545                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1202273                       # number of demand (read+write) misses
system.l2.demand_misses::total                1558725                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              449                       # number of overall misses
system.l2.overall_misses::.cpu0.data           347458                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8545                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1202273                       # number of overall misses
system.l2.overall_misses::total               1558725                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37627335                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  30251307411                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    730604997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 103545737280                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     134565277023                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37627335                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  30251307411                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    730604997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 103545737280                       # number of overall miss cycles
system.l2.overall_miss_latency::total    134565277023                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          347916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           74659                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        83871879                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             84294903                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         347916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          74659                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       83871879                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            84294903                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.998684                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.114454                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.014335                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.018491                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.998684                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.114454                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.014335                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.018491                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83802.527840                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87064.644967                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85500.877355                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 86124.979335                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86330.351424                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83802.527840                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87064.644967                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85500.877355                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 86124.979335                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86330.351424                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              866167                       # number of writebacks
system.l2.writebacks::total                    866167                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       347458                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1202273                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1558725                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       347458                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1202273                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1558725                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34564268                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  27879721149                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    672285673                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  95338841268                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 123925412358                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34564268                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  27879721149                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    672285673                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  95338841268                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 123925412358                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.998684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.114454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.014335                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.018491                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.998684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.114454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.014335                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.018491                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76980.552339                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80239.111343                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78675.912580                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 79298.829191                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79504.346410                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76980.552339                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80239.111343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78675.912580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 79298.829191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79504.346410                       # average overall mshr miss latency
system.l2.replacements                        1297110                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     70524807                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         70524807                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     70524807                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     70524807                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        74165                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            74165                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        74165                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        74165                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            9                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             9                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              138                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         21319525                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              21319663                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            118                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1092534                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1092652                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     10078245                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  93981904686                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   93991982931                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     22412059                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          22412315                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.460938                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.048748                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.048752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85408.855932                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 86021.949602                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86021.883391                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          118                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1092534                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1092652                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data      9271682                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  86524085690                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  86533357372                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.460938                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.048748                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.048752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 78573.576271                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 79195.783097                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79195.715902                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst         66114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              66114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8545                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8994                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37627335                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    730604997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    768232332                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        74659                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          75108                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.114454                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.119748                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83802.527840                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85500.877355                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85416.092061                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8545                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         8994                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34564268                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    672285673                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    706849941                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.114454                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.119748                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76980.552339                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78675.912580                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78591.276518                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data          320                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     61350081                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          61350401                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       347340                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       109739                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          457079                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  30241229166                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   9563832594                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  39805061760                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       347660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     61459820                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      61807480                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.999080                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.001786                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.007395                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87065.207480                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 87150.717557                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87085.737389                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       347340                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       109739                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       457079                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  27870449467                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   8814755578                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36685205045                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.999080                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.001786                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.007395                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80239.677166                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 80324.730296                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80260.097368                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2310588888876                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 259476.085124                       # Cycle average of tags in use
system.l2.tags.total_refs                   168588838                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1559254                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    108.121472                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     101.005890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       68.974354                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    44961.108101                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst     1241.438591                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    213103.558188                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.098007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002706                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.464529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.565613                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          436                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       257556                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.571429                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4722046970                       # Number of tag accesses
system.l2.tags.data_accesses               4722046970                       # Number of data accesses
system.l2.tags.repl_invalid                    262144                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                1297110                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2310588888876                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      22237312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        546880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      76945472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           99758400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       546880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        575616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     55434688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        55434688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         347458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1202273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1558725                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       866167                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             866167                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            12437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data          9624089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           236684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         33301239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              43174448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        12437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       236684                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           249121                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       23991584                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23991584                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       23991584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           12437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data         9624089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          236684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        33301239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             67166032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    866167.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    347458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1201963.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.071274687650                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        50819                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        50819                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4548628                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             815768                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1558725                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     866167                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1558725                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   866167                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    310                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             48880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             48687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             48733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             48707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             48682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             48700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             48694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             48764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             48681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             48682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            48710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            48673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            48700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            48690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            48720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            48705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16            48704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17            48721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18            48679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19            48670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20            48703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21            48722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22            48689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23            48715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24            48675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25            48633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26            48697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27            48705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28            48666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29            48685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30            48705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31            48638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             27331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             27041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             27042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             27083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             27052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             27074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             27205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            27083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            27103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            27045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            26985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16            27091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17            27092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18            27060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19            26951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20            27067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21            27053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22            27043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23            27032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24            26994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25            26999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26            27002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27            27182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28            27028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29            26963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30            27028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31            27126                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  33496214786                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5192638780                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             60756009966                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21493.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38985.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1558725                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               866167                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1552164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  25369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  27641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  50820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  50820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  50820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  50819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  50819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  50819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  50819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  50822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  50819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  50819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  50819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  50819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  50819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  50819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  50819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  50819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2424530                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      2424530    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2424530                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        50819                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.665873                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.332167                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1169.182851                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191        50818    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-270335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         50819                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        50819                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.043133                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.015040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.976539                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23179     45.61%     45.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2272      4.47%     50.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            25365     49.91%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         50819                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               99738560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                55431360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                99758400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             55434688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        43.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        23.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     43.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2310587550216                       # Total gap between requests
system.mem_ctrls.avgGap                     952862.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     22237312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       546880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     76925632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     55431360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 12436.656359919916                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 9624088.520055800676                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 236684.250769522710                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 33292652.089840587229                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 23990143.926886502653                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       347458                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8545                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1202273                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       866167                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16365334                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  13777310380                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    325981681                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  46636352571                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 125999209615379                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36448.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     39651.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38148.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38790.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 145467571.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         1889523967.967978                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         3335736543.452045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        2136740169.918537                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       1020789480.815181                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     200572299743.407074                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     61074217339.081032                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     712013302101.449951                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       982042609353.532471                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        425.018321                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 2165953736226                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 103868800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40766352650                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         1891229925.311964                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         3338748214.301651                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2137840073.780941                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1022424306.623176                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     200572299743.407074                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     61083148503.186890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     712007136424.697388                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       982052827198.767578                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        425.022743                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 2165928860441                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 103868800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40791228435                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2310588888876                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          61882588                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     71390974                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        74165                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14125915                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         22412315                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        22412315                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         75108                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     61807480                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1043740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       223465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    251615629                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             252883750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     22300544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      9523584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   9881353984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9913208000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1297110                       # Total snoops (count)
system.tol2bus.snoopTraffic                  55434688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         85592013                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000017                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004143                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               85590544    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1469      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           85592013                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       103159001403                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       83788007121                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          74585337                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         349200528                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            449215                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
