
/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 13.3 EDK_O.76xd
* DO NOT EDIT.
*
* Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xbram.h"

/*
* The configuration table for devices
*/

XBram_Config XBram_ConfigTable[] =
{
	{
		XPAR_INTERNAL_BRAM_DEVICE_ID,
		XPAR_INTERNAL_BRAM_DATA_WIDTH,
		XPAR_INTERNAL_BRAM_ECC,
		XPAR_INTERNAL_BRAM_FAULT_INJECT,
		XPAR_INTERNAL_BRAM_CE_FAILING_REGISTERS,
		XPAR_INTERNAL_BRAM_UE_FAILING_REGISTERS,
		XPAR_INTERNAL_BRAM_ECC_STATUS_REGISTERS,
		XPAR_INTERNAL_BRAM_CE_COUNTER_WIDTH,
		XPAR_INTERNAL_BRAM_ECC_ONOFF_REGISTER,
		XPAR_INTERNAL_BRAM_ECC_ONOFF_RESET_VALUE,
		XPAR_INTERNAL_BRAM_WRITE_ACCESS,
		XPAR_INTERNAL_BRAM_BASEADDR,
		XPAR_INTERNAL_BRAM_HIGHADDR
	},
	{
		XPAR_LOCALMEMORY_CNTLR_D_DEVICE_ID,
		XPAR_LOCALMEMORY_CNTLR_D_DATA_WIDTH,
		XPAR_LOCALMEMORY_CNTLR_D_ECC,
		XPAR_LOCALMEMORY_CNTLR_D_FAULT_INJECT,
		XPAR_LOCALMEMORY_CNTLR_D_CE_FAILING_REGISTERS,
		XPAR_LOCALMEMORY_CNTLR_D_UE_FAILING_REGISTERS,
		XPAR_LOCALMEMORY_CNTLR_D_ECC_STATUS_REGISTERS,
		XPAR_LOCALMEMORY_CNTLR_D_CE_COUNTER_WIDTH,
		XPAR_LOCALMEMORY_CNTLR_D_ECC_ONOFF_REGISTER,
		XPAR_LOCALMEMORY_CNTLR_D_ECC_ONOFF_RESET_VALUE,
		XPAR_LOCALMEMORY_CNTLR_D_WRITE_ACCESS,
		XPAR_LOCALMEMORY_CNTLR_D_BASEADDR,
		XPAR_LOCALMEMORY_CNTLR_D_HIGHADDR
	},
	{
		XPAR_LOCALMEMORY_CNTLR_I_DEVICE_ID,
		XPAR_LOCALMEMORY_CNTLR_I_DATA_WIDTH,
		XPAR_LOCALMEMORY_CNTLR_I_ECC,
		XPAR_LOCALMEMORY_CNTLR_I_FAULT_INJECT,
		XPAR_LOCALMEMORY_CNTLR_I_CE_FAILING_REGISTERS,
		XPAR_LOCALMEMORY_CNTLR_I_UE_FAILING_REGISTERS,
		XPAR_LOCALMEMORY_CNTLR_I_ECC_STATUS_REGISTERS,
		XPAR_LOCALMEMORY_CNTLR_I_CE_COUNTER_WIDTH,
		XPAR_LOCALMEMORY_CNTLR_I_ECC_ONOFF_REGISTER,
		XPAR_LOCALMEMORY_CNTLR_I_ECC_ONOFF_RESET_VALUE,
		XPAR_LOCALMEMORY_CNTLR_I_WRITE_ACCESS,
		XPAR_LOCALMEMORY_CNTLR_I_BASEADDR,
		XPAR_LOCALMEMORY_CNTLR_I_HIGHADDR
	}
};


