// Seed: 1398458137
module module_0 (
    input supply1 id_0
);
  logic [7:0] id_2;
  wire id_3;
  reg id_4;
  always @(1 or 1 or posedge 1) begin : LABEL_0
    if (id_0 == 1) id_4 <= 1;
    else #1 id_4 = #1 id_2[1];
  end
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    input wor id_2,
    input wire id_3,
    input wire id_4
    , id_18,
    input wire id_5,
    input supply1 id_6,
    input wire id_7,
    input supply1 id_8,
    input supply1 id_9
    , id_19,
    input supply0 id_10,
    input supply1 id_11,
    output wire id_12
    , id_20,
    input tri id_13,
    output tri1 id_14,
    input supply1 id_15,
    output supply1 id_16
);
  assign id_19 = 1;
  module_0 modCall_1 (id_15);
  assign modCall_1.id_0 = 0;
  wire id_21;
  id_22(
      .id_0(id_20), .id_1(id_0)
  );
endmodule
