<?xml version="1.0" encoding="utf-8"?>
<Project DefaultTargets="Build" ToolsVersion="16.0" xmlns="http://schemas.microsoft.com/developer/msbuild/2003">
  <PropertyGroup>
    <PreferredToolArchitecture>x64</PreferredToolArchitecture>
  </PropertyGroup>
  <ItemGroup Label="ProjectConfigurations">
    <ProjectConfiguration Include="Debug|x64">
      <Configuration>Debug</Configuration>
      <Platform>x64</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="Release|x64">
      <Configuration>Release</Configuration>
      <Platform>x64</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="MinSizeRel|x64">
      <Configuration>MinSizeRel</Configuration>
      <Platform>x64</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="RelWithDebInfo|x64">
      <Configuration>RelWithDebInfo</Configuration>
      <Platform>x64</Platform>
    </ProjectConfiguration>
  </ItemGroup>
  <PropertyGroup Label="Globals">
    <ProjectGuid>{9065AF4F-8D7E-32AB-A7BE-A36400F58A3A}</ProjectGuid>
    <WindowsTargetPlatformVersion>10.0.18362.0</WindowsTargetPlatformVersion>
    <Keyword>Win32Proj</Keyword>
    <Platform>x64</Platform>
    <ProjectName>AMDGPUCommonTableGen</ProjectName>
    <VCProjectUpgraderObjectName>NoUpgrade</VCProjectUpgraderObjectName>
  </PropertyGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.Default.props" />
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Debug|x64'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v142</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Release|x64'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v142</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v142</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v142</PlatformToolset>
  </PropertyGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.props" />
  <ImportGroup Label="ExtensionSettings">
  </ImportGroup>
  <ImportGroup Label="PropertySheets">
    <Import Project="$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props" Condition="exists('$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props')" Label="LocalAppDataPlatform" />
  </ImportGroup>
  <PropertyGroup Label="UserMacros" />
  <PropertyGroup>
    <_ProjectFileVersion>10.0.20506.1</_ProjectFileVersion>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='Release|x64'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
  </PropertyGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">
    <Midl>
      <AdditionalIncludeDirectories>D:\Project\ollvm-tll\build\lib\Target\AMDGPU;D:\Project\ollvm-tll\lib\Target\AMDGPU;D:\Project\ollvm-tll\build\include;D:\Project\ollvm-tll\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Release|x64'">
    <Midl>
      <AdditionalIncludeDirectories>D:\Project\ollvm-tll\build\lib\Target\AMDGPU;D:\Project\ollvm-tll\lib\Target\AMDGPU;D:\Project\ollvm-tll\build\include;D:\Project\ollvm-tll\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">
    <Midl>
      <AdditionalIncludeDirectories>D:\Project\ollvm-tll\build\lib\Target\AMDGPU;D:\Project\ollvm-tll\lib\Target\AMDGPU;D:\Project\ollvm-tll\build\include;D:\Project\ollvm-tll\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">
    <Midl>
      <AdditionalIncludeDirectories>D:\Project\ollvm-tll\build\lib\Target\AMDGPU;D:\Project\ollvm-tll\lib\Target\AMDGPU;D:\Project\ollvm-tll\build\include;D:\Project\ollvm-tll\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\b6a84e5afe62e30d0d4fc7b752058a08\AMDGPUGenRegisterInfo.inc.tmp.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building AMDGPUGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-register-info -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\Debug\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenRegisterInfo.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building AMDGPUGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-register-info -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\Release\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenRegisterInfo.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building AMDGPUGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-register-info -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\MinSizeRel\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenRegisterInfo.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building AMDGPUGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-register-info -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenRegisterInfo.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\b6a84e5afe62e30d0d4fc7b752058a08\AMDGPUGenRegisterInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Updating AMDGPUGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenRegisterInfo.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Updating AMDGPUGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenRegisterInfo.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Updating AMDGPUGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenRegisterInfo.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Updating AMDGPUGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenRegisterInfo.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\b6a84e5afe62e30d0d4fc7b752058a08\AMDGPUGenInstrInfo.inc.tmp.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building AMDGPUGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-instr-info -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\Debug\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenInstrInfo.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building AMDGPUGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-instr-info -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\Release\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenInstrInfo.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building AMDGPUGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-instr-info -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\MinSizeRel\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenInstrInfo.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building AMDGPUGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-instr-info -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenInstrInfo.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\b6a84e5afe62e30d0d4fc7b752058a08\AMDGPUGenInstrInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Updating AMDGPUGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenInstrInfo.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Updating AMDGPUGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenInstrInfo.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Updating AMDGPUGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenInstrInfo.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Updating AMDGPUGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenInstrInfo.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\b6a84e5afe62e30d0d4fc7b752058a08\AMDGPUGenDAGISel.inc.tmp.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building AMDGPUGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-dag-isel -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\Debug\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDAGISel.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building AMDGPUGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-dag-isel -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\Release\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDAGISel.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building AMDGPUGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-dag-isel -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\MinSizeRel\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDAGISel.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building AMDGPUGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-dag-isel -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDAGISel.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\b6a84e5afe62e30d0d4fc7b752058a08\AMDGPUGenDAGISel.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Updating AMDGPUGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDAGISel.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Updating AMDGPUGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDAGISel.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Updating AMDGPUGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDAGISel.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Updating AMDGPUGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDAGISel.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\b6a84e5afe62e30d0d4fc7b752058a08\AMDGPUGenCallingConv.inc.tmp.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building AMDGPUGenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-callingconv -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenCallingConv.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\Debug\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenCallingConv.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building AMDGPUGenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-callingconv -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenCallingConv.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\Release\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenCallingConv.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building AMDGPUGenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-callingconv -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenCallingConv.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\MinSizeRel\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenCallingConv.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building AMDGPUGenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-callingconv -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenCallingConv.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenCallingConv.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\b6a84e5afe62e30d0d4fc7b752058a08\AMDGPUGenCallingConv.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Updating AMDGPUGenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenCallingConv.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenCallingConv.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Updating AMDGPUGenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenCallingConv.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenCallingConv.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Updating AMDGPUGenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenCallingConv.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenCallingConv.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Updating AMDGPUGenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenCallingConv.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenCallingConv.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\b6a84e5afe62e30d0d4fc7b752058a08\AMDGPUGenSubtargetInfo.inc.tmp.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building AMDGPUGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-subtarget -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\Debug\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenSubtargetInfo.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building AMDGPUGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-subtarget -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\Release\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenSubtargetInfo.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building AMDGPUGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-subtarget -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\MinSizeRel\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenSubtargetInfo.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building AMDGPUGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-subtarget -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenSubtargetInfo.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\b6a84e5afe62e30d0d4fc7b752058a08\AMDGPUGenSubtargetInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Updating AMDGPUGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenSubtargetInfo.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Updating AMDGPUGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenSubtargetInfo.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Updating AMDGPUGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenSubtargetInfo.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Updating AMDGPUGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenSubtargetInfo.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\b6a84e5afe62e30d0d4fc7b752058a08\AMDGPUGenIntrinsics.inc.tmp.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building AMDGPUGenIntrinsics.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-tgt-intrinsic -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenIntrinsics.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\Debug\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenIntrinsics.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building AMDGPUGenIntrinsics.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-tgt-intrinsic -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenIntrinsics.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\Release\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenIntrinsics.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building AMDGPUGenIntrinsics.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-tgt-intrinsic -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenIntrinsics.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\MinSizeRel\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenIntrinsics.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building AMDGPUGenIntrinsics.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-tgt-intrinsic -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenIntrinsics.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenIntrinsics.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\b6a84e5afe62e30d0d4fc7b752058a08\AMDGPUGenIntrinsics.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Updating AMDGPUGenIntrinsics.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenIntrinsics.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenIntrinsics.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenIntrinsics.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenIntrinsics.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Updating AMDGPUGenIntrinsics.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenIntrinsics.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenIntrinsics.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenIntrinsics.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenIntrinsics.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Updating AMDGPUGenIntrinsics.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenIntrinsics.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenIntrinsics.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenIntrinsics.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenIntrinsics.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Updating AMDGPUGenIntrinsics.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenIntrinsics.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenIntrinsics.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenIntrinsics.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenIntrinsics.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\b6a84e5afe62e30d0d4fc7b752058a08\AMDGPUGenMCCodeEmitter.inc.tmp.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building AMDGPUGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-emitter -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenMCCodeEmitter.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\Debug\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenMCCodeEmitter.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building AMDGPUGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-emitter -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenMCCodeEmitter.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\Release\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenMCCodeEmitter.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building AMDGPUGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-emitter -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenMCCodeEmitter.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\MinSizeRel\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenMCCodeEmitter.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building AMDGPUGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-emitter -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenMCCodeEmitter.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenMCCodeEmitter.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\b6a84e5afe62e30d0d4fc7b752058a08\AMDGPUGenMCCodeEmitter.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Updating AMDGPUGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenMCCodeEmitter.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenMCCodeEmitter.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Updating AMDGPUGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenMCCodeEmitter.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenMCCodeEmitter.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Updating AMDGPUGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenMCCodeEmitter.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenMCCodeEmitter.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Updating AMDGPUGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenMCCodeEmitter.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenMCCodeEmitter.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\b6a84e5afe62e30d0d4fc7b752058a08\AMDGPUGenDFAPacketizer.inc.tmp.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building AMDGPUGenDFAPacketizer.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-dfa-packetizer -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDFAPacketizer.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\Debug\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDFAPacketizer.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building AMDGPUGenDFAPacketizer.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-dfa-packetizer -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDFAPacketizer.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\Release\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDFAPacketizer.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building AMDGPUGenDFAPacketizer.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-dfa-packetizer -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDFAPacketizer.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\MinSizeRel\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDFAPacketizer.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building AMDGPUGenDFAPacketizer.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-dfa-packetizer -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDFAPacketizer.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDFAPacketizer.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\b6a84e5afe62e30d0d4fc7b752058a08\AMDGPUGenDFAPacketizer.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Updating AMDGPUGenDFAPacketizer.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDFAPacketizer.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDFAPacketizer.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDFAPacketizer.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDFAPacketizer.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Updating AMDGPUGenDFAPacketizer.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDFAPacketizer.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDFAPacketizer.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDFAPacketizer.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDFAPacketizer.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Updating AMDGPUGenDFAPacketizer.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDFAPacketizer.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDFAPacketizer.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDFAPacketizer.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDFAPacketizer.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Updating AMDGPUGenDFAPacketizer.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDFAPacketizer.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDFAPacketizer.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDFAPacketizer.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDFAPacketizer.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\b6a84e5afe62e30d0d4fc7b752058a08\AMDGPUGenAsmWriter.inc.tmp.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building AMDGPUGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-asm-writer -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenAsmWriter.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\Debug\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenAsmWriter.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building AMDGPUGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-asm-writer -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenAsmWriter.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\Release\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenAsmWriter.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building AMDGPUGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-asm-writer -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenAsmWriter.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\MinSizeRel\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenAsmWriter.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building AMDGPUGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-asm-writer -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenAsmWriter.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenAsmWriter.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\b6a84e5afe62e30d0d4fc7b752058a08\AMDGPUGenAsmWriter.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Updating AMDGPUGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenAsmWriter.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenAsmWriter.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Updating AMDGPUGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenAsmWriter.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenAsmWriter.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Updating AMDGPUGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenAsmWriter.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenAsmWriter.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Updating AMDGPUGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenAsmWriter.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenAsmWriter.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\b6a84e5afe62e30d0d4fc7b752058a08\AMDGPUGenAsmMatcher.inc.tmp.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building AMDGPUGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-asm-matcher -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\Debug\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenAsmMatcher.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building AMDGPUGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-asm-matcher -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\Release\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenAsmMatcher.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building AMDGPUGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-asm-matcher -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\MinSizeRel\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenAsmMatcher.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building AMDGPUGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-asm-matcher -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenAsmMatcher.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\b6a84e5afe62e30d0d4fc7b752058a08\AMDGPUGenAsmMatcher.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Updating AMDGPUGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenAsmMatcher.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Updating AMDGPUGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenAsmMatcher.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Updating AMDGPUGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenAsmMatcher.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Updating AMDGPUGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenAsmMatcher.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\b6a84e5afe62e30d0d4fc7b752058a08\AMDGPUGenDisassemblerTables.inc.tmp.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building AMDGPUGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-disassembler -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\Debug\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDisassemblerTables.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building AMDGPUGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-disassembler -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\Release\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDisassemblerTables.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building AMDGPUGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-disassembler -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\MinSizeRel\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDisassemblerTables.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building AMDGPUGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-disassembler -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDisassemblerTables.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\b6a84e5afe62e30d0d4fc7b752058a08\AMDGPUGenDisassemblerTables.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Updating AMDGPUGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDisassemblerTables.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Updating AMDGPUGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDisassemblerTables.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Updating AMDGPUGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDisassemblerTables.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Updating AMDGPUGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDisassemblerTables.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\b6a84e5afe62e30d0d4fc7b752058a08\AMDGPUGenMCPseudoLowering.inc.tmp.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building AMDGPUGenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-pseudo-lowering -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenMCPseudoLowering.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\Debug\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenMCPseudoLowering.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building AMDGPUGenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-pseudo-lowering -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenMCPseudoLowering.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\Release\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenMCPseudoLowering.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building AMDGPUGenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-pseudo-lowering -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenMCPseudoLowering.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\MinSizeRel\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenMCPseudoLowering.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building AMDGPUGenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-pseudo-lowering -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenMCPseudoLowering.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenMCPseudoLowering.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\b6a84e5afe62e30d0d4fc7b752058a08\AMDGPUGenMCPseudoLowering.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Updating AMDGPUGenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenMCPseudoLowering.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenMCPseudoLowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenMCPseudoLowering.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenMCPseudoLowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Updating AMDGPUGenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenMCPseudoLowering.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenMCPseudoLowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenMCPseudoLowering.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenMCPseudoLowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Updating AMDGPUGenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenMCPseudoLowering.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenMCPseudoLowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenMCPseudoLowering.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenMCPseudoLowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Updating AMDGPUGenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenMCPseudoLowering.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenMCPseudoLowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenMCPseudoLowering.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenMCPseudoLowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\b6a84e5afe62e30d0d4fc7b752058a08\AMDGPUGenRegisterBank.inc.tmp.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building AMDGPUGenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-register-bank -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\Debug\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenRegisterBank.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building AMDGPUGenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-register-bank -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\Release\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenRegisterBank.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building AMDGPUGenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-register-bank -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\MinSizeRel\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenRegisterBank.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building AMDGPUGenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-register-bank -I D:/Project/ollvm-tll/lib/Target/AMDGPU -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/AMDGPU/AMDGPU.td -o D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPU.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUCallingConv.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPUIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterBanks.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\AMDGPURegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\BUFInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\CaymanInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\DSInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\EvergreenInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\FLATInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\GCNProcessors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\MIMGInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600InstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Intrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Processors.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600RegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R600Schedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\R700Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstrInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIIntrinsics.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SIRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SISchedule.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SMInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\SOPInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstrFormats.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VIInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP1Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP2Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3Instructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOP3PInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPCInstructions.td;D:\Project\ollvm-tll\lib\Target\AMDGPU\VOPInstructions.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenRegisterBank.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\b6a84e5afe62e30d0d4fc7b752058a08\AMDGPUGenRegisterBank.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Updating AMDGPUGenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenRegisterBank.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Updating AMDGPUGenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenRegisterBank.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Updating AMDGPUGenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenRegisterBank.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Updating AMDGPUGenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.tmp D:/Project/ollvm-tll/build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenRegisterBank.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\ff219ff9f8b362e2d435c32d3c3db529\AMDGPUCommonTableGen.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenRegisterInfo.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenInstrInfo.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDAGISel.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenCallingConv.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenSubtargetInfo.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenIntrinsics.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenMCCodeEmitter.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDFAPacketizer.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenAsmWriter.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenAsmMatcher.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDisassemblerTables.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenMCPseudoLowering.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenRegisterBank.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\CMakeFiles\AMDGPUCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <VerifyInputsAndOutputsExist Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</VerifyInputsAndOutputsExist>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenRegisterInfo.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenInstrInfo.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDAGISel.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenCallingConv.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenSubtargetInfo.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenIntrinsics.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenMCCodeEmitter.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDFAPacketizer.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenAsmWriter.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenAsmMatcher.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDisassemblerTables.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenMCPseudoLowering.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenRegisterBank.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\CMakeFiles\AMDGPUCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <VerifyInputsAndOutputsExist Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</VerifyInputsAndOutputsExist>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenRegisterInfo.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenInstrInfo.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDAGISel.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenCallingConv.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenSubtargetInfo.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenIntrinsics.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenMCCodeEmitter.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDFAPacketizer.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenAsmWriter.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenAsmMatcher.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDisassemblerTables.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenMCPseudoLowering.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenRegisterBank.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\CMakeFiles\AMDGPUCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <VerifyInputsAndOutputsExist Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</VerifyInputsAndOutputsExist>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenRegisterInfo.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenInstrInfo.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDAGISel.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenCallingConv.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenSubtargetInfo.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenIntrinsics.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenMCCodeEmitter.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDFAPacketizer.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenAsmWriter.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenAsmMatcher.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenDisassemblerTables.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenMCPseudoLowering.inc;D:\Project\ollvm-tll\build\lib\Target\AMDGPU\AMDGPUGenRegisterBank.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\CMakeFiles\AMDGPUCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
      <VerifyInputsAndOutputsExist Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</VerifyInputsAndOutputsExist>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\lib\Target\AMDGPU\CMakeLists.txt">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building Custom Rule D:/Project/ollvm-tll/lib/Target/AMDGPU/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SD:/Project/ollvm-tll -BD:/Project/ollvm-tll/build --check-stamp-file D:/Project/ollvm-tll/build/lib/Target/AMDGPU/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building Custom Rule D:/Project/ollvm-tll/lib/Target/AMDGPU/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SD:/Project/ollvm-tll -BD:/Project/ollvm-tll/build --check-stamp-file D:/Project/ollvm-tll/build/lib/Target/AMDGPU/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building Custom Rule D:/Project/ollvm-tll/lib/Target/AMDGPU/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SD:/Project/ollvm-tll -BD:/Project/ollvm-tll/build --check-stamp-file D:/Project/ollvm-tll/build/lib/Target/AMDGPU/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building Custom Rule D:/Project/ollvm-tll/lib/Target/AMDGPU/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SD:/Project/ollvm-tll -BD:/Project/ollvm-tll/build --check-stamp-file D:/Project/ollvm-tll/build/lib/Target/AMDGPU/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\AMDGPU\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <None Include="D:\Project\ollvm-tll\build\lib\Target\AMDGPU\CMakeFiles\AMDGPUCommonTableGen" />
  </ItemGroup>
  <ItemGroup>
    <ProjectReference Include="D:\Project\ollvm-tll\build\ZERO_CHECK.vcxproj">
      <Project>{991F28C1-BAA2-3294-A8DB-19EEB6478608}</Project>
      <Name>ZERO_CHECK</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
    <ProjectReference Include="D:\Project\ollvm-tll\build\include\llvm\IR\intrinsics_gen.vcxproj">
      <Project>{CFADA3AD-9E25-396B-9ABE-5EB7D06EC363}</Project>
      <Name>intrinsics_gen</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
    <ProjectReference Include="D:\Project\ollvm-tll\build\utils\TableGen\llvm-tblgen.vcxproj">
      <Project>{CD111E96-FFF2-3391-A865-D4796CC65128}</Project>
      <Name>llvm-tblgen</Name>
    </ProjectReference>
  </ItemGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.targets" />
  <ImportGroup Label="ExtensionTargets">
  </ImportGroup>
</Project>