Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Fri Feb 23 18:37:41 2024
| Host         : ece47 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_control_sets -verbose -file counter_top_control_sets_placed.rpt
| Design       : counter_top
| Device       : xc7z010
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              26 |            7 |
| Yes          | No                    | No                     |               5 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              96 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------+--------------------------+------------------+----------------+--------------+
|  Clock Signal  |  Enable Signal |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------+--------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                |                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | p5/direction   |                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | btn_IBUF[0]    | p1/dbnc_i_1_n_0          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | btn_IBUF[1]    | p2/dbnc_i_1__0_n_0       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | btn_IBUF[2]    | p3/dbnc_i_1__1_n_0       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | btn_IBUF[3]    | p4/dbnc_i_1__2_n_0       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | p5/E[0]        |                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | p5/en_reg_0[0] | p6/counter               |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | btn_IBUF[0]    | p1/counter               |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | btn_IBUF[1]    | p2/counter               |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | btn_IBUF[2]    | p3/counter               |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | btn_IBUF[3]    | p4/counter               |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG |                | p5/counter[0]_i_1__3_n_0 |                7 |             26 |         3.71 |
+----------------+----------------+--------------------------+------------------+----------------+--------------+


