/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [28:0] celloutsig_0_17z;
  wire [25:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  reg [49:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_18z;
  wire [17:0] celloutsig_1_19z;
  wire [27:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_2z | celloutsig_1_0z[3]);
  assign celloutsig_0_18z = { celloutsig_0_9z[30:29], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_2z } & { in_data[82:63], celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[146:139] & in_data[159:152];
  assign celloutsig_0_17z = { celloutsig_0_1z[4:2], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_0z } / { 1'h1, celloutsig_0_9z[22:2], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_1_4z = { in_data[102], celloutsig_1_3z, celloutsig_1_0z } == { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_14z = { celloutsig_1_10z[6:5], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_4z } == { celloutsig_1_1z[14:1], celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_3z };
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z } >= { in_data[77:76], celloutsig_0_0z };
  assign celloutsig_0_12z = celloutsig_0_9z[36:19] >= { in_data[39:30], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_14z = { celloutsig_0_0z[3:2], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_10z } >= { celloutsig_0_8z[2:0], celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_1_5z = celloutsig_1_1z[18:9] >= { in_data[175:168], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_3z = celloutsig_0_1z >= in_data[11:6];
  assign celloutsig_0_11z = ! { in_data[73], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_16z = ! { celloutsig_0_9z[12:9], celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_2z };
  assign celloutsig_1_2z = ! celloutsig_1_0z[6:3];
  assign celloutsig_0_2z = ! { celloutsig_0_0z[3:0], celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_0z[2:0], celloutsig_0_3z, celloutsig_0_1z } < { celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_7z = { in_data[190:186], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z } < { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_15z } % { 1'h1, celloutsig_1_8z[1:0], celloutsig_1_7z };
  assign celloutsig_0_8z = celloutsig_0_0z % { 1'h1, celloutsig_0_0z[3:1], in_data[0] };
  assign celloutsig_0_5z = { in_data[11:6], celloutsig_0_4z } != { in_data[55:50], celloutsig_0_3z };
  assign celloutsig_0_6z = { in_data[28:13], celloutsig_0_5z } != { in_data[10:5], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_15z = { celloutsig_0_0z[2:1], celloutsig_0_1z } != { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_1_11z = { celloutsig_1_1z[26:22], celloutsig_1_2z } != celloutsig_1_10z[7:2];
  assign celloutsig_1_12z = in_data[99:97] != { in_data[104], celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_1_15z = { celloutsig_1_1z[7:5], celloutsig_1_7z, celloutsig_1_14z } != { celloutsig_1_9z[6:3], celloutsig_1_3z };
  assign celloutsig_1_19z = - { in_data[111:108], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_18z };
  assign celloutsig_1_8z = - { in_data[124], celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_3z = ~^ { celloutsig_1_0z[7:4], celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[45:41] << in_data[53:49];
  assign celloutsig_1_1z = in_data[166:139] << in_data[190:163];
  assign celloutsig_1_9z = { celloutsig_1_1z[18:14], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z } << { celloutsig_1_0z[7:1], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_13z = { in_data[41:35], celloutsig_0_10z, celloutsig_0_12z } - { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_1z = in_data[53:48] - in_data[58:53];
  assign celloutsig_0_7z = { celloutsig_0_0z[2], celloutsig_0_4z, celloutsig_0_5z } ~^ { celloutsig_0_0z[4], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_10z = { in_data[124:118], celloutsig_1_4z } ^ { in_data[171:167], celloutsig_1_8z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_9z = 50'h0000000000000;
    else if (clkin_data[0]) celloutsig_0_9z = { celloutsig_0_8z[3:1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_4z };
  assign { out_data[131:128], out_data[113:96], out_data[60:32], out_data[25:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
