<html><head><title>interface ti.catalog.c6000.ICacheInfo</title>
<meta name="googlebot" content="noindex,nofollow">
<link rel="stylesheet" type="text/css" href="../../../src.css"/>
</head>
<body>
<pre class=src>
     1    <span class="comment">/*
</span>     2    <span class="comment"> *  Copyright (c) 2010 by Texas Instruments and others.
</span>     3    <span class="comment"> *  All rights reserved. This program and the accompanying materials
</span>     4    <span class="comment"> *  are made available under the terms of the Eclipse Public License v1.0
</span>     5    <span class="comment"> *  which accompanies this distribution, and is available at
</span>     6    <span class="comment"> *  http://www.eclipse.org/legal/epl-v10.html
</span>     7    <span class="comment"> *
</span>     8    <span class="comment"> *  Contributors:
</span>     9    <span class="comment"> *      Texas Instruments - initial implementation
</span>    10    <span class="comment"> *
</span>    11    <span class="comment"> * */</span>
    12    
    13    <span class="comment">/*
</span>    14    <span class="comment"> *  ======== ICacheInfo.xdc ========
</span>    15    <span class="comment"> */</span>
    16    
    17    
    18    <span class=key>package</span> ti.catalog.c6000;
    19    
    20    <span class=key>metaonly</span> <span class=key>interface</span> ICacheInfo {
    21        <span class="xdoc">/*!
</span>    22    <span class="xdoc">     *  ======== CacheDesc ========
</span>    23    <span class="xdoc">     *  Structure used by ICpuDataSheet implementations to
</span>    24    <span class="xdoc">     *  specify device cache modes. 
</span>    25    <span class="xdoc">     *   
</span>    26    <span class="xdoc">     *  A map is defined by an ICpuDataSheet implementation
</span>    27    <span class="xdoc">     *  that maps a string denoting a device register setting
</span>    28    <span class="xdoc">     *  to a CacheDesc structure. This maybe used in implementing
</span>    29    <span class="xdoc">     *  the 'getMemoryMap' method. An example of such a map is shown below :
</span>    30    <span class="xdoc">     *
</span>    31    <span class="xdoc">     *   readonly config ti.catalog.c6000.ICacheInfo.CacheDesc cacheMap[string] =  [
</span>    32    <span class="xdoc">         *    ['l1PMode',{desc:"L1P Cache",
</span>    33    <span class="xdoc">         *                map : [["0k",0x0000],
</span>    34    <span class="xdoc">         *                       ["4k",0x1000],
</span>    35    <span class="xdoc">         *                       ["8k",0x2000],
</span>    36    <span class="xdoc">         *                       ["16k",0x4000],
</span>    37    <span class="xdoc">         *                       ["32k",0x8000]],
</span>    38    <span class="xdoc">         *                defaultValue: "0k",
</span>    39    <span class="xdoc">         *                memorySection: "L1PSRAM"}],
</span>    40    <span class="xdoc">         *
</span>    41    <span class="xdoc">         *        ['l1DMode',{desc:"L1D Cache",
</span>    42    <span class="xdoc">         *                map : [["0k",0x0000],
</span>    43    <span class="xdoc">         *                       ["4k",0x1000],
</span>    44    <span class="xdoc">         *                       ["8k",0x2000],
</span>    45    <span class="xdoc">         *                       ["16k",0x4000],
</span>    46    <span class="xdoc">         *                       ["32k",0x8000]],
</span>    47    <span class="xdoc">         *                defaultValue: "0k",
</span>    48    <span class="xdoc">         *                memorySection: "L1DSRAM"}],
</span>    49    <span class="xdoc">         *            
</span>    50    <span class="xdoc">         *    ['l2Mode',{desc:"L2 Cache",
</span>    51    <span class="xdoc">         *                map : [["0k",0x0000],
</span>    52    <span class="xdoc">         *                       ["32k",0x8000],
</span>    53    <span class="xdoc">         *                       ["64k",0x10000],
</span>    54    <span class="xdoc">         *                       ["128k",0x20000],
</span>    55    <span class="xdoc">         *                       ["256k",0x40000]],
</span>    56    <span class="xdoc">         *                defaultValue: "0k",
</span>    57    <span class="xdoc">         *                memorySection: "IRAM"}], 
</span>    58    <span class="xdoc">     *
</span>    59    <span class="xdoc">     *   ];
</span>    60    <span class="xdoc">     *
</span>    61    <span class="xdoc">     *  <b>@_nodoc</b>
</span>    62    <span class="xdoc">     */</span>
    63        <span class=key>struct</span> CacheDesc {
    64            string desc;          <span class="xdoc">/*! String describing the register setting */</span>
    65            <span class=key>unsigned</span> map[string]; <span class="xdoc">/*! A hash of cache modes to cache size*/</span>
    66            string defaultValue;  <span class="xdoc">/*! The default cache mode for the device */</span>
    67            string memorySection; <span class="xdoc">/*! The associated memory section */</span>
    68        };
    69    
    70    
    71    }
    72    <span class="comment">/*
</span>    73    <span class="comment"> *  @(#) ti.catalog.c6000; 1, 0, 0, 0,226; 2-23-2010 16:50:37; /db/ztree/library/trees/platform/platform-k32x/src/
</span>    74    <span class="comment"> */</span>
    75    
</pre>
</body></html>
