Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Nov 11 12:31:59 2022
| Host         : ferney-pc running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
| Design       : top
| Device       : 7z010clg400-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+------------+
|          Instance          |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+------------+
| top                        |            (top) |       2559 |       2543 |      16 |    0 | 2210 |     18 |      8 |          4 |
|   (top)                    |            (top) |        448 |        432 |      16 |    0 |  951 |     17 |      0 |          0 |
|   VexRiscv                 |         VexRiscv |       2112 |       2112 |       0 |    0 | 1259 |      1 |      8 |          4 |
|     (VexRiscv)             |         VexRiscv |        842 |        842 |       0 |    0 | 1080 |      0 |      2 |          4 |
|     IBusCachedPlugin_cache | InstructionCache |        774 |        774 |       0 |    0 |  106 |      1 |      1 |          0 |
|     dataCache_1            |        DataCache |        506 |        506 |       0 |    0 |   73 |      0 |      5 |          0 |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


