/* Generated by Yosys 0.8+498 (git sha1 296ecde6, gcc 7.4.0-1ubuntu1~18.04 -fPIC -Os) */

module \../cnt1.aig (clk);
  input clk;
  wire n1;
  wire n1_inv;
  assign n1 = 1'h0;
endmodule
