// Seed: 305993276
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  assign id_5 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = 1;
  reg id_10 = id_5;
  tri id_11 = id_8 - id_11;
  initial id_5 <= id_1;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_9,
      id_9
  );
endmodule
