<?xml version="1.0" encoding="UTF-8"?><module id="PIM" HW_revision="" XML_version="1" description="Proxy for PDMA Registers">
     <register id="PID" acronym="PID" offset="0" width="32" description="Peripheral Identification ">
<bitfield id="_RESV_1" width="8" begin="31" end="24" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TID" width="8" begin="23" end="16" resetval="1" description="Peripheral Type ID" range="" rwaccess="R"/>
<bitfield id="CID" width="8" begin="15" end="8" resetval="4" description="Peripheral Class ID" range="" rwaccess="R"/>
<bitfield id="PREV" width="8" begin="7" end="0" resetval="1" description="Peripheral Revision Number" range="" rwaccess="R"/>
</register>
     <register id="GCSR" acronym="GCSR" offset="0x04" width="32" description="Global Control &amp; Status">
<bitfield id="STRT" width="1" begin="31" end="31" resetval="0" description="PDMA Start Control" range="" rwaccess="R/W">
<bitenum id="HALTED" value="0" token="HALTED" description=""/>
<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
</bitfield>
<bitfield id="_RESV_2" width="29" begin="30" end="2" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="SOFT" width="1" begin="1" end="1" resetval="1" description="Soft run selection" range="" rwaccess="RW">
<bitenum id="HALTED" value="1" token="HALTED" description=""/>
</bitfield>
<bitfield id="FREE" width="1" begin="0" end="0" resetval="1" description="Free run selection" range="" rwaccess="RW">
<bitenum id="HALT" value="0" token="HALT" description=""/>
<bitenum id="RUN" value="1" token="RUN" description=""/>
</bitfield>
</register>
     <register id="STATR0" acronym="STATR0" offset="0x20" width="32" description="Statistics Registers">
<bitfield id="WAIT" width="16" begin="31" end="16" resetval="0" description="Count of PDMA stalls" range="" rwaccess="R"/>
<bitfield id="ERROR" width="16" begin="15" end="0" resetval="0" description="Count for PDMA Errors" range="" rwaccess="R"/>
</register>
     <register id="STATR1" acronym="STATR1" offset="0x24" width="32" description="Statistics Registers">
<bitfield id="WAIT" width="16" begin="31" end="16" resetval="0" description="Count of PDMA stalls" range="" rwaccess="R"/>
<bitfield id="ERROR" width="16" begin="15" end="0" resetval="0" description="Count for PDMA Errors" range="" rwaccess="R"/>
</register>
     <register id="PCR0" acronym="PCR0" offset="0x60" width="32" description="Peripheral Control">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="BEND" width="1" begin="26" end="26" resetval="0" description="Endian Mode Selection" range="" rwaccess="RW">
<bitenum id="LITTLE_ENDIAN" value="0" token="LITTLE_ENDIAN" description=""/>
<bitenum id="BIG_ENDIAN" value="1" token="BIG_ENDIAN" description=""/>
</bitfield>
<bitfield id="CLRS" width="1" begin="25" end="25" resetval="0" description="Clears Statistics Register" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="SFRM" width="1" begin="24" end="24" resetval="0" description="Super Frame Sync Select" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="PE" width="2" begin="23" end="22" resetval="0" description="Peripheral Event Control" range="" rwaccess="RW"/>
<bitfield id="_RESV_6" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
<bitenum id="ACLK" value="0" token="ACLK" description=""/>
</bitfield>
<bitfield id="SYNC" width="1" begin="20" end="20" resetval="0" description="Peripheral Synchronization Start" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="PRI" width="2" begin="19" end="18" resetval="0" description="Priority" range="" rwaccess="RW">
<bitenum id="LOWEST" value="0" token="LOWEST" description=""/>
<bitenum id="LOW" value="1" token="LOW" description=""/>
<bitenum id="HIGH" value="2" token="HIGH" description=""/>
<bitenum id="HIGHEST" value="2" token="HIGHEST" description=""/>
</bitfield>
<bitfield id="ABU" width="1" begin="17" end="17" resetval="0" description="Enable Control For Auto Buffer" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="DIR" width="1" begin="16" end="16" resetval="0" description="Direction Of Transfer" range="" rwaccess="RW">
<bitenum id="SW_TO_PERI" value="0" token="SW_TO_PERI" description=""/>
<bitenum id="PERI_TO_SW" value="1" token="PERI_TO_SW" description=""/>
</bitfield>
<bitfield id="PBLEN" width="4" begin="15" end="12" resetval="0" description="Peripheral Burst Length" range="" rwaccess="RW"/>
<bitfield id="PMOD" width="1" begin="11" end="11" resetval="0" description="Peripheral Address Modification" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="_RESV_13" width="3" begin="10" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="SBLEN" width="4" begin="7" end="4" resetval="0" description="Switch Burst Length" range="" rwaccess="RW"/>
<bitfield id="SMOD" width="1" begin="3" end="3" resetval="0" description="Switch Address Modification" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="_RESV_16" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
</register>
     <register id="PCR1" acronym="PCR1" offset="0x64" width="32" description="Peripheral Control">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="BEND" width="1" begin="26" end="26" resetval="0" description="Endian Mode Selection" range="" rwaccess="RW">
<bitenum id="LITTLE_ENDIAN" value="0" token="LITTLE_ENDIAN" description=""/>
<bitenum id="BIG_ENDIAN" value="1" token="BIG_ENDIAN" description=""/>
</bitfield>
<bitfield id="CLRS" width="1" begin="25" end="25" resetval="0" description="Clears Statistics Register" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="SFRM" width="1" begin="24" end="24" resetval="0" description="Super Frame Sync Select" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="PE" width="2" begin="23" end="22" resetval="0" description="Peripheral Event Control" range="" rwaccess="RW"/>
<bitfield id="_RESV_6" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
<bitenum id="ACLK" value="0" token="ACLK" description=""/>
</bitfield>
<bitfield id="SYNC" width="1" begin="20" end="20" resetval="0" description="Peripheral Synchronization Start" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="PRI" width="2" begin="19" end="18" resetval="0" description="Priority" range="" rwaccess="RW">
<bitenum id="LOWEST" value="0" token="LOWEST" description=""/>
<bitenum id="LOW" value="1" token="LOW" description=""/>
<bitenum id="HIGH" value="2" token="HIGH" description=""/>
<bitenum id="HIGHEST" value="2" token="HIGHEST" description=""/>
</bitfield>
<bitfield id="ABU" width="1" begin="17" end="17" resetval="0" description="Enable Control For Auto Buffer" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="DIR" width="1" begin="16" end="16" resetval="0" description="Direction Of Transfer" range="" rwaccess="RW">
<bitenum id="SW_TO_PERI" value="0" token="SW_TO_PERI" description=""/>
<bitenum id="PERI_TO_SW" value="1" token="PERI_TO_SW" description=""/>
</bitfield>
<bitfield id="PBLEN" width="4" begin="15" end="12" resetval="0" description="Peripheral Burst Length" range="" rwaccess="RW"/>
<bitfield id="PMOD" width="1" begin="11" end="11" resetval="0" description="Peripheral Address Modification" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="_RESV_13" width="3" begin="10" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="SBLEN" width="4" begin="7" end="4" resetval="0" description="Switch Burst Length" range="" rwaccess="RW"/>
<bitfield id="SMOD" width="1" begin="3" end="3" resetval="0" description="Switch Address Modification" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="_RESV_16" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
</register>
<register id="TX0_CHPROXY_SAR" acronym="TX0_CHPROXY_SAR" offset="0x100" width="32" description="Switch Address">
<bitfield id="MSB" width="16" begin="31" end="16" resetval="0" description="Switch Address MSB's" range="" rwaccess="RW"/>
<bitfield id="LSB" width="16" begin="15" end="0" resetval="0" description="Switch Address LSB's" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description=""/>
</bitfield>
</register>
<register id="TX0_CHPROXY_PAR" acronym="TX0_CHPROXY_PAR" offset="0x104" width="32" description="Switch Address">
<bitfield id="MSB" width="16" begin="31" end="16" resetval="0" description="Peripheral Address MSB's" range="" rwaccess="RW"/>
<bitfield id="LSB" width="16" begin="15" end="0" resetval="0" description="Peripheral Address LSB's" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description=""/>
</bitfield>
</register>
<register id="TX0_CHPROXY_BUFSIZE" acronym="TX0_CHPROXY_BUFSIZE" offset="0x108" width="32" description="Transfer Count / Buffer Size">
<bitfield id="PBUF" width="16" begin="31" end="16" resetval="0" description="ABU Mode - Peripheral Buffer Size / Block Mode - 31to27 reserved &amp; 26-16 Xfer Count" range="" rwaccess="RW"/>
<bitfield id="SBUF" width="16" begin="15" end="0" resetval="0" description="ABU Mode - Switch buffer Size / Block Mode - 16to0 Xfer Count" range="" rwaccess="RW"/>
</register>
<register id="TX0_CHPROXY_TCR" acronym="TX0_CHPROXY_TCR" offset="0x10C" width="32" description="Transfer Control">
<bitfield id="STRT" width="1" begin="31" end="31" resetval="0" description="Enable / Disable control for Channel" range="" rwaccess="RW"/>
<bitfield id="_RESV_2" width="2" begin="30" end="29" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="IMOD" width="1" begin="28" end="28" resetval="0" description="Interrupt Mode" range="" rwaccess="RW"/>
<bitfield id="IE" width="1" begin="27" end="27" resetval="0" description="Interrupt Enable" range="" rwaccess="RW"/>
<bitfield id="SINT" width="3" begin="26" end="24" resetval="0" description="Subsystem Interrupt" range="" rwaccess="RW"/>
<bitfield id="PSIZ" width="2" begin="23" end="22" resetval="0" description="Peripheral Element Size" range="" rwaccess="RW"/>
<bitfield id="SSIZ" width="2" begin="21" end="20" resetval="0" description="Switch Element Size" range="" rwaccess="RW"/>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="FF" width="1" begin="17" end="17" resetval="0" description="FIFO Full Flag - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="BCZ" width="1" begin="16" end="16" resetval="0" description="Block Count Equal 0 - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_11" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="WRPTR" width="7" begin="14" end="8" resetval="0" description="Write Pointer - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RDPTR" width="7" begin="6" end="0" resetval="0" description="Read Pointer- should be initialised to 0" range="" rwaccess="RW"/>
</register>
<register id="TX1_CHPROXY_SAR" acronym="TX1_CHPROXY_SAR" offset="0x110" width="32" description="Switch Address">
<bitfield id="MSB" width="16" begin="31" end="16" resetval="0" description="Switch Address MSB's" range="" rwaccess="RW"/>
<bitfield id="LSB" width="16" begin="15" end="0" resetval="0" description="Switch Address LSB's" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description=""/>
</bitfield>
</register>
<register id="TX1_CHPROXY_PAR" acronym="TX1_CHPROXY_PAR" offset="0x114" width="32" description="Switch Address">
<bitfield id="MSB" width="16" begin="31" end="16" resetval="0" description="Peripheral Address MSB's" range="" rwaccess="RW"/>
<bitfield id="LSB" width="16" begin="15" end="0" resetval="0" description="Peripheral Address LSB's" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description=""/>
</bitfield>
</register>
<register id="TX1_CHPROXY_BUFSIZE" acronym="TX1_CHPROXY_BUFSIZE" offset="0x118" width="32" description="Transfer Count / Buffer Size">
<bitfield id="PBUF" width="16" begin="31" end="16" resetval="0" description="ABU Mode - Peripheral Buffer Size / Block Mode - 31to27 reserved &amp; 26-16 Xfer Count" range="" rwaccess="RW"/>
<bitfield id="SBUF" width="16" begin="15" end="0" resetval="0" description="ABU Mode - Switch buffer Size / Block Mode - 16to0 Xfer Count" range="" rwaccess="RW"/>
</register>
<register id="TX1_CHPROXY_TCR" acronym="TX1_CHPROXY_TCR" offset="0x11C" width="32" description="Transfer Control">
<bitfield id="STRT" width="1" begin="31" end="31" resetval="0" description="Enable / Disable control for Channel" range="" rwaccess="RW"/>
<bitfield id="_RESV_2" width="2" begin="30" end="29" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="IMOD" width="1" begin="28" end="28" resetval="0" description="Interrupt Mode" range="" rwaccess="RW"/>
<bitfield id="IE" width="1" begin="27" end="27" resetval="0" description="Interrupt Enable" range="" rwaccess="RW"/>
<bitfield id="SINT" width="3" begin="26" end="24" resetval="0" description="Subsystem Interrupt" range="" rwaccess="RW"/>
<bitfield id="PSIZ" width="2" begin="23" end="22" resetval="0" description="Peripheral Element Size" range="" rwaccess="RW"/>
<bitfield id="SSIZ" width="2" begin="21" end="20" resetval="0" description="Switch Element Size" range="" rwaccess="RW"/>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="FF" width="1" begin="17" end="17" resetval="0" description="FIFO Full Flag - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="BCZ" width="1" begin="16" end="16" resetval="0" description="Block Count Equal 0 - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_11" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="WRPTR" width="7" begin="14" end="8" resetval="0" description="Write Pointer - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RDPTR" width="7" begin="6" end="0" resetval="0" description="Read Pointer- should be initialised to 0" range="" rwaccess="RW"/>
</register>
<register id="TX2_CHPROXY_SAR" acronym="TX2_CHPROXY_SAR" offset="0x120" width="32" description="Switch Address">
<bitfield id="MSB" width="16" begin="31" end="16" resetval="0" description="Switch Address MSB's" range="" rwaccess="RW"/>
<bitfield id="LSB" width="16" begin="15" end="0" resetval="0" description="Switch Address LSB's" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description=""/>
</bitfield>
</register>
<register id="TX2_CHPROXY_PAR" acronym="TX2_CHPROXY_PAR" offset="0x124" width="32" description="Switch Address">
<bitfield id="MSB" width="16" begin="31" end="16" resetval="0" description="Peripheral Address MSB's" range="" rwaccess="RW"/>
<bitfield id="LSB" width="16" begin="15" end="0" resetval="0" description="Peripheral Address LSB's" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description=""/>
</bitfield>
</register>
<register id="TX2_CHPROXY_BUFSIZE" acronym="TX2_CHPROXY_BUFSIZE" offset="0x128" width="32" description="Transfer Count / Buffer Size">
<bitfield id="PBUF" width="16" begin="31" end="16" resetval="0" description="ABU Mode - Peripheral Buffer Size / Block Mode - 31to27 reserved &amp; 26-16 Xfer Count" range="" rwaccess="RW"/>
<bitfield id="SBUF" width="16" begin="15" end="0" resetval="0" description="ABU Mode - Switch buffer Size / Block Mode - 16to0 Xfer Count" range="" rwaccess="RW"/>
</register>
<register id="TX2_CHPROXY_TCR" acronym="TX2_CHPROXY_TCR" offset="0x12C" width="32" description="Transfer Control">
<bitfield id="STRT" width="1" begin="31" end="31" resetval="0" description="Enable / Disable control for Channel" range="" rwaccess="RW"/>
<bitfield id="_RESV_2" width="2" begin="30" end="29" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="IMOD" width="1" begin="28" end="28" resetval="0" description="Interrupt Mode" range="" rwaccess="RW"/>
<bitfield id="IE" width="1" begin="27" end="27" resetval="0" description="Interrupt Enable" range="" rwaccess="RW"/>
<bitfield id="SINT" width="3" begin="26" end="24" resetval="0" description="Subsystem Interrupt" range="" rwaccess="RW"/>
<bitfield id="PSIZ" width="2" begin="23" end="22" resetval="0" description="Peripheral Element Size" range="" rwaccess="RW"/>
<bitfield id="SSIZ" width="2" begin="21" end="20" resetval="0" description="Switch Element Size" range="" rwaccess="RW"/>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="FF" width="1" begin="17" end="17" resetval="0" description="FIFO Full Flag - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="BCZ" width="1" begin="16" end="16" resetval="0" description="Block Count Equal 0 - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_11" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="WRPTR" width="7" begin="14" end="8" resetval="0" description="Write Pointer - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RDPTR" width="7" begin="6" end="0" resetval="0" description="Read Pointer- should be initialised to 0" range="" rwaccess="RW"/>
</register>
<register id="TX3_CHPROXY_SAR" acronym="TX3_CHPROXY_SAR" offset="0x130" width="32" description="Switch Address">
<bitfield id="MSB" width="16" begin="31" end="16" resetval="0" description="Switch Address MSB's" range="" rwaccess="RW"/>
<bitfield id="LSB" width="16" begin="15" end="0" resetval="0" description="Switch Address LSB's" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description=""/>
</bitfield>
</register>
<register id="TX3_CHPROXY_PAR" acronym="TX3_CHPROXY_PAR" offset="0x134" width="32" description="Switch Address">
<bitfield id="MSB" width="16" begin="31" end="16" resetval="0" description="Peripheral Address MSB's" range="" rwaccess="RW"/>
<bitfield id="LSB" width="16" begin="15" end="0" resetval="0" description="Peripheral Address LSB's" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description=""/>
</bitfield>
</register>
<register id="TX3_CHPROXY_BUFSIZE" acronym="TX3_CHPROXY_BUFSIZE" offset="0x138" width="32" description="Transfer Count / Buffer Size">
<bitfield id="PBUF" width="16" begin="31" end="16" resetval="0" description="ABU Mode - Peripheral Buffer Size / Block Mode - 31to27 reserved &amp; 26-16 Xfer Count" range="" rwaccess="RW"/>
<bitfield id="SBUF" width="16" begin="15" end="0" resetval="0" description="ABU Mode - Switch buffer Size / Block Mode - 16to0 Xfer Count" range="" rwaccess="RW"/>
</register>
<register id="TX3_CHPROXY_TCR" acronym="TX3_CHPROXY_TCR" offset="0x13C" width="32" description="Transfer Control">
<bitfield id="STRT" width="1" begin="31" end="31" resetval="0" description="Enable / Disable control for Channel" range="" rwaccess="RW"/>
<bitfield id="_RESV_2" width="2" begin="30" end="29" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="IMOD" width="1" begin="28" end="28" resetval="0" description="Interrupt Mode" range="" rwaccess="RW"/>
<bitfield id="IE" width="1" begin="27" end="27" resetval="0" description="Interrupt Enable" range="" rwaccess="RW"/>
<bitfield id="SINT" width="3" begin="26" end="24" resetval="0" description="Subsystem Interrupt" range="" rwaccess="RW"/>
<bitfield id="PSIZ" width="2" begin="23" end="22" resetval="0" description="Peripheral Element Size" range="" rwaccess="RW"/>
<bitfield id="SSIZ" width="2" begin="21" end="20" resetval="0" description="Switch Element Size" range="" rwaccess="RW"/>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="FF" width="1" begin="17" end="17" resetval="0" description="FIFO Full Flag - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="BCZ" width="1" begin="16" end="16" resetval="0" description="Block Count Equal 0 - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_11" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="WRPTR" width="7" begin="14" end="8" resetval="0" description="Write Pointer - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RDPTR" width="7" begin="6" end="0" resetval="0" description="Read Pointer- should be initialised to 0" range="" rwaccess="RW"/>
</register>
<register id="TX4_CHPROXY_SAR" acronym="TX4_CHPROXY_SAR" offset="0x140" width="32" description="Switch Address">
<bitfield id="MSB" width="16" begin="31" end="16" resetval="0" description="Switch Address MSB's" range="" rwaccess="RW"/>
<bitfield id="LSB" width="16" begin="15" end="0" resetval="0" description="Switch Address LSB's" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description=""/>
</bitfield>
</register>
<register id="TX4_CHPROXY_PAR" acronym="TX4_CHPROXY_PAR" offset="0x144" width="32" description="Switch Address">
<bitfield id="MSB" width="16" begin="31" end="16" resetval="0" description="Peripheral Address MSB's" range="" rwaccess="RW"/>
<bitfield id="LSB" width="16" begin="15" end="0" resetval="0" description="Peripheral Address LSB's" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description=""/>
</bitfield>
</register>
<register id="TX4_CHPROXY_BUFSIZE" acronym="TX4_CHPROXY_BUFSIZE" offset="0x148" width="32" description="Transfer Count / Buffer Size">
<bitfield id="PBUF" width="16" begin="31" end="16" resetval="0" description="ABU Mode - Peripheral Buffer Size / Block Mode - 31to27 reserved &amp; 26-16 Xfer Count" range="" rwaccess="RW"/>
<bitfield id="SBUF" width="16" begin="15" end="0" resetval="0" description="ABU Mode - Switch buffer Size / Block Mode - 16to0 Xfer Count" range="" rwaccess="RW"/>
</register>
<register id="TX4_CHPROXY_TCR" acronym="TX4_CHPROXY_TCR" offset="0x14C" width="32" description="Transfer Control">
<bitfield id="STRT" width="1" begin="31" end="31" resetval="0" description="Enable / Disable control for Channel" range="" rwaccess="RW"/>
<bitfield id="_RESV_2" width="2" begin="30" end="29" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="IMOD" width="1" begin="28" end="28" resetval="0" description="Interrupt Mode" range="" rwaccess="RW"/>
<bitfield id="IE" width="1" begin="27" end="27" resetval="0" description="Interrupt Enable" range="" rwaccess="RW"/>
<bitfield id="SINT" width="3" begin="26" end="24" resetval="0" description="Subsystem Interrupt" range="" rwaccess="RW"/>
<bitfield id="PSIZ" width="2" begin="23" end="22" resetval="0" description="Peripheral Element Size" range="" rwaccess="RW"/>
<bitfield id="SSIZ" width="2" begin="21" end="20" resetval="0" description="Switch Element Size" range="" rwaccess="RW"/>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="FF" width="1" begin="17" end="17" resetval="0" description="FIFO Full Flag - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="BCZ" width="1" begin="16" end="16" resetval="0" description="Block Count Equal 0 - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_11" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="WRPTR" width="7" begin="14" end="8" resetval="0" description="Write Pointer - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RDPTR" width="7" begin="6" end="0" resetval="0" description="Read Pointer- should be initialised to 0" range="" rwaccess="RW"/>
</register>
<register id="TX5_CHPROXY_SAR" acronym="TX5_CHPROXY_SAR" offset="0x150" width="32" description="Switch Address">
<bitfield id="MSB" width="16" begin="31" end="16" resetval="0" description="Switch Address MSB's" range="" rwaccess="RW"/>
<bitfield id="LSB" width="16" begin="15" end="0" resetval="0" description="Switch Address LSB's" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description=""/>
</bitfield>
</register>
<register id="TX5_CHPROXY_PAR" acronym="TX5_CHPROXY_PAR" offset="0x154" width="32" description="Switch Address">
<bitfield id="MSB" width="16" begin="31" end="16" resetval="0" description="Peripheral Address MSB's" range="" rwaccess="RW"/>
<bitfield id="LSB" width="16" begin="15" end="0" resetval="0" description="Peripheral Address LSB's" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description=""/>
</bitfield>
</register>
<register id="TX5_CHPROXY_BUFSIZE" acronym="TX5_CHPROXY_BUFSIZE" offset="0x158" width="32" description="Transfer Count / Buffer Size">
<bitfield id="PBUF" width="16" begin="31" end="16" resetval="0" description="ABU Mode - Peripheral Buffer Size / Block Mode - 31to27 reserved &amp; 26-16 Xfer Count" range="" rwaccess="RW"/>
<bitfield id="SBUF" width="16" begin="15" end="0" resetval="0" description="ABU Mode - Switch buffer Size / Block Mode - 16to0 Xfer Count" range="" rwaccess="RW"/>
</register>
<register id="TX5_CHPROXY_TCR" acronym="TX5_CHPROXY_TCR" offset="0x15C" width="32" description="Transfer Control">
<bitfield id="STRT" width="1" begin="31" end="31" resetval="0" description="Enable / Disable control for Channel" range="" rwaccess="RW"/>
<bitfield id="_RESV_2" width="2" begin="30" end="29" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="IMOD" width="1" begin="28" end="28" resetval="0" description="Interrupt Mode" range="" rwaccess="RW"/>
<bitfield id="IE" width="1" begin="27" end="27" resetval="0" description="Interrupt Enable" range="" rwaccess="RW"/>
<bitfield id="SINT" width="3" begin="26" end="24" resetval="0" description="Subsystem Interrupt" range="" rwaccess="RW"/>
<bitfield id="PSIZ" width="2" begin="23" end="22" resetval="0" description="Peripheral Element Size" range="" rwaccess="RW"/>
<bitfield id="SSIZ" width="2" begin="21" end="20" resetval="0" description="Switch Element Size" range="" rwaccess="RW"/>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="FF" width="1" begin="17" end="17" resetval="0" description="FIFO Full Flag - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="BCZ" width="1" begin="16" end="16" resetval="0" description="Block Count Equal 0 - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_11" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="WRPTR" width="7" begin="14" end="8" resetval="0" description="Write Pointer - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RDPTR" width="7" begin="6" end="0" resetval="0" description="Read Pointer- should be initialised to 0" range="" rwaccess="RW"/>
</register>
<register id="RX0_CHPROXY_SAR" acronym="RX0_CHPROXY_SAR" offset="0x100" width="32" description="Switch Address">
<bitfield id="MSB" width="16" begin="31" end="16" resetval="0" description="Switch Address MSB's" range="" rwaccess="RW"/>
<bitfield id="LSB" width="16" begin="15" end="0" resetval="0" description="Switch Address LSB's" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description=""/>
</bitfield>
</register>
<register id="RX0_CHPROXY_PAR" acronym="RX0_CHPROXY_PAR" offset="0x104" width="32" description="Switch Address">
<bitfield id="MSB" width="16" begin="31" end="16" resetval="0" description="Peripheral Address MSB's" range="" rwaccess="RW"/>
<bitfield id="LSB" width="16" begin="15" end="0" resetval="0" description="Peripheral Address LSB's" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description=""/>
</bitfield>
</register>
<register id="RX0_CHPROXY_BUFSIZE" acronym="RX0_CHPROXY_BUFSIZE" offset="0x108" width="32" description="Transfer Count / Buffer Size">
<bitfield id="PBUF" width="16" begin="31" end="16" resetval="0" description="ABU Mode - Peripheral Buffer Size / Block Mode - 31to27 reserved &amp; 26-16 Xfer Count" range="" rwaccess="RW"/>
<bitfield id="SBUF" width="16" begin="15" end="0" resetval="0" description="ABU Mode - Switch buffer Size / Block Mode - 16to0 Xfer Count" range="" rwaccess="RW"/>
</register>
<register id="RX0_CHPROXY_TCR" acronym="RX0_CHPROXY_TCR" offset="0x10C" width="32" description="Transfer Control">
<bitfield id="STRT" width="1" begin="31" end="31" resetval="0" description="Enable / Disable control for Channel" range="" rwaccess="RW"/>
<bitfield id="_RESV_2" width="2" begin="30" end="29" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="IMOD" width="1" begin="28" end="28" resetval="0" description="Interrupt Mode" range="" rwaccess="RW"/>
<bitfield id="IE" width="1" begin="27" end="27" resetval="0" description="Interrupt Enable" range="" rwaccess="RW"/>
<bitfield id="SINT" width="3" begin="26" end="24" resetval="0" description="Subsystem Interrupt" range="" rwaccess="RW"/>
<bitfield id="PSIZ" width="2" begin="23" end="22" resetval="0" description="Peripheral Element Size" range="" rwaccess="RW"/>
<bitfield id="SSIZ" width="2" begin="21" end="20" resetval="0" description="Switch Element Size" range="" rwaccess="RW"/>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="FF" width="1" begin="17" end="17" resetval="0" description="FIFO Full Flag - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="BCZ" width="1" begin="16" end="16" resetval="0" description="Block Count Equal 0 - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_11" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="WRPTR" width="7" begin="14" end="8" resetval="0" description="Write Pointer - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RDPTR" width="7" begin="6" end="0" resetval="0" description="Read Pointer- should be initialised to 0" range="" rwaccess="RW"/>
</register>
<register id="RX1_CHPROXY_SAR" acronym="RX1_CHPROXY_SAR" offset="0x110" width="32" description="Switch Address">
<bitfield id="MSB" width="16" begin="31" end="16" resetval="0" description="Switch Address MSB's" range="" rwaccess="RW"/>
<bitfield id="LSB" width="16" begin="15" end="0" resetval="0" description="Switch Address LSB's" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description=""/>
</bitfield>
</register>
<register id="RX1_CHPROXY_PAR" acronym="RX1_CHPROXY_PAR" offset="0x114" width="32" description="Switch Address">
<bitfield id="MSB" width="16" begin="31" end="16" resetval="0" description="Peripheral Address MSB's" range="" rwaccess="RW"/>
<bitfield id="LSB" width="16" begin="15" end="0" resetval="0" description="Peripheral Address LSB's" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description=""/>
</bitfield>
</register>
<register id="RX1_CHPROXY_BUFSIZE" acronym="RX1_CHPROXY_BUFSIZE" offset="0x118" width="32" description="Transfer Count / Buffer Size">
<bitfield id="PBUF" width="16" begin="31" end="16" resetval="0" description="ABU Mode - Peripheral Buffer Size / Block Mode - 31to27 reserved &amp; 26-16 Xfer Count" range="" rwaccess="RW"/>
<bitfield id="SBUF" width="16" begin="15" end="0" resetval="0" description="ABU Mode - Switch buffer Size / Block Mode - 16to0 Xfer Count" range="" rwaccess="RW"/>
</register>
<register id="RX1_CHPROXY_TCR" acronym="RX1_CHPROXY_TCR" offset="0x11C" width="32" description="Transfer Control">
<bitfield id="STRT" width="1" begin="31" end="31" resetval="0" description="Enable / Disable control for Channel" range="" rwaccess="RW"/>
<bitfield id="_RESV_2" width="2" begin="30" end="29" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="IMOD" width="1" begin="28" end="28" resetval="0" description="Interrupt Mode" range="" rwaccess="RW"/>
<bitfield id="IE" width="1" begin="27" end="27" resetval="0" description="Interrupt Enable" range="" rwaccess="RW"/>
<bitfield id="SINT" width="3" begin="26" end="24" resetval="0" description="Subsystem Interrupt" range="" rwaccess="RW"/>
<bitfield id="PSIZ" width="2" begin="23" end="22" resetval="0" description="Peripheral Element Size" range="" rwaccess="RW"/>
<bitfield id="SSIZ" width="2" begin="21" end="20" resetval="0" description="Switch Element Size" range="" rwaccess="RW"/>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="FF" width="1" begin="17" end="17" resetval="0" description="FIFO Full Flag - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="BCZ" width="1" begin="16" end="16" resetval="0" description="Block Count Equal 0 - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_11" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="WRPTR" width="7" begin="14" end="8" resetval="0" description="Write Pointer - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RDPTR" width="7" begin="6" end="0" resetval="0" description="Read Pointer- should be initialised to 0" range="" rwaccess="RW"/>
</register>
<register id="RX2_CHPROXY_SAR" acronym="RX2_CHPROXY_SAR" offset="0x120" width="32" description="Switch Address">
<bitfield id="MSB" width="16" begin="31" end="16" resetval="0" description="Switch Address MSB's" range="" rwaccess="RW"/>
<bitfield id="LSB" width="16" begin="15" end="0" resetval="0" description="Switch Address LSB's" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description=""/>
</bitfield>
</register>
<register id="RX2_CHPROXY_PAR" acronym="RX2_CHPROXY_PAR" offset="0x124" width="32" description="Switch Address">
<bitfield id="MSB" width="16" begin="31" end="16" resetval="0" description="Peripheral Address MSB's" range="" rwaccess="RW"/>
<bitfield id="LSB" width="16" begin="15" end="0" resetval="0" description="Peripheral Address LSB's" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description=""/>
</bitfield>
</register>
<register id="RX2_CHPROXY_BUFSIZE" acronym="RX2_CHPROXY_BUFSIZE" offset="0x128" width="32" description="Transfer Count / Buffer Size">
<bitfield id="PBUF" width="16" begin="31" end="16" resetval="0" description="ABU Mode - Peripheral Buffer Size / Block Mode - 31to27 reserved &amp; 26-16 Xfer Count" range="" rwaccess="RW"/>
<bitfield id="SBUF" width="16" begin="15" end="0" resetval="0" description="ABU Mode - Switch buffer Size / Block Mode - 16to0 Xfer Count" range="" rwaccess="RW"/>
</register>
<register id="RX2_CHPROXY_TCR" acronym="RX2_CHPROXY_TCR" offset="0x12C" width="32" description="Transfer Control">
<bitfield id="STRT" width="1" begin="31" end="31" resetval="0" description="Enable / Disable control for Channel" range="" rwaccess="RW"/>
<bitfield id="_RESV_2" width="2" begin="30" end="29" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="IMOD" width="1" begin="28" end="28" resetval="0" description="Interrupt Mode" range="" rwaccess="RW"/>
<bitfield id="IE" width="1" begin="27" end="27" resetval="0" description="Interrupt Enable" range="" rwaccess="RW"/>
<bitfield id="SINT" width="3" begin="26" end="24" resetval="0" description="Subsystem Interrupt" range="" rwaccess="RW"/>
<bitfield id="PSIZ" width="2" begin="23" end="22" resetval="0" description="Peripheral Element Size" range="" rwaccess="RW"/>
<bitfield id="SSIZ" width="2" begin="21" end="20" resetval="0" description="Switch Element Size" range="" rwaccess="RW"/>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="FF" width="1" begin="17" end="17" resetval="0" description="FIFO Full Flag - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="BCZ" width="1" begin="16" end="16" resetval="0" description="Block Count Equal 0 - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_11" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="WRPTR" width="7" begin="14" end="8" resetval="0" description="Write Pointer - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RDPTR" width="7" begin="6" end="0" resetval="0" description="Read Pointer- should be initialised to 0" range="" rwaccess="RW"/>
</register>
<register id="RX3_CHPROXY_SAR" acronym="RX3_CHPROXY_SAR" offset="0x130" width="32" description="Switch Address">
<bitfield id="MSB" width="16" begin="31" end="16" resetval="0" description="Switch Address MSB's" range="" rwaccess="RW"/>
<bitfield id="LSB" width="16" begin="15" end="0" resetval="0" description="Switch Address LSB's" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description=""/>
</bitfield>
</register>
<register id="RX3_CHPROXY_PAR" acronym="RX3_CHPROXY_PAR" offset="0x134" width="32" description="Switch Address">
<bitfield id="MSB" width="16" begin="31" end="16" resetval="0" description="Peripheral Address MSB's" range="" rwaccess="RW"/>
<bitfield id="LSB" width="16" begin="15" end="0" resetval="0" description="Peripheral Address LSB's" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description=""/>
</bitfield>
</register>
<register id="RX3_CHPROXY_BUFSIZE" acronym="RX3_CHPROXY_BUFSIZE" offset="0x138" width="32" description="Transfer Count / Buffer Size">
<bitfield id="PBUF" width="16" begin="31" end="16" resetval="0" description="ABU Mode - Peripheral Buffer Size / Block Mode - 31to27 reserved &amp; 26-16 Xfer Count" range="" rwaccess="RW"/>
<bitfield id="SBUF" width="16" begin="15" end="0" resetval="0" description="ABU Mode - Switch buffer Size / Block Mode - 16to0 Xfer Count" range="" rwaccess="RW"/>
</register>
<register id="RX3_CHPROXY_TCR" acronym="RX3_CHPROXY_TCR" offset="0x13C" width="32" description="Transfer Control">
<bitfield id="STRT" width="1" begin="31" end="31" resetval="0" description="Enable / Disable control for Channel" range="" rwaccess="RW"/>
<bitfield id="_RESV_2" width="2" begin="30" end="29" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="IMOD" width="1" begin="28" end="28" resetval="0" description="Interrupt Mode" range="" rwaccess="RW"/>
<bitfield id="IE" width="1" begin="27" end="27" resetval="0" description="Interrupt Enable" range="" rwaccess="RW"/>
<bitfield id="SINT" width="3" begin="26" end="24" resetval="0" description="Subsystem Interrupt" range="" rwaccess="RW"/>
<bitfield id="PSIZ" width="2" begin="23" end="22" resetval="0" description="Peripheral Element Size" range="" rwaccess="RW"/>
<bitfield id="SSIZ" width="2" begin="21" end="20" resetval="0" description="Switch Element Size" range="" rwaccess="RW"/>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="FF" width="1" begin="17" end="17" resetval="0" description="FIFO Full Flag - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="BCZ" width="1" begin="16" end="16" resetval="0" description="Block Count Equal 0 - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_11" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="WRPTR" width="7" begin="14" end="8" resetval="0" description="Write Pointer - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RDPTR" width="7" begin="6" end="0" resetval="0" description="Read Pointer- should be initialised to 0" range="" rwaccess="RW"/>
</register>
<register id="RX4_CHPROXY_SAR" acronym="RX4_CHPROXY_SAR" offset="0x140" width="32" description="Switch Address">
<bitfield id="MSB" width="16" begin="31" end="16" resetval="0" description="Switch Address MSB's" range="" rwaccess="RW"/>
<bitfield id="LSB" width="16" begin="15" end="0" resetval="0" description="Switch Address LSB's" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description=""/>
</bitfield>
</register>
<register id="RX4_CHPROXY_PAR" acronym="RX4_CHPROXY_PAR" offset="0x144" width="32" description="Switch Address">
<bitfield id="MSB" width="16" begin="31" end="16" resetval="0" description="Peripheral Address MSB's" range="" rwaccess="RW"/>
<bitfield id="LSB" width="16" begin="15" end="0" resetval="0" description="Peripheral Address LSB's" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description=""/>
</bitfield>
</register>
<register id="RX4_CHPROXY_BUFSIZE" acronym="RX4_CHPROXY_BUFSIZE" offset="0x148" width="32" description="Transfer Count / Buffer Size">
<bitfield id="PBUF" width="16" begin="31" end="16" resetval="0" description="ABU Mode - Peripheral Buffer Size / Block Mode - 31to27 reserved &amp; 26-16 Xfer Count" range="" rwaccess="RW"/>
<bitfield id="SBUF" width="16" begin="15" end="0" resetval="0" description="ABU Mode - Switch buffer Size / Block Mode - 16to0 Xfer Count" range="" rwaccess="RW"/>
</register>
<register id="RX4_CHPROXY_TCR" acronym="RX4_CHPROXY_TCR" offset="0x14C" width="32" description="Transfer Control">
<bitfield id="STRT" width="1" begin="31" end="31" resetval="0" description="Enable / Disable control for Channel" range="" rwaccess="RW"/>
<bitfield id="_RESV_2" width="2" begin="30" end="29" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="IMOD" width="1" begin="28" end="28" resetval="0" description="Interrupt Mode" range="" rwaccess="RW"/>
<bitfield id="IE" width="1" begin="27" end="27" resetval="0" description="Interrupt Enable" range="" rwaccess="RW"/>
<bitfield id="SINT" width="3" begin="26" end="24" resetval="0" description="Subsystem Interrupt" range="" rwaccess="RW"/>
<bitfield id="PSIZ" width="2" begin="23" end="22" resetval="0" description="Peripheral Element Size" range="" rwaccess="RW"/>
<bitfield id="SSIZ" width="2" begin="21" end="20" resetval="0" description="Switch Element Size" range="" rwaccess="RW"/>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="FF" width="1" begin="17" end="17" resetval="0" description="FIFO Full Flag - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="BCZ" width="1" begin="16" end="16" resetval="0" description="Block Count Equal 0 - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_11" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="WRPTR" width="7" begin="14" end="8" resetval="0" description="Write Pointer - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RDPTR" width="7" begin="6" end="0" resetval="0" description="Read Pointer- should be initialised to 0" range="" rwaccess="RW"/>
</register>
<register id="RX5_CHPROXY_SAR" acronym="RX5_CHPROXY_SAR" offset="0x150" width="32" description="Switch Address">
<bitfield id="MSB" width="16" begin="31" end="16" resetval="0" description="Switch Address MSB's" range="" rwaccess="RW"/>
<bitfield id="LSB" width="16" begin="15" end="0" resetval="0" description="Switch Address LSB's" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description=""/>
</bitfield>
</register>
<register id="RX5_CHPROXY_PAR" acronym="RX5_CHPROXY_PAR" offset="0x154" width="32" description="Switch Address">
<bitfield id="MSB" width="16" begin="31" end="16" resetval="0" description="Peripheral Address MSB's" range="" rwaccess="RW"/>
<bitfield id="LSB" width="16" begin="15" end="0" resetval="0" description="Peripheral Address LSB's" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description=""/>
</bitfield>
</register>
<register id="RX5_CHPROXY_BUFSIZE" acronym="RX5_CHPROXY_BUFSIZE" offset="0x158" width="32" description="Transfer Count / Buffer Size">
<bitfield id="PBUF" width="16" begin="31" end="16" resetval="0" description="ABU Mode - Peripheral Buffer Size / Block Mode - 31to27 reserved &amp; 26-16 Xfer Count" range="" rwaccess="RW"/>
<bitfield id="SBUF" width="16" begin="15" end="0" resetval="0" description="ABU Mode - Switch buffer Size / Block Mode - 16to0 Xfer Count" range="" rwaccess="RW"/>
</register>
<register id="RX5_CHPROXY_TCR" acronym="RX5_CHPROXY_TCR" offset="0x15C" width="32" description="Transfer Control">
<bitfield id="STRT" width="1" begin="31" end="31" resetval="0" description="Enable / Disable control for Channel" range="" rwaccess="RW"/>
<bitfield id="_RESV_2" width="2" begin="30" end="29" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="IMOD" width="1" begin="28" end="28" resetval="0" description="Interrupt Mode" range="" rwaccess="RW"/>
<bitfield id="IE" width="1" begin="27" end="27" resetval="0" description="Interrupt Enable" range="" rwaccess="RW"/>
<bitfield id="SINT" width="3" begin="26" end="24" resetval="0" description="Subsystem Interrupt" range="" rwaccess="RW"/>
<bitfield id="PSIZ" width="2" begin="23" end="22" resetval="0" description="Peripheral Element Size" range="" rwaccess="RW"/>
<bitfield id="SSIZ" width="2" begin="21" end="20" resetval="0" description="Switch Element Size" range="" rwaccess="RW"/>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="FF" width="1" begin="17" end="17" resetval="0" description="FIFO Full Flag - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="BCZ" width="1" begin="16" end="16" resetval="0" description="Block Count Equal 0 - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_11" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="WRPTR" width="7" begin="14" end="8" resetval="0" description="Write Pointer - should be initialised to 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RDPTR" width="7" begin="6" end="0" resetval="0" description="Read Pointer- should be initialised to 0" range="" rwaccess="RW"/>
</register>


</module>
