#Build: Synplify Pro (R) T-2022.09M-SP2-1, Build 179R, Jun 27 2023
#install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
#OS: Windows 10 or later
#Hostname: ASTR-ETS-001

# Wed Jan 31 10:44:32 2024

#Implementation: synthesis


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
Synopsys HDL Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
Synopsys VHDL Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @

@N|Running in 64-bit mode
@N:"C:\MicroSemiProj\LEDTest\component\work\Blink\Blink.vhd":17:7:17:11|Top entity is set to Blink.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\MicroSemiProj\LEDTest\hdl\Main.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\MicroSemiProj\LEDTest\component\work\Blink\Blink.vhd'.
VHDL syntax check successful!
@N: CD231 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd":889:16:889:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\MicroSemiProj\LEDTest\component\work\Blink\Blink.vhd":17:7:17:11|Synthesizing work.blink.rtl.
@N: CD630 :"C:\MicroSemiProj\LEDTest\hdl\Main.vhd":23:7:23:10|Synthesizing work.main.architecture_main.
@E: CD648 :"C:\MicroSemiProj\LEDTest\hdl\Main.vhd":39:17:39:26|Expression does not match type std_ulogic_vector
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jan 31 10:44:33 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jan 31 10:44:33 2024

###########################################################]
