0 1 5 delay
1 2 6 circuit
2 3 7 180
3 4 4 of
4 5 1 the
5 6 2 output
6 7 3 signal
7 8 8 is
8 9 9 still
9 10 11 l-level
10 11 10 at
11 12 12 ,
12 13 20 and
13 14 21 circuit
14 15 22 188
15 16 19 from
16 17 15 transfer
17 18 16 instructing
18 19 17 signal
19 20 18 mdx
20 21 13 and
21 22 14 therefore
22 23 24 l-level
23 24 23 attains
24 25 25 . 0.729307161975
25
0 26 5 delay
26 27 6 circuit
27 28 7 180
28 29 4 of
29 30 1 the
30 31 2 output
31 32 3 signal
32 33 8 is
33 34 9 still
34 35 11 l-level
35 36 10 at
36 37 12 ,
37 38 20 and
38 39 21 circuit
39 40 22 188
40 41 19 from
41 42 15 transfer
42 43 16 instructing
43 44 17 signal
44 45 13 and
45 46 14 therefore
46 47 18 mdx
47 48 24 l-level
48 49 23 attains
49 50 25 . 6.2822667469
50
0 51 5 delay
51 52 6 circuit
52 53 7 180
53 54 4 of
54 55 1 the
55 56 2 output
56 57 3 signal
57 58 8 is
58 59 11 l-level
59 60 9 still
60 61 10 at
61 62 12 ,
62 63 20 and
63 64 21 circuit
64 65 22 188
65 66 19 from
66 67 15 transfer
67 68 16 instructing
68 69 17 signal
69 70 18 mdx
70 71 13 and
71 72 14 therefore
72 73 24 l-level
73 74 23 attains
74 75 25 . 2.88106936523
75
0 76 5 delay
76 77 6 circuit
77 78 7 180
78 79 4 of
79 80 1 the
80 81 2 output
81 82 3 signal
82 83 8 is
83 84 9 still
84 85 11 l-level
85 86 10 at
86 87 12 ,
87 88 20 and
88 89 21 circuit
89 90 22 188
90 91 19 from
91 92 15 transfer
92 93 16 instructing
93 94 17 signal
94 95 18 mdx
95 96 13 and
96 97 14 therefore
97 98 23 attains
98 99 24 l-level
99 100 25 . 3.9796816539
100
0 101 5 delay
101 102 6 circuit
102 103 7 180
103 104 4 of
104 105 1 the
105 106 2 output
106 107 3 signal
107 108 8 is
108 109 9 still
109 110 10 at
110 111 11 l-level
111 112 12 ,
112 113 20 and
113 114 21 circuit
114 115 22 188
115 116 19 from
116 117 15 transfer
117 118 16 instructing
118 119 17 signal
119 120 18 mdx
120 121 13 and
121 122 14 therefore
122 123 24 l-level
123 124 23 attains
124 125 25 . 4.26736372635
125
0 126 5 delay
126 127 6 circuit
127 128 7 180
128 129 8 is
129 130 4 of
130 131 1 the
131 132 2 output
132 133 3 signal
133 134 9 still
134 135 11 l-level
135 136 10 at
136 137 12 ,
137 138 20 and
138 139 21 circuit
139 140 22 188
140 141 19 from
141 142 15 transfer
142 143 16 instructing
143 144 17 signal
144 145 18 mdx
145 146 13 and
146 147 14 therefore
147 148 24 l-level
148 149 23 attains
149 150 25 . 3.9796816539
150
0 151 5 delay
151 152 6 circuit
152 153 7 180
153 154 4 of
154 155 2 output
155 156 3 signal
156 157 1 the
157 158 8 is
158 159 9 still
159 160 11 l-level
160 161 10 at
161 162 12 ,
162 163 20 and
163 164 21 circuit
164 165 22 188
165 166 19 from
166 167 15 transfer
167 168 16 instructing
168 169 17 signal
169 170 18 mdx
170 171 13 and
171 172 14 therefore
172 173 24 l-level
173 174 23 attains
174 175 25 . 2.19629043434
175
0 176 1 the
176 177 5 delay
177 178 6 circuit
178 179 7 180
179 180 4 of
180 181 2 output
181 182 3 signal
182 183 8 is
183 184 9 still
184 185 11 l-level
185 186 10 at
186 187 12 ,
187 188 20 and
188 189 21 circuit
189 190 22 188
190 191 19 from
191 192 15 transfer
192 193 16 instructing
193 194 17 signal
194 195 18 mdx
195 196 13 and
196 197 14 therefore
197 198 24 l-level
198 199 23 attains
199 200 25 . 1.52437547389
200
0 201 5 delay
201 202 6 circuit
202 203 7 180
203 204 4 of
204 205 1 the
205 206 2 output
206 207 3 signal
207 208 8 is
208 209 11 l-level
209 210 10 at
210 211 9 still
211 212 12 ,
212 213 20 and
213 214 21 circuit
214 215 22 188
215 216 19 from
216 217 15 transfer
217 218 16 instructing
218 219 17 signal
219 220 18 mdx
220 221 13 and
221 222 14 therefore
222 223 24 l-level
223 224 23 attains
224 225 25 . 3.54142672297
225
0 226 5 delay
226 227 6 circuit
227 228 7 180
228 229 4 of
229 230 1 the
230 231 2 output
231 232 3 signal
232 233 8 is
233 234 9 still
234 235 11 l-level
235 236 12 ,
236 237 10 at
237 238 20 and
238 239 21 circuit
239 240 22 188
240 241 19 from
241 242 15 transfer
242 243 16 instructing
243 244 17 signal
244 245 18 mdx
245 246 13 and
246 247 14 therefore
247 248 23 attains
248 249 24 l-level
249 250 25 . 6.97541392746
250
0 251 5 delay
251 252 6 circuit
252 253 7 180
253 254 4 of
254 255 1 the
255 256 2 output
256 257 3 signal
257 258 11 l-level
258 259 8 is
259 260 9 still
260 261 10 at
261 262 12 ,
262 263 20 and
263 264 21 circuit
264 265 22 188
265 266 19 from
266 267 15 transfer
267 268 16 instructing
268 269 17 signal
269 270 18 mdx
270 271 13 and
271 272 14 therefore
272 273 24 l-level
273 274 23 attains
274 275 25 . 6.97541392746
275
0 276 5 delay
276 277 6 circuit
277 278 7 180
278 279 4 of
279 280 1 the
280 281 2 output
281 282 3 signal
282 283 8 is
283 284 9 still
284 285 12 ,
285 286 11 l-level
286 287 10 at
287 288 20 and
288 289 21 circuit
289 290 22 188
290 291 19 from
291 292 15 transfer
292 293 16 instructing
293 294 17 signal
294 295 18 mdx
295 296 13 and
296 297 14 therefore
297 298 24 l-level
298 299 23 attains
299 300 25 . 5.36597601502
300
0 301 5 delay
301 302 6 circuit
302 303 7 180
303 304 4 of
304 305 1 the
305 306 2 output
306 307 3 signal
307 308 8 is
308 309 11 l-level
309 310 9 still
310 311 10 at
311 312 12 ,
312 313 20 and
313 314 21 circuit
314 315 22 188
315 316 19 from
316 317 15 transfer
317 318 16 instructing
318 319 17 signal
319 320 18 mdx
320 321 14 therefore
321 322 13 and
322 323 24 l-level
323 324 23 attains
324 325 25 . 6.97541392746
325
0 326 5 delay
326 327 6 circuit
327 328 7 180
328 329 4 of
329 330 1 the
330 331 2 output
331 332 3 signal
332 333 8 is
333 334 9 still
334 335 11 l-level
335 336 10 at
336 337 20 and
337 338 21 circuit
338 339 22 188
339 340 19 from
340 341 12 ,
341 342 15 transfer
342 343 16 instructing
343 344 17 signal
344 345 18 mdx
345 346 13 and
346 347 14 therefore
347 348 24 l-level
348 349 23 attains
349 350 25 . 5.36597601502
350
0 351 5 delay
351 352 6 circuit
352 353 7 180
353 354 4 of
354 355 1 the
355 356 2 output
356 357 3 signal
357 358 8 is
358 359 9 still
359 360 11 l-level
360 361 10 at
361 362 12 ,
362 363 21 circuit
363 364 22 188
364 365 20 and
365 366 19 from
366 367 15 transfer
367 368 16 instructing
368 369 17 signal
369 370 18 mdx
370 371 13 and
371 372 14 therefore
372 373 24 l-level
373 374 23 attains
374 375 25 . 6.97541392746
375
0 376 5 delay
376 377 6 circuit
377 378 7 180
378 379 4 of
379 380 2 output
380 381 3 signal
381 382 1 the
382 383 8 is
383 384 11 l-level
384 385 9 still
385 386 10 at
386 387 12 ,
387 388 20 and
388 389 21 circuit
389 390 22 188
390 391 19 from
391 392 15 transfer
392 393 16 instructing
393 394 17 signal
394 395 18 mdx
395 396 13 and
396 397 14 therefore
397 398 24 l-level
398 399 23 attains
399 400 25 . 4.67282883446
400
0 401 1 the
401 402 5 delay
402 403 6 circuit
403 404 7 180
404 405 4 of
405 406 2 output
406 407 3 signal
407 408 8 is
408 409 11 l-level
409 410 9 still
410 411 10 at
411 412 12 ,
412 413 20 and
413 414 21 circuit
414 415 22 188
415 416 19 from
416 417 15 transfer
417 418 16 instructing
418 419 17 signal
419 420 18 mdx
420 421 13 and
421 422 14 therefore
422 423 24 l-level
423 424 23 attains
424 425 25 . 3.57421654579
425
