Information: Changed wire load model for 'ROM_Process' from '(none)' to 'ZeroWireload'. (OPT-170)
Information: Changed wire load model for 'FIR_Processor_DW01_add_0' from '(none)' to 'ZeroWireload'. (OPT-170)
Information: Changed wire load model for 'FIR_Processor_DW_mult_uns_0' from '(none)' to 'ZeroWireload'. (OPT-170)
Information: Changed wire load model for 'FIR_Processor_DW01_dec_0' from '(none)' to 'ZeroWireload'. (OPT-170)
Information: Changed wire load model for 'FIR_Processor' from '(none)' to 'ZeroWireload'. (OPT-170)
Information: Changed wire load model for 'Delayline_CB_DW01_dec_0' from '(none)' to 'ZeroWireload'. (OPT-170)
Information: Changed wire load model for 'Delayline_CB_DW01_inc_0' from '(none)' to 'ZeroWireload'. (OPT-170)
Information: Changed wire load model for 'Delayline_CB' from '(none)' to 'ZeroWireload'. (OPT-170)
Information: Updating design information... (UID-85)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : FIR_Toplevel_5
Version: J-2014.09
Date   : Tue Dec  8 11:50:25 2015
****************************************


Library(s) Used:

    tcbn90gtc (File: /afs/it.kth.se/pkg/synopsys/extra_libraries/standard_cell/TSMC/tcbn90g_110a/Front_End/timing_power/tcbn90g_110a/tcbn90gtc.db)


Operating Conditions: NCCOM   Library: tcbn90gtc
Wire Load Model Mode: segmented

Design        Wire Load Model            Library
------------------------------------------------
FIR_Toplevel_5         TSMC8K_Lowk_Conservative
                                         tcbn90gtc
Delayline_CB           ZeroWireload      tcbn90gtc
FIR_Processor          ZeroWireload      tcbn90gtc
ROM_Process            ZeroWireload      tcbn90gtc
SRAM                   ZeroWireload      tcbn90gtc
Delayline_CB_DW01_inc_0
                       ZeroWireload      tcbn90gtc
Delayline_CB_DW01_dec_0
                       ZeroWireload      tcbn90gtc
FIR_Processor_DW01_dec_0
                       ZeroWireload      tcbn90gtc
FIR_Processor_DW_mult_uns_0
                       ZeroWireload      tcbn90gtc
FIR_Processor_DW01_add_0
                       ZeroWireload      tcbn90gtc


Global Operating Voltage = 1    
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 992.8707 uW   (93%)
  Net Switching Power  =  72.2611 uW    (7%)
                         ---------
Total Dynamic Power    =   1.0651 mW  (100%)

Cell Leakage Power     =   8.5912 uW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential         0.9097        1.8273e-02        4.0381e+03            0.9320  (  86.80%)
combinational  8.3209e-02        5.3989e-02        4.5530e+03            0.1418  (  13.20%)
--------------------------------------------------------------------------------------------------
Total              0.9929 mW     7.2261e-02 mW     8.5912e+03 nW         1.0737 mW
1
