# Reading D:/Software/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do prog_cnt_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Software/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/CompArch/inst_reg {D:/CompArch/inst_reg/inst_reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:14 on Mar 31,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CompArch/inst_reg" D:/CompArch/inst_reg/inst_reg.v 
# -- Compiling module inst_reg
# 
# Top level modules:
# 	inst_reg
# End time: 16:49:14 on Mar 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CompArch/prog_cnt {D:/CompArch/prog_cnt/prog_cnt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:14 on Mar 31,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CompArch/prog_cnt" D:/CompArch/prog_cnt/prog_cnt.v 
# -- Compiling module prog_cnt
# 
# Top level modules:
# 	prog_cnt
# End time: 16:49:14 on Mar 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/CompArch/prog_cnt {D:/CompArch/prog_cnt/prog_cnt_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:14 on Mar 31,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CompArch/prog_cnt" D:/CompArch/prog_cnt/prog_cnt_tb.v 
# -- Compiling module prog_cnt_tb
# 
# Top level modules:
# 	prog_cnt_tb
# End time: 16:49:14 on Mar 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  prog_cnt_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" prog_cnt_tb 
# Start time: 16:49:14 on Mar 31,2020
# Loading work.prog_cnt_tb
# Loading work.prog_cnt
# Loading work.inst_reg
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/CompArch/prog_cnt/prog_cnt_tb.v(26)
#    Time: 40 ns  Iteration: 0  Instance: /prog_cnt_tb
# Break in Module prog_cnt_tb at D:/CompArch/prog_cnt/prog_cnt_tb.v line 26
# End time: 16:55:50 on Mar 31,2020, Elapsed time: 0:06:36
# Errors: 0, Warnings: 0
