// Seed: 997565485
module module_0 (
    input uwire id_0,
    input tri0  id_1,
    input tri   id_2,
    input wor   id_3
);
  assign id_5 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    input tri0 id_2,
    output supply0 id_3
    , id_17,
    output wire id_4,
    output wand id_5,
    input supply1 id_6,
    input tri1 id_7,
    output wire id_8,
    input tri1 id_9
    , id_18,
    input uwire id_10,
    input wand id_11,
    output supply1 id_12
    , id_19,
    output tri0 id_13,
    input uwire id_14,
    input wire id_15
);
  wire id_20, id_21;
  module_0(
      id_0, id_15, id_7, id_2
  );
endmodule
