 
****************************************
Report : qor
Design : SYSTEM_TOP
Version: O-2018.06-SP1
Date   : Thu Aug 28 04:25:14 2025
****************************************


  Timing Path Group 'ALU_CLK'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.96
  Critical Path Slack:           8.19
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SCAN_CLK'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.79
  Critical Path Slack:          77.01
  Critical Path Clk Period:    100.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.12
  Total Hold Violation:        -22.88
  No. of Hold Violations:      298.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         47
  Hierarchical Port Count:        849
  Leaf Cell Count:               2195
  Buf/Inv Cell Count:             653
  Buf Cell Count:                 233
  Inv Cell Count:                 420
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1856
  Sequential Cell Count:          339
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    18202.521600
  Noncombinational Area: 12803.788582
  Buf/Inv Area:           4318.617657
  Total Buffer Area:          1838.59
  Total Inverter Area:        2480.03
  Macro/Black Box Area:      0.000000
  Net Area:                663.661672
  -----------------------------------
  Cell Area:             31006.310182
  Design Area:           31669.971854


  Design Rules
  -----------------------------------
  Total Number of Nets:          2377
  Nets With Violations:             4
  Max Trans Violations:             3
  Max Cap Violations:               0
  Max Fanout Violations:            1
  -----------------------------------


  Hostname: IC_EDA

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.14
  Logic Optimization:                  0.00
  Mapping Optimization:                1.40
  -----------------------------------------
  Overall Compile Time:                2.28
  Overall Compile Wall Clock Time:     2.92

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.12  TNS: 22.88  Number of Violating Paths: 298

  --------------------------------------------------------------------


1
