{
  "signal": [
    {"name": "clk", "wave": "p.........|........."},
    {},
    ["Memory Read",
      {"name": "m_axi_arvalid", "wave": "0.1.0.....|........."},
      {"name": "m_axi_arready", "wave": "1.........|........."},
      {"name": "m_axi_rvalid", "wave": "0...1.1.1.|1.0......"},
      {"name": "m_axi_rdata", "wave": "x...=.=.=.|=.x......", "data": ["D0","D1","D2","D3"]},
      {"name": "m_axi_rlast", "wave": "0.........|1.0......"}
    ],
    {},
    ["SRAM Buffer",
      {"name": "sram_wr_en", "wave": "0...1.1.1.|1.0......"},
      {"name": "sram_fill_level", "wave": "=...=.=.=.|=.=......", "data": ["0","1","2","3","4","0"]}
    ],
    {},
    ["Network Output",
      {"name": "m_axis_tvalid", "wave": "0.....1.1.|1.1.0...."},
      {"name": "m_axis_tready", "wave": "1.........|........."},
      {"name": "m_axis_tdata", "wave": "x.....=.=.|=.=.x....", "data": ["D0","D1","D2","D3"]},
      {"name": "m_axis_tlast", "wave": "0.........|..1.0...."}
    ]
  ],
  "config": {"hscale": 1.5},
  "head": {"text": "Source Path: 4-Beat Memory to Network Transfer"}
}
