<root><simulation><result_generated_time />2023-05-16 18:12:37<layer><layer_spec />{'B': 1, 'K': 16, 'C': 256, 'OY': 3, 'OX': 3, 'IY': 9, 'IX': 9, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />331776<total_data_size_element />{'W': 36864, 'I': 20736, 'O': 144}<total_data_reuse />{'W': 9, 'I': 16.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />21/23</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [64, 1, 1], 'O': [16, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 2), ('K', 16)], [('C', 32)]], [], []]<I />[[[('K', 16)], []], [[('C', 2)], [('C', 32)]], [], []]<O />[[[('C', 2)], [('C', 32)]], [[('K', 16)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 3), ('C', 2), ('C', 2), ('OX', 3)], [('FY', 3), ('FX', 3)], []]<I />[[('OY', 3), ('C', 2), ('C', 2), ('OX', 3)], [('FY', 3), ('FX', 3)], []]<O />[[('OY', 3), ('C', 2), ('C', 2)], [('OX', 3), ('FY', 3), ('FX', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 9, 1, 1], 'I': [16.0, 0.43, 2.33, 1.0], 'O': [64.0, 4, 9, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 294912, 294912], 'I': [288, 165888, 165888], 'O': [24, 1152, 1152], 'O_partial': [24, 1152, 0], 'O_final': [0, 0, 1152]}<actual_mem_utilization_individual />{'W': [0.06, 0.01, 0.0], 'I': [0.56, 0.0, 0.0], 'O': [0.05, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.01, 0.0], 'I': [0.56, 0.01, 0.0], 'O': [0.05, 0.01, 0.0]}<effective_mem_size_bit />{'W': [32, 98304, 294912], 'I': [288, 165888, 165888], 'O': [24, 1152, 1152], 'O_partial': [24, 1152, 0], 'O_final': [0, 0, 1152]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 64, 1, 1], 'O': [1024, 16, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [64, 64, 1, 1], 'O': [16, 16, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [16.0, 1.0, 1.0, 1.0], 'O': [64.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[110592, 36864], [36864, 36864], [36864, 0]]<I />[[20736, 48384], [48384, 20736], [20736, 0]]<O />[[(5040, 5184), (1296, 1152)], [(1152, 1296), (144, 0)], [(0, 144), (0, 0)]]<O_partial />[[(5040, 5184), (1296, 1152)], [(1152, 1296), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (144, 0)], [(0, 144), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[13824, 4608], [576, 576], [144, 0]]<I />[[2592, 6048], [756, 324], [81, 0]]<O />[[(630, 648), (162, 144)], [(18, 20), (2, 0)], [(0, 1), (0, 0)]]<O_partial />[([630, 648], [162, 144]), ([18, 20], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [2, 0]), ([0, 1], [0, 0])]</mem_access_count_word><mac_count><active />331776<idle />0</mac_count></basic_info><energy><total_energy />725800.6<mem_energy_breakdown><W />[6.3, 114.2, 191.8]<I />[3.1, 109.7, 107.9]<O />[0.6, 4.0, 0.7]</mem_energy_breakdown><MAC_energy><active_MAC />725262.3<idle_MAC />0.0<total />725262.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1838<utilization_without_data_loading />0.3918<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.1838<mac_utilize_temporal_without_data_loading />0.3918</mac_array_utilization><latency><latency_cycle_with_data_loading />1763<latency_cycle_without_data_loading />827<ideal_computing_cycle />324<data_loading><load_cycle_total />936<load_cycle_individual />{'W': [64, 576, 0], 'I': [36, 324, 0]}<load_cycle_combined />{'W': 576, 'I': 324}</data_loading><mem_stalling><mem_stall_cycle_total />503<mem_stall_cycle_individual />{'W': [[-323], [-288, 224], [-324, -324]], 'I': [[-323], [-256, 0], [-324, -324]], 'O': [[-324], [-324, -297], [-322, -323]]}<mem_stall_cycle_shared />{'W': [[-323], [-288, 503], [0, 0]], 'I': [[-323], [-256, 503], [0, 0]], 'O': [[-324], [-324, -297], [-322, -323]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 294912, 294912], 'I': [288, 165888, 165888], 'O': [24, 1152, 1152], 'O_partial': [24, 1152, 0], 'O_final': [0, 0, 1152]}<data_size_each_level_total />{'W': [32768, 294912, 294912], 'I': [18432, 165888, 165888], 'O': [384, 1152, 1152]}<loop_cycles_each_level />{'W': [36, 324, 324], 'I': [36, 324, 324], 'O': [12, 324, 324]}<top_ir_loop_size />{'W': [3, 1, 1], 'I': [1, 9, 1], 'O': [4, 9, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.9], [910.2, 910.2], [910.2, 910.2]], 'I': [[8.0, 8.0], [512.0, 512.0], [512.0, 512.0]], 'O': [[8.0, 2.0], [32.0, 3.6], [3.6, 3.6]]}<req_inst_mem_bw />{'W': [[8.0, 2.7], [2730.7, 910.2], [910.2, 910.2]], 'I': [[8.0, 8.0], [512.0, 4608.0], [4608.0, 512.0]], 'O': [[8.0, 8.0], [128.0, 32.0], [32.0, 3.6]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.9], [910.2, 910.2], [910.2, 0]], 'I': [[8.0, 8.0], [512.0, 512.0], [512.0, 0]], 'O': [[8.0, 2.0], [32.0, 3.6], [3.6, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.9], [1457.8, 1454.2], [1422.2, 3.6]], 'I': [[8.0, 8.0], [1457.8, 1454.2], [1422.2, 3.6]], 'O': [[8.0, 2.0], [1457.8, 1454.2], [1422.2, 3.6]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 324], [36, 36, 9], [324, 324, 1]], 'I': [[1, 1, 324], [36, 36, 9], [324, 324, 1]], 'O': [[1, 1, 324], [12, 12, 27], [324, 324, 1]]}<trans_time_real />{'W': [[0, 1, 324], [[0, 36, 9], [64, 36, 9]], [[576, 324, 1], [144, 324, 1]]], 'I': [[0, 1, 324], [[4, 36, 9], [36, 36, 9]], [[324, 324, 1], [81, 324, 1]]], 'O': [[0, 1, 324], [[0, 12, 27], [1, 12, 27]], [[2, 324, 1], [1, 324, 1]]]}<single_stall_cycle />{'W': [[-1], [-36, 28], [252, -180]], 'I': [[-1], [-32, 0], [0, -243]], 'O': [[-1], [-12, -11], [-322, -323]]}<single_stall_count />{'W': [323, 8, 0], 'I': [323, 8, 0], 'O': [324, 27, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [2, 0]}, 1: {'W': [288, 0], 'I': [288, 0], 'O': [27, 2]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-324, -324], [-322, -324]], 1: [[279, -324], [-297, -322]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>