

================================================================
== Vivado HLS Report for 'dense_array_array_ap_fixed_16_6_5_3_0_10u_config5_s'
================================================================
* Date:           Thu Feb 17 20:09:35 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.371 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67| 0.335 us | 0.335 us |   67|   67|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                 |                                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                             Instance                            |                        Module                        |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_905  |dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DataPrepare  |       64|       64|         2|          1|          1|    64|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       30|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|    941|     2960|    32646|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      177|     -|
|Register             |        -|      -|     2069|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|    941|     5029|    32853|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     30|    ~0   |        7|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      7|    ~0   |        1|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+------------------------------------------------------+---------+-------+------+-------+-----+
    |                             Instance                            |                        Module                        | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+-------+------+-------+-----+
    |grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_905  |dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s  |        0|    941|  2960|  32646|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+-------+------+-------+-----+
    |Total                                                            |                                                      |        0|    941|  2960|  32646|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_in_fu_1043_p2            |     +    |      0|  0|   7|           7|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op285  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op560  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln41_fu_1037_p2       |   icmp   |      0|  0|  11|           7|           8|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  30|          21|          16|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  27|          5|    1|          5|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |data_stream_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_1_V_blk_n  |   9|          2|    1|          2|
    |i_in_0_reg_894                |   9|          2|    7|         14|
    |real_start                    |   9|          2|    1|          2|
    |res_stream_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_4_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_5_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_6_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_7_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_8_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_9_V_blk_n   |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 177|         38|   23|         50|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_in_0_reg_894           |   7|   0|    7|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_data_0_V_10_fu_412   |  16|   0|   16|          0|
    |tmp_data_0_V_11_fu_420   |  16|   0|   16|          0|
    |tmp_data_0_V_12_fu_428   |  16|   0|   16|          0|
    |tmp_data_0_V_13_fu_436   |  16|   0|   16|          0|
    |tmp_data_0_V_14_fu_444   |  16|   0|   16|          0|
    |tmp_data_0_V_15_fu_452   |  16|   0|   16|          0|
    |tmp_data_0_V_16_fu_460   |  16|   0|   16|          0|
    |tmp_data_0_V_17_fu_468   |  16|   0|   16|          0|
    |tmp_data_0_V_18_fu_476   |  16|   0|   16|          0|
    |tmp_data_0_V_19_fu_484   |  16|   0|   16|          0|
    |tmp_data_0_V_20_fu_492   |  16|   0|   16|          0|
    |tmp_data_0_V_21_fu_500   |  16|   0|   16|          0|
    |tmp_data_0_V_22_fu_508   |  16|   0|   16|          0|
    |tmp_data_0_V_23_fu_516   |  16|   0|   16|          0|
    |tmp_data_0_V_24_fu_524   |  16|   0|   16|          0|
    |tmp_data_0_V_25_fu_532   |  16|   0|   16|          0|
    |tmp_data_0_V_26_fu_540   |  16|   0|   16|          0|
    |tmp_data_0_V_27_fu_548   |  16|   0|   16|          0|
    |tmp_data_0_V_28_fu_556   |  16|   0|   16|          0|
    |tmp_data_0_V_29_fu_564   |  16|   0|   16|          0|
    |tmp_data_0_V_2_fu_348    |  16|   0|   16|          0|
    |tmp_data_0_V_30_fu_572   |  16|   0|   16|          0|
    |tmp_data_0_V_31_fu_580   |  16|   0|   16|          0|
    |tmp_data_0_V_32_fu_588   |  16|   0|   16|          0|
    |tmp_data_0_V_33_fu_596   |  16|   0|   16|          0|
    |tmp_data_0_V_34_fu_604   |  16|   0|   16|          0|
    |tmp_data_0_V_35_fu_612   |  16|   0|   16|          0|
    |tmp_data_0_V_36_fu_620   |  16|   0|   16|          0|
    |tmp_data_0_V_37_fu_628   |  16|   0|   16|          0|
    |tmp_data_0_V_38_fu_636   |  16|   0|   16|          0|
    |tmp_data_0_V_39_fu_644   |  16|   0|   16|          0|
    |tmp_data_0_V_3_fu_356    |  16|   0|   16|          0|
    |tmp_data_0_V_40_fu_652   |  16|   0|   16|          0|
    |tmp_data_0_V_41_fu_660   |  16|   0|   16|          0|
    |tmp_data_0_V_42_fu_668   |  16|   0|   16|          0|
    |tmp_data_0_V_43_fu_676   |  16|   0|   16|          0|
    |tmp_data_0_V_44_fu_684   |  16|   0|   16|          0|
    |tmp_data_0_V_45_fu_692   |  16|   0|   16|          0|
    |tmp_data_0_V_46_fu_700   |  16|   0|   16|          0|
    |tmp_data_0_V_47_fu_708   |  16|   0|   16|          0|
    |tmp_data_0_V_48_fu_716   |  16|   0|   16|          0|
    |tmp_data_0_V_49_fu_724   |  16|   0|   16|          0|
    |tmp_data_0_V_4_fu_364    |  16|   0|   16|          0|
    |tmp_data_0_V_50_fu_732   |  16|   0|   16|          0|
    |tmp_data_0_V_51_fu_740   |  16|   0|   16|          0|
    |tmp_data_0_V_52_fu_748   |  16|   0|   16|          0|
    |tmp_data_0_V_53_fu_756   |  16|   0|   16|          0|
    |tmp_data_0_V_54_fu_764   |  16|   0|   16|          0|
    |tmp_data_0_V_55_fu_772   |  16|   0|   16|          0|
    |tmp_data_0_V_56_fu_780   |  16|   0|   16|          0|
    |tmp_data_0_V_57_fu_788   |  16|   0|   16|          0|
    |tmp_data_0_V_58_fu_796   |  16|   0|   16|          0|
    |tmp_data_0_V_59_fu_804   |  16|   0|   16|          0|
    |tmp_data_0_V_5_fu_372    |  16|   0|   16|          0|
    |tmp_data_0_V_60_fu_812   |  16|   0|   16|          0|
    |tmp_data_0_V_61_fu_820   |  16|   0|   16|          0|
    |tmp_data_0_V_62_fu_828   |  16|   0|   16|          0|
    |tmp_data_0_V_63_fu_836   |  16|   0|   16|          0|
    |tmp_data_0_V_64_fu_844   |  16|   0|   16|          0|
    |tmp_data_0_V_6_fu_380    |  16|   0|   16|          0|
    |tmp_data_0_V_7_fu_388    |  16|   0|   16|          0|
    |tmp_data_0_V_8_fu_396    |  16|   0|   16|          0|
    |tmp_data_0_V_9_fu_404    |  16|   0|   16|          0|
    |tmp_data_0_V_fu_340      |  16|   0|   16|          0|
    |tmp_data_1_V_10_fu_416   |  16|   0|   16|          0|
    |tmp_data_1_V_11_fu_424   |  16|   0|   16|          0|
    |tmp_data_1_V_12_fu_432   |  16|   0|   16|          0|
    |tmp_data_1_V_13_fu_440   |  16|   0|   16|          0|
    |tmp_data_1_V_14_fu_448   |  16|   0|   16|          0|
    |tmp_data_1_V_15_fu_456   |  16|   0|   16|          0|
    |tmp_data_1_V_16_fu_464   |  16|   0|   16|          0|
    |tmp_data_1_V_17_fu_472   |  16|   0|   16|          0|
    |tmp_data_1_V_18_fu_480   |  16|   0|   16|          0|
    |tmp_data_1_V_19_fu_488   |  16|   0|   16|          0|
    |tmp_data_1_V_20_fu_496   |  16|   0|   16|          0|
    |tmp_data_1_V_21_fu_504   |  16|   0|   16|          0|
    |tmp_data_1_V_22_fu_512   |  16|   0|   16|          0|
    |tmp_data_1_V_23_fu_520   |  16|   0|   16|          0|
    |tmp_data_1_V_24_fu_528   |  16|   0|   16|          0|
    |tmp_data_1_V_25_fu_536   |  16|   0|   16|          0|
    |tmp_data_1_V_26_fu_544   |  16|   0|   16|          0|
    |tmp_data_1_V_27_fu_552   |  16|   0|   16|          0|
    |tmp_data_1_V_28_fu_560   |  16|   0|   16|          0|
    |tmp_data_1_V_29_fu_568   |  16|   0|   16|          0|
    |tmp_data_1_V_2_fu_352    |  16|   0|   16|          0|
    |tmp_data_1_V_30_fu_576   |  16|   0|   16|          0|
    |tmp_data_1_V_31_fu_584   |  16|   0|   16|          0|
    |tmp_data_1_V_32_fu_592   |  16|   0|   16|          0|
    |tmp_data_1_V_33_fu_600   |  16|   0|   16|          0|
    |tmp_data_1_V_34_fu_608   |  16|   0|   16|          0|
    |tmp_data_1_V_35_fu_616   |  16|   0|   16|          0|
    |tmp_data_1_V_36_fu_624   |  16|   0|   16|          0|
    |tmp_data_1_V_37_fu_632   |  16|   0|   16|          0|
    |tmp_data_1_V_38_fu_640   |  16|   0|   16|          0|
    |tmp_data_1_V_39_fu_648   |  16|   0|   16|          0|
    |tmp_data_1_V_3_fu_360    |  16|   0|   16|          0|
    |tmp_data_1_V_40_fu_656   |  16|   0|   16|          0|
    |tmp_data_1_V_41_fu_664   |  16|   0|   16|          0|
    |tmp_data_1_V_42_fu_672   |  16|   0|   16|          0|
    |tmp_data_1_V_43_fu_680   |  16|   0|   16|          0|
    |tmp_data_1_V_44_fu_688   |  16|   0|   16|          0|
    |tmp_data_1_V_45_fu_696   |  16|   0|   16|          0|
    |tmp_data_1_V_46_fu_704   |  16|   0|   16|          0|
    |tmp_data_1_V_47_fu_712   |  16|   0|   16|          0|
    |tmp_data_1_V_48_fu_720   |  16|   0|   16|          0|
    |tmp_data_1_V_49_fu_728   |  16|   0|   16|          0|
    |tmp_data_1_V_4_fu_368    |  16|   0|   16|          0|
    |tmp_data_1_V_50_fu_736   |  16|   0|   16|          0|
    |tmp_data_1_V_51_fu_744   |  16|   0|   16|          0|
    |tmp_data_1_V_52_fu_752   |  16|   0|   16|          0|
    |tmp_data_1_V_53_fu_760   |  16|   0|   16|          0|
    |tmp_data_1_V_54_fu_768   |  16|   0|   16|          0|
    |tmp_data_1_V_55_fu_776   |  16|   0|   16|          0|
    |tmp_data_1_V_56_fu_784   |  16|   0|   16|          0|
    |tmp_data_1_V_57_fu_792   |  16|   0|   16|          0|
    |tmp_data_1_V_58_fu_800   |  16|   0|   16|          0|
    |tmp_data_1_V_59_fu_808   |  16|   0|   16|          0|
    |tmp_data_1_V_5_fu_376    |  16|   0|   16|          0|
    |tmp_data_1_V_60_fu_816   |  16|   0|   16|          0|
    |tmp_data_1_V_61_fu_824   |  16|   0|   16|          0|
    |tmp_data_1_V_62_fu_832   |  16|   0|   16|          0|
    |tmp_data_1_V_63_fu_840   |  16|   0|   16|          0|
    |tmp_data_1_V_64_fu_848   |  16|   0|   16|          0|
    |tmp_data_1_V_6_fu_384    |  16|   0|   16|          0|
    |tmp_data_1_V_7_fu_392    |  16|   0|   16|          0|
    |tmp_data_1_V_8_fu_400    |  16|   0|   16|          0|
    |tmp_data_1_V_9_fu_408    |  16|   0|   16|          0|
    |tmp_data_1_V_fu_344      |  16|   0|   16|          0|
    |trunc_ln203_reg_3040     |   6|   0|    6|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |2069|   0| 2069|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+--------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config5> | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config5> | return value |
|ap_start                        |  in |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config5> | return value |
|start_full_n                    |  in |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config5> | return value |
|ap_done                         | out |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config5> | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config5> | return value |
|ap_idle                         | out |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config5> | return value |
|ap_ready                        | out |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config5> | return value |
|start_out                       | out |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config5> | return value |
|start_write                     | out |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config5> | return value |
|data_stream_V_data_0_V_dout     |  in |   16|   ap_fifo  |                data_stream_V_data_0_V                |    pointer   |
|data_stream_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_0_V                |    pointer   |
|data_stream_V_data_0_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_0_V                |    pointer   |
|data_stream_V_data_1_V_dout     |  in |   16|   ap_fifo  |                data_stream_V_data_1_V                |    pointer   |
|data_stream_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_1_V                |    pointer   |
|data_stream_V_data_1_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_1_V                |    pointer   |
|res_stream_V_data_0_V_din       | out |   16|   ap_fifo  |                 res_stream_V_data_0_V                |    pointer   |
|res_stream_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                 res_stream_V_data_0_V                |    pointer   |
|res_stream_V_data_0_V_write     | out |    1|   ap_fifo  |                 res_stream_V_data_0_V                |    pointer   |
|res_stream_V_data_1_V_din       | out |   16|   ap_fifo  |                 res_stream_V_data_1_V                |    pointer   |
|res_stream_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                 res_stream_V_data_1_V                |    pointer   |
|res_stream_V_data_1_V_write     | out |    1|   ap_fifo  |                 res_stream_V_data_1_V                |    pointer   |
|res_stream_V_data_2_V_din       | out |   16|   ap_fifo  |                 res_stream_V_data_2_V                |    pointer   |
|res_stream_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                 res_stream_V_data_2_V                |    pointer   |
|res_stream_V_data_2_V_write     | out |    1|   ap_fifo  |                 res_stream_V_data_2_V                |    pointer   |
|res_stream_V_data_3_V_din       | out |   16|   ap_fifo  |                 res_stream_V_data_3_V                |    pointer   |
|res_stream_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                 res_stream_V_data_3_V                |    pointer   |
|res_stream_V_data_3_V_write     | out |    1|   ap_fifo  |                 res_stream_V_data_3_V                |    pointer   |
|res_stream_V_data_4_V_din       | out |   16|   ap_fifo  |                 res_stream_V_data_4_V                |    pointer   |
|res_stream_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                 res_stream_V_data_4_V                |    pointer   |
|res_stream_V_data_4_V_write     | out |    1|   ap_fifo  |                 res_stream_V_data_4_V                |    pointer   |
|res_stream_V_data_5_V_din       | out |   16|   ap_fifo  |                 res_stream_V_data_5_V                |    pointer   |
|res_stream_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                 res_stream_V_data_5_V                |    pointer   |
|res_stream_V_data_5_V_write     | out |    1|   ap_fifo  |                 res_stream_V_data_5_V                |    pointer   |
|res_stream_V_data_6_V_din       | out |   16|   ap_fifo  |                 res_stream_V_data_6_V                |    pointer   |
|res_stream_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                 res_stream_V_data_6_V                |    pointer   |
|res_stream_V_data_6_V_write     | out |    1|   ap_fifo  |                 res_stream_V_data_6_V                |    pointer   |
|res_stream_V_data_7_V_din       | out |   16|   ap_fifo  |                 res_stream_V_data_7_V                |    pointer   |
|res_stream_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                 res_stream_V_data_7_V                |    pointer   |
|res_stream_V_data_7_V_write     | out |    1|   ap_fifo  |                 res_stream_V_data_7_V                |    pointer   |
|res_stream_V_data_8_V_din       | out |   16|   ap_fifo  |                 res_stream_V_data_8_V                |    pointer   |
|res_stream_V_data_8_V_full_n    |  in |    1|   ap_fifo  |                 res_stream_V_data_8_V                |    pointer   |
|res_stream_V_data_8_V_write     | out |    1|   ap_fifo  |                 res_stream_V_data_8_V                |    pointer   |
|res_stream_V_data_9_V_din       | out |   16|   ap_fifo  |                 res_stream_V_data_9_V                |    pointer   |
|res_stream_V_data_9_V_full_n    |  in |    1|   ap_fifo  |                 res_stream_V_data_9_V                |    pointer   |
|res_stream_V_data_9_V_write     | out |    1|   ap_fifo  |                 res_stream_V_data_9_V                |    pointer   |
+--------------------------------+-----+-----+------------+------------------------------------------------------+--------------+

