

================================================================
== Vitis HLS Report for 'runDataL2toL1'
================================================================
* Date:           Sat Jan 22 00:49:22 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.514 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       57|       57| 0.570 us | 0.570 us |   57|   57|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_L2_H_IN_LOOP_L2_W_IN  |       52|       52|         5|          1|          1|    49|    yes   |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     4|        -|        -|    -|
|Expression           |        -|     -|        0|      300|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     4|        0|       69|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      173|    -|
|Register             |        -|     -|      464|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     8|      464|      574|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U93  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_9s_9s_9_1_1_U92       |mul_9s_9s_9_1_1       |        0|   0|  0|  49|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   4|  0|  69|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------------+-----------------------------------+---------------------+
    |                Instance               |               Module              |      Expression     |
    +---------------------------------------+-----------------------------------+---------------------+
    |ama_addmuladd_9ns_9s_9s_9ns_9_4_1_U96  |ama_addmuladd_9ns_9s_9s_9ns_9_4_1  | i0 * (i1 + i2) + i3 |
    |mac_muladd_9s_9s_9ns_9_4_1_U94         |mac_muladd_9s_9s_9ns_9_4_1         |     i0 + i1 * i2    |
    |mac_muladd_9s_9s_9ns_9_4_1_U95         |mac_muladd_9s_9s_9ns_9_4_1         |     i0 + i1 * i2    |
    |mac_muladd_9s_9s_9ns_9_4_1_U97         |mac_muladd_9s_9s_9ns_9_4_1         |     i0 + i1 * i2    |
    +---------------------------------------+-----------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add13_i_i_fu_340_p2      |     +    |   0|  0|  16|           9|           9|
    |add_ln32_2_fu_288_p2     |     +    |   0|  0|  71|          64|           1|
    |add_ln32_3_fu_307_p2     |     +    |   0|  0|  39|           1|          32|
    |add_ln34_fu_334_p2       |     +    |   0|  0|  39|           1|          32|
    |grp_fu_373_p0            |     +    |   0|  0|  16|           9|           9|
    |icmp_ln32_fu_283_p2      |   icmp   |   0|  0|  29|          64|          64|
    |icmp_ln34_fu_294_p2      |   icmp   |   0|  0|  20|          32|          32|
    |ap_block_state1          |    or    |   0|  0|   2|           1|           1|
    |select_ln32_1_fu_313_p3  |  select  |   0|  0|  32|           1|          32|
    |select_ln32_fu_299_p3    |  select  |   0|  0|  32|           1|           1|
    |ap_enable_pp0            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 300|         186|         216|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  38|          7|    1|          7|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4      |   9|          2|    1|          2|
    |ap_phi_mux_hi_phi_fu_241_p4  |   9|          2|   32|         64|
    |co_1_blk_n                   |   9|          2|    1|          2|
    |empty_25_blk_n               |   9|          2|    1|          2|
    |empty_26_blk_n               |   9|          2|    1|          2|
    |empty_blk_n                  |   9|          2|    1|          2|
    |hi_reg_237                   |   9|          2|   32|         64|
    |ho_blk_n                     |   9|          2|    1|          2|
    |indvar_flatten_reg_226       |   9|          2|   64|        128|
    |ro_blk_n                     |   9|          2|    1|          2|
    |so_blk_n                     |   9|          2|    1|          2|
    |wi_reg_248                   |   9|          2|   32|         64|
    |wo_blk_n                     |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 173|         37|  172|        349|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |TILESIZE_H_assign_reg_412       |  32|   0|   32|          0|
    |TILESIZE_W_assign_reg_417       |  32|   0|   32|          0|
    |WH_in_assign_reg_423            |   9|   0|    9|          0|
    |add17_i_i_reg_490               |   9|   0|    9|          0|
    |ap_CS_fsm                       |   6|   0|    6|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4         |   1|   0|    1|          0|
    |bound_reg_455                   |  64|   0|   64|          0|
    |co_1_read_reg_387               |   9|   0|    9|          0|
    |empty_40_reg_479                |   9|   0|    9|          0|
    |empty_40_reg_479_pp0_iter1_reg  |   9|   0|    9|          0|
    |hi_reg_237                      |  32|   0|   32|          0|
    |icmp_ln32_reg_460               |   1|   0|    1|          0|
    |indvar_flatten_reg_226          |  64|   0|   64|          0|
    |mul9_i_i_reg_440                |   9|   0|    9|          0|
    |ro_read_reg_402                 |   9|   0|    9|          0|
    |select_ln32_1_reg_469           |  32|   0|   32|          0|
    |so_read_reg_407                 |   9|   0|    9|          0|
    |tmp2_reg_450                    |   9|   0|    9|          0|
    |tmp_reg_445                     |   9|   0|    9|          0|
    |trunc_ln30_reg_429              |   9|   0|    9|          0|
    |wi_reg_248                      |  32|   0|   32|          0|
    |icmp_ln32_reg_460               |  64|  32|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 464|  32|  401|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------+-----+-----+------------+---------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | runDataL2toL1 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | runDataL2toL1 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | runDataL2toL1 | return value |
|ap_done             | out |    1| ap_ctrl_hs | runDataL2toL1 | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | runDataL2toL1 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | runDataL2toL1 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | runDataL2toL1 | return value |
|data_l1_0_address0  | out |    9|  ap_memory |   data_l1_0   |     array    |
|data_l1_0_ce0       | out |    1|  ap_memory |   data_l1_0   |     array    |
|data_l1_0_we0       | out |    1|  ap_memory |   data_l1_0   |     array    |
|data_l1_0_d0        | out |    8|  ap_memory |   data_l1_0   |     array    |
|data_l1_1_address0  | out |    9|  ap_memory |   data_l1_1   |     array    |
|data_l1_1_ce0       | out |    1|  ap_memory |   data_l1_1   |     array    |
|data_l1_1_we0       | out |    1|  ap_memory |   data_l1_1   |     array    |
|data_l1_1_d0        | out |    8|  ap_memory |   data_l1_1   |     array    |
|data_l1_2_address0  | out |    9|  ap_memory |   data_l1_2   |     array    |
|data_l1_2_ce0       | out |    1|  ap_memory |   data_l1_2   |     array    |
|data_l1_2_we0       | out |    1|  ap_memory |   data_l1_2   |     array    |
|data_l1_2_d0        | out |    8|  ap_memory |   data_l1_2   |     array    |
|data_l1_3_address0  | out |    9|  ap_memory |   data_l1_3   |     array    |
|data_l1_3_ce0       | out |    1|  ap_memory |   data_l1_3   |     array    |
|data_l1_3_we0       | out |    1|  ap_memory |   data_l1_3   |     array    |
|data_l1_3_d0        | out |    8|  ap_memory |   data_l1_3   |     array    |
|data_l2_0_address0  | out |    9|  ap_memory |   data_l2_0   |     array    |
|data_l2_0_ce0       | out |    1|  ap_memory |   data_l2_0   |     array    |
|data_l2_0_q0        |  in |    8|  ap_memory |   data_l2_0   |     array    |
|data_l2_1_address0  | out |    9|  ap_memory |   data_l2_1   |     array    |
|data_l2_1_ce0       | out |    1|  ap_memory |   data_l2_1   |     array    |
|data_l2_1_q0        |  in |    8|  ap_memory |   data_l2_1   |     array    |
|data_l2_2_address0  | out |    9|  ap_memory |   data_l2_2   |     array    |
|data_l2_2_ce0       | out |    1|  ap_memory |   data_l2_2   |     array    |
|data_l2_2_q0        |  in |    8|  ap_memory |   data_l2_2   |     array    |
|data_l2_3_address0  | out |    9|  ap_memory |   data_l2_3   |     array    |
|data_l2_3_ce0       | out |    1|  ap_memory |   data_l2_3   |     array    |
|data_l2_3_q0        |  in |    8|  ap_memory |   data_l2_3   |     array    |
|empty_25_dout       |  in |   32|   ap_fifo  |    empty_25   |    pointer   |
|empty_25_empty_n    |  in |    1|   ap_fifo  |    empty_25   |    pointer   |
|empty_25_read       | out |    1|   ap_fifo  |    empty_25   |    pointer   |
|empty_26_dout       |  in |   32|   ap_fifo  |    empty_26   |    pointer   |
|empty_26_empty_n    |  in |    1|   ap_fifo  |    empty_26   |    pointer   |
|empty_26_read       | out |    1|   ap_fifo  |    empty_26   |    pointer   |
|co_1_dout           |  in |    9|   ap_fifo  |      co_1     |    pointer   |
|co_1_empty_n        |  in |    1|   ap_fifo  |      co_1     |    pointer   |
|co_1_read           | out |    1|   ap_fifo  |      co_1     |    pointer   |
|ho_dout             |  in |    9|   ap_fifo  |       ho      |    pointer   |
|ho_empty_n          |  in |    1|   ap_fifo  |       ho      |    pointer   |
|ho_read             | out |    1|   ap_fifo  |       ho      |    pointer   |
|wo_dout             |  in |    9|   ap_fifo  |       wo      |    pointer   |
|wo_empty_n          |  in |    1|   ap_fifo  |       wo      |    pointer   |
|wo_read             | out |    1|   ap_fifo  |       wo      |    pointer   |
|ro_dout             |  in |    9|   ap_fifo  |       ro      |    pointer   |
|ro_empty_n          |  in |    1|   ap_fifo  |       ro      |    pointer   |
|ro_read             | out |    1|   ap_fifo  |       ro      |    pointer   |
|so_dout             |  in |    9|   ap_fifo  |       so      |    pointer   |
|so_empty_n          |  in |    1|   ap_fifo  |       so      |    pointer   |
|so_read             | out |    1|   ap_fifo  |       so      |    pointer   |
|empty_dout          |  in |    9|   ap_fifo  |     empty     |    pointer   |
|empty_empty_n       |  in |    1|   ap_fifo  |     empty     |    pointer   |
|empty_read          | out |    1|   ap_fifo  |     empty     |    pointer   |
+--------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 10 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.45>
ST_1 : Operation 11 [1/1] (1.45ns)   --->   "%co_1_read = read i9 @_ssdm_op_Read.ap_fifo.i9P, i9 %co_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:249->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 11 'read' 'co_1_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (1.45ns)   --->   "%ho_read = read i9 @_ssdm_op_Read.ap_fifo.i9P, i9 %ho" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:251->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 12 'read' 'ho_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (1.45ns)   --->   "%wo_read = read i9 @_ssdm_op_Read.ap_fifo.i9P, i9 %wo" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 13 'read' 'wo_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (1.45ns)   --->   "%ro_read = read i9 @_ssdm_op_Read.ap_fifo.i9P, i9 %ro" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:255->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 14 'read' 'ro_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (1.45ns)   --->   "%so_read = read i9 @_ssdm_op_Read.ap_fifo.i9P, i9 %so" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:257->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 15 'read' 'so_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (1.45ns)   --->   "%TILESIZE_H_assign = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %empty_25"   --->   Operation 16 'read' 'TILESIZE_H_assign' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (1.45ns)   --->   "%TILESIZE_W_assign = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %empty_26"   --->   Operation 17 'read' 'TILESIZE_W_assign' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (1.45ns)   --->   "%WH_in_assign = read i9 @_ssdm_op_Read.ap_fifo.i9P, i9 %empty"   --->   Operation 18 'read' 'WH_in_assign' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i32 %TILESIZE_W_assign" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:30->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 19 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = trunc i32 %TILESIZE_H_assign" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:30->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 20 'trunc' 'trunc_ln30_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [3/3] (0.99ns) (grouped into DSP with root node tmp)   --->   "%mul3_i_i = mul i9 %ho_read, i9 %trunc_ln30_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:251->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 21 'mul' 'mul3_i_i' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [3/3] (0.99ns) (grouped into DSP with root node tmp2)   --->   "%mul6_i_i = mul i9 %wo_read, i9 %trunc_ln30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 22 'mul' 'mul6_i_i' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 23 [2/3] (0.99ns) (grouped into DSP with root node tmp)   --->   "%mul3_i_i = mul i9 %ho_read, i9 %trunc_ln30_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:251->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 23 'mul' 'mul3_i_i' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 24 [2/3] (0.99ns) (grouped into DSP with root node tmp2)   --->   "%mul6_i_i = mul i9 %wo_read, i9 %trunc_ln30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 24 'mul' 'mul6_i_i' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.64>
ST_3 : Operation 25 [1/3] (0.00ns) (grouped into DSP with root node tmp)   --->   "%mul3_i_i = mul i9 %ho_read, i9 %trunc_ln30_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:251->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 25 'mul' 'mul3_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 26 [1/3] (0.00ns) (grouped into DSP with root node tmp2)   --->   "%mul6_i_i = mul i9 %wo_read, i9 %trunc_ln30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 26 'mul' 'mul6_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 27 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp = add i9 %ro_read, i9 %mul3_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:255->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 27 'add' 'tmp' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 28 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp2 = add i9 %so_read, i9 %mul6_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:257->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 28 'add' 'tmp2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.17>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %so, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %ro, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %wo, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %ho, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %co_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %empty_25, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %empty_26, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %empty, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.46ns)   --->   "%mul9_i_i = mul i9 %WH_in_assign, i9 %co_1_read"   --->   Operation 37 'mul' 'mul9_i_i' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp = add i9 %ro_read, i9 %mul3_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:255->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 38 'add' 'tmp' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 39 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp2 = add i9 %so_read, i9 %mul6_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:257->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 39 'add' 'tmp2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%cast = zext i32 %TILESIZE_H_assign"   --->   Operation 40 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %TILESIZE_W_assign"   --->   Operation 41 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (3.17ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 42 'mul' 'bound' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.60ns)   --->   "%br_ln32 = br void %bb.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 43 'br' 'br_ln32' <Predicate = true> <Delay = 0.60>

State 5 <SV = 4> <Delay = 4.51>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64, void %entry, i64 %add_ln32_2, void %._crit_edge.loopexit.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 44 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%hi = phi i32, void %entry, i32 %select_ln32_1, void %._crit_edge.loopexit.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 45 'phi' 'hi' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%wi = phi i32, void %entry, i32 %add_ln34, void %._crit_edge.loopexit.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:34->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 46 'phi' 'wi' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 47 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.06ns)   --->   "%icmp_ln32 = icmp_eq  i64 %indvar_flatten, i64 %bound" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 48 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (1.14ns)   --->   "%add_ln32_2 = add i64 %indvar_flatten, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 49 'add' 'add_ln32_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %._crit_edge.loopexit.i.i, void %.exit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 50 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.85ns)   --->   "%icmp_ln34 = icmp_eq  i32 %wi, i32 %TILESIZE_W_assign" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:34->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 51 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.22ns)   --->   "%select_ln32 = select i1 %icmp_ln34, i32, i32 %wi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 52 'select' 'select_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.88ns)   --->   "%add_ln32_3 = add i32, i32 %hi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 53 'add' 'add_ln32_3' <Predicate = (!icmp_ln32)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.22ns)   --->   "%select_ln32_1 = select i1 %icmp_ln34, i32 %add_ln32_3, i32 %hi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 54 'select' 'select_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %select_ln32_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 55 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.71ns)   --->   "%add_ln32 = add i9 %mul9_i_i, i9 %trunc_ln32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 56 'add' 'add_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (1.69ns) (grouped into DSP with root node tmp3)   --->   "%add_ln32_1 = add i9 %add_ln32, i9 %tmp" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 57 'add' 'add_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 58 [3/3] (0.99ns) (grouped into DSP with root node tmp3)   --->   "%mul_ln32 = mul i9 %WH_in_assign, i9 %add_ln32_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 58 'mul' 'mul_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 59 [3/3] (0.99ns) (grouped into DSP with root node add17_i_i)   --->   "%mul_ln32_1 = mul i9 %trunc_ln30, i9 %trunc_ln32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 59 'mul' 'mul_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%empty_40 = trunc i32 %select_ln32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 60 'trunc' 'empty_40' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.88ns)   --->   "%add_ln34 = add i32, i32 %select_ln32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:34->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 61 'add' 'add_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.99>
ST_6 : Operation 62 [2/3] (0.99ns) (grouped into DSP with root node tmp3)   --->   "%mul_ln32 = mul i9 %WH_in_assign, i9 %add_ln32_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 62 'mul' 'mul_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 63 [2/3] (0.99ns) (grouped into DSP with root node add17_i_i)   --->   "%mul_ln32_1 = mul i9 %trunc_ln30, i9 %trunc_ln32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 63 'mul' 'mul_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.64>
ST_7 : Operation 64 [1/3] (0.00ns) (grouped into DSP with root node tmp3)   --->   "%mul_ln32 = mul i9 %WH_in_assign, i9 %add_ln32_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 64 'mul' 'mul_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 65 [1/3] (0.00ns) (grouped into DSP with root node add17_i_i)   --->   "%mul_ln32_1 = mul i9 %trunc_ln30, i9 %trunc_ln32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 65 'mul' 'mul_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 66 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp3 = add i9 %mul_ln32, i9 %empty_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 66 'add' 'tmp3' <Predicate = (!icmp_ln32)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 67 [2/2] (0.64ns) (root node of the DSP)   --->   "%add17_i_i = add i9 %empty_40, i9 %mul_ln32_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 67 'add' 'add17_i_i' <Predicate = (!icmp_ln32)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.51>
ST_8 : Operation 68 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp3 = add i9 %mul_ln32, i9 %empty_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 68 'add' 'tmp3' <Predicate = (!icmp_ln32)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 69 [1/1] (0.71ns)   --->   "%add13_i_i = add i9 %tmp3, i9 %tmp2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 69 'add' 'add13_i_i' <Predicate = (!icmp_ln32)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%idxprom_i_i = zext i9 %add13_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 70 'zext' 'idxprom_i_i' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 71 [1/2] (0.64ns) (root node of the DSP)   --->   "%add17_i_i = add i9 %empty_40, i9 %mul_ln32_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 71 'add' 'add17_i_i' <Predicate = (!icmp_ln32)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%data_l2_0_addr = getelementptr i8 %data_l2_0, i64, i64 %idxprom_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 72 'getelementptr' 'data_l2_0_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 73 [2/2] (1.15ns)   --->   "%data_l2_0_load = load i9 %data_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 73 'load' 'data_l2_0_load' <Predicate = (!icmp_ln32)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%data_l2_1_addr = getelementptr i8 %data_l2_1, i64, i64 %idxprom_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 74 'getelementptr' 'data_l2_1_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 75 [2/2] (1.15ns)   --->   "%data_l2_1_load = load i9 %data_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 75 'load' 'data_l2_1_load' <Predicate = (!icmp_ln32)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%data_l2_2_addr = getelementptr i8 %data_l2_2, i64, i64 %idxprom_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 76 'getelementptr' 'data_l2_2_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 77 [2/2] (1.15ns)   --->   "%data_l2_2_load = load i9 %data_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 77 'load' 'data_l2_2_load' <Predicate = (!icmp_ln32)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%data_l2_3_addr = getelementptr i8 %data_l2_3, i64, i64 %idxprom_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 78 'getelementptr' 'data_l2_3_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 79 [2/2] (1.15ns)   --->   "%data_l2_3_load = load i9 %data_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 79 'load' 'data_l2_3_load' <Predicate = (!icmp_ln32)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 9 <SV = 8> <Delay = 2.31>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_L2_H_IN_LOOP_L2_W_IN_str"   --->   Operation 80 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 82 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:34->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 83 'specloopname' 'specloopname_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%idxprom18_i_i = zext i9 %add17_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 84 'zext' 'idxprom18_i_i' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 85 [1/2] (1.15ns)   --->   "%data_l2_0_load = load i9 %data_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 85 'load' 'data_l2_0_load' <Predicate = (!icmp_ln32)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%data_l1_0_addr = getelementptr i8 %data_l1_0, i64, i64 %idxprom18_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 86 'getelementptr' 'data_l1_0_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (1.15ns)   --->   "%store_ln41 = store i8 %data_l2_0_load, i9 %data_l1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 87 'store' 'store_ln41' <Predicate = (!icmp_ln32)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_9 : Operation 88 [1/2] (1.15ns)   --->   "%data_l2_1_load = load i9 %data_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 88 'load' 'data_l2_1_load' <Predicate = (!icmp_ln32)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%data_l1_1_addr = getelementptr i8 %data_l1_1, i64, i64 %idxprom18_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 89 'getelementptr' 'data_l1_1_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (1.15ns)   --->   "%store_ln41 = store i8 %data_l2_1_load, i9 %data_l1_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 90 'store' 'store_ln41' <Predicate = (!icmp_ln32)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_9 : Operation 91 [1/2] (1.15ns)   --->   "%data_l2_2_load = load i9 %data_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 91 'load' 'data_l2_2_load' <Predicate = (!icmp_ln32)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%data_l1_2_addr = getelementptr i8 %data_l1_2, i64, i64 %idxprom18_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 92 'getelementptr' 'data_l1_2_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (1.15ns)   --->   "%store_ln41 = store i8 %data_l2_2_load, i9 %data_l1_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 93 'store' 'store_ln41' <Predicate = (!icmp_ln32)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_9 : Operation 94 [1/2] (1.15ns)   --->   "%data_l2_3_load = load i9 %data_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 94 'load' 'data_l2_3_load' <Predicate = (!icmp_ln32)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%data_l1_3_addr = getelementptr i8 %data_l1_3, i64, i64 %idxprom18_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 95 'getelementptr' 'data_l1_3_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (1.15ns)   --->   "%store_ln41 = store i8 %data_l2_3_load, i9 %data_l1_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 96 'store' 'store_ln41' <Predicate = (!icmp_ln32)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb.i.i"   --->   Operation 97 'br' 'br_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln262 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 98 'ret' 'ret_ln262' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_l1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_l1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_l1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_l1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty_25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ empty_26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ co_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ho]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ wo]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ro]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ so]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ empty]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
co_1_read             (read             ) [ 00111000000]
ho_read               (read             ) [ 00110000000]
wo_read               (read             ) [ 00110000000]
ro_read               (read             ) [ 00111000000]
so_read               (read             ) [ 00111000000]
TILESIZE_H_assign     (read             ) [ 00111000000]
TILESIZE_W_assign     (read             ) [ 00111111110]
WH_in_assign          (read             ) [ 00111111110]
trunc_ln30            (trunc            ) [ 00111111110]
trunc_ln30_1          (trunc            ) [ 00110000000]
mul3_i_i              (mul              ) [ 00001000000]
mul6_i_i              (mul              ) [ 00001000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
mul9_i_i              (mul              ) [ 00000111110]
tmp                   (add              ) [ 00000111110]
tmp2                  (add              ) [ 00000111110]
cast                  (zext             ) [ 00000000000]
cast1                 (zext             ) [ 00000000000]
bound                 (mul              ) [ 00000111110]
br_ln32               (br               ) [ 00001111110]
indvar_flatten        (phi              ) [ 00000100000]
hi                    (phi              ) [ 00000100000]
wi                    (phi              ) [ 00000100000]
specpipeline_ln0      (specpipeline     ) [ 00000000000]
icmp_ln32             (icmp             ) [ 00000111110]
add_ln32_2            (add              ) [ 00001111110]
br_ln32               (br               ) [ 00000000000]
icmp_ln34             (icmp             ) [ 00000000000]
select_ln32           (select           ) [ 00000000000]
add_ln32_3            (add              ) [ 00000000000]
select_ln32_1         (select           ) [ 00001111110]
trunc_ln32            (trunc            ) [ 00000111000]
add_ln32              (add              ) [ 00000000000]
add_ln32_1            (add              ) [ 00000111000]
empty_40              (trunc            ) [ 00000111100]
add_ln34              (add              ) [ 00001111110]
mul_ln32              (mul              ) [ 00000100100]
mul_ln32_1            (mul              ) [ 00000100100]
tmp3                  (add              ) [ 00000000000]
add13_i_i             (add              ) [ 00000000000]
idxprom_i_i           (zext             ) [ 00000000000]
add17_i_i             (add              ) [ 00000100010]
data_l2_0_addr        (getelementptr    ) [ 00000100010]
data_l2_1_addr        (getelementptr    ) [ 00000100010]
data_l2_2_addr        (getelementptr    ) [ 00000100010]
data_l2_3_addr        (getelementptr    ) [ 00000100010]
specloopname_ln0      (specloopname     ) [ 00000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
specpipeline_ln0      (specpipeline     ) [ 00000000000]
specloopname_ln34     (specloopname     ) [ 00000000000]
idxprom18_i_i         (zext             ) [ 00000000000]
data_l2_0_load        (load             ) [ 00000000000]
data_l1_0_addr        (getelementptr    ) [ 00000000000]
store_ln41            (store            ) [ 00000000000]
data_l2_1_load        (load             ) [ 00000000000]
data_l1_1_addr        (getelementptr    ) [ 00000000000]
store_ln41            (store            ) [ 00000000000]
data_l2_2_load        (load             ) [ 00000000000]
data_l1_2_addr        (getelementptr    ) [ 00000000000]
store_ln41            (store            ) [ 00000000000]
data_l2_3_load        (load             ) [ 00000000000]
data_l1_3_addr        (getelementptr    ) [ 00000000000]
store_ln41            (store            ) [ 00000000000]
br_ln0                (br               ) [ 00001111110]
ret_ln262             (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_l1_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_l1_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_l1_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_l1_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_l2_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_l2_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_l2_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_l2_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="empty_25">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="empty_26">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="co_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="co_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ho">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ho"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="wo">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wo"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ro">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ro"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="so">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="so"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="empty">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i9P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_L2_H_IN_LOOP_L2_W_IN_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="co_1_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="9" slack="0"/>
<pin id="72" dir="0" index="1" bw="9" slack="0"/>
<pin id="73" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="co_1_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="ho_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="9" slack="0"/>
<pin id="78" dir="0" index="1" bw="9" slack="0"/>
<pin id="79" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ho_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="wo_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="9" slack="0"/>
<pin id="84" dir="0" index="1" bw="9" slack="0"/>
<pin id="85" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wo_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="ro_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="9" slack="0"/>
<pin id="90" dir="0" index="1" bw="9" slack="0"/>
<pin id="91" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ro_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="so_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="9" slack="0"/>
<pin id="96" dir="0" index="1" bw="9" slack="0"/>
<pin id="97" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="so_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="TILESIZE_H_assign_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="TILESIZE_H_assign/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="TILESIZE_W_assign_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="TILESIZE_W_assign/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="WH_in_assign_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="9" slack="0"/>
<pin id="114" dir="0" index="1" bw="9" slack="0"/>
<pin id="115" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="WH_in_assign/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="data_l2_0_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="9" slack="0"/>
<pin id="122" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l2_0_addr/8 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="9" slack="0"/>
<pin id="127" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_l2_0_load/8 "/>
</bind>
</comp>

<comp id="131" class="1004" name="data_l2_1_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="9" slack="0"/>
<pin id="135" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l2_1_addr/8 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="9" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_l2_1_load/8 "/>
</bind>
</comp>

<comp id="144" class="1004" name="data_l2_2_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="9" slack="0"/>
<pin id="148" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l2_2_addr/8 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="9" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_l2_2_load/8 "/>
</bind>
</comp>

<comp id="157" class="1004" name="data_l2_3_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="9" slack="0"/>
<pin id="161" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l2_3_addr/8 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="9" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_l2_3_load/8 "/>
</bind>
</comp>

<comp id="170" class="1004" name="data_l1_0_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="9" slack="0"/>
<pin id="174" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1_0_addr/9 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln41_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="9" slack="0"/>
<pin id="179" dir="0" index="1" bw="8" slack="0"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/9 "/>
</bind>
</comp>

<comp id="184" class="1004" name="data_l1_1_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="9" slack="0"/>
<pin id="188" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1_1_addr/9 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln41_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="9" slack="0"/>
<pin id="193" dir="0" index="1" bw="8" slack="0"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/9 "/>
</bind>
</comp>

<comp id="198" class="1004" name="data_l1_2_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="9" slack="0"/>
<pin id="202" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1_2_addr/9 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln41_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="9" slack="0"/>
<pin id="207" dir="0" index="1" bw="8" slack="0"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/9 "/>
</bind>
</comp>

<comp id="212" class="1004" name="data_l1_3_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="9" slack="0"/>
<pin id="216" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1_3_addr/9 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln41_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="9" slack="0"/>
<pin id="221" dir="0" index="1" bw="8" slack="0"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/9 "/>
</bind>
</comp>

<comp id="226" class="1005" name="indvar_flatten_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="1"/>
<pin id="228" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="indvar_flatten_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="64" slack="0"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="237" class="1005" name="hi_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hi (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="hi_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="32" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="hi/5 "/>
</bind>
</comp>

<comp id="248" class="1005" name="wi_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wi (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="wi_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="32" slack="0"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wi/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="trunc_ln30_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="trunc_ln30_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30_1/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="mul9_i_i_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="9" slack="3"/>
<pin id="269" dir="0" index="1" bw="9" slack="3"/>
<pin id="270" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul9_i_i/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="3"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="cast1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="3"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="bound_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln32_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="0"/>
<pin id="285" dir="0" index="1" bw="64" slack="1"/>
<pin id="286" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln32_2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_2/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln34_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="4"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="select_ln32_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="0" index="2" bw="32" slack="0"/>
<pin id="303" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln32_3_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_3/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="select_ln32_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="0" index="2" bw="32" slack="0"/>
<pin id="317" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_1/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="trunc_ln32_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln32_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="9" slack="1"/>
<pin id="327" dir="0" index="1" bw="9" slack="0"/>
<pin id="328" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="empty_40_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_40/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln34_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add13_i_i_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="9" slack="0"/>
<pin id="342" dir="0" index="1" bw="9" slack="4"/>
<pin id="343" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add13_i_i/8 "/>
</bind>
</comp>

<comp id="344" class="1004" name="idxprom_i_i_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="9" slack="0"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i_i/8 "/>
</bind>
</comp>

<comp id="352" class="1004" name="idxprom18_i_i_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="9" slack="1"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom18_i_i/9 "/>
</bind>
</comp>

<comp id="359" class="1007" name="grp_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="9" slack="0"/>
<pin id="361" dir="0" index="1" bw="9" slack="0"/>
<pin id="362" dir="0" index="2" bw="9" slack="2147483647"/>
<pin id="363" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul3_i_i/1 tmp/3 "/>
</bind>
</comp>

<comp id="366" class="1007" name="grp_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="9" slack="0"/>
<pin id="368" dir="0" index="1" bw="9" slack="0"/>
<pin id="369" dir="0" index="2" bw="9" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul6_i_i/1 tmp2/3 "/>
</bind>
</comp>

<comp id="373" class="1007" name="grp_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="9" slack="0"/>
<pin id="375" dir="0" index="1" bw="9" slack="1"/>
<pin id="376" dir="0" index="2" bw="9" slack="2147483647"/>
<pin id="377" dir="0" index="3" bw="9" slack="2147483647"/>
<pin id="378" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln32_1/5 mul_ln32/5 tmp3/7 "/>
</bind>
</comp>

<comp id="381" class="1007" name="grp_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="9" slack="2"/>
<pin id="383" dir="0" index="1" bw="9" slack="0"/>
<pin id="384" dir="0" index="2" bw="9" slack="2147483647"/>
<pin id="385" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln32_1/5 add17_i_i/7 "/>
</bind>
</comp>

<comp id="387" class="1005" name="co_1_read_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="9" slack="3"/>
<pin id="389" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="co_1_read "/>
</bind>
</comp>

<comp id="392" class="1005" name="ho_read_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="9" slack="1"/>
<pin id="394" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ho_read "/>
</bind>
</comp>

<comp id="397" class="1005" name="wo_read_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="9" slack="1"/>
<pin id="399" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="wo_read "/>
</bind>
</comp>

<comp id="402" class="1005" name="ro_read_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="9" slack="2"/>
<pin id="404" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="ro_read "/>
</bind>
</comp>

<comp id="407" class="1005" name="so_read_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="9" slack="2"/>
<pin id="409" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="so_read "/>
</bind>
</comp>

<comp id="412" class="1005" name="TILESIZE_H_assign_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="3"/>
<pin id="414" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="TILESIZE_H_assign "/>
</bind>
</comp>

<comp id="417" class="1005" name="TILESIZE_W_assign_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="3"/>
<pin id="419" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="TILESIZE_W_assign "/>
</bind>
</comp>

<comp id="423" class="1005" name="WH_in_assign_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="9" slack="3"/>
<pin id="425" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="WH_in_assign "/>
</bind>
</comp>

<comp id="429" class="1005" name="trunc_ln30_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="9" slack="1"/>
<pin id="431" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln30 "/>
</bind>
</comp>

<comp id="435" class="1005" name="trunc_ln30_1_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="9" slack="1"/>
<pin id="437" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln30_1 "/>
</bind>
</comp>

<comp id="440" class="1005" name="mul9_i_i_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="9" slack="1"/>
<pin id="442" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul9_i_i "/>
</bind>
</comp>

<comp id="445" class="1005" name="tmp_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="9" slack="1"/>
<pin id="447" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="450" class="1005" name="tmp2_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="9" slack="4"/>
<pin id="452" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="455" class="1005" name="bound_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="64" slack="1"/>
<pin id="457" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="460" class="1005" name="icmp_ln32_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="1"/>
<pin id="462" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="464" class="1005" name="add_ln32_2_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="64" slack="0"/>
<pin id="466" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln32_2 "/>
</bind>
</comp>

<comp id="469" class="1005" name="select_ln32_1_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln32_1 "/>
</bind>
</comp>

<comp id="474" class="1005" name="trunc_ln32_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="9" slack="1"/>
<pin id="476" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln32 "/>
</bind>
</comp>

<comp id="479" class="1005" name="empty_40_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="9" slack="2"/>
<pin id="481" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="empty_40 "/>
</bind>
</comp>

<comp id="485" class="1005" name="add_ln34_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln34 "/>
</bind>
</comp>

<comp id="490" class="1005" name="add17_i_i_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="9" slack="1"/>
<pin id="492" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add17_i_i "/>
</bind>
</comp>

<comp id="495" class="1005" name="data_l2_0_addr_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="9" slack="1"/>
<pin id="497" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="data_l2_0_addr "/>
</bind>
</comp>

<comp id="500" class="1005" name="data_l2_1_addr_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="9" slack="1"/>
<pin id="502" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="data_l2_1_addr "/>
</bind>
</comp>

<comp id="505" class="1005" name="data_l2_2_addr_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="9" slack="1"/>
<pin id="507" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="data_l2_2_addr "/>
</bind>
</comp>

<comp id="510" class="1005" name="data_l2_3_addr_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="9" slack="1"/>
<pin id="512" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="data_l2_3_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="32" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="32" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="24" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="26" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="34" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="50" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="50" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="50" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="50" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="50" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="125" pin="3"/><net_sink comp="177" pin=1"/></net>

<net id="183"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="50" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="138" pin="3"/><net_sink comp="191" pin=1"/></net>

<net id="197"><net_src comp="184" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="203"><net_src comp="4" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="50" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="151" pin="3"/><net_sink comp="205" pin=1"/></net>

<net id="211"><net_src comp="198" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="217"><net_src comp="6" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="50" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="164" pin="3"/><net_sink comp="219" pin=1"/></net>

<net id="225"><net_src comp="212" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="50" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="40" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="40" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="106" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="100" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="274" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="230" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="230" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="58" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="252" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="40" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="252" pin="4"/><net_sink comp="299" pin=2"/></net>

<net id="311"><net_src comp="56" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="241" pin="4"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="294" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="307" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="241" pin="4"/><net_sink comp="313" pin=2"/></net>

<net id="324"><net_src comp="313" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="321" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="299" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="56" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="299" pin="3"/><net_sink comp="334" pin=1"/></net>

<net id="347"><net_src comp="340" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="351"><net_src comp="344" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="355"><net_src comp="352" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="358"><net_src comp="352" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="364"><net_src comp="76" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="263" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="371"><net_src comp="82" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="259" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="379"><net_src comp="325" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="373" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="386"><net_src comp="321" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="70" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="395"><net_src comp="76" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="400"><net_src comp="82" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="405"><net_src comp="88" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="410"><net_src comp="94" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="415"><net_src comp="100" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="420"><net_src comp="106" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="426"><net_src comp="112" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="432"><net_src comp="259" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="438"><net_src comp="263" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="443"><net_src comp="267" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="448"><net_src comp="359" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="453"><net_src comp="366" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="458"><net_src comp="277" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="463"><net_src comp="283" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="288" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="472"><net_src comp="313" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="477"><net_src comp="321" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="482"><net_src comp="330" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="488"><net_src comp="334" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="493"><net_src comp="381" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="498"><net_src comp="118" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="503"><net_src comp="131" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="508"><net_src comp="144" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="513"><net_src comp="157" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="164" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_l1_0 | {9 }
	Port: data_l1_1 | {9 }
	Port: data_l1_2 | {9 }
	Port: data_l1_3 | {9 }
	Port: data_l2_0 | {}
	Port: data_l2_1 | {}
	Port: data_l2_2 | {}
	Port: data_l2_3 | {}
 - Input state : 
	Port: runDataL2toL1 : data_l2_0 | {8 9 }
	Port: runDataL2toL1 : data_l2_1 | {8 9 }
	Port: runDataL2toL1 : data_l2_2 | {8 9 }
	Port: runDataL2toL1 : data_l2_3 | {8 9 }
	Port: runDataL2toL1 : empty_25 | {1 }
	Port: runDataL2toL1 : empty_26 | {1 }
	Port: runDataL2toL1 : co_1 | {1 }
	Port: runDataL2toL1 : ho | {1 }
	Port: runDataL2toL1 : wo | {1 }
	Port: runDataL2toL1 : ro | {1 }
	Port: runDataL2toL1 : so | {1 }
	Port: runDataL2toL1 : empty | {1 }
  - Chain level:
	State 1
		mul3_i_i : 1
		mul6_i_i : 1
	State 2
	State 3
		tmp : 1
		tmp2 : 1
	State 4
		bound : 1
	State 5
		icmp_ln32 : 1
		add_ln32_2 : 1
		br_ln32 : 2
		icmp_ln34 : 1
		select_ln32 : 2
		add_ln32_3 : 1
		select_ln32_1 : 2
		trunc_ln32 : 3
		add_ln32 : 4
		add_ln32_1 : 5
		mul_ln32 : 6
		mul_ln32_1 : 4
		empty_40 : 3
		add_ln34 : 3
	State 6
	State 7
		tmp3 : 1
		add17_i_i : 1
	State 8
		add13_i_i : 1
		idxprom_i_i : 2
		data_l2_0_addr : 3
		data_l2_0_load : 4
		data_l2_1_addr : 3
		data_l2_1_load : 4
		data_l2_2_addr : 3
		data_l2_2_load : 4
		data_l2_3_addr : 3
		data_l2_3_load : 4
	State 9
		data_l1_0_addr : 1
		store_ln41 : 2
		data_l1_1_addr : 1
		store_ln41 : 2
		data_l1_2_addr : 1
		store_ln41 : 2
		data_l1_3_addr : 1
		store_ln41 : 2
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |       add_ln32_2_fu_288       |    0    |    0    |    71   |
|          |       add_ln32_3_fu_307       |    0    |    0    |    39   |
|    add   |        add_ln32_fu_325        |    0    |    0    |    16   |
|          |        add_ln34_fu_334        |    0    |    0    |    39   |
|          |        add13_i_i_fu_340       |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |        mul9_i_i_fu_267        |    0    |    0    |    49   |
|          |          bound_fu_277         |    4    |    0    |    20   |
|----------|-------------------------------|---------|---------|---------|
|  select  |       select_ln32_fu_299      |    0    |    0    |    32   |
|          |      select_ln32_1_fu_313     |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln32_fu_283       |    0    |    0    |    29   |
|          |        icmp_ln34_fu_294       |    0    |    0    |    20   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_359          |    1    |    0    |    0    |
|  muladd  |           grp_fu_366          |    1    |    0    |    0    |
|          |           grp_fu_381          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| addmuladd|           grp_fu_373          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |      co_1_read_read_fu_70     |    0    |    0    |    0    |
|          |       ho_read_read_fu_76      |    0    |    0    |    0    |
|          |       wo_read_read_fu_82      |    0    |    0    |    0    |
|   read   |       ro_read_read_fu_88      |    0    |    0    |    0    |
|          |       so_read_read_fu_94      |    0    |    0    |    0    |
|          | TILESIZE_H_assign_read_fu_100 |    0    |    0    |    0    |
|          | TILESIZE_W_assign_read_fu_106 |    0    |    0    |    0    |
|          |    WH_in_assign_read_fu_112   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       trunc_ln30_fu_259       |    0    |    0    |    0    |
|   trunc  |      trunc_ln30_1_fu_263      |    0    |    0    |    0    |
|          |       trunc_ln32_fu_321       |    0    |    0    |    0    |
|          |        empty_40_fu_330        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          cast_fu_271          |    0    |    0    |    0    |
|   zext   |          cast1_fu_274         |    0    |    0    |    0    |
|          |       idxprom_i_i_fu_344      |    0    |    0    |    0    |
|          |      idxprom18_i_i_fu_352     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    8    |    0    |   363   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|TILESIZE_H_assign_reg_412|   32   |
|TILESIZE_W_assign_reg_417|   32   |
|   WH_in_assign_reg_423  |    9   |
|    add17_i_i_reg_490    |    9   |
|    add_ln32_2_reg_464   |   64   |
|     add_ln34_reg_485    |   32   |
|      bound_reg_455      |   64   |
|    co_1_read_reg_387    |    9   |
|  data_l2_0_addr_reg_495 |    9   |
|  data_l2_1_addr_reg_500 |    9   |
|  data_l2_2_addr_reg_505 |    9   |
|  data_l2_3_addr_reg_510 |    9   |
|     empty_40_reg_479    |    9   |
|        hi_reg_237       |   32   |
|     ho_read_reg_392     |    9   |
|    icmp_ln32_reg_460    |    1   |
|  indvar_flatten_reg_226 |   64   |
|     mul9_i_i_reg_440    |    9   |
|     ro_read_reg_402     |    9   |
|  select_ln32_1_reg_469  |   32   |
|     so_read_reg_407     |    9   |
|       tmp2_reg_450      |    9   |
|       tmp_reg_445       |    9   |
|   trunc_ln30_1_reg_435  |    9   |
|    trunc_ln30_reg_429   |    9   |
|    trunc_ln32_reg_474   |    9   |
|        wi_reg_248       |   32   |
|     wo_read_reg_397     |    9   |
+-------------------------+--------+
|          Total          |   547  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_125 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_138 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_151 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_164 |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_359    |  p0  |   3  |   9  |   27   ||    15   |
|     grp_fu_359    |  p1  |   2  |   9  |   18   ||    9    |
|     grp_fu_366    |  p0  |   3  |   9  |   27   ||    15   |
|     grp_fu_366    |  p1  |   2  |   9  |   18   ||    9    |
|     grp_fu_373    |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_373    |  p1  |   2  |   9  |   18   ||    9    |
|     grp_fu_381    |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_381    |  p1  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   234  ||  7.2645 ||   120   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   363  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   120  |
|  Register |    -   |    -   |   547  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    7   |   547  |   483  |
+-----------+--------+--------+--------+--------+
