;redcode
;assert 1
	SPL 0, <336
	CMP -207, <-130
	MOV -1, <-26
	MOV -11, <-20
	DJN -1, @-20
	JMN 270, 5
	JMN 270, 5
	DJN <124, 126
	DJN 3, 20
	ADD #270, <401
	SLT #4, 40
	ADD #270, <401
	SLT #4, 40
	DJN -127, 100
	CMP @121, 103
	SUB @3, 0
	SUB 3, 20
	SUB @-700, 4
	DJN <121, 103
	SUB @-700, 4
	ADD -1, <-20
	ADD 30, 8
	SUB -12, @10
	ADD 30, 8
	MOV @-4, <-20
	JMP @270, @401
	SUB 20, @12
	SUB 804, 12
	SUB 20, @12
	ADD 30, 8
	JMZ 40, -120
	ADD 30, 8
	ADD 30, 8
	ADD #270, <401
	SLT #4, 40
	JMN 0, <402
	SUB 804, 12
	DAT #0, <402
	SUB @121, 103
	SUB 104, 12
	ADD 0, 402
	SPL 12, 12
	SPL 90, -120
	SPL 12, 12
	JMZ 90, -120
	SLT 20, @12
	SUB 804, 12
	SPL 0, <336
	MOV -1, <-26
	SPL 0, <336
	DJN -1, @-20
	ADD 30, 8
