/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	compatible = "qcom,shima";
	interrupt-parent = <0x1>;
	model = "Qualcomm Technologies, Inc. Shima SoC";
	qcom,board-id = <0x0 0x0>;
	qcom,msm-id = <0x1c2 0x10000>;

	__symbols__ {
		BOB = "/soc/rsc@18200000/rpmh-regulator-bobc1/regulator-pm8350c-bob";
		CLUSTER_OFF = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cluster-level@1";
		CLUSTER_WFI = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cluster-level@0";
		CPU0 = "/cpus/cpu@0";
		CPU1 = "/cpus/cpu@100";
		CPU2 = "/cpus/cpu@200";
		CPU3 = "/cpus/cpu@300";
		CPU4 = "/cpus/cpu@400";
		CPU5 = "/cpus/cpu@500";
		CPU6 = "/cpus/cpu@600";
		CPU7 = "/cpus/cpu@700";
		CX_OFF = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cluster-level@2";
		GOLD_OFF = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@1/qcom,pm-cpu-level@1";
		GOLD_RAIL_OFF = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@1/qcom,pm-cpu-level@2";
		GOLD_WFI = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@1/qcom,pm-cpu-level@0";
		L10C = "/soc/rsc@18200000/rpmh-regulator-ldoc10/regulator-pm8350c-l10";
		L10C_AO = "/soc/rsc@18200000/rpmh-regulator-ldoc10/regulator-pm8350c-l10-ao";
		L10C_SO = "/soc/rsc@18200000/rpmh-regulator-ldoc10/regulator-pm8350c-l10-so";
		L10F = "/soc/rsc@18200000/rpmh-regulator-ldof10/regulator-pmr735B-l10";
		L11C = "/soc/rsc@18200000/rpmh-regulator-ldoc11/regulator-pm8350c-l11";
		L11F = "/soc/rsc@18200000/rpmh-regulator-ldof11/regulator-pmr735B-l11";
		L12C = "/soc/rsc@18200000/rpmh-regulator-ldoc12/regulator-pm8350c-l12";
		L12F = "/soc/rsc@18200000/rpmh-regulator-ldof12/regulator-pmr735B-l12";
		L13C = "/soc/rsc@18200000/rpmh-regulator-ldoc13/regulator-pm8350c-l13";
		L1B = "/soc/rsc@18200000/rpmh-regulator-ldob1/regulator-pm8350-l1";
		L1C = "/soc/rsc@18200000/rpmh-regulator-ldoc1/regulator-pm8350c-l1";
		L1C_AO = "/soc/rsc@18200000/rpmh-regulator-ldoc1/regulator-pm8350c-l1-ao";
		L1C_SO = "/soc/rsc@18200000/rpmh-regulator-ldoc1/regulator-pm8350c-l1-so";
		L1D = "/soc/rsc@18200000/rpmh-regulator-ldod1/regulator-pm8350b-l1";
		L1F = "/soc/rsc@18200000/rpmh-regulator-ldof1/regulator-pmr735B-l1";
		L2B = "/soc/rsc@18200000/rpmh-regulator-ldob2/regulator-pm8350-l2";
		L2C = "/soc/rsc@18200000/rpmh-regulator-ldoc2/regulator-pm8350c-l2";
		L2F = "/soc/rsc@18200000/rpmh-regulator-ldof2/regulator-pmr735B-l2";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L2_1 = "/cpus/cpu@100/l2-cache";
		L2_2 = "/cpus/cpu@200/l2-cache";
		L2_3 = "/cpus/cpu@300/l2-cache";
		L2_4 = "/cpus/cpu@400/l2-cache";
		L2_5 = "/cpus/cpu@500/l2-cache";
		L2_6 = "/cpus/cpu@600/l2-cache";
		L2_7 = "/cpus/cpu@700/l2-cache";
		L3B = "/soc/rsc@18200000/rpmh-regulator-ldob3/regulator-pm8350-l3";
		L3C = "/soc/rsc@18200000/rpmh-regulator-ldoc3/regulator-pm8350c-l3";
		L3F = "/soc/rsc@18200000/rpmh-regulator-ldof3/regulator-pmr735B-l3";
		L3_0 = "/cpus/cpu@0/l2-cache/l3-cache";
		L4B_LEVEL = "/soc/rsc@18200000/rpmh-regulator-lmxlvl/regulator-pm8350-l4-level";
		L4C = "/soc/rsc@18200000/rpmh-regulator-ldoc4/regulator-pm8350c-l4";
		L4F = "/soc/rsc@18200000/rpmh-regulator-ldof4/regulator-pmr735B-l4";
		L5B_LEVEL = "/soc/rsc@18200000/rpmh-regulator-lcxlvl/regulator-pm8350-l5-level";
		L5C = "/soc/rsc@18200000/rpmh-regulator-ldoc5/regulator-pm8350c-l5";
		L5F = "/soc/rsc@18200000/rpmh-regulator-ldof5/regulator-pmr735B-l5";
		L6B = "/soc/rsc@18200000/rpmh-regulator-ldob6/regulator-pm8350-l6";
		L6C = "/soc/rsc@18200000/rpmh-regulator-ldoc6/regulator-pm8350c-l6";
		L6F = "/soc/rsc@18200000/rpmh-regulator-ldof6/regulator-pmr735B-l6";
		L7B = "/soc/rsc@18200000/rpmh-regulator-ldob7/regulator-pm8350-l7";
		L7C = "/soc/rsc@18200000/rpmh-regulator-ldoc7/regulator-pm8350c-l7";
		L8B = "/soc/rsc@18200000/rpmh-regulator-ldob8/regulator-pm8350-l8";
		L8C = "/soc/rsc@18200000/rpmh-regulator-ldoc8/regulator-pm8350c-l8";
		L8F = "/soc/rsc@18200000/rpmh-regulator-ldof8/regulator-pmr735B-l8";
		L9B = "/soc/rsc@18200000/rpmh-regulator-ldob9/regulator-pm8350-l9";
		L9C = "/soc/rsc@18200000/rpmh-regulator-ldoc9/regulator-pm8350c-l9";
		L9F = "/soc/rsc@18200000/rpmh-regulator-ldof9/regulator-pmr735B-l9";
		LLCC_1 = "/soc/mem_dump/llcc_1_dcache";
		LLCC_2 = "/soc/mem_dump/llcc_2_dcache";
		LLCC_OFF = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cluster-level@3";
		S10B = "/soc/rsc@18200000/rpmh-regulator-smpb10/regulator-pm8350-s10";
		S10C_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350c-s10-level";
		S10C_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350c-s10-level-ao";
		S11B = "/soc/rsc@18200000/rpmh-regulator-smpb11/regulator-pm8350-s11";
		S12B = "/soc/rsc@18200000/rpmh-regulator-smpb12/regulator-pm8350-s12";
		S1C = "/soc/rsc@18200000/rpmh-regulator-smpc1/regulator-pm8350c-s1";
		S2C = "/soc/rsc@18200000/rpmh-regulator-smpc2/regulator-pm8350c-s2";
		S3C_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350c-s3-level";
		S3C_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350c-s3-level-ao";
		S4C_LEVEL = "/soc/rsc@18200000/rpmh-regulator-msslvl/regulator-pm8350c-s4-level";
		S5B_LEVEL = "/soc/rsc@18200000/rpmh-regulator-ebilvl/regulator-pm8350-s5-level";
		S6B_LEVEL = "/soc/rsc@18200000/rpmh-regulator-gfxlvl/regulator-pm8350-s6-level";
		S6C_LEVEL = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level";
		S6C_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level-ao";
		S9B = "/soc/rsc@18200000/rpmh-regulator-smpb9/regulator-pm8350-s9";
		SLVR_OFF = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@0/qcom,pm-cpu-level@1";
		SLVR_RAIL_OFF = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@0/qcom,pm-cpu-level@2";
		SLVR_WFI = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@0/qcom,pm-cpu-level@0";
		VDD_CX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level";
		VDD_CX_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level-ao";
		VDD_EBI_LEVEL = "/soc/rsc@18200000/rpmh-regulator-ebilvl/regulator-pm8350-s5-level";
		VDD_GFX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-gfxlvl/regulator-pm8350-s6-level";
		VDD_LPI_CX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-lcxlvl/regulator-pm8350-l5-level";
		VDD_LPI_MX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-lmxlvl/regulator-pm8350-l4-level";
		VDD_MODEM_LEVEL = "/soc/rsc@18200000/rpmh-regulator-msslvl/regulator-pm8350c-s4-level";
		VDD_MXA_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350c-s10-level";
		VDD_MXA_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350c-s10-level-ao";
		VDD_MXC_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350c-s3-level";
		VDD_MXC_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350c-s3-level-ao";
		adsp_loader = "/soc/qcom,msm-adsp-loader";
		adsp_mem = "/reserved-memory/adsp_region";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		adsp_variant = "/soc/qfprom@780000/adsp_variant@6020";
		afe = "/soc/qcom,msm-pcm-afe";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6-afe-loopback-tx";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		afe_proxy_tx_1 = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx-1";
		aggre1_noc = "/soc/interconnect@16e0000";
		aggre2_noc = "/soc/interconnect@1700000";
		altmode = "/soc/qcom,pmic_glink/qcom,altmode";
		anoc_1_tbu = "/soc/apps-smmu@15000000/anoc_1_tbu@15185000";
		anoc_2_tbu = "/soc/apps-smmu@15000000/anoc_2_tbu@15189000";
		anoc_pcie_tbu = "/soc/apps-smmu@15000000/anoc_pcie_tbu@151a9000";
		aopcc = "/soc/qcom,aopcc";
		apc1_cluster = "/soc/qcom,cpufreq-hw/qcom,cpu-voltage-cdev/thermal-cluster-4-7";
		apps_bcm_voter = "/soc/rsc@18200000/bcm_voter";
		apps_rsc = "/soc/rsc@18200000";
		apps_smmu = "/soc/apps-smmu@15000000";
		apsscc = "/soc/syscon@182a0000";
		arch_timer = "/soc/timer";
		audio_apr = "/soc/qcom,msm-audio-apr";
		audio_cma_mem = "/reserved-memory/audio_cma_region";
		audio_etm0_out_funnel_lpass_lpi = "/soc/audio_etm0/out-ports/port/endpoint";
		battery_charger = "/soc/qcom,pmic_glink/qcom,battery_charger";
		bluetooth = "/soc/bt_qca6490";
		bolero = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc";
		bps0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/bps0-all-rd";
		bps0_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/bps0-all-wr";
		bt_en_sleep = "/soc/pinctrl@f000000/bt_en_sleep";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		btfmslim_codec = "/soc/slim@3ac0000/qca6490";
		cam_0_tbu = "/soc/apps-smmu@15000000/cam_0_tbu@15195000";
		cam_1_tbu = "/soc/apps-smmu@15000000/cam_1_tbu@15199000";
		cam_a5 = "/soc/qcom,a5";
		cam_bps = "/soc/qcom,bps";
		cam_cc_bps_gdsc = "/soc/qcom,gdsc@ad07004";
		cam_cc_ife_0_gdsc = "/soc/qcom,gdsc@ad0a004";
		cam_cc_ife_1_gdsc = "/soc/qcom,gdsc@ad0b004";
		cam_cc_ife_2_gdsc = "/soc/qcom,gdsc@ad0b070";
		cam_cc_ipe_0_gdsc = "/soc/qcom,gdsc@ad08004";
		cam_cc_titan_top_gdsc = "/soc/qcom,gdsc@ad0c120";
		cam_cci0 = "/soc/qcom,cci0";
		cam_cci1 = "/soc/qcom,cci1";
		cam_csid0 = "/soc/qcom,csid0";
		cam_csid1 = "/soc/qcom,csid1";
		cam_csid2 = "/soc/qcom,csid2";
		cam_csid_lite0 = "/soc/qcom,csid-lite0";
		cam_csid_lite1 = "/soc/qcom,csid-lite1";
		cam_csiphy0 = "/soc/qcom,csiphy0";
		cam_csiphy1 = "/soc/qcom,csiphy1";
		cam_csiphy2 = "/soc/qcom,csiphy2";
		cam_csiphy3 = "/soc/qcom,csiphy3";
		cam_csiphy4 = "/soc/qcom,csiphy4";
		cam_csiphy5 = "/soc/qcom,csiphy5";
		cam_csiphy_tpg0 = "/soc/qcom,tpg0@ac97000";
		cam_csiphy_tpg1 = "/soc/qcom,tpg1@ac98000";
		cam_ipe0 = "/soc/qcom,ipe0";
		cam_jpeg_dma = "/soc/qcom,jpegdma";
		cam_jpeg_enc = "/soc/qcom,jpegenc";
		cam_sensor_active_rst0 = "/soc/pinctrl@f000000/cam_sensor_active_rst0";
		cam_sensor_active_rst1 = "/soc/pinctrl@f000000/cam_sensor_active_rst1";
		cam_sensor_active_rst2 = "/soc/pinctrl@f000000/cam_sensor_active_rst2";
		cam_sensor_active_rst3 = "/soc/pinctrl@f000000/cam_sensor_active_rst3";
		cam_sensor_active_rst4 = "/soc/pinctrl@f000000/cam_sensor_active_rst4";
		cam_sensor_active_rst5 = "/soc/pinctrl@f000000/cam_sensor_active_rst5";
		cam_sensor_mclk0_active = "/soc/pinctrl@f000000/cam_sensor_mclk0_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk0_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@f000000/cam_sensor_mclk1_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@f000000/cam_sensor_mclk2_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk2_suspend";
		cam_sensor_mclk3_active = "/soc/pinctrl@f000000/cam_sensor_mclk3_active";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk3_suspend";
		cam_sensor_mclk4_active = "/soc/pinctrl@f000000/cam_sensor_mclk4_active";
		cam_sensor_mclk4_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk4_suspend";
		cam_sensor_mclk5_active = "/soc/pinctrl@f000000/cam_sensor_mclk5_active";
		cam_sensor_mclk5_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk5_suspend";
		cam_sensor_suspend_rst0 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst0";
		cam_sensor_suspend_rst1 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst1";
		cam_sensor_suspend_rst2 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst2";
		cam_sensor_suspend_rst3 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst3";
		cam_sensor_suspend_rst4 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst4";
		cam_sensor_suspend_rst5 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst5";
		cam_vfe0 = "/soc/qcom,ife0";
		cam_vfe1 = "/soc/qcom,ife1";
		cam_vfe2 = "/soc/qcom,ife2";
		cam_vfe_lite0 = "/soc/qcom,ife-lite0";
		cam_vfe_lite1 = "/soc/qcom,ife-lite1";
		camcc = "/soc/clock-controller@ad00000";
		cci0_active = "/soc/pinctrl@f000000/cci0_active";
		cci0_suspend = "/soc/pinctrl@f000000/cci0_suspend";
		cci1_active = "/soc/pinctrl@f000000/cci1_active";
		cci1_suspend = "/soc/pinctrl@f000000/cci1_suspend";
		cci2_active = "/soc/pinctrl@f000000/cci2_active";
		cci2_suspend = "/soc/pinctrl@f000000/cci2_suspend";
		cci3_active = "/soc/pinctrl@f000000/cci3_active";
		cci3_suspend = "/soc/pinctrl@f000000/cci3_suspend";
		cdc_dmic01_clk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/dmic01_clk_active";
		cdc_dmic01_clk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/dmic01_clk_sleep";
		cdc_dmic01_data_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/dmic01_data_active";
		cdc_dmic01_data_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/dmic01_data_sleep";
		cdc_dmic01_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/cdc_dmic01_pinctrl";
		cdc_dmic23_clk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/dmic23_clk_active";
		cdc_dmic23_clk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/dmic23_clk_sleep";
		cdc_dmic23_data_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/dmic23_data_active";
		cdc_dmic23_data_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/dmic23_data_sleep";
		cdc_dmic23_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/cdc_dmic23_pinctrl";
		cdc_dmic45_clk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/dmic45_clk_active";
		cdc_dmic45_clk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/dmic45_clk_sleep";
		cdc_dmic45_data_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/dmic45_data_active";
		cdc_dmic45_data_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/dmic45_data_sleep";
		cdc_dmic45_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/cdc_dmic45_pinctrl";
		cdsp_hw = "/soc/qmi-tmd-devices/cdsp/cdsp_hw";
		cdsp_mem = "/reserved-memory/cdsp_region";
		cdsp_secure_heap_mem = "/reserved-memory/cdsp_secure_heap_mem@80c00000";
		cdsp_smp2p_in = "/soc/qcom,smp2p-nsp/slave-kernel";
		cdsp_smp2p_out = "/soc/qcom,smp2p-nsp/master-kernel";
		cdsp_sw = "/soc/qmi-tmd-devices/cdsp/cdsp";
		chan0_shbuf = "/reserved-memory/neuron_block@0";
		chan1_shbuf = "/reserved-memory/neuron_block@1";
		clk_virt = "/soc/interconnect";
		cmd_db = "/reserved-memory/reserved-memory@80860000";
		cnss_pci = "/soc/qcom,pcie@1c00000/pcie0_rp/cnss_pci";
		cnss_pci_iommu_group = "/soc/qcom,pcie@1c00000/pcie0_rp/cnss_pci/cnss_pci_iommu_group";
		cnss_wlan_en_active = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_active";
		cnss_wlan_en_sleep = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_sleep";
		cnss_wlan_mem = "/reserved-memory/cnss_wlan_region";
		compr = "/soc/qcom,msm-compr-dsp";
		compress = "/soc/qcom,msm-compress-dsp";
		compute_dsp_0_tbu = "/soc/apps-smmu@15000000/compute_dsp_0_tbu@1519d000";
		compute_dsp_1_tbu = "/soc/apps-smmu@15000000/compute_dsp_1_tbu@151a1000";
		config_noc = "/soc/interconnect@1500000";
		cpas_cdm0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/cpas-cdm0-all-rd";
		cpas_cdm_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cpas_cdm/iova-mem-map";
		cpu00_config = "/soc/thermal-zones/cpu-0-0-step/trips/cpu00-config";
		cpu00_config1 = "/soc/thermal-zones/cpu-0-0-step/trips/cpu00-config1";
		cpu01_config = "/soc/thermal-zones/cpu-0-1-step/trips/cpu01-config";
		cpu01_config1 = "/soc/thermal-zones/cpu-0-1-step/trips/cpu01-config1";
		cpu02_config = "/soc/thermal-zones/cpu-0-2-step/trips/cpu02-config";
		cpu02_config1 = "/soc/thermal-zones/cpu-0-2-step/trips/cpu02-config1";
		cpu03_config = "/soc/thermal-zones/cpu-0-3-step/trips/cpu03-config";
		cpu03_config1 = "/soc/thermal-zones/cpu-0-3-step/trips/cpu03-config1";
		cpu0_computemon = "/soc/qcom,cpu0-cpugrp/qcom,cpu0-computemon";
		cpu0_cpu_ddr_latfloor = "/soc/qcom,cpu0-cpu-ddr-latfloor";
		cpu0_cpu_l3_lat = "/soc/qcom,cpu0-cpu-l3-lat";
		cpu0_cpu_l3_latmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu0-cpu-l3-latmon";
		cpu0_cpu_l3_tbl = "/soc/qcom,cpu0-cpu-l3-tbl";
		cpu0_cpu_llcc_lat = "/soc/qcom,cpu0-cpu-llcc-lat";
		cpu0_cpu_llcc_latmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu0-cpu-llcc-latmon";
		cpu0_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu0-hotplug";
		cpu0_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu0-isolate";
		cpu0_llcc_ddr_lat = "/soc/qcom,cpu0-llcc-ddr-lat";
		cpu0_llcc_ddr_latmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu0-llcc-ddr-latmon";
		cpu0_memlat_cpugrp = "/soc/qcom,cpu0-cpugrp";
		cpu10_config = "/soc/thermal-zones/cpu-1-0-step/trips/cpu10-config";
		cpu10_config1 = "/soc/thermal-zones/cpu-1-0-step/trips/cpu10-config1";
		cpu11_config = "/soc/thermal-zones/cpu-1-1-step/trips/cpu11-config";
		cpu11_config1 = "/soc/thermal-zones/cpu-1-1-step/trips/cpu11-config1";
		cpu12_config = "/soc/thermal-zones/cpu-1-2-step/trips/cpu12-config";
		cpu12_config1 = "/soc/thermal-zones/cpu-1-2-step/trips/cpu12-config1";
		cpu13_config = "/soc/thermal-zones/cpu-1-3-step/trips/cpu13-config";
		cpu13_config1 = "/soc/thermal-zones/cpu-1-3-step/trips/cpu13-config1";
		cpu14_config = "/soc/thermal-zones/cpu-1-4-step/trips/cpu14-config";
		cpu14_config1 = "/soc/thermal-zones/cpu-1-4-step/trips/cpu14-config1";
		cpu15_config = "/soc/thermal-zones/cpu-1-5-step/trips/cpu15-config";
		cpu15_config1 = "/soc/thermal-zones/cpu-1-5-step/trips/cpu15-config1";
		cpu16_config = "/soc/thermal-zones/cpu-1-6-step/trips/cpu16-config";
		cpu16_config1 = "/soc/thermal-zones/cpu-1-6-step/trips/cpu16-config1";
		cpu17_config = "/soc/thermal-zones/cpu-1-7-step/trips/cpu17-config";
		cpu17_config1 = "/soc/thermal-zones/cpu-1-7-step/trips/cpu17-config1";
		cpu1_cpu_l3_lat = "/soc/qcom,cpu1-cpu-l3-lat";
		cpu1_cpu_l3_latmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu1-cpu-l3-latmon";
		cpu1_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu1-hotplug";
		cpu1_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu1-isolate";
		cpu2_cpu_l3_lat = "/soc/qcom,cpu2-cpu-l3-lat";
		cpu2_cpu_l3_latmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu2-cpu-l3-latmon";
		cpu2_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu2-hotplug";
		cpu2_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu2-isolate";
		cpu3_cpu_l3_lat = "/soc/qcom,cpu3-cpu-l3-lat";
		cpu3_cpu_l3_latmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu3-cpu-l3-latmon";
		cpu3_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu3-hotplug";
		cpu3_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu3-isolate";
		cpu4_computemon = "/soc/qcom,cpu0-cpugrp/qcom,cpu4-computemon";
		cpu4_cpu_ddr_latfloor = "/soc/qcom,cpu4-cpu-ddr-latfloor";
		cpu4_cpu_ddr_qoslat = "/soc/qcom,cpu4-cpu-ddr-qoslat";
		cpu4_cpu_l3_lat = "/soc/qcom,cpu4-cpu-l3-lat";
		cpu4_cpu_l3_latmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu4-cpu-l3-latmon";
		cpu4_cpu_l3_tbl = "/soc/qcom,cpu4-cpu-l3-tbl";
		cpu4_cpu_llcc_lat = "/soc/qcom,cpu4-cpu-llcc-lat";
		cpu4_cpu_llcc_latfloor = "/soc/qcom,cpu4-cpu-llcc-latfloor";
		cpu4_cpu_llcc_latmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu4-cpu-llcc-latmon";
		cpu4_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu4-hotplug";
		cpu4_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu4-isolate";
		cpu4_llcc_computemon = "/soc/qcom,cpu0-cpugrp/qcom,cpu4-llcc-computemon";
		cpu4_llcc_ddr_lat = "/soc/qcom,cpu4-llcc-ddr-lat";
		cpu4_llcc_ddr_latmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu4-llcc-ddr-latmon";
		cpu4_qoslatmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu4-qoslatmon";
		cpu5_cpu_l3_lat = "/soc/qcom,cpu5-cpu-l3-lat";
		cpu5_cpu_l3_latmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu5-cpu-l3-latmon";
		cpu5_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu5-hotplug";
		cpu5_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu5-isolate";
		cpu6_cpu_l3_lat = "/soc/qcom,cpu6-cpu-l3-lat";
		cpu6_cpu_l3_latmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu6-cpu-l3-latmon";
		cpu6_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu6-hotplug";
		cpu6_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu6-isolate";
		cpu7_computemon = "/soc/qcom,cpu0-cpugrp/qcom,cpu7-computemon";
		cpu7_cpu_ddr_latfloor = "/soc/qcom,cpu7-cpu-ddr-latfloor";
		cpu7_cpu_ddr_qoslatfloor = "/soc/qcom,cpu7-cpu-ddr-qoslatfloor";
		cpu7_cpu_l3_lat = "/soc/qcom,cpu7-cpu-l3-lat";
		cpu7_cpu_l3_latfloor = "/soc/qcom,cpu7-cpu-l3-latfloor";
		cpu7_cpu_l3_latmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu7-cpu-l3-latmon";
		cpu7_cpu_l3_tbl = "/soc/qcom,cpu7-cpu-l3-tbl";
		cpu7_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu7-hotplug";
		cpu7_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu7-isolate";
		cpu7_l3_computemon = "/soc/qcom,cpu0-cpugrp/qcom,cpu7-l3-computemon";
		cpu7_qoslatmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu7-qoslatmon";
		cpu_cpu_llcc_bw = "/soc/qcom,cpu-cpu-llcc-bw";
		cpu_cpu_llcc_bwmon = "/soc/qcom,cpu-cpu-llcc-bwmon@90b6400";
		cpu_llcc_ddr_bw = "/soc/qcom,cpu-llcc-ddr-bw";
		cpu_llcc_ddr_bwmon = "/soc/qcom,cpu-llcc-ddr-bwmon@9091000";
		cpu_pmu = "/soc/cpu-pmu";
		cpufreq_hw = "/soc/qcom,cpufreq-hw";
		csr = "/soc/csr@6001000";
		cti0 = "/soc/cti@6010000";
		cti0_apss = "/soc/cti@78e0000";
		cti0_apss_dl = "/soc/cti@7862000";
		cti0_ddr0 = "/soc/cti@6e02000";
		cti0_ddr1 = "/soc/cti@6e0c000";
		cti0_dlct = "/soc/cti@6c2a000";
		cti0_dlmm = "/soc/cti@6c09000";
		cti0_swao = "/soc/cti@6b00000";
		cti1 = "/soc/cti@6011000";
		cti10 = "/soc/cti@601a000";
		cti11 = "/soc/cti@601b000";
		cti12 = "/soc/cti@601c000";
		cti13 = "/soc/cti@601d000";
		cti14 = "/soc/cti@601e000";
		cti15 = "/soc/cti@601f000";
		cti1_apss = "/soc/cti@78f0000";
		cti1_ddr0 = "/soc/cti@6e03000";
		cti1_ddr1 = "/soc/cti@6e0d000";
		cti1_dlct = "/soc/cti@6c2b000";
		cti1_dlmm = "/soc/cti@6c0a000";
		cti1_swao = "/soc/cti@6b01000";
		cti2 = "/soc/cti@6012000";
		cti2_apss = "/soc/cti@7900000";
		cti2_ddr0 = "/soc/cti@6e04000";
		cti2_ddr1 = "/soc/cti@6e0e000";
		cti2_dlct = "/soc/cti@6c2c000";
		cti2_swao = "/soc/cti@6b02000";
		cti3 = "/soc/cti@6013000";
		cti3_swao = "/soc/cti@6b03000";
		cti4 = "/soc/cti@6014000";
		cti5 = "/soc/cti@6015000";
		cti6 = "/soc/cti@6016000";
		cti7 = "/soc/cti@6017000";
		cti8 = "/soc/cti@6018000";
		cti9 = "/soc/cti@6019000";
		cti_cpu0 = "/soc/cti@7020000";
		cti_cpu1 = "/soc/cti@7120000";
		cti_cpu2 = "/soc/cti@7220000";
		cti_cpu3 = "/soc/cti@7320000";
		cti_cpu4 = "/soc/cti@7420000";
		cti_cpu5 = "/soc/cti@7520000";
		cti_cpu6 = "/soc/cti@7620000";
		cti_cpu7 = "/soc/cti@7720000";
		cti_ddr_ch01 = "/soc/cti@6e11000";
		cti_gpu_isdb = "/soc/cti@6961000";
		cti_iris = "/soc/cti@6831000";
		cti_lpass = "/soc/cti@6845000";
		cti_lpass_lpi = "/soc/cti@6b41000";
		cti_lpass_q6 = "/soc/cti@6b4b000";
		cti_mdss = "/soc/cti@6c61000";
		cti_mss_q6 = "/soc/cti@680b000";
		cti_mss_vq6 = "/soc/cti@6813000";
		cti_titan = "/soc/cti@6c13000";
		cti_turing = "/soc/cti@6982000";
		cti_turing_q6 = "/soc/cti@698b000";
		cx_pe = "/soc/cx_rdpm_pe@0x00635000";
		cx_pe_config1 = "/soc/thermal-zones/cx-pe-step/trips/cx-pe-config1";
		cx_pe_config2 = "/soc/thermal-zones/cx-pe-step/trips/cx-pe-config2";
		cx_pe_config3 = "/soc/thermal-zones/cx-pe-step/trips/cx-pe-config3";
		cx_pe_config4 = "/soc/thermal-zones/cx-pe-step/trips/cx-pe-config4";
		cx_pe_config5 = "/soc/thermal-zones/cx-pe-step/trips/cx-pe-config5";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		dai_dp1 = "/soc/qcom,msm-dai-q6-dp1";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		dai_hsif0_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-hsif0-rx/qcom,msm-dai-q6-tdm-hsif0-rx-0";
		dai_hsif0_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-hsif0-tx/qcom,msm-dai-q6-tdm-hsif0-tx-0";
		dai_hsif1_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-hsif1-rx/qcom,msm-dai-q6-tdm-hsif1-rx-0";
		dai_hsif1_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-hsif1-tx/qcom,msm-dai-q6-tdm-hsif1-tx-0";
		dai_hsif2_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-hsif2-rx/qcom,msm-dai-q6-tdm-hsif2-rx-0";
		dai_hsif2_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-hsif2-tx/qcom,msm-dai-q6-tdm-hsif2-tx-0";
		dai_mi2s0_rx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim-rx";
		dai_mi2s0_tx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim-tx";
		dai_mi2s1_rx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec-rx";
		dai_mi2s1_tx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec-tx";
		dai_mi2s2_rx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert-rx";
		dai_mi2s2_tx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert-tx";
		dai_mi2s3_rx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat-rx";
		dai_mi2s3_tx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat-tx";
		dai_mi2s4_rx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin-rx";
		dai_mi2s4_tx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin-tx";
		dai_mi2s5_rx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary-rx";
		dai_mi2s5_tx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary-tx";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		dai_pri_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-pri-rx";
		dai_pri_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-pri-tx";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_sec_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-sec-rx";
		dai_sec_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-sec-tx";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		dai_sen_auxpcm = "/soc/qcom,msm-sen-auxpcm";
		dai_sen_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sen-rx/qcom,msm-dai-q6-tdm-sen-rx-0";
		dai_sen_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sen-tx/qcom,msm-dai-q6-tdm-sen-tx-0";
		dai_sep_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sep-rx/qcom,msm-dai-q6-tdm-sep-rx-0";
		dai_sep_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sep-tx/qcom,msm-dai-q6-tdm-sep-tx-0";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		dc_noc = "/soc/interconnect@90e0000";
		dcc = "/soc/dcc_v2@117f000";
		ddr_bw_opp_table = "/soc/ddr-bw-opp-table";
		debugcc = "/soc/debug-clock-controller@0";
		dfps_data_memory = "/reserved-memory/dfps_data_memory";
		disp_bcm_voter = "/soc/rsc@af20000/bcm_voter";
		disp_cc_mdss_core_gdsc = "/soc/qcom,gdsc@af03000";
		disp_rdump_memory = "/soc/disp_rdump_region@e1000000";
		disp_rsc = "/soc/rsc@af20000";
		dispcc = "/soc/clock-controller@af00000";
		dummy_eud = "/soc/dummy_sink";
		dump_mem = "/reserved-memory/mem_dump_region";
		epss_l3_cpu = "/soc/l3_cpu@18590000";
		etm0 = "/soc/etm@7040000";
		etm0_out_funnel_apss = "/soc/etm@7040000/out-ports/port/endpoint";
		etm1 = "/soc/etm@7140000";
		etm1_out_funnel_apss = "/soc/etm@7140000/out-ports/port/endpoint";
		etm2 = "/soc/etm@7240000";
		etm2_out_funnel_apss = "/soc/etm@7240000/out-ports/port/endpoint";
		etm3 = "/soc/etm@7340000";
		etm3_out_funnel_apss = "/soc/etm@7340000/out-ports/port/endpoint";
		etm4 = "/soc/etm@7440000";
		etm4_out_funnel_apss = "/soc/etm@7440000/out-ports/port/endpoint";
		etm5 = "/soc/etm@7540000";
		etm5_out_funnel_apss = "/soc/etm@7540000/out-ports/port/endpoint";
		etm6 = "/soc/etm@7640000";
		etm6_out_funnel_apss = "/soc/etm@7640000/out-ports/port/endpoint";
		etm7 = "/soc/etm@7740000";
		etm7_out_funnel_apss = "/soc/etm@7740000/out-ports/port/endpoint";
		eud = "/soc/qcom,msm-eud@88e0000";
		eud_in_replicator_swao = "/soc/dummy_sink/in-ports/port/endpoint";
		ext_disp = "/soc/qcom,msm-ext-disp";
		ext_disp_audio_codec = "/soc/qcom,msm-ext-disp/qcom,msm-ext-disp-audio-codec-rx";
		feat_conf_m7 = "/soc/qfprom@780000/feat_conf_m7@6020";
		feat_conf_qc_spare_20_lsb = "/soc/qfprom@780000/feat_conf_qc_spare_20_lsb@4700";
		firmware = "/firmware";
		fsa4480 = "/soc/i2c@a94000/fsa4480@42";
		funnel_apss = "/soc/funnel@7800000";
		funnel_apss_in_etm0 = "/soc/funnel@7800000/in-ports/port@0/endpoint";
		funnel_apss_in_etm1 = "/soc/funnel@7800000/in-ports/port@1/endpoint";
		funnel_apss_in_etm2 = "/soc/funnel@7800000/in-ports/port@2/endpoint";
		funnel_apss_in_etm3 = "/soc/funnel@7800000/in-ports/port@3/endpoint";
		funnel_apss_in_etm4 = "/soc/funnel@7800000/in-ports/port@4/endpoint";
		funnel_apss_in_etm5 = "/soc/funnel@7800000/in-ports/port@5/endpoint";
		funnel_apss_in_etm6 = "/soc/funnel@7800000/in-ports/port@6/endpoint";
		funnel_apss_in_etm7 = "/soc/funnel@7800000/in-ports/port@7/endpoint";
		funnel_apss_merg = "/soc/funnel@7810000";
		funnel_apss_merg_in_funnel_apss = "/soc/funnel@7810000/in-ports/port@0/endpoint";
		funnel_apss_merg_in_tpda_apss = "/soc/funnel@7810000/in-ports/port@3/endpoint";
		funnel_apss_merg_out_funnel_in1 = "/soc/funnel@7810000/out-ports/port/endpoint";
		funnel_apss_out_funnel_apss_merg = "/soc/funnel@7800000/out-ports/port/endpoint";
		funnel_center_in_tpdm_dlct = "/soc/funnel@6c2d000/in-ports/port@6/endpoint";
		funnel_center_in_tpdm_ipcc = "/soc/funnel@6c2d000/in-ports/port@7/endpoint";
		funnel_ddr_0 = "/soc/funnel@6e05000";
		funnel_ddr_0_in_funnel_ddr_ch01 = "/soc/funnel@6e05000/in-ports/port@0/endpoint";
		funnel_ddr_0_in_tpdm_ddr = "/soc/funnel@6e05000/in-ports/port@2/endpoint";
		funnel_ddr_0_in_tpdm_shrm = "/soc/funnel@6e05000/in-ports/port@3/endpoint";
		funnel_ddr_0_out_funnel_dl_center = "/soc/funnel@6e05000/out-ports/port/endpoint";
		funnel_ddr_ch01 = "/soc/funnel@6e12000";
		funnel_ddr_ch01_in_tpdm_ddr_ch01 = "/soc/funnel@6e12000/in-ports/port@0/endpoint";
		funnel_ddr_ch01_out_funnel_ddr_0 = "/soc/funnel@6e12000/out-ports/port/endpoint";
		funnel_dl_center = "/soc/funnel@6c2d000";
		funnel_dl_center_in_funnel_ddr_0 = "/soc/funnel@6c2d000/in-ports/port@4/endpoint";
		funnel_dl_center_in_funnel_dl_mm = "/soc/funnel@6c2d000/in-ports/port@2/endpoint";
		funnel_dl_center_in_funnel_dlct_1 = "/soc/funnel@6c2d000/in-ports/port@5/endpoint";
		funnel_dl_center_in_funnel_lpass = "/soc/funnel@6c2d000/in-ports/port@3/endpoint";
		funnel_dl_center_out_qatb = "/soc/funnel@6c2d000/out-ports/port@c/endpoint";
		funnel_dl_mm = "/soc/funnel@6c0b000";
		funnel_dl_mm_in_funnel_video = "/soc/funnel@6c0b000/in-ports/port@0/endpoint";
		funnel_dl_mm_in_tpdm_mdss = "/soc/funnel@6c0b000/in-ports/port@1/endpoint";
		funnel_dl_mm_in_tpdm_mm = "/soc/funnel@6c0b000/in-ports/port@3/endpoint";
		funnel_dl_mm_out_funnel_dl_center = "/soc/funnel@6c0b000/out-ports/port/endpoint";
		funnel_dl_south = "/soc/funnel@69c2000";
		funnel_dl_south_in_tpda_dl_south = "/soc/funnel@69c2000/in-ports/port@0/endpoint";
		funnel_dl_south_out_funnel_in1 = "/soc/funnel@69c2000/out-ports/port/endpoint";
		funnel_dl_turing_out_qatb = "/soc/funnel@6985000/out-ports/port@2/endpoint";
		funnel_dlct_1 = "/soc/funnel@6c3a000";
		funnel_dlct_1_0_in_tpdm_rdpm = "/soc/funnel@6c3a000/in-ports/port@0/endpoint";
		funnel_dlct_1_1_in_tpdm_rdpm_mx = "/soc/funnel@6c3a000/in-ports/port@1/endpoint";
		funnel_dlct_1_out_funnel_dl_center = "/soc/funnel@6c3a000/out-ports/port/endpoint";
		funnel_dlct_2 = "/soc/funnel@6ac1000";
		funnel_dlct_2_in_tpda_dlct_2 = "/soc/funnel@6ac1000/in-ports/port@0/endpoint";
		funnel_dlct_2_out_funnel_in1 = "/soc/funnel@6ac1000/out-ports/port/endpoint";
		funnel_dup_turing = "/soc/funnel@6986000";
		funnel_dup_turing_in_turing_etm = "/soc/funnel@6986000/in-ports/port@3/endpoint";
		funnel_in0 = "/soc/funnel@6041000";
		funnel_in0_in_funnel_qatb = "/soc/funnel@6041000/in-ports/port@6/endpoint";
		funnel_in0_in_snoc = "/soc/funnel@6041000/in-ports/port@0/endpoint";
		funnel_in0_in_stm = "/soc/funnel@6041000/in-ports/port@7/endpoint";
		funnel_in0_out_funnel_merg = "/soc/funnel@6041000/out-ports/port/endpoint";
		funnel_in1 = "/soc/funnel@6042000";
		funnel_in1_in_funnel_apss_merg = "/soc/funnel@6042000/in-ports/port@4/endpoint";
		funnel_in1_in_funnel_dl_south = "/soc/funnel@6042000/in-ports/port@0/endpoint";
		funnel_in1_in_funnel_dlct_2 = "/soc/funnel@6042000/in-ports/port@1/endpoint";
		funnel_in1_in_funnel_modem = "/soc/funnel@6042000/in-ports/port@5/endpoint";
		funnel_in1_out_funnel_merg = "/soc/funnel@6042000/out-ports/port/endpoint";
		funnel_lpass = "/soc/funnel@6846000";
		funnel_lpass_in_tpdm_lpass = "/soc/funnel@6846000/in-ports/port@0/endpoint";
		funnel_lpass_lpi = "/soc/funnel@6b44000";
		funnel_lpass_lpi_in_audio_etm0 = "/soc/funnel@6b44000/in-ports/port@0/endpoint";
		funnel_lpass_lpi_in_tpdm_lpass_lpi = "/soc/funnel@6b44000/in-ports/port@5/endpoint";
		funnel_lpass_lpi_out_funnel_swao = "/soc/funnel@6b44000/out-ports/port/endpoint";
		funnel_lpass_out_funnel_dl_center = "/soc/funnel@6846000/out-ports/port/endpoint";
		funnel_merg = "/soc/funnel@6045000";
		funnel_merg_in_funnel_in0 = "/soc/funnel@6045000/in-ports/port@0/endpoint";
		funnel_merg_in_funnel_in1 = "/soc/funnel@6045000/in-ports/port@1/endpoint";
		funnel_merg_out_funnel_swao = "/soc/funnel@6045000/out-ports/port/endpoint";
		funnel_modem = "/soc/funnel@6804000";
		funnel_modem_in_funnel_mq6_dup = "/soc/funnel@6804000/in-ports/port@3/endpoint";
		funnel_modem_in_modem2_etm0 = "/soc/funnel@6804000/in-ports/port@1/endpoint";
		funnel_modem_in_tpda_modem = "/soc/funnel@6804000/in-ports/port@0/endpoint";
		funnel_modem_out_funnel_in1 = "/soc/funnel@6804000/out-ports/port/endpoint";
		funnel_modem_q6 = "/soc/funnel@680c000";
		funnel_modem_q6_in_modem_etm0 = "/soc/funnel@680c000/in-ports/port@0/endpoint";
		funnel_modem_q6_out_funnel_mq6_dup = "/soc/funnel@680c000/out-ports/port/endpoint";
		funnel_mq6_dup = "/soc/funnel@680d000";
		funnel_mq6_dup_in_funnel_modem_q6 = "/soc/funnel@680d000/in-ports/port@1/endpoint";
		funnel_mq6_dup_in_modem_diag = "/soc/funnel@680d000/in-ports/port@2/endpoint";
		funnel_mq6_dup_out_funnel_modem = "/soc/funnel@680d000/out-ports/port/endpoint";
		funnel_qatb = "/soc/funnel@6005000";
		funnel_qatb_in_tpda = "/soc/funnel@6005000/in-ports/port@0/endpoint";
		funnel_qatb_out_funnel_in0 = "/soc/funnel@6005000/out-ports/port/endpoint";
		funnel_swao = "/soc/funnel@6b04000";
		funnel_swao_in_funnel_lpass_lpi = "/soc/funnel@6b04000/in-ports/port@5/endpoint";
		funnel_swao_in_funnel_merg = "/soc/funnel@6b04000/in-ports/port@7/endpoint";
		funnel_swao_in_tpda_swao = "/soc/funnel@6b04000/in-ports/port@6/endpoint";
		funnel_swao_out_tmc_etf_swao = "/soc/funnel@6b04000/out-ports/port/endpoint";
		funnel_turing = "/soc/funnel@6985000";
		funnel_turing_in_tpdm_llm_turing = "/soc/funnel@6985000/in-ports/port@1/endpoint";
		funnel_turing_in_tpdm_turing = "/soc/funnel@6985000/in-ports/port@0/endpoint";
		funnel_video = "/soc/funnel@6832000";
		funnel_video_in_tpdm_video = "/soc/funnel@6832000/in-ports/port@0/endpoint";
		funnel_video_out_funnel_dl_mm = "/soc/funnel@6832000/out-ports/port/endpoint";
		fw_mem = "/reserved-memory/fw_mem@80b00000";
		gcc = "/soc/clock-controller@100000";
		gcc_pcie_0_gdsc = "/soc/qcom,gdsc@16b004";
		gcc_pcie_1_gdsc = "/soc/qcom,gdsc@18d004";
		gcc_ufs_phy_gdsc = "/soc/qcom,gdsc@177004";
		gcc_usb30_prim_gdsc = "/soc/qcom,gdsc@10f004";
		gcc_usb30_sec_gdsc = "/soc/qcom,gdsc@19e004";
		gem_noc = "/soc/interconnect@9100000";
		gfx3d_lpac = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_lpac";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_secure";
		gfx3d_user = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_user";
		gfx_0_tbu = "/soc/kgsl-smmu@3da0000/gfx_0_tbu@3dc5000";
		gfx_1_tbu = "/soc/kgsl-smmu@3da0000/gfx_1_tbu@3dc9000";
		glink_adsp = "/soc/qcom,glink/adsp";
		glink_cdsp = "/soc/qcom,glink/cdsp";
		glink_modem = "/soc/qcom,glink/modem";
		gmu = "/soc/qcom,gmu@3d69000";
		gpi_dma0 = "/soc/qcom,gpi-dma@900000";
		gpi_dma1 = "/soc/qcom,gpi-dma@a00000";
		gpu_cx_gdsc = "/soc/qcom,gdsc@3d9106c";
		gpu_cx_hw_ctrl = "/soc/syscon@3d91540";
		gpu_gaming_bin = "/soc/qfprom@780000/gpu_gaming_bin@1ed";
		gpu_gx_domain_addr = "/soc/syscon@3d9158c";
		gpu_gx_gdsc = "/soc/qcom,gdsc@3d9100c";
		gpu_gx_sw_reset = "/soc/syscon@3d91008";
		gpu_speed_bin = "/soc/qfprom@780000/gpu_speed_bin@1e1";
		gpucc = "/soc/clock-controller@3d90000";
		gpuss0_config = "/soc/thermal-zones/gpuss-0-step/trips/active-config0";
		gpuss1_config = "/soc/thermal-zones/gpuss-1-step/trips/active-config0";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc = "/soc/qcom,gdsc@17d050";
		hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc = "/soc/qcom,gdsc@17d058";
		hlos1_vote_mmnoc_mmu_tbu_mdp0_gdsc = "/soc/qcom,gdsc@17d078";
		hlos1_vote_mmnoc_mmu_tbu_mdp1_gdsc = "/soc/qcom,gdsc@17d07c";
		hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc = "/soc/qcom,gdsc@17d054";
		hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc = "/soc/qcom,gdsc@17d06c";
		hlos1_vote_turing_mmu_tbu0_gdsc = "/soc/qcom,gdsc@17d05c";
		hlos1_vote_turing_mmu_tbu1_gdsc = "/soc/qcom,gdsc@17d060";
		hostless = "/soc/qcom,msm-pcm-hostless";
		hyp_core_ctl = "/soc/qcom,hyp-core-ctl";
		hyp_mem = "/reserved-memory/hyp@80000000";
		i2c_freq_100Khz_cci0 = "/soc/qcom,cci0/qcom,i2c_standard_mode";
		i2c_freq_100Khz_cci1 = "/soc/qcom,cci1/qcom,i2c_standard_mode";
		i2c_freq_1Mhz_cci0 = "/soc/qcom,cci0/qcom,i2c_fast_plus_mode";
		i2c_freq_1Mhz_cci1 = "/soc/qcom,cci1/qcom,i2c_fast_plus_mode";
		i2c_freq_400Khz_cci0 = "/soc/qcom,cci0/qcom,i2c_fast_mode";
		i2c_freq_400Khz_cci1 = "/soc/qcom,cci1/qcom,i2c_fast_mode";
		i2c_freq_custom_cci0 = "/soc/qcom,cci0/qcom,i2c_custom_mode";
		i2c_freq_custom_cci1 = "/soc/qcom,cci1/qcom,i2c_custom_mode";
		icp0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/icp0-all-rd";
		icp_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_icp/iova-mem-map";
		ife0_linear_pdaf_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife0-linear-pdaf-wr";
		ife0_rdi_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife0-rdi-all-rd";
		ife0_rdi_pixel_raw_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife0-rdi-pixel-raw-wr";
		ife0_ubwc_stats_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife0-ubwc-stats-wr";
		ife1_linear_pdaf_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife1-linear-pdaf-wr";
		ife1_rdi_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife1-rdi-all-rd";
		ife1_rdi_pixel_raw_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife1-rdi-pixel-raw-wr";
		ife1_ubwc_stats_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife1-ubwc-stats-wr";
		ife2_linear_pdaf_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife2-linear-pdaf-wr";
		ife2_rdi_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife2-rdi-all-rd";
		ife2_rdi_pixel_raw_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife2-rdi-pixel-raw-wr";
		ife2_ubwc_stats_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife2-ubwc-stats-wr";
		ife3_rdi_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife3-rdi-all-wr";
		ife4_rdi_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife4-rdi-all-wr";
		ife_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_ife/iova-mem-map";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		intc = "/soc/interrupt-controller@17a00000";
		ipa_hw = "/soc/qcom,ipa@1e00000";
		ipa_smmu_11ad = "/soc/qcom,ipa@1e00000/ipa_smmu_11ad";
		ipa_smmu_ap = "/soc/qcom,ipa@1e00000/ipa_smmu_ap";
		ipa_smmu_uc = "/soc/qcom,ipa@1e00000/ipa_smmu_uc";
		ipa_smmu_wlan = "/soc/qcom,ipa@1e00000/ipa_smmu_wlan";
		ipcb_tgu = "/soc/tgu@6b0e000";
		ipcc_mproc = "/soc/qcom,ipcc@408000";
		ipcc_self_ping_adsp = "/soc/ipcc-self-ping-adsp";
		ipcc_self_ping_apss = "/soc/ipcc-self-ping-apss";
		ipcc_self_ping_cdsp = "/soc/ipcc-self-ping-cdsp";
		ipe0_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ipe0-all-wr";
		ipe0_in_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ipe0-in-rd";
		ipe0_ref_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ipe0-ref-rd";
		jpeg_dma0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/jpeg-dma0-all-rd";
		jpeg_dma0_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/jpeg-dma0-all-wr";
		jpeg_enc0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/jpeg-enc0-all-rd";
		jpeg_enc0_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/jpeg-enc0-all-wr";
		jpeg_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_jpeg/iova-mem-map";
		jtag_mm0 = "/soc/jtagmm@7040000";
		jtag_mm1 = "/soc/jtagmm@7140000";
		jtag_mm2 = "/soc/jtagmm@7240000";
		jtag_mm3 = "/soc/jtagmm@7340000";
		jtag_mm4 = "/soc/jtagmm@7440000";
		jtag_mm5 = "/soc/jtagmm@7540000";
		jtag_mm6 = "/soc/jtagmm@7640000";
		jtag_mm7 = "/soc/jtagmm@7740000";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@3da0000";
		kgsl_smmu = "/soc/kgsl-smmu@3da0000";
		level1_nrt0_rd0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-nrt0-rd0";
		level1_nrt0_rd1 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-nrt0-rd1";
		level1_nrt0_wr0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-nrt0-wr0";
		level1_nrt0_wr1 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-nrt0-wr1";
		level1_rt0_rd0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt0-rd0";
		level1_rt0_wr0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt0-wr0";
		level1_rt0_wr1 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt0-wr1";
		level1_rt0_wr2 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt0-wr2";
		level2_nrt0_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-nrt0-rd";
		level2_nrt0_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-nrt0-wr";
		level2_nrt1_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-nrt1-rd";
		level2_rt0_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-rt0-rd";
		level2_rt0_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-rt0-wr";
		level3_nrt0_rd_wr_sum = "/soc/qcom,cam-cpas/camera-bus-nodes/level3-nodes/level3-nrt0-rd-wr-sum";
		level3_nrt1_rd_wr_sum = "/soc/qcom,cam-cpas/camera-bus-nodes/level3-nodes/level3-nrt1-rd-wr-sum";
		level3_rt0_rd_wr_sum = "/soc/qcom,cam-cpas/camera-bus-nodes/level3-nodes/level3-rt0-rd-wr-sum";
		llcc_bw_opp_table = "/soc/llcc-bw-opp-table";
		llcc_pmu = "/soc/llcc-pmu@9095000";
		loopback = "/soc/qcom,msm-pcm-loopback";
		loopback1 = "/soc/qcom,msm-pcm-loopback-low-latency";
		lpass_ag_noc = "/soc/interconnect@3c40000";
		lpass_audio_hw_vote = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/vote_lpass_audio_hw";
		lpass_core_hw_vote = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/vote_lpass_core_hw";
		lpass_tbu = "/soc/apps-smmu@15000000/lpass_0_tbu@151a5000";
		lpi_aux1_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_aux1_sck/lpi_aux1_sck_active";
		lpi_aux1_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_aux1_sck/lpi_aux1_sck_sleep";
		lpi_aux1_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_aux1_sd0/lpi_aux1_sd0_active";
		lpi_aux1_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_aux1_sd0/lpi_aux1_sd0_sleep";
		lpi_aux1_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_aux1_sd1/lpi_aux1_sd1_active";
		lpi_aux1_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_aux1_sd1/lpi_aux1_sd1_sleep";
		lpi_aux1_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_aux1_ws/lpi_aux1_ws_active";
		lpi_aux1_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_aux1_ws/lpi_aux1_ws_sleep";
		lpi_aux2_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_aux2_sck/lpi_aux2_sck_active";
		lpi_aux2_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_aux2_sck/lpi_aux2_sck_sleep";
		lpi_aux2_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_aux2_sd0/lpi_aux2_sd0_active";
		lpi_aux2_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_aux2_sd0/lpi_aux2_sd0_sleep";
		lpi_aux2_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_aux2_sd1/lpi_aux2_sd1_active";
		lpi_aux2_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_aux2_sd1/lpi_aux2_sd1_sleep";
		lpi_aux2_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_aux2_ws/lpi_aux2_ws_active";
		lpi_aux2_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_aux2_ws/lpi_aux2_ws_sleep";
		lpi_i2s1_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_i2s1_sck/lpi_i2s1_sck_active";
		lpi_i2s1_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_i2s1_sck/lpi_i2s1_sck_sleep";
		lpi_i2s1_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_i2s1_sd0/lpi_i2s1_sd0_active";
		lpi_i2s1_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_i2s1_sd0/lpi_i2s1_sd0_sleep";
		lpi_i2s1_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_i2s1_sd1/lpi_i2s1_sd1_active";
		lpi_i2s1_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_i2s1_sd1/lpi_i2s1_sd1_sleep";
		lpi_i2s1_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_i2s1_ws/lpi_i2s1_ws_active";
		lpi_i2s1_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_i2s1_ws/lpi_i2s1_ws_sleep";
		lpi_i2s2_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_i2s2_sck/lpi_i2s2_sck_active";
		lpi_i2s2_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_i2s2_sck/lpi_i2s2_sck_sleep";
		lpi_i2s2_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_i2s2_sd0/lpi_i2s2_sd0_active";
		lpi_i2s2_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_i2s2_sd0/lpi_i2s2_sd0_sleep";
		lpi_i2s2_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_i2s2_sd1/lpi_i2s2_sd1_active";
		lpi_i2s2_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_i2s2_sd1/lpi_i2s2_sd1_sleep";
		lpi_i2s2_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_i2s2_ws/lpi_i2s2_ws_active";
		lpi_i2s2_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_i2s2_ws/lpi_i2s2_ws_sleep";
		lpi_tdm1_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_tdm1_sck/lpi_tdm1_sck_active";
		lpi_tdm1_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_tdm1_sck/lpi_tdm1_sck_sleep";
		lpi_tdm1_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_tdm1_sd0/lpi_tdm1_sd0_active";
		lpi_tdm1_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_tdm1_sd0/lpi_tdm1_sd0_sleep";
		lpi_tdm1_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_tdm1_sd1/lpi_tdm1_sd1_active";
		lpi_tdm1_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_tdm1_sd1/lpi_tdm1_sd1_sleep";
		lpi_tdm1_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_tdm1_ws/lpi_tdm1_ws_active";
		lpi_tdm1_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_tdm1_ws/lpi_tdm1_ws_sleep";
		lpi_tdm2_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_tdm2_sck/lpi_tdm2_sck_active";
		lpi_tdm2_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_tdm2_sck/lpi_tdm2_sck_sleep";
		lpi_tdm2_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_tdm2_sd0/lpi_tdm2_sd0_active";
		lpi_tdm2_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_tdm2_sd0/lpi_tdm2_sd0_sleep";
		lpi_tdm2_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_tdm2_sd1/lpi_tdm2_sd1_active";
		lpi_tdm2_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_tdm2_sd1/lpi_tdm2_sd1_sleep";
		lpi_tdm2_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_tdm2_ws/lpi_tdm2_ws_active";
		lpi_tdm2_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_tdm2_ws/lpi_tdm2_ws_sleep";
		lpi_tlmm = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000";
		lsm = "/soc/qcom,msm-lsm-client";
		mc_virt = "/soc/interconnect@1580000";
		mccc = "/soc/syscon@90ba000";
		mdmss0_trip0 = "/soc/thermal-zones/mdmss-0-step/trips/mdmss0-trip0";
		mdmss0_trip1 = "/soc/thermal-zones/mdmss-0-step/trips/mdmss0-trip1";
		mdmss0_trip2 = "/soc/thermal-zones/mdmss-0-step/trips/mdmss0-trip2";
		mdmss1_trip0 = "/soc/thermal-zones/mdmss-1-step/trips/mdmss1-trip0";
		mdmss1_trip1 = "/soc/thermal-zones/mdmss-1-step/trips/mdmss1-trip1";
		mdmss1_trip2 = "/soc/thermal-zones/mdmss-1-step/trips/mdmss1-trip2";
		mdmss2_trip0 = "/soc/thermal-zones/mdmss-2-step/trips/mdmss2-trip0";
		mdmss2_trip1 = "/soc/thermal-zones/mdmss-2-step/trips/mdmss2-trip1";
		mdmss2_trip2 = "/soc/thermal-zones/mdmss-2-step/trips/mdmss2-trip2";
		mdmss3_trip0 = "/soc/thermal-zones/mdmss-3-step/trips/mdmss3-trip0";
		mdmss3_trip1 = "/soc/thermal-zones/mdmss-3-step/trips/mdmss3-trip1";
		mdmss3_trip2 = "/soc/thermal-zones/mdmss-3-step/trips/mdmss3-trip2";
		mdp_0_tbu = "/soc/apps-smmu@15000000/mdp_0_tbu@1518d000";
		mdp_1_tbu = "/soc/apps-smmu@15000000/mdp_1_tbu@15191000";
		mdss_dsi0 = "/soc/qcom,mdss_dsi_ctrl0@ae94000";
		mdss_dsi1 = "/soc/qcom,mdss_dsi_ctrl1@ae96000";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0@ae94900";
		mdss_dsi_phy1 = "/soc/qcom,mdss_dsi_phy1@ae96900";
		mdss_mdp = "/soc/qcom,mdss_mdp@ae00000";
		memshare_mem = "/reserved-memory/memshare_region";
		memtimer = "/soc/timer@17c20000";
		mmss_noc = "/soc/interconnect@1740000";
		mnoc_sf_0_tbu = "/soc/apps-smmu@15000000/mnoc_sf_0_tbu@151ad000";
		mnoc_sf_1_tbu = "/soc/apps-smmu@15000000/mnoc_sf_1_tbu@151b1000";
		modem2_etm0_out_funnel_modem = "/soc/modem2_etm0/out-ports/port/endpoint";
		modem_bcl = "/soc/qmi-tmd-devices/modem/modem_bcl";
		modem_bw_backoff = "/soc/qmi-tmd-devices/modem/modem_bw_backoff";
		modem_charge_state = "/soc/qmi-tmd-devices/modem/modem_charge_state";
		modem_current = "/soc/qmi-tmd-devices/modem/modem_current";
		modem_diag = "/soc/dummy_source";
		modem_diag_out_funnel_mq6_dup = "/soc/dummy_source/out-ports/port/endpoint";
		modem_etm0_out_funnel_modem_q6 = "/soc/modem_etm0/out-ports/port/endpoint";
		modem_mmw0 = "/soc/qmi-tmd-devices/modem/modem_mmw0";
		modem_mmw1 = "/soc/qmi-tmd-devices/modem/modem_mmw1";
		modem_mmw2 = "/soc/qmi-tmd-devices/modem/modem_mmw2";
		modem_mmw3 = "/soc/qmi-tmd-devices/modem/modem_mmw3";
		modem_mmw_skin0 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin0";
		modem_mmw_skin0_dsc = "/soc/qmi-tmd-devices/modem/modem_mmw_skin0_dsc";
		modem_mmw_skin1 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin1";
		modem_mmw_skin1_dsc = "/soc/qmi-tmd-devices/modem/modem_mmw_skin1_dsc";
		modem_mmw_skin2 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin2";
		modem_mmw_skin2_dsc = "/soc/qmi-tmd-devices/modem/modem_mmw_skin2_dsc";
		modem_mmw_skin3 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin3";
		modem_mmw_skin3_dsc = "/soc/qmi-tmd-devices/modem/modem_mmw_skin3_dsc";
		modem_pa = "/soc/qmi-tmd-devices/modem/modem_pa";
		modem_pa_dsc = "/soc/qmi-tmd-devices/modem/modem_pa_dsc";
		modem_pa_fr1 = "/soc/qmi-tmd-devices/modem/modem_pa_fr1";
		modem_pa_fr1_dsc = "/soc/qmi-tmd-devices/modem/modem_pa_fr1_dsc";
		modem_pa_fr1_trip0 = "/soc/thermal-zones/modem-lte-pa2-step/trips/modem-pa-fr1-trip0";
		modem_pa_fr1_trip1 = "/soc/thermal-zones/modem-lte-pa2-step/trips/modem-pa-fr1-trip1";
		modem_pa_fr1_trip2 = "/soc/thermal-zones/modem-lte-pa2-step/trips/modem-pa-fr1-trip2";
		modem_skin = "/soc/qmi-tmd-devices/modem/modem_skin";
		modem_skin_lte_dsc = "/soc/qmi-tmd-devices/modem/modem_skin_lte_dsc";
		modem_skin_nr_dsc = "/soc/qmi-tmd-devices/modem/modem_skin_nr_dsc";
		modem_smp2p_in = "/soc/qcom,smp2p-modem/slave-kernel";
		modem_smp2p_out = "/soc/qcom,smp2p-modem/master-kernel";
		modem_tj = "/soc/qmi-tmd-devices/modem/modem_tj";
		modem_trip0 = "/soc/thermal-zones/modem-lte-pa1-step/trips/modem-trip0";
		modem_trip1 = "/soc/thermal-zones/modem-lte-pa1-step/trips/modem-trip1";
		modem_trip2 = "/soc/thermal-zones/modem-lte-pa1-step/trips/modem-trip2";
		modem_wlan = "/soc/qmi-tmd-devices/modem/modem_wlan";
		modem_wlan_bw = "/soc/qmi-tmd-devices/modem/modem_wlan_bw";
		msm_audio_ion = "/soc/qcom,msm-audio-apr/qcom,msm-audio-ion";
		msm_audio_ion_cma = "/soc/qcom,msm-audio-apr/qcom,msm-audio-ion-cma";
		msm_cdsp_rm = "/soc/qcom,glink/cdsp/qcom,msm_cdsprm_rpmsg/qcom,msm_cdsp_rm";
		msm_cvp = "/soc/qcom,cvp@ab00000";
		msm_dai_cdc_dma = "/soc/qcom,msm-dai-cdc-dma";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		msm_fastrpc = "/soc/qcom,msm_fastrpc";
		msm_gpu = "/soc/qcom,kgsl-3d0@3d00000";
		msm_vidc = "/soc/qcom,vidc";
		mx_pe = "/soc/mx_rdpm_pe@0x00637000";
		mx_pe_config1 = "/soc/thermal-zones/mx-pe-step/trips/mx-pe-config1";
		mx_pe_config2 = "/soc/thermal-zones/mx-pe-step/trips/mx-pe-config2";
		mx_pe_config3 = "/soc/thermal-zones/mx-pe-step/trips/mx-pe-config3";
		nfc_enable_active = "/soc/pinctrl@f000000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@f000000/nfc/nfc_enable_suspend";
		nfc_int_active = "/soc/pinctrl@f000000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@f000000/nfc/nfc_int_suspend";
		non_secure_display_memory = "/reserved-memory/non_secure_display_region";
		nsp_noc = "/soc/interconnect@a0c0000";
		nspss0_trip = "/soc/thermal-zones/nspss-0-step/trips/nspss0-trip";
		nspss1_trip = "/soc/thermal-zones/nspss-1-step/trips/nspss1-trip";
		nspss2_trip = "/soc/thermal-zones/nspss-2-step/trips/nspss2-trip";
		pcie0 = "/soc/qcom,pcie@1c00000";
		pcie0_clkreq_default = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_default";
		pcie0_clkreq_sleep = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_sleep";
		pcie0_msi = "/soc/qcom,pcie0_msi@17a10040";
		pcie0_perst_default = "/soc/pinctrl@f000000/pcie0/pcie0_perst_default";
		pcie0_rp = "/soc/qcom,pcie@1c00000/pcie0_rp";
		pcie0_wake_default = "/soc/pinctrl@f000000/pcie0/pcie0_wake_default";
		pcie_0_pipe_clk = "/soc/clocks/pcie-0-pipe-clk";
		pcie_1_pipe_clk = "/soc/clocks/pcie-1-pipe-clk";
		pcm0 = "/soc/qcom,msm-pcm";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm_dtmf = "/soc/qcom,msm-pcm-dtmf";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		pdc = "/soc/interrupt-controller@b220000";
		pil_adsp_mem = "/reserved-memory/adsp@86700000";
		pil_camera_mem = "/reserved-memory/camera@85800000";
		pil_cdsp_mem = "/reserved-memory/cdsp@88f00000";
		pil_cvp_mem = "/reserved-memory/cvp@86200000";
		pil_gpu = "/soc/qcom,kgsl-hyp";
		pil_gpu_micro_code_mem = "/reserved-memory/gpu_micro_code@8b71a000";
		pil_ipa_fw_mem = "/reserved-memory/ipa_fw@8b700000";
		pil_ipa_gsi_mem = "/reserved-memory/ipa_gsi@8b710000";
		pil_modem = "/soc/qcom,mss@4080000";
		pil_mpss_wlan_mem = "/reserved-memory/mpss_wlan@8b800000";
		pil_trustedvm_mem = "/reserved-memory/pil_trustedvm_region@d0800000";
		pil_video_mem = "/reserved-memory/video@85d00000";
		pil_wlan_mem = "/reserved-memory/wlan@8ad00000";
		pm8350_l1 = "/soc/rsc@18200000/rpmh-regulator-ldob1/regulator-pm8350-l1";
		pm8350_l2 = "/soc/rsc@18200000/rpmh-regulator-ldob2/regulator-pm8350-l2";
		pm8350_l3 = "/soc/rsc@18200000/rpmh-regulator-ldob3/regulator-pm8350-l3";
		pm8350_l4_level = "/soc/rsc@18200000/rpmh-regulator-lmxlvl/regulator-pm8350-l4-level";
		pm8350_l5_level = "/soc/rsc@18200000/rpmh-regulator-lcxlvl/regulator-pm8350-l5-level";
		pm8350_l6 = "/soc/rsc@18200000/rpmh-regulator-ldob6/regulator-pm8350-l6";
		pm8350_l7 = "/soc/rsc@18200000/rpmh-regulator-ldob7/regulator-pm8350-l7";
		pm8350_l8 = "/soc/rsc@18200000/rpmh-regulator-ldob8/regulator-pm8350-l8";
		pm8350_l9 = "/soc/rsc@18200000/rpmh-regulator-ldob9/regulator-pm8350-l9";
		pm8350_s10 = "/soc/rsc@18200000/rpmh-regulator-smpb10/regulator-pm8350-s10";
		pm8350_s11 = "/soc/rsc@18200000/rpmh-regulator-smpb11/regulator-pm8350-s11";
		pm8350_s12 = "/soc/rsc@18200000/rpmh-regulator-smpb12/regulator-pm8350-s12";
		pm8350_s5_level = "/soc/rsc@18200000/rpmh-regulator-ebilvl/regulator-pm8350-s5-level";
		pm8350_s6_level = "/soc/rsc@18200000/rpmh-regulator-gfxlvl/regulator-pm8350-s6-level";
		pm8350_s9 = "/soc/rsc@18200000/rpmh-regulator-smpb9/regulator-pm8350-s9";
		pm8350b_l1 = "/soc/rsc@18200000/rpmh-regulator-ldod1/regulator-pm8350b-l1";
		pm8350c_bob = "/soc/rsc@18200000/rpmh-regulator-bobc1/regulator-pm8350c-bob";
		pm8350c_l1 = "/soc/rsc@18200000/rpmh-regulator-ldoc1/regulator-pm8350c-l1";
		pm8350c_l10 = "/soc/rsc@18200000/rpmh-regulator-ldoc10/regulator-pm8350c-l10";
		pm8350c_l10_ao = "/soc/rsc@18200000/rpmh-regulator-ldoc10/regulator-pm8350c-l10-ao";
		pm8350c_l10_so = "/soc/rsc@18200000/rpmh-regulator-ldoc10/regulator-pm8350c-l10-so";
		pm8350c_l11 = "/soc/rsc@18200000/rpmh-regulator-ldoc11/regulator-pm8350c-l11";
		pm8350c_l12 = "/soc/rsc@18200000/rpmh-regulator-ldoc12/regulator-pm8350c-l12";
		pm8350c_l13 = "/soc/rsc@18200000/rpmh-regulator-ldoc13/regulator-pm8350c-l13";
		pm8350c_l1_ao = "/soc/rsc@18200000/rpmh-regulator-ldoc1/regulator-pm8350c-l1-ao";
		pm8350c_l1_so = "/soc/rsc@18200000/rpmh-regulator-ldoc1/regulator-pm8350c-l1-so";
		pm8350c_l2 = "/soc/rsc@18200000/rpmh-regulator-ldoc2/regulator-pm8350c-l2";
		pm8350c_l3 = "/soc/rsc@18200000/rpmh-regulator-ldoc3/regulator-pm8350c-l3";
		pm8350c_l4 = "/soc/rsc@18200000/rpmh-regulator-ldoc4/regulator-pm8350c-l4";
		pm8350c_l5 = "/soc/rsc@18200000/rpmh-regulator-ldoc5/regulator-pm8350c-l5";
		pm8350c_l6 = "/soc/rsc@18200000/rpmh-regulator-ldoc6/regulator-pm8350c-l6";
		pm8350c_l7 = "/soc/rsc@18200000/rpmh-regulator-ldoc7/regulator-pm8350c-l7";
		pm8350c_l8 = "/soc/rsc@18200000/rpmh-regulator-ldoc8/regulator-pm8350c-l8";
		pm8350c_l9 = "/soc/rsc@18200000/rpmh-regulator-ldoc9/regulator-pm8350c-l9";
		pm8350c_s1 = "/soc/rsc@18200000/rpmh-regulator-smpc1/regulator-pm8350c-s1";
		pm8350c_s10_level = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350c-s10-level";
		pm8350c_s10_level_ao = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350c-s10-level-ao";
		pm8350c_s2 = "/soc/rsc@18200000/rpmh-regulator-smpc2/regulator-pm8350c-s2";
		pm8350c_s3_level = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350c-s3-level";
		pm8350c_s3_level_ao = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350c-s3-level-ao";
		pm8350c_s4_level = "/soc/rsc@18200000/rpmh-regulator-msslvl/regulator-pm8350c-s4-level";
		pm8350c_s6_level = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level";
		pm8350c_s6_level_ao = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level-ao";
		pmr735B_l1 = "/soc/rsc@18200000/rpmh-regulator-ldof1/regulator-pmr735B-l1";
		pmr735B_l10 = "/soc/rsc@18200000/rpmh-regulator-ldof10/regulator-pmr735B-l10";
		pmr735B_l11 = "/soc/rsc@18200000/rpmh-regulator-ldof11/regulator-pmr735B-l11";
		pmr735B_l12 = "/soc/rsc@18200000/rpmh-regulator-ldof12/regulator-pmr735B-l12";
		pmr735B_l2 = "/soc/rsc@18200000/rpmh-regulator-ldof2/regulator-pmr735B-l2";
		pmr735B_l3 = "/soc/rsc@18200000/rpmh-regulator-ldof3/regulator-pmr735B-l3";
		pmr735B_l4 = "/soc/rsc@18200000/rpmh-regulator-ldof4/regulator-pmr735B-l4";
		pmr735B_l5 = "/soc/rsc@18200000/rpmh-regulator-ldof5/regulator-pmr735B-l5";
		pmr735B_l6 = "/soc/rsc@18200000/rpmh-regulator-ldof6/regulator-pmr735B-l6";
		pmr735B_l8 = "/soc/rsc@18200000/rpmh-regulator-ldof8/regulator-pmr735B-l8";
		pmr735B_l9 = "/soc/rsc@18200000/rpmh-regulator-ldof9/regulator-pmr735B-l9";
		pmx_sde = "/soc/pinctrl@f000000/pmx_sde";
		pmx_sde_te = "/soc/pinctrl@f000000/pmx_sde_te";
		pri_aux_pcm_clk_active = "/soc/pinctrl@f000000/pri_aux_pcm_clk/pri_aux_pcm_clk_active";
		pri_aux_pcm_clk_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_clk/pri_aux_pcm_clk_sleep";
		pri_aux_pcm_din_active = "/soc/pinctrl@f000000/pri_aux_pcm_din/pri_aux_pcm_din_active";
		pri_aux_pcm_din_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_din/pri_aux_pcm_din_sleep";
		pri_aux_pcm_dout_active = "/soc/pinctrl@f000000/pri_aux_pcm_dout/pri_aux_pcm_dout_active";
		pri_aux_pcm_dout_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_dout/pri_aux_pcm_dout_sleep";
		pri_aux_pcm_sync_active = "/soc/pinctrl@f000000/pri_aux_pcm_sync/pri_aux_pcm_sync_active";
		pri_aux_pcm_sync_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_sync/pri_aux_pcm_sync_sleep";
		pri_mi2s_mclk_active = "/soc/pinctrl@f000000/pri_mi2s_mclk/pri_mi2s_mclk_active";
		pri_mi2s_mclk_sleep = "/soc/pinctrl@f000000/pri_mi2s_mclk/pri_mi2s_mclk_sleep";
		pri_mi2s_sck_active = "/soc/pinctrl@f000000/pri_mi2s_sck/pri_mi2s_sck_active";
		pri_mi2s_sck_sleep = "/soc/pinctrl@f000000/pri_mi2s_sck/pri_mi2s_sck_sleep";
		pri_mi2s_sd0_active = "/soc/pinctrl@f000000/pri_mi2s_sd0/pri_mi2s_sd0_active";
		pri_mi2s_sd0_sleep = "/soc/pinctrl@f000000/pri_mi2s_sd0/pri_mi2s_sd0_sleep";
		pri_mi2s_sd1_active = "/soc/pinctrl@f000000/pri_mi2s_sd1/pri_mi2s_sd1_active";
		pri_mi2s_sd1_sleep = "/soc/pinctrl@f000000/pri_mi2s_sd1/pri_mi2s_sd1_sleep";
		pri_mi2s_ws_active = "/soc/pinctrl@f000000/pri_mi2s_ws/pri_mi2s_ws_active";
		pri_mi2s_ws_sleep = "/soc/pinctrl@f000000/pri_mi2s_ws/pri_mi2s_ws_sleep";
		pri_tdm_clk_active = "/soc/pinctrl@f000000/pri_tdm_clk/pri_tdm_clk_active";
		pri_tdm_clk_sleep = "/soc/pinctrl@f000000/pri_tdm_clk/pri_tdm_clk_sleep";
		pri_tdm_din_active = "/soc/pinctrl@f000000/pri_tdm_din/pri_tdm_din_active";
		pri_tdm_din_sleep = "/soc/pinctrl@f000000/pri_tdm_din/pri_tdm_din_sleep";
		pri_tdm_dout_active = "/soc/pinctrl@f000000/pri_tdm_dout/pri_tdm_dout_active";
		pri_tdm_dout_sleep = "/soc/pinctrl@f000000/pri_tdm_dout/pri_tdm_dout_sleep";
		pri_tdm_sync_active = "/soc/pinctrl@f000000/pri_tdm_sync/pri_tdm_sync_active";
		pri_tdm_sync_sleep = "/soc/pinctrl@f000000/pri_tdm_sync/pri_tdm_sync_sleep";
		proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-rx";
		proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-tx";
		q6core = "/soc/qcom,msm-audio-apr/qcom,q6core-audio";
		qatb_in_funnel_dl_center = "/soc/funnel@6005000/in-ports/port@2/endpoint";
		qatb_in_funnel_dl_turing = "/soc/funnel@6005000/in-ports/port@3/endpoint";
		qcom = "/reserved-memory/ramoops";
		qcom_cedev = "/soc/qcedev@1de0000";
		qcom_crypto = "/soc/qcrypto@1de0000";
		qcom_hwkm = "/soc/hwkm@10c0000";
		qcom_msmhdcp = "/soc/qcom,msm_hdcp";
		qcom_qseecom = "/soc/qseecom@c1800000";
		qcom_rng = "/soc/qrng@10d3000";
		qcom_tzlog = "/soc/tz-log@0x146aa720";
		qfprom = "/soc/qfprom@780000";
		qfprom_sys = "/soc/qfprom@0";
		qmi_sensor = "/soc/qmi-ts-sensors";
		qmi_tmd = "/soc/qmi-tmd-devices";
		qmp_aop = "/soc/qcom,qmp-aop@c300000";
		qoslat_opp_table = "/soc/qoslat-opp-table";
		qrtr_shbuf = "/reserved-memory/qrtr-shmem";
		qseecom_mem = "/reserved-memory/qseecom_region";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		quat_aux_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_aux_sck/quat_aux_sck_active";
		quat_aux_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_aux_sck/quat_aux_sck_sleep";
		quat_aux_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_aux_sd0/quat_aux_sd0_active";
		quat_aux_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_aux_sd0/quat_aux_sd0_sleep";
		quat_aux_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_aux_sd1/quat_aux_sd1_active";
		quat_aux_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_aux_sd1/quat_aux_sd1_sleep";
		quat_aux_sd2_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_aux_sd2/quat_aux_sd2_active";
		quat_aux_sd2_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_aux_sd2/quat_aux_sd2_sleep";
		quat_aux_sd3_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_aux_sd3/quat_aux_sd3_active";
		quat_aux_sd3_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_aux_sd3/quat_aux_sd3_sleep";
		quat_aux_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_aux_ws/quat_aux_ws_active";
		quat_aux_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_aux_ws/quat_aux_ws_sleep";
		quat_mi2s_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_mi2s_sck/quat_mi2s_sck_active";
		quat_mi2s_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_mi2s_sck/quat_mi2s_sck_sleep";
		quat_mi2s_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_mi2s_sd0/quat_mi2s_sd0_active";
		quat_mi2s_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_mi2s_sd0/quat_mi2s_sd0_sleep";
		quat_mi2s_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_mi2s_sd1/quat_mi2s_sd1_active";
		quat_mi2s_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_mi2s_sd1/quat_mi2s_sd1_sleep";
		quat_mi2s_sd2_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_mi2s_sd2/quat_mi2s_sd2_active";
		quat_mi2s_sd2_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_mi2s_sd2/quat_mi2s_sd2_sleep";
		quat_mi2s_sd3_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_mi2s_sd3/quat_mi2s_sd3_active";
		quat_mi2s_sd3_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_mi2s_sd3/quat_mi2s_sd3_sleep";
		quat_mi2s_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_mi2s_ws/quat_mi2s_ws_active";
		quat_mi2s_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_mi2s_ws/quat_mi2s_ws_sleep";
		quat_tdm_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_tdm_sck/quat_tdm_sck_active";
		quat_tdm_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_tdm_sck/quat_tdm_sck_sleep";
		quat_tdm_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_tdm_sd0/quat_tdm_sd0_active";
		quat_tdm_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_tdm_sd0/quat_tdm_sd0_sleep";
		quat_tdm_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_tdm_sd1/quat_tdm_sd1_active";
		quat_tdm_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_tdm_sd1/quat_tdm_sd1_sleep";
		quat_tdm_sd2_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_tdm_sd2/quat_tdm_sd2_active";
		quat_tdm_sd2_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_tdm_sd2/quat_tdm_sd2_sleep";
		quat_tdm_sd3_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_tdm_sd3/quat_tdm_sd3_active";
		quat_tdm_sd3_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_tdm_sd3/quat_tdm_sd3_sleep";
		quat_tdm_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_tdm_ws/quat_tdm_ws_active";
		quat_tdm_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_tdm_ws/quat_tdm_ws_sleep";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@9c0000";
		qupv3_1 = "/soc/qcom,qupv3_1_geni_se@ac0000";
		qupv3_se0_i2c = "/soc/i2c@a80000";
		qupv3_se0_i2c_active = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_active";
		qupv3_se0_i2c_pins = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		qupv3_se0_spi = "/soc/spi@a80000";
		qupv3_se0_spi_active = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_active";
		qupv3_se0_spi_pins = "/soc/pinctrl@f000000/qupv3_se0_spi_pins";
		qupv3_se0_spi_sleep = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		qupv3_se10_i2c = "/soc/i2c@988000";
		qupv3_se10_i2c_active = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_active";
		qupv3_se10_i2c_pins = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins";
		qupv3_se10_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_sleep";
		qupv3_se10_spi = "/soc/spi@988000";
		qupv3_se10_spi_active = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_active";
		qupv3_se10_spi_pins = "/soc/pinctrl@f000000/qupv3_se10_spi_pins";
		qupv3_se10_spi_sleep = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_sleep";
		qupv3_se11_i2c = "/soc/i2c@98c000";
		qupv3_se11_i2c_active = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_active";
		qupv3_se11_i2c_pins = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins";
		qupv3_se11_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_sleep";
		qupv3_se11_spi = "/soc/spi@98c000";
		qupv3_se11_spi_active = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_active";
		qupv3_se11_spi_pins = "/soc/pinctrl@f000000/qupv3_se11_spi_pins";
		qupv3_se11_spi_sleep = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_sleep";
		qupv3_se12_i2c = "/soc/i2c@990000";
		qupv3_se12_i2c_active = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_active";
		qupv3_se12_i2c_pins = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins";
		qupv3_se12_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_sleep";
		qupv3_se12_spi = "/soc/spi@990000";
		qupv3_se12_spi_active = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_active";
		qupv3_se12_spi_pins = "/soc/pinctrl@f000000/qupv3_se12_spi_pins";
		qupv3_se12_spi_sleep = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_sleep";
		qupv3_se13_2uart = "/soc/qcom,qup_uart@994000";
		qupv3_se13_2uart_active = "/soc/pinctrl@f000000/qupv3_se13_2uart_pins/qupv3_se13_2uart_active";
		qupv3_se13_2uart_pins = "/soc/pinctrl@f000000/qupv3_se13_2uart_pins";
		qupv3_se13_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se13_2uart_pins/qupv3_se13_2uart_sleep";
		qupv3_se14_i2c = "/soc/i2c@998000";
		qupv3_se14_i2c_active = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_active";
		qupv3_se14_i2c_pins = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins";
		qupv3_se14_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_sleep";
		qupv3_se14_spi = "/soc/spi@998000";
		qupv3_se14_spi_active = "/soc/pinctrl@f000000/qupv3_se14_spi_pins/qupv3_se14_spi_active";
		qupv3_se14_spi_pins = "/soc/pinctrl@f000000/qupv3_se14_spi_pins";
		qupv3_se14_spi_sleep = "/soc/pinctrl@f000000/qupv3_se14_spi_pins/qupv3_se14_spi_sleep";
		qupv3_se15_4uart = "/soc/qcom,qup_uart@99c000";
		qupv3_se15_4uart_pins = "/soc/pinctrl@f000000/qupv3_se15_4uart_pins";
		qupv3_se15_ctsrx = "/soc/pinctrl@f000000/qupv3_se15_4uart_pins/qupv3_se15_ctsrx";
		qupv3_se15_default_cts = "/soc/pinctrl@f000000/qupv3_se15_4uart_pins/qupv3_se15_default_cts";
		qupv3_se15_default_rtsrx = "/soc/pinctrl@f000000/qupv3_se15_4uart_pins/qupv3_se15_default_rtsrx";
		qupv3_se15_default_tx = "/soc/pinctrl@f000000/qupv3_se15_4uart_pins/qupv3_se15_default_tx";
		qupv3_se15_rts = "/soc/pinctrl@f000000/qupv3_se15_4uart_pins/qupv3_se15_rts";
		qupv3_se15_tx = "/soc/pinctrl@f000000/qupv3_se15_4uart_pins/qupv3_se15_tx";
		qupv3_se1_i2c = "/soc/i2c@a84000";
		qupv3_se1_i2c_active = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_active";
		qupv3_se1_i2c_pins = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		qupv3_se1_spi = "/soc/spi@a84000";
		qupv3_se1_spi_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_active";
		qupv3_se1_spi_pins = "/soc/pinctrl@f000000/qupv3_se1_spi_pins";
		qupv3_se1_spi_sleep = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se2_i2c = "/soc/i2c@a88000";
		qupv3_se2_i2c_active = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_active";
		qupv3_se2_i2c_pins = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		qupv3_se2_spi = "/soc/spi@a88000";
		qupv3_se2_spi_active = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_active";
		qupv3_se2_spi_pins = "/soc/pinctrl@f000000/qupv3_se2_spi_pins";
		qupv3_se2_spi_sleep = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_sleep";
		qupv3_se3_i2c = "/soc/i2c@a8c000";
		qupv3_se3_i2c_active = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_active";
		qupv3_se3_i2c_pins = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins";
		qupv3_se3_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sleep";
		qupv3_se3_spi = "/soc/spi@a8c000";
		qupv3_se3_spi_active = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_active";
		qupv3_se3_spi_pins = "/soc/pinctrl@f000000/qupv3_se3_spi_pins";
		qupv3_se3_spi_sleep = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_sleep";
		qupv3_se4_i2c = "/soc/i2c@a90000";
		qupv3_se4_i2c_active = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_active";
		qupv3_se4_i2c_pins = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		qupv3_se4_spi = "/soc/spi@a90000";
		qupv3_se4_spi_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_active";
		qupv3_se4_spi_pins = "/soc/pinctrl@f000000/qupv3_se4_spi_pins";
		qupv3_se4_spi_sleep = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_sleep";
		qupv3_se5_i2c = "/soc/i2c@a94000";
		qupv3_se5_i2c_active = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_active";
		qupv3_se5_i2c_pins = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins";
		qupv3_se5_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sleep";
		qupv3_se5_spi = "/soc/spi@a94000";
		qupv3_se5_spi_active = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_active";
		qupv3_se5_spi_pins = "/soc/pinctrl@f000000/qupv3_se5_spi_pins";
		qupv3_se5_spi_sleep = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_sleep";
		qupv3_se6_2uart = "/soc/qcom,qup_uart@a98000";
		qupv3_se6_2uart_active = "/soc/pinctrl@f000000/qupv3_se6_2uart_pins/qupv3_se6_2uart_active";
		qupv3_se6_2uart_pins = "/soc/pinctrl@f000000/qupv3_se6_2uart_pins";
		qupv3_se6_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se6_2uart_pins/qupv3_se6_2uart_sleep";
		qupv3_se6_default_txrx = "/soc/pinctrl@f000000/qupv3_se6_2uart_pins/qupv3_se6_default_txrx";
		qupv3_se6_i2c = "/soc/i2c@a98000";
		qupv3_se6_i2c_active = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_active";
		qupv3_se6_i2c_pins = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		qupv3_se6_spi = "/soc/spi@a98000";
		qupv3_se6_spi_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_active";
		qupv3_se6_spi_pins = "/soc/pinctrl@f000000/qupv3_se6_spi_pins";
		qupv3_se6_spi_sleep = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		qupv3_se7_i2c = "/soc/i2c@a9c000";
		qupv3_se7_i2c_active = "/soc/pinctrl@f000000/qupv3_se7_i2c_pins/qupv3_se7_i2c_active";
		qupv3_se7_i2c_pins = "/soc/pinctrl@f000000/qupv3_se7_i2c_pins";
		qupv3_se7_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se7_i2c_pins/qupv3_se7_i2c_sleep";
		qupv3_se7_spi = "/soc/spi@a9c000";
		qupv3_se7_spi_active = "/soc/pinctrl@f000000/qupv3_se7_spi_pins/qupv3_se7_spi_active";
		qupv3_se7_spi_pins = "/soc/pinctrl@f000000/qupv3_se7_spi_pins";
		qupv3_se7_spi_sleep = "/soc/pinctrl@f000000/qupv3_se7_spi_pins/qupv3_se7_spi_sleep";
		qupv3_se8_i2c = "/soc/i2c@980000";
		qupv3_se8_i2c_active = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_active";
		qupv3_se8_i2c_pins = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins";
		qupv3_se8_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep";
		qupv3_se8_spi = "/soc/spi@980000";
		qupv3_se8_spi_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_active";
		qupv3_se8_spi_pins = "/soc/pinctrl@f000000/qupv3_se8_spi_pins";
		qupv3_se8_spi_sleep = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_sleep";
		qupv3_se9_i2c = "/soc/i2c@984000";
		qupv3_se9_i2c_active = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_active";
		qupv3_se9_i2c_pins = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins";
		qupv3_se9_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sleep";
		qupv3_se9_spi = "/soc/spi@984000";
		qupv3_se9_spi_active = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_active";
		qupv3_se9_spi_pins = "/soc/pinctrl@f000000/qupv3_se9_spi_pins";
		qupv3_se9_spi_sleep = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_sleep";
		refgen = "/soc/refgen-regulator@ff1000";
		removed_mem = "/reserved-memory/removed_region@c0000000";
		replicator0_out_tmc_etr = "/soc/replicator@6046000/out-ports/port@0/endpoint";
		replicator_cx_in_swao_out = "/soc/replicator@6046000/in-ports/port/endpoint";
		replicator_qdss = "/soc/replicator@6046000";
		replicator_swao = "/soc/replicator@6b06000";
		replicator_swao_in_tmc_etf_swao = "/soc/replicator@6b06000/in-ports/port/endpoint";
		replicator_swao_out_cx_in = "/soc/replicator@6b06000/out-ports/port@0/endpoint";
		replicator_swao_out_eud = "/soc/replicator@6b06000/out-ports/port@1/endpoint";
		reserved_memory = "/reserved-memory";
		reserved_xbl_uefi = "/reserved-memory/reserved_xbl_uefi@80880000";
		routing = "/soc/qcom,msm-pcm-routing";
		rpmhcc = "/soc/rsc@18200000/qcom,rpmhclk";
		rx_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-0-rx";
		rx_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-1-rx";
		rx_cdc_dma_2_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-2-rx";
		rx_cdc_dma_3_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-3-rx";
		rx_cdc_dma_4_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-4-rx";
		rx_cdc_dma_5_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-5-rx";
		rx_cdc_dma_6_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-6-rx";
		rx_cdc_dma_7_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-7-rx";
		rx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@3200000";
		rx_swr_clk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/rx_swr_clk_active";
		rx_swr_clk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/rx_swr_clk_sleep";
		rx_swr_data1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/rx_swr_data1_active";
		rx_swr_data1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/rx_swr_data1_sleep";
		rx_swr_data_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/rx_swr_data_active";
		rx_swr_data_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/rx_swr_data_sleep";
		rx_swr_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/rx_swr_clk_data_pinctrl";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		sdc1_off = "/soc/pinctrl@f000000/sdc1_off";
		sdc1_on = "/soc/pinctrl@f000000/sdc1_on";
		sdc2_off = "/soc/pinctrl@f000000/sdc2_off";
		sdc2_on = "/soc/pinctrl@f000000/sdc2_on";
		sde_dp = "/soc/qcom,dp_display@ae90000";
		sde_dsi1_active = "/soc/pinctrl@f000000/pmx_sde/sde_dsi1_active";
		sde_dsi1_suspend = "/soc/pinctrl@f000000/pmx_sde/sde_dsi1_suspend";
		sde_dsi_active = "/soc/pinctrl@f000000/pmx_sde/sde_dsi_active";
		sde_dsi_suspend = "/soc/pinctrl@f000000/pmx_sde/sde_dsi_suspend";
		sde_rscc = "/soc/qcom,sde_rscc";
		sde_te1_active = "/soc/pinctrl@f000000/pmx_sde_te/sde_te1_active";
		sde_te1_suspend = "/soc/pinctrl@f000000/pmx_sde_te/sde_te1_suspend";
		sde_te_active = "/soc/pinctrl@f000000/pmx_sde_te/sde_te_active";
		sde_te_suspend = "/soc/pinctrl@f000000/pmx_sde_te/sde_te_suspend";
		sdhc_1 = "/soc/sdhci@7C4000";
		sdhc_2 = "/soc/sdhci@8804000";
		sec_aux_pcm_clk_active = "/soc/pinctrl@f000000/sec_aux_pcm/sec_aux_pcm_clk_active";
		sec_aux_pcm_clk_sleep = "/soc/pinctrl@f000000/sec_aux_pcm/sec_aux_pcm_clk_sleep";
		sec_aux_pcm_din_active = "/soc/pinctrl@f000000/sec_aux_pcm_din/sec_aux_pcm_din_active";
		sec_aux_pcm_din_sleep = "/soc/pinctrl@f000000/sec_aux_pcm_din/sec_aux_pcm_din_sleep";
		sec_aux_pcm_dout_active = "/soc/pinctrl@f000000/sec_aux_pcm_dout/sec_aux_pcm_dout_active";
		sec_aux_pcm_dout_sleep = "/soc/pinctrl@f000000/sec_aux_pcm_dout/sec_aux_pcm_dout_sleep";
		sec_aux_pcm_ws_active = "/soc/pinctrl@f000000/sec_aux_pcm/sec_aux_pcm_ws_active";
		sec_aux_pcm_ws_sleep = "/soc/pinctrl@f000000/sec_aux_pcm/sec_aux_pcm_ws_sleep";
		sec_mi2s_mclk_active = "/soc/pinctrl@f000000/sec_mi2s_mclk/sec_mi2s_mclk_active";
		sec_mi2s_mclk_sleep = "/soc/pinctrl@f000000/sec_mi2s_mclk/sec_mi2s_mclk_sleep";
		sec_mi2s_sck_active = "/soc/pinctrl@f000000/sec_mi2s_sck/sec_mi2s_sck_active";
		sec_mi2s_sck_sleep = "/soc/pinctrl@f000000/sec_mi2s_sck/sec_mi2s_sck_sleep";
		sec_mi2s_sd0_active = "/soc/pinctrl@f000000/sec_mi2s_sd0/sec_mi2s_sd0_active";
		sec_mi2s_sd0_sleep = "/soc/pinctrl@f000000/sec_mi2s_sd0/sec_mi2s_sd0_sleep";
		sec_mi2s_sd1_active = "/soc/pinctrl@f000000/sec_mi2s_sd1/sec_mi2s_sd1_active";
		sec_mi2s_sd1_sleep = "/soc/pinctrl@f000000/sec_mi2s_sd1/sec_mi2s_sd1_sleep";
		sec_mi2s_ws_active = "/soc/pinctrl@f000000/sec_mi2s_ws/sec_mi2s_ws_active";
		sec_mi2s_ws_sleep = "/soc/pinctrl@f000000/sec_mi2s_ws/sec_mi2s_ws_sleep";
		sec_tdm_din_active = "/soc/pinctrl@f000000/sec_tdm_din/sec_tdm_din_active";
		sec_tdm_din_sleep = "/soc/pinctrl@f000000/sec_tdm_din/sec_tdm_din_sleep";
		sec_tdm_dout_active = "/soc/pinctrl@f000000/sec_tdm_dout/sec_tdm_dout_active";
		sec_tdm_dout_sleep = "/soc/pinctrl@f000000/sec_tdm_dout/sec_tdm_dout_sleep";
		sec_tdm_sck_active = "/soc/pinctrl@f000000/sec_tdm/sec_tdm_sck_active";
		sec_tdm_sck_sleep = "/soc/pinctrl@f000000/sec_tdm/sec_tdm_sck_sleep";
		sec_tdm_ws_active = "/soc/pinctrl@f000000/sec_tdm/sec_tdm_ws_active";
		sec_tdm_ws_sleep = "/soc/pinctrl@f000000/sec_tdm/sec_tdm_ws_sleep";
		secure_display_memory = "/reserved-memory/secure_display_region";
		shima_snd = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/sound";
		sleep_clk = "/soc/clocks/sleep-clk";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-adsp/qcom,sleepstate-in";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-adsp/sleepstate-out";
		slim_aud = "/soc/slim@3ac0000";
		smem = "/soc/qcom,smem";
		smem_mem = "/reserved-memory/smem@80900000";
		smmu_sde_sec = "/soc/qcom,smmu_sde_sec_cb";
		smmu_sde_unsec = "/soc/qcom,smmu_sde_unsec_cb";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-in";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		smp2p_rdbg5_in = "/soc/qcom,smp2p-nsp/qcom,smp2p-rdbg5-in";
		smp2p_rdbg5_out = "/soc/qcom,smp2p-nsp/qcom,smp2p-rdbg5-out";
		snoc = "/soc/snoc";
		snoc_out_funnel_in0 = "/soc/snoc/out-ports/port/endpoint";
		snoop_l3_bw = "/soc/qcom,snoop-l3-bw";
		snoop_l3_bwmon = "/soc/qcom,snoop-l3-bwmon@9091000";
		soc = "/soc";
		spkr_1_sd_n_active = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_active";
		spkr_1_sd_n_sleep = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		spkr_2_sd_n_active = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_active";
		spkr_2_sd_n_sleep = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_sleep";
		splash_memory = "/reserved-memory/splash_region";
		spmi_bus = "/soc/qcom,spmi@c440000";
		spmi_debug_bus = "/soc/qcom,spmi-debug@6b12000";
		spmi_glink_debug = "/soc/qcom,pmic_glink_log/qcom,spmi_glink_debug";
		stm = "/soc/stm@6002000";
		stm_out_funnel_in0 = "/soc/stm@6002000/out-ports/port/endpoint";
		stub_codec = "/soc/qcom,msm-stub-codec";
		swao_csr = "/soc/csr@6b0f000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@3240000/wsa_swr_master";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@3200000/rx_swr_master";
		swr2 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@3220000/tx_swr_master";
		system_heap = "/soc/qcom,ion/qcom,ion-heap@25";
		system_noc = "/soc/interconnect@1680000";
		system_secure_heap = "/soc/qcom,ion/qcom,ion-heap@9";
		tcsr = "/soc/syscon@1fc0000";
		tcsr_mutex = "/soc/hwlock";
		tcsr_mutex_block = "/soc/syscon@1f40000";
		tdm_hsif0_rx = "/soc/qcom,msm-dai-tdm-hsif0-rx";
		tdm_hsif0_tx = "/soc/qcom,msm-dai-tdm-hsif0-tx";
		tdm_hsif1_rx = "/soc/qcom,msm-dai-tdm-hsif1-rx";
		tdm_hsif1_tx = "/soc/qcom,msm-dai-tdm-hsif1-tx";
		tdm_hsif2_rx = "/soc/qcom,msm-dai-tdm-hsif2-rx";
		tdm_hsif2_tx = "/soc/qcom,msm-dai-tdm-hsif2-tx";
		tdm_pri_rx = "/soc/qcom,msm-dai-tdm-pri-rx";
		tdm_pri_tx = "/soc/qcom,msm-dai-tdm-pri-tx";
		tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		tdm_quat_tx = "/soc/qcom,msm-dai-tdm-quat-tx";
		tdm_quin_rx = "/soc/qcom,msm-dai-tdm-quin-rx";
		tdm_quin_tx = "/soc/qcom,msm-dai-tdm-quin-tx";
		tdm_sec_rx = "/soc/qcom,msm-dai-tdm-sec-rx";
		tdm_sec_tx = "/soc/qcom,msm-dai-tdm-sec-tx";
		tdm_sen_rx = "/soc/qcom,msm-dai-tdm-sen-rx";
		tdm_sen_tx = "/soc/qcom,msm-dai-tdm-sen-tx";
		tdm_sep_rx = "/soc/qcom,msm-dai-tdm-sep-rx";
		tdm_sep_tx = "/soc/qcom,msm-dai-tdm-sep-tx";
		tdm_tert_rx = "/soc/qcom,msm-dai-tdm-tert-rx";
		tdm_tert_tx = "/soc/qcom,msm-dai-tdm-tert-tx";
		tert_aux_pcm_clk_active = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_clk_active";
		tert_aux_pcm_clk_sleep = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_clk_sleep";
		tert_aux_pcm_din_active = "/soc/pinctrl@f000000/tert_aux_pcm_din/tert_aux_pcm_din_active";
		tert_aux_pcm_din_sleep = "/soc/pinctrl@f000000/tert_aux_pcm_din/tert_aux_pcm_din_sleep";
		tert_aux_pcm_dout_active = "/soc/pinctrl@f000000/tert_aux_pcm_dout/tert_aux_pcm_dout_active";
		tert_aux_pcm_dout_sleep = "/soc/pinctrl@f000000/tert_aux_pcm_dout/tert_aux_pcm_dout_sleep";
		tert_aux_pcm_ws_active = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_ws_active";
		tert_aux_pcm_ws_sleep = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_ws_sleep";
		tert_mi2s_sck_active = "/soc/pinctrl@f000000/tert_mi2s_sck/tert_mi2s_sck_active";
		tert_mi2s_sck_sleep = "/soc/pinctrl@f000000/tert_mi2s_sck/tert_mi2s_sck_sleep";
		tert_mi2s_sd0_active = "/soc/pinctrl@f000000/tert_mi2s_sd0/tert_mi2s_sd0_active";
		tert_mi2s_sd0_sleep = "/soc/pinctrl@f000000/tert_mi2s_sd0/tert_mi2s_sd0_sleep";
		tert_mi2s_sd1_active = "/soc/pinctrl@f000000/tert_mi2s_sd1/tert_mi2s_sd1_active";
		tert_mi2s_sd1_sleep = "/soc/pinctrl@f000000/tert_mi2s_sd1/tert_mi2s_sd1_sleep";
		tert_mi2s_ws_active = "/soc/pinctrl@f000000/tert_mi2s_ws/tert_mi2s_ws_active";
		tert_mi2s_ws_sleep = "/soc/pinctrl@f000000/tert_mi2s_ws/tert_mi2s_ws_sleep";
		tert_tdm_clk_active = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_clk_active";
		tert_tdm_clk_sleep = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_clk_sleep";
		tert_tdm_din_active = "/soc/pinctrl@f000000/tert_tdm_din/tert_tdm_din_active";
		tert_tdm_din_sleep = "/soc/pinctrl@f000000/tert_tdm_din/tert_tdm_din_sleep";
		tert_tdm_dout_active = "/soc/pinctrl@f000000/tert_tdm_dout/tert_tdm_dout_active";
		tert_tdm_dout_sleep = "/soc/pinctrl@f000000/tert_tdm_dout/tert_tdm_dout_sleep";
		tert_tdm_ws_active = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_ws_active";
		tert_tdm_ws_sleep = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_ws_sleep";
		thermal_zones = "/soc/thermal-zones";
		tlmm = "/soc/pinctrl@f000000";
		tmc_etf_swao = "/soc/tmc@6b05000";
		tmc_etf_swao_in_funnel_swao = "/soc/tmc@6b05000/in-ports/port/endpoint";
		tmc_etf_swao_out_replicator_swao = "/soc/tmc@6b05000/out-ports/port/endpoint";
		tmc_etr = "/soc/tmc@6048000";
		tmc_etr_in_replicator0 = "/soc/tmc@6048000/in-ports/port/endpoint";
		tpda = "/soc/tpda@6004000";
		tpda_10_in_tpdm_ddr_ch01 = "/soc/tpda@6004000/in-ports/port@a/endpoint";
		tpda_12_in_tpdm_ddr = "/soc/tpda@6004000/in-ports/port@c/endpoint";
		tpda_13_in_tpdm_shrm = "/soc/tpda@6004000/in-ports/port@d/endpoint";
		tpda_14_in_tpdm_rdpm = "/soc/tpda@6004000/in-ports/port@e/endpoint";
		tpda_15_in_tpdm_rdpm_mx = "/soc/tpda@6004000/in-ports/port@f/endpoint";
		tpda_19_in_tpdm_dlct = "/soc/tpda@6004000/in-ports/port@13/endpoint";
		tpda_20_in_tpdm_ipcc = "/soc/tpda@6004000/in-ports/port@14/endpoint";
		tpda_21_in_tpdm_turing = "/soc/tpda@6004000/in-ports/port@15/endpoint";
		tpda_22_in_tpdm_llm_turing = "/soc/tpda@6004000/in-ports/port@16/endpoint";
		tpda_5_in_tpdm_video = "/soc/tpda@6004000/in-ports/port@5/endpoint";
		tpda_6_in_tpdm_mdss = "/soc/tpda@6004000/in-ports/port@6/endpoint";
		tpda_8_in_tpdm_mm = "/soc/tpda@6004000/in-ports/port@8/endpoint";
		tpda_9_in_tpdm_lpass = "/soc/tpda@6004000/in-ports/port@9/endpoint";
		tpda_apss = "/soc/tpda@7863000";
		tpda_apss_in_tpdm_actpm = "/soc/tpda@7863000/in-ports/port@2/endpoint";
		tpda_apss_in_tpdm_apss = "/soc/tpda@7863000/in-ports/port@3/endpoint";
		tpda_apss_in_tpdm_llm_gold = "/soc/tpda@7863000/in-ports/port@1/endpoint";
		tpda_apss_in_tpdm_llm_silver = "/soc/tpda@7863000/in-ports/port@0/endpoint";
		tpda_apss_out_funnel_apss_merg = "/soc/tpda@7863000/out-ports/port/endpoint";
		tpda_dl_south = "/soc/tpda@69c1000";
		tpda_dl_south_in_tpdm_dl_south = "/soc/tpda@69c1000/in-ports/port@0/endpoint";
		tpda_dl_south_out_funnel_dl_south = "/soc/tpda@69c1000/out-ports/port/endpoint";
		tpda_dlct_2 = "/soc/tpda@6ac0000";
		tpda_dlct_2_16_in_tpdm_sdcc_1 = "/soc/tpda@6ac0000/in-ports/port@10/endpoint";
		tpda_dlct_2_17_in_tpdm_sdcc_2 = "/soc/tpda@6ac0000/in-ports/port@11/endpoint";
		tpda_dlct_2_out_funnel_dlct_2 = "/soc/tpda@6ac0000/out-ports/port/endpoint";
		tpda_in_tpdm_dcc = "/soc/tpda@6004000/in-ports/port@17/endpoint";
		tpda_in_tpdm_gcc = "/soc/tpda@6004000/in-ports/port@1a/endpoint";
		tpda_in_tpdm_pimem = "/soc/tpda@6004000/in-ports/port@1f/endpoint";
		tpda_in_tpdm_prng = "/soc/tpda@6004000/in-ports/port@18/endpoint";
		tpda_in_tpdm_qm = "/soc/tpda@6004000/in-ports/port@19/endpoint";
		tpda_in_tpdm_sdcc_4 = "/soc/tpda@6004000/in-ports/port@1d/endpoint";
		tpda_in_tpdm_spdm = "/soc/tpda@6004000/in-ports/port@1c/endpoint";
		tpda_in_tpdm_vsense = "/soc/tpda@6004000/in-ports/port@1b/endpoint";
		tpda_modem = "/soc/tpda@6803000";
		tpda_modem_in_tpdm_modem_0 = "/soc/tpda@6803000/in-ports/port@0/endpoint";
		tpda_modem_in_tpdm_modem_1 = "/soc/tpda@6803000/in-ports/port@1/endpoint";
		tpda_modem_out_funnel_modem = "/soc/tpda@6803000/out-ports/port/endpoint";
		tpda_out_funnel_qatb = "/soc/tpda@6004000/out-ports/port/endpoint";
		tpda_swao = "/soc/tpda@6b08000";
		tpda_swao_in_tpdm_swao1 = "/soc/tpda@6b08000/in-ports/port@4/endpoint";
		tpda_swao_in_tpdm_swao_p0 = "/soc/tpda@6b08000/in-ports/port@0/endpoint";
		tpda_swao_in_tpdm_swao_p1 = "/soc/tpda@6b08000/in-ports/port@1/endpoint";
		tpda_swao_in_tpdm_swao_p2 = "/soc/tpda@6b08000/in-ports/port@2/endpoint";
		tpda_swao_in_tpdm_swao_p3 = "/soc/tpda@6b08000/in-ports/port@3/endpoint";
		tpda_swao_out_funnel_swao = "/soc/tpda@6b08000/out-ports/port/endpoint";
		tpdm_actpm = "/soc/tpdm@7860000";
		tpdm_actpm_out_tpda_apss = "/soc/tpdm@7860000/out-ports/port/endpoint";
		tpdm_apss = "/soc/tpdm@7861000";
		tpdm_apss_out_tpda_apss = "/soc/tpdm@7861000/out-ports/port/endpoint";
		tpdm_dcc = "/soc/tpdm@6870000";
		tpdm_dcc_out_tpda = "/soc/tpdm@6870000/out-ports/port/endpoint";
		tpdm_ddr = "/soc/tpdm@6e00000";
		tpdm_ddr_ch01 = "/soc/tpdm@6e10000";
		tpdm_ddr_ch01_out_funnel_ddr_ch01 = "/soc/tpdm@6e10000/out-ports/port/endpoint";
		tpdm_ddr_ch01_out_tpda10 = "/soc/funnel@6c2d000/out-ports/port@4/endpoint";
		tpdm_ddr_out_funnel_ddr_0 = "/soc/tpdm@6e00000/out-ports/port/endpoint";
		tpdm_ddr_out_tpda12 = "/soc/funnel@6c2d000/out-ports/port@6/endpoint";
		tpdm_dl_south = "/soc/tpdm@69c0000";
		tpdm_dl_south_out_tpda_dl_south = "/soc/tpdm@69c0000/out-ports/port/endpoint";
		tpdm_dlct = "/soc/tpdm@6c28000";
		tpdm_dlct_out_funnel_center = "/soc/tpdm@6c28000/out-ports/port/endpoint";
		tpdm_dlct_out_tpda19 = "/soc/funnel@6c2d000/out-ports/port@a/endpoint";
		tpdm_gcc = "/soc/tpdm@682c000";
		tpdm_gcc_out_tpda = "/soc/tpdm@682c000/out-ports/port/endpoint";
		tpdm_ipcc = "/soc/tpdm@6c29000";
		tpdm_ipcc_out_funnel_center = "/soc/tpdm@6c29000/out-ports/port/endpoint";
		tpdm_ipcc_out_tpda20 = "/soc/funnel@6c2d000/out-ports/port@b/endpoint";
		tpdm_llm_gold = "/soc/tpdm@78b0000";
		tpdm_llm_gold_out_tpda_apss = "/soc/tpdm@78b0000/out-ports/port/endpoint";
		tpdm_llm_silver = "/soc/tpdm@78a0000";
		tpdm_llm_silver_out_tpda_apss = "/soc/tpdm@78a0000/out-ports/port/endpoint";
		tpdm_llm_turing = "/soc/tpdm@69810000";
		tpdm_llm_turing_out_funnel_turing = "/soc/tpdm@69810000/out-ports/port/endpoint";
		tpdm_llm_turing_out_tpda22 = "/soc/funnel@6985000/out-ports/port@1/endpoint";
		tpdm_lpass = "/soc/tpdm@6844000";
		tpdm_lpass_lpi = "/soc/tpdm@6b46000";
		tpdm_lpass_lpi_out_funnel_lpass_lpi = "/soc/tpdm@6b46000/out-ports/port/endpoint";
		tpdm_lpass_out_funnel_lpass = "/soc/tpdm@6844000/out-ports/port/endpoint";
		tpdm_lpass_out_tpda_9 = "/soc/funnel@6c2d000/out-ports/port@3/endpoint";
		tpdm_mdss = "/soc/tpdm@6c60000";
		tpdm_mdss_out_funnel_dl_mm = "/soc/tpdm@6c60000/out-ports/port/endpoint";
		tpdm_mdss_out_tpda6 = "/soc/funnel@6c2d000/out-ports/port@1/endpoint";
		tpdm_mm = "/soc/tpdm@6c08000";
		tpdm_mm_out_funnel_dl_mm = "/soc/tpdm@6c08000/out-ports/port/endpoint";
		tpdm_mm_out_tpda8 = "/soc/funnel@6c2d000/out-ports/port@2/endpoint";
		tpdm_modem_0 = "/soc/tpdm@6800000";
		tpdm_modem_0_out_tpda_modem = "/soc/tpdm@6800000/out-ports/port/endpoint";
		tpdm_modem_1 = "/soc/tpdm@6801000";
		tpdm_modem_1_out_tpda_modem = "/soc/tpdm@6801000/out-ports/port/endpoint";
		tpdm_pimem = "/soc/tpdm@6850000";
		tpdm_pimem_out_tpda = "/soc/tpdm@6850000/out-ports/port/endpoint";
		tpdm_prng = "/soc/tpdm@6841000";
		tpdm_prng_out_tpda = "/soc/tpdm@6841000/out-ports/port/endpoint";
		tpdm_qm = "/soc/tpdm@69d0000";
		tpdm_qm_out_tpda = "/soc/tpdm@69d0000/out-ports/port/endpoint";
		tpdm_rdpm = "/soc/tpdm@6c38000";
		tpdm_rdpm_mx = "/soc/tpdm@6c39000";
		tpdm_rdpm_mx_out_funnel_dlct_1_1 = "/soc/tpdm@6c39000/out-ports/port/endpoint";
		tpdm_rdpm_mx_out_tpda15 = "/soc/funnel@6c2d000/out-ports/port@9/endpoint";
		tpdm_rdpm_out_funnel_dlct_1_0 = "/soc/tpdm@6c38000/out-ports/port/endpoint";
		tpdm_rdpm_out_tpda14 = "/soc/funnel@6c2d000/out-ports/port@8/endpoint";
		tpdm_sdcc_1 = "/soc/tpdm@684e000";
		tpdm_sdcc_1_out_tpda_dlct_2_16 = "/soc/tpdm@684e000/out-ports/port/endpoint";
		tpdm_sdcc_2 = "/soc/tpdm@684f000";
		tpdm_sdcc_2_out_tpda_dlct_2_17 = "/soc/tpdm@684f000/out-ports/port/endpoint";
		tpdm_sdcc_4 = "/soc/tpdm@6859000";
		tpdm_sdcc_4_out_tpda = "/soc/tpdm@6859000/out-ports/port/endpoint";
		tpdm_shrm = "/soc/tpdm@6e01000";
		tpdm_shrm_out_funnel_ddr_0 = "/soc/tpdm@6e01000/out-ports/port/endpoint";
		tpdm_shrm_out_tpda13 = "/soc/funnel@6c2d000/out-ports/port@7/endpoint";
		tpdm_spdm = "/soc/tpdm@600f000";
		tpdm_spdm_out_tpda = "/soc/tpdm@600f000/out-ports/port/endpoint";
		tpdm_swao1 = "/soc/tpdm@6b0d000";
		tpdm_swao1_out_tpda_swao = "/soc/tpdm@6b0d000/out-ports/port/endpoint";
		tpdm_swao_p0 = "/soc/tpdm@6b09000";
		tpdm_swao_p0_out_tpda_swao = "/soc/tpdm@6b09000/out-ports/port/endpoint";
		tpdm_swao_p1 = "/soc/tpdm@6b0a000";
		tpdm_swao_p1_out_tpda_swao = "/soc/tpdm@6b0a000/out-ports/port/endpoint";
		tpdm_swao_p2 = "/soc/tpdm@6b0b000";
		tpdm_swao_p2_out_tpda_swao = "/soc/tpdm@6b0b000/out-ports/port/endpoint";
		tpdm_swao_p3 = "/soc/tpdm@6b0c000";
		tpdm_swao_p3_out_tpda_swao = "/soc/tpdm@6b0c000/out-ports/port/endpoint";
		tpdm_turing = "/soc/tpdm@6980000";
		tpdm_turing_out_funnel_turing = "/soc/tpdm@6980000/out-ports/port/endpoint";
		tpdm_turing_out_tpda21 = "/soc/funnel@6985000/out-ports/port@0/endpoint";
		tpdm_video = "/soc/tpdm@6830000";
		tpdm_video_out_funnel_video = "/soc/tpdm@6830000/out-ports/port/endpoint";
		tpdm_video_out_tpda5 = "/soc/funnel@6c2d000/out-ports/port@0/endpoint";
		tpdm_vsense = "/soc/tpdm@6840000";
		tpdm_vsense_out_tpda = "/soc/tpdm@6840000/out-ports/port/endpoint";
		trans_loopback = "/soc/qcom,msm-transcode-loopback";
		trigout_a = "/soc/pinctrl@f000000/trigout_a";
		ts_active = "/soc/pinctrl@f000000/pmx_ts_active/ts_active";
		ts_int_suspend = "/soc/pinctrl@f000000/pmx_ts_int_suspend/ts_int_suspend";
		ts_release = "/soc/pinctrl@f000000/pmx_ts_release/ts_release";
		ts_reset_suspend = "/soc/pinctrl@f000000/pmx_ts_reset_suspend/ts_reset_suspend";
		tsens0 = "/soc/tsens@c222000";
		tsens1 = "/soc/tsens@c223000";
		turing_dup_out_turing = "/soc/funnel@6986000/out-ports/port/endpoint";
		turing_etm_out_funnel_dup_turing = "/soc/turing_etm0/out-ports/port/endpoint";
		turing_in_turing_dup = "/soc/funnel@6985000/in-ports/port@4/endpoint";
		tx_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-0-tx";
		tx_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-1-tx";
		tx_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-2-tx";
		tx_cdc_dma_3_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-3-tx";
		tx_cdc_dma_4_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-4-tx";
		tx_cdc_dma_5_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-5-tx";
		tx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@3220000";
		tx_swr_clk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/tx_swr_clk_active";
		tx_swr_clk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/tx_swr_clk_sleep";
		tx_swr_data0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/tx_swr_data0_active";
		tx_swr_data0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/tx_swr_data0_sleep";
		tx_swr_data1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/tx_swr_data1_active";
		tx_swr_data1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/tx_swr_data1_sleep";
		tx_swr_data2_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/tx_swr_data2_active";
		tx_swr_data2_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/tx_swr_data2_sleep";
		tx_swr_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/tx_swr_clk_data_pinctrl";
		ufshc_mem = "/soc/ufshc@1d84000";
		ufsphy_mem = "/soc/ufsphy_mem@1d87000";
		usb0 = "/soc/ssusb@a600000";
		usb2_phy0 = "/soc/hsphy@88e3000";
		usb3_phy_wrapper_gcc_usb30_pipe_clk = "/soc/clocks/usb3-phy-wrapper-gcc-usb30-pipe-clk";
		usb3phy_portselect_default = "/soc/pinctrl@f000000/usb_phy_ps/usb3phy_portselect_default";
		usb3phy_portselect_gpio = "/soc/pinctrl@f000000/usb_phy_ps/usb3phy_portselect_gpio";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		usb_nop_phy = "/soc/usb_nop_phy";
		usb_phy_ps = "/soc/pinctrl@f000000/usb_phy_ps";
		usb_port0 = "/soc/ssusb@a600000/port/endpoint";
		usb_port0_connector = "/soc/qcom,pmic_glink/qcom,ucsi/port/endpoint";
		usb_qmp_dp_phy = "/soc/ssphy@88e8000";
		user_contig_mem = "/reserved-memory/user_contig_region";
		va_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-0-tx";
		va_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-1-tx";
		va_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-2-tx";
		va_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/va-macro@3370000";
		video_cc_mvs0_gdsc = "/soc/qcom,gdsc@abf0d18";
		video_cc_mvs0c_gdsc = "/soc/qcom,gdsc@abf0bf8";
		video_cc_mvs1_gdsc = "/soc/qcom,gdsc@abf0d98";
		video_cc_mvs1c_gdsc = "/soc/qcom,gdsc@abf0c98";
		video_cc_mvsc_gdsc = "/soc/qcom,gdsc@aaf2004";
		videocc = "/soc/clock-controller@abf0000";
		voice = "/soc/qcom,msm-pcm-voice";
		voip = "/soc/qcom,msm-voip-dsp";
		wcd938x_reset_active = "/soc/pinctrl@f000000/wcd938x_reset_active";
		wcd938x_reset_sleep = "/soc/pinctrl@f000000/wcd938x_reset_sleep";
		wdog = "/soc/qcom,wdt@17c10000";
		wlan = "/soc/qcom,cnss-qca6490@b0000000";
		wsa_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-rx";
		wsa_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-tx";
		wsa_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-rx";
		wsa_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-tx";
		wsa_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-2-tx";
		wsa_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@3240000";
		wsa_swr_clk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/wsa_swr_clk_pin/wsa_swr_clk_active";
		wsa_swr_clk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/wsa_swr_clk_pin/wsa_swr_clk_sleep";
		wsa_swr_data_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/wsa_swr_data_pin/wsa_swr_data_active";
		wsa_swr_data_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/wsa_swr_data_pin/wsa_swr_data_sleep";
		wsa_swr_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/wsa_swr_clk_data_pinctrl";
		xbl_aop_mem = "/reserved-memory/xbl_aop_mem@80700000";
		xo_board = "/soc/clocks/xo-board";
	};

	aliases {
		hsuart0 = "/soc/qcom,qup_uart@99c000";
		sdhc0 = "/soc/sdhci@7C4000";
		sdhc1 = "/soc/sdhci@8804000";
		serial0 = "/soc/qcom,qup_uart@994000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@3240000/wsa_swr_master";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@3200000/rx_swr_master";
		swr2 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@3220000/tx_swr_master";
		ufshc1 = "/soc/ufshc@1d84000";
	};

	chosen {
		bootargs = "log_buf_len=256K earlycon=msm_geni_serial,0x994000 rcupdate.rcu_expedited=1 rcu_nocbs=0-7 kpti=off";
	};

	cpus {
		#address-cells = <0x2>;
		#size-cells = <0x0>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x12>;
				};

				core1 {
					cpu = <0x13>;
				};

				core2 {
					cpu = <0x14>;
				};

				core3 {
					cpu = <0x15>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x16>;
				};

				core1 {
					cpu = <0x17>;
				};

				core2 {
					cpu = <0x18>;
				};
			};

			cluster2 {

				core0 {
					cpu = <0x19>;
				};
			};
		};

		cpu@0 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0x5 0x6>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x7>;
			phandle = <0x12>;
			qcom,freq-domain = <0x4 0x0 0x4>;
			reg = <0x0 0x0>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x8>;
				phandle = <0x7>;

				l3-cache {
					cache-level = <0x3>;
					compatible = "arm,arch-cache";
					phandle = <0x8>;
				};
			};
		};

		cpu@100 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0x5 0x6>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x9>;
			phandle = <0x13>;
			qcom,freq-domain = <0x4 0x0 0x4>;
			reg = <0x0 0x100>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x8>;
				phandle = <0x9>;
			};
		};

		cpu@200 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0x5 0x6>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0xa>;
			phandle = <0x14>;
			qcom,freq-domain = <0x4 0x0 0x4>;
			reg = <0x0 0x200>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x8>;
				phandle = <0xa>;
			};
		};

		cpu@300 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0x5 0x6>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0xb>;
			phandle = <0x15>;
			qcom,freq-domain = <0x4 0x0 0x4>;
			reg = <0x0 0x300>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x8>;
				phandle = <0xb>;
			};
		};

		cpu@400 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x79a>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0xc 0xd>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x208>;
			enable-method = "psci";
			next-level-cache = <0xe>;
			phandle = <0x16>;
			qcom,freq-domain = <0x4 0x1 0x4>;
			reg = <0x0 0x400>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x8>;
				phandle = <0xe>;
			};
		};

		cpu@500 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x79a>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0xc 0xd>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x208>;
			enable-method = "psci";
			next-level-cache = <0xf>;
			phandle = <0x17>;
			qcom,freq-domain = <0x4 0x1 0x4>;
			reg = <0x0 0x500>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x8>;
				phandle = <0xf>;
			};
		};

		cpu@600 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x79a>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0xc 0xd>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x208>;
			enable-method = "psci";
			next-level-cache = <0x10>;
			phandle = <0x18>;
			qcom,freq-domain = <0x4 0x1 0x4>;
			reg = <0x0 0x600>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x8>;
				phandle = <0x10>;
			};
		};

		cpu@700 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x7c1>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0xc 0xd>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x228>;
			enable-method = "psci";
			next-level-cache = <0x11>;
			phandle = <0x19>;
			qcom,freq-domain = <0x4 0x2 0x4>;
			reg = <0x0 0x700>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x8>;
				phandle = <0x11>;
			};
		};
	};

	firmware {
		phandle = <0x2d1>;

		android {
			compatible = "android,firmware";

			fstab {
				compatible = "android,fstab";

				vendor {
					compatible = "android,vendor";
					dev = "/dev/block/platform/soc/1d84000.ufshc/by-name/vendor";
					fsmgr_flags = "wait,slotselect,avb";
					mnt_flags = "ro,barrier=1,discard";
					status = "ok";
					type = "ext4";
				};
			};

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,dtbo";
			};
		};

		scm {
			compatible = "qcom,scm";
			qcom,dload-mode = <0x3 0x13000>;
		};
	};

	mem-offline {
		compatible = "qcom,mem-offline";
		granule = <0x200>;
		mboxes = <0x2 0x0>;
		offline-sizes = <0x1 0x40000000 0x0 0x40000000 0x1 0xc0000000 0x0 0x80000000 0x2 0xc0000000 0x1 0x40000000>;
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x0>;
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		phandle = <0x2c6>;
		ranges;

		adsp@86700000 {
			no-map;
			phandle = <0x70>;
			reg = <0x0 0x86700000 0x0 0x2800000>;
		};

		adsp_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x77>;
			reusable;
			size = <0x0 0xc00000>;
		};

		audio_cma_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x12b>;
			reusable;
			size = <0x0 0x1c00000>;
		};

		camera@85800000 {
			no-map;
			phandle = <0x2b1>;
			reg = <0x0 0x85800000 0x0 0x500000>;
		};

		cdsp@88f00000 {
			no-map;
			phandle = <0x73>;
			reg = <0x0 0x88f00000 0x0 0x1e00000>;
		};

		cdsp_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x225>;
			reusable;
			size = <0x0 0x400000>;
		};

		cdsp_secure_heap_mem@80c00000 {
			no-map;
			phandle = <0x127>;
			reg = <0x0 0x80c00000 0x0 0x4600000>;
		};

		cnss_wlan_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x143>;
			reusable;
			size = <0x0 0x1400000>;
		};

		cvp@86200000 {
			no-map;
			phandle = <0x40>;
			reg = <0x0 0x86200000 0x0 0x500000>;
		};

		dfps_data_memory {
			label = "dfps_data_memory";
			phandle = <0x229>;
			reg = <0x0 0xe3300000 0x0 0x100000>;
		};

		fw_mem@80b00000 {
			no-map;
			phandle = <0x2cb>;
			reg = <0x0 0x80b00000 0x0 0x100000>;
		};

		gpu_micro_code@8b71a000 {
			no-map;
			phandle = <0x226>;
			reg = <0x0 0x8b71a000 0x0 0x2000>;
		};

		hyp@80000000 {
			no-map;
			phandle = <0x2c7>;
			reg = <0x0 0x80000000 0x0 0x600000>;
		};

		ipa_fw@8b700000 {
			no-map;
			phandle = <0x2cd>;
			reg = <0x0 0x8b700000 0x0 0x10000>;
		};

		ipa_gsi@8b710000 {
			no-map;
			phandle = <0xd7>;
			reg = <0x0 0x8b710000 0x0 0xa000>;
		};

		linux,cma {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			linux,cma-default;
			reusable;
			size = <0x0 0x2000000>;
		};

		mem_dump_region {
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0xc9>;
			reusable;
			size = <0x0 0x2c00000>;
		};

		memshare_region {
			alignment = <0x0 0x100000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			no-map;
			phandle = <0x1e>;
			size = <0x0 0x800000>;
		};

		mpss_wlan@8b800000 {
			no-map;
			phandle = <0x6b>;
			reg = <0x0 0x8b800000 0x0 0x10000000>;
		};

		neuron_block@0 {
			no-map;
			phandle = <0x31>;
			reg = <0x0 0xd7f00000 0x0 0x80000>;
		};

		neuron_block@1 {
			no-map;
			phandle = <0x32>;
			reg = <0x0 0xd7f80000 0x0 0x80000>;
		};

		non_secure_display_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x12c>;
			reusable;
			size = <0x0 0x6400000>;
		};

		pil_trustedvm_region@d0800000 {
			no-map;
			phandle = <0x30>;
			reg = <0x0 0xd0800000 0x0 0x76f7000>;
		};

		qrtr-shmem {
			no-map;
			phandle = <0x33>;
			reg = <0x0 0xd7ef7000 0x0 0x9000>;
		};

		qseecom_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x2d>;
			reusable;
			size = <0x0 0x1400000>;
		};

		qseecom_ta_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x129>;
			reusable;
			size = <0x0 0x1000000>;
		};

		ramoops {
			compatible = "ramoops";
			mem-type = <0x2>;
			phandle = <0x2cf>;
			pmsg-size = <0x200000>;
			reg = <0x0 0xa9000000 0x0 0x200000>;
		};

		removed_region@c0000000 {
			no-map;
			phandle = <0x2ce>;
			reg = <0x0 0xc0000000 0x0 0x5100000>;
		};

		reserved-memory@80860000 {
			compatible = "qcom,cmd-db";
			no-map;
			phandle = <0x2c9>;
			reg = <0x0 0x80860000 0x0 0x20000>;
		};

		reserved_xbl_uefi@80880000 {
			no-map;
			phandle = <0x2ca>;
			reg = <0x0 0x80880000 0x0 0x14000>;
		};

		secure_display_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x128>;
			reusable;
			size = <0x0 0xa000000>;
		};

		smem@80900000 {
			no-map;
			phandle = <0x35>;
			reg = <0x0 0x80900000 0x0 0x200000>;
		};

		splash_region {
			label = "cont_splash_region";
			phandle = <0x2d0>;
			reg = <0x0 0xe1000000 0x0 0x2300000>;
		};

		user_contig_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x12a>;
			reusable;
			size = <0x0 0x1000000>;
		};

		video@85d00000 {
			no-map;
			phandle = <0x3f>;
			reg = <0x0 0x85d00000 0x0 0x500000>;
		};

		wlan@8ad00000 {
			no-map;
			phandle = <0x2cc>;
			reg = <0x0 0x8ad00000 0x0 0xa00000>;
		};

		xbl_aop_mem@80700000 {
			no-map;
			phandle = <0x2c8>;
			reg = <0x0 0x80700000 0x0 0x160000>;
		};
	};

	soc {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "simple-bus";
		phandle = <0x2d2>;
		ranges = <0x0 0x0 0x0 0xffffffff>;

		aop-msg-client {
			compatible = "qcom,debugfs-qmp-client";
			mbox-names = "aop";
			mboxes = <0x2 0x0>;
		};

		apps-smmu@15000000 {
			#address-cells = <0x1>;
			#global-interrupts = <0x1>;
			#iommu-cells = <0x2>;
			#size-cells = <0x1>;
			compatible = "qcom,qsmmu-v500";
			dma-coherent;
			interconnects = <0x2e 0x2 0x2f 0x210>;
			interrupts = <0x0 0x41 0x4 0x0 0x63 0x4 0x0 0x64 0x4 0x0 0x65 0x4 0x0 0x66 0x4 0x0 0x67 0x4 0x0 0x68 0x4 0x0 0x69 0x4 0x0 0x6a 0x4 0x0 0x6b 0x4 0x0 0x6c 0x4 0x0 0x6d 0x4 0x0 0x6e 0x4 0x0 0x6f 0x4 0x0 0x70 0x4 0x0 0x71 0x4 0x0 0x72 0x4 0x0 0x73 0x4 0x0 0x74 0x4 0x0 0x75 0x4 0x0 0x76 0x4 0x0 0xb5 0x4 0x0 0xb6 0x4 0x0 0xb7 0x4 0x0 0xb8 0x4 0x0 0xb9 0x4 0x0 0xba 0x4 0x0 0xbb 0x4 0x0 0xbc 0x4 0x0 0xbd 0x4 0x0 0xbe 0x4 0x0 0xbf 0x4 0x0 0xc0 0x4 0x0 0x13b 0x4 0x0 0x13c 0x4 0x0 0x13d 0x4 0x0 0x13e 0x4 0x0 0x13f 0x4 0x0 0x140 0x4 0x0 0x141 0x4 0x0 0x142 0x4 0x0 0x143 0x4 0x0 0x144 0x4 0x0 0x145 0x4 0x0 0x146 0x4 0x0 0x147 0x4 0x0 0x148 0x4 0x0 0x149 0x4 0x0 0x14a 0x4 0x0 0x14b 0x4 0x0 0x14c 0x4 0x0 0x14d 0x4 0x0 0x14e 0x4 0x0 0x14f 0x4 0x0 0x150 0x4 0x0 0x151 0x4 0x0 0x152 0x4 0x0 0x153 0x4 0x0 0x154 0x4 0x0 0x155 0x4 0x0 0x156 0x4 0x0 0x157 0x4 0x0 0x158 0x4 0x0 0x159 0x4 0x0 0x18b 0x4 0x0 0x18c 0x4 0x0 0x18d 0x4 0x0 0x18e 0x4 0x0 0x18f 0x4 0x0 0x190 0x4 0x0 0x191 0x4 0x0 0x192 0x4 0x0 0x193 0x4 0x0 0x194 0x4 0x0 0x195 0x4 0x0 0x196 0x4 0x0 0x197 0x4 0x0 0x198 0x4 0x0 0x199 0x4 0x0 0x19c 0x4 0x0 0x1a2 0x4 0x0 0x1a3 0x4>;
			phandle = <0x1a>;
			qcom,active-only;
			qcom,actlr = <0x1000 0x3ff 0x103 0x1400 0x3ff 0x103 0x2800 0x4ff 0x103 0x2900 0x43f 0x103 0x2960 0x40f 0x303>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			ranges;
			reg = <0x15000000 0x100000 0x15182000 0x20>;
			reg-names = "base", "tcu-base";

			anoc_1_tbu@15185000 {
				compatible = "qcom,qsmmuv500-tbu";
				interconnects = <0x2e 0x2 0x2f 0x210>;
				phandle = <0x4a3>;
				qcom,active-only;
				qcom,stream-id-range = <0x0 0x400>;
				reg = <0x15185000 0x1000 0x15182200 0x8>;
				reg-names = "base", "status-reg";
			};

			anoc_2_tbu@15189000 {
				compatible = "qcom,qsmmuv500-tbu";
				interconnects = <0x2e 0x2 0x2f 0x210>;
				phandle = <0x4a4>;
				qcom,active-only;
				qcom,stream-id-range = <0x400 0x400>;
				reg = <0x15189000 0x1000 0x15182208 0x8>;
				reg-names = "base", "status-reg";
			};

			anoc_pcie_tbu@151a9000 {
				compatible = "qcom,qsmmuv500-tbu";
				interconnects = <0x2e 0x2 0x2f 0x210>;
				phandle = <0x4ac>;
				qcom,active-only;
				qcom,stream-id-range = <0x2400 0x400>;
				reg = <0x151a9000 0x1000 0x15182248 0x8>;
				reg-names = "base", "status-reg";
			};

			cam_0_tbu@15195000 {
				compatible = "qcom,qsmmuv500-tbu";
				interconnects = <0x3e 0x18 0x1d 0x200>;
				phandle = <0x4a7>;
				qcom,active-only;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0x1000 0x400>;
				reg = <0x15195000 0x1000 0x15182220 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0x21a>;
			};

			cam_1_tbu@15199000 {
				compatible = "qcom,qsmmuv500-tbu";
				interconnects = <0x3e 0x18 0x1d 0x200>;
				phandle = <0x4a8>;
				qcom,active-only;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0x1400 0x400>;
				reg = <0x15199000 0x1000 0x15182228 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0x21b>;
			};

			compute_dsp_0_tbu@1519d000 {
				compatible = "qcom,qsmmuv500-tbu";
				interconnects = <0x74 0x27 0x1d 0x200>;
				phandle = <0x4a9>;
				qcom,active-only;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0x1800 0x400>;
				reg = <0x1519d000 0x1000 0x15182230 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0x21c>;
			};

			compute_dsp_1_tbu@151a1000 {
				compatible = "qcom,qsmmuv500-tbu";
				interconnects = <0x74 0x27 0x1d 0x200>;
				phandle = <0x4aa>;
				qcom,active-only;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0x1c00 0x400>;
				reg = <0x151a1000 0x1000 0x15182238 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0x21d>;
			};

			lpass_0_tbu@151a5000 {
				compatible = "qcom,qsmmuv500-tbu";
				interconnects = <0x2e 0x2 0x21e 0x215>;
				phandle = <0x4ab>;
				qcom,active-only;
				qcom,stream-id-range = <0x2000 0x400>;
				reg = <0x151a5000 0x1000 0x15182240 0x8>;
				reg-names = "base", "status-reg";
			};

			mdp_0_tbu@1518d000 {
				compatible = "qcom,qsmmuv500-tbu";
				interconnects = <0x3e 0x18 0x1d 0x200>;
				phandle = <0x4a5>;
				qcom,active-only;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0x800 0x400>;
				reg = <0x1518d000 0x1000 0x15182210 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0x218>;
			};

			mdp_1_tbu@15191000 {
				compatible = "qcom,qsmmuv500-tbu";
				interconnects = <0x3e 0x19 0x1d 0x200>;
				phandle = <0x4a6>;
				qcom,active-only;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0xc00 0x400>;
				reg = <0x15191000 0x1000 0x15182218 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0x219>;
			};

			mnoc_sf_0_tbu@151ad000 {
				compatible = "qcom,qsmmuv500-tbu";
				interconnects = <0x3e 0x10 0x1d 0x200>;
				phandle = <0x4ad>;
				qcom,active-only;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0x2800 0x400>;
				reg = <0x151ad000 0x1000 0x15182250 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0x21f>;
			};

			mnoc_sf_1_tbu@151b1000 {
				compatible = "qcom,qsmmuv500-tbu";
				interconnects = <0x3e 0x10 0x1d 0x200>;
				phandle = <0x4ae>;
				qcom,active-only;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0x2c00 0x400>;
				reg = <0x151b1000 0x1000 0x15182258 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0x220>;
			};
		};

		apps_iommu_coherent_test_device {
			compatible = "iommu-debug-test";
			dma-coherent;
			iommus = <0x1a 0x1 0x0>;
			qcom,iommu-dma = "disabled";
		};

		apps_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x1a 0x0 0x0>;
			qcom,iommu-dma = "disabled";
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,inst-id = <0x5>;

			out-ports {

				port {

					endpoint {
						phandle = <0x154>;
						remote-endpoint = <0x200>;
					};
				};
			};
		};

		bt_qca6490 {
			compatible = "qcom,qca6490";
			phandle = <0x351>;
			pinctrl-0 = <0xd6>;
			pinctrl-names = "default";
			qcom,bt-reset-gpio = <0x44 0x41 0x0>;
			qcom,bt-sw-ctrl-gpio = <0x44 0x5b 0x0>;
			qcom,bt-vdd-aon-config = <0xe7ef0 0xe86c0 0x0 0x1>;
			qcom,bt-vdd-aon-supply = <0xd1>;
			qcom,bt-vdd-asd-config = <0x2ab980 0x2ab980 0x0 0x1>;
			qcom,bt-vdd-asd-supply = <0xd5>;
			qcom,bt-vdd-dig-config = <0xe7ef0 0xe86c0 0x0 0x1>;
			qcom,bt-vdd-dig-supply = <0xd1>;
			qcom,bt-vdd-io-config = <0x1b7740 0x1b7740 0x0 0x1>;
			qcom,bt-vdd-io-supply = <0xd2>;
			qcom,bt-vdd-rfa-0p8-config = <0xe7ef0 0xe86c0 0x0 0x1>;
			qcom,bt-vdd-rfa-0p8-supply = <0xd1>;
			qcom,bt-vdd-rfa1-config = <0x1cafc0 0x1f20c0 0x0 0x1>;
			qcom,bt-vdd-rfa1-supply = <0xd3>;
			qcom,bt-vdd-rfa2-config = <0x149970 0x149970 0x0 0x1>;
			qcom,bt-vdd-rfa2-supply = <0xd4>;
			qcom,bt-vdd-rfacmn-config = <0xe7ef0 0xe86c0 0x0 0x1>;
			qcom,bt-vdd-rfacmn-supply = <0xd1>;
			qcom,wl-reset-gpio = <0x44 0x40 0x0>;
		};

		cache-controller@9200000 {
			cap-based-alloc-and-pwr-collapse;
			clock-names = "qdss_clk";
			clocks = <0x1b 0x0>;
			compatible = "qcom,shima-llcc", "qcom,llcc-v2";
			reg = <0x9200000 0xd0000 0x9600000 0x50000>;
			reg-names = "llcc_base", "llcc_broadcast_base";
		};

		clock-controller@100000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			clock-names = "bi_tcxo", "sleep_clk";
			clocks = <0x21 0x0 0x22>;
			compatible = "qcom,shima-gcc", "syscon";
			phandle = <0x24>;
			reg = <0x100000 0x1f0000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x20>;
		};

		clock-controller@3d90000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			clock-names = "bi_tcxo", "gcc_gpu_gpll0_clk_src", "gcc_gpu_gpll0_div_clk_src", "cfg_ahb";
			clocks = <0x21 0x0 0x24 0x1f 0x24 0x20 0x24 0x1e>;
			compatible = "qcom,shima-gpucc", "syscon";
			phandle = <0x28>;
			reg = <0x3d90000 0x9000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x20>;
			vdd_mx-supply = <0x23>;
		};

		clock-controller@abf0000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			clock-names = "bi_tcxo", "bi_tcxo_ao", "sleep_clk", "cfg_ahb";
			clocks = <0x21 0x0 0x21 0x1 0x22 0x24 0x94>;
			compatible = "qcom,shima-videocc", "syscon";
			phandle = <0x25>;
			reg = <0xabf0000 0x10000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x20>;
			vdd_mx-supply = <0x23>;
		};

		clock-controller@ad00000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			clock-names = "bi_tcxo", "bi_tcxo_ao", "sleep_clk", "cfg_ahb";
			clocks = <0x21 0x0 0x21 0x1 0x22 0x24 0xa>;
			compatible = "qcom,shima-camcc", "syscon";
			phandle = <0x26>;
			reg = <0xad00000 0x10000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x20>;
			vdd_mx-supply = <0x23>;
		};

		clock-controller@af00000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			clock-names = "bi_tcxo", "bi_tcxo_ao", "gcc_disp_gpll0_clk_src", "sleep_clk", "cfg_ahb";
			clocks = <0x21 0x0 0x21 0x1 0x24 0x14 0x22 0x24 0x13>;
			compatible = "qcom,shima-dispcc", "syscon";
			phandle = <0x27>;
			reg = <0xaf00000 0x20000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x20>;
		};

		clocks {

			pcie-0-pipe-clk {
				#clock-cells = <0x0>;
				clock-frequency = <0x3e8>;
				clock-output-names = "pcie_0_pipe_clk";
				compatible = "fixed-clock";
				phandle = <0x141>;
			};

			pcie-1-pipe-clk {
				#clock-cells = <0x0>;
				clock-frequency = <0x3e8>;
				clock-output-names = "pcie_1_pipe_clk";
				compatible = "fixed-clock";
				phandle = <0x2e4>;
			};

			sleep-clk {
				#clock-cells = <0x0>;
				clock-frequency = <0x7d00>;
				clock-output-names = "chip_sleep_clk";
				compatible = "fixed-clock";
				phandle = <0x22>;
			};

			usb3-phy-wrapper-gcc-usb30-pipe-clk {
				#clock-cells = <0x0>;
				clock-frequency = <0x3e8>;
				clock-output-names = "usb3_phy_wrapper_gcc_usb30_pipe_clk";
				compatible = "fixed-clock";
				phandle = <0x138>;
			};

			xo-board {
				#clock-cells = <0x0>;
				clock-frequency = <0x249f000>;
				clock-output-names = "xo_board";
				compatible = "fixed-clock";
				phandle = <0x2e3>;
			};
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			interrupts = <0x1 0x7 0x8>;
			phandle = <0x2e1>;
			qcom,irq-is-percpu;
		};

		csr@6001000 {
			compatible = "qcom,coresight-csr";
			coresight-name = "coresight-csr";
			phandle = <0x150>;
			qcom,blk-size = <0x1>;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,usb-bam-support;
			reg = <0x6001000 0x1000>;
			reg-names = "csr-base";
		};

		csr@6b0f000 {
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "qcom,coresight-csr";
			coresight-name = "coresight-swao-csr";
			phandle = <0x14a>;
			qcom,blk-size = <0x1>;
			qcom,msr-support;
			qcom,timestamp-support;
			reg = <0x6b0f000 0x1000 0x6b0f0f8 0x50>;
			reg-names = "csr-base", "msr-base";
		};

		cti@6010000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti0";
			phandle = <0x14f>;
			reg = <0x6010000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6011000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti1";
			phandle = <0x478>;
			reg = <0x6011000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6012000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti2";
			phandle = <0x479>;
			pinctrl-0 = <0x215>;
			pinctrl-names = "cti-trigout-pctrl";
			qcom,cti-gpio-trigout = <0x0>;
			reg = <0x6012000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6013000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti3";
			phandle = <0x47a>;
			reg = <0x6013000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6014000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti4";
			phandle = <0x47b>;
			reg = <0x6014000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6015000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti5";
			phandle = <0x47c>;
			reg = <0x6015000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6016000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti6";
			phandle = <0x47d>;
			reg = <0x6016000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6017000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti7";
			phandle = <0x47e>;
			reg = <0x6017000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6018000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti8";
			phandle = <0x47f>;
			reg = <0x6018000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6019000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti9";
			phandle = <0x480>;
			reg = <0x6019000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601a000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti10";
			phandle = <0x481>;
			reg = <0x601a000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601b000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti11";
			phandle = <0x482>;
			reg = <0x601b000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601c000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti12";
			phandle = <0x483>;
			reg = <0x601c000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601d000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti13";
			phandle = <0x484>;
			reg = <0x601d000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601e000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti14";
			phandle = <0x485>;
			reg = <0x601e000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601f000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti15";
			phandle = <0x486>;
			reg = <0x601f000 0x1000>;
			reg-names = "cti-base";
		};

		cti@680b000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti_mss_q6_cti";
			phandle = <0x49a>;
			reg = <0x680b000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@6813000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-mss_vq6_cti";
			phandle = <0x49b>;
			reg = <0x6813000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@6831000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-iris_dl_cti";
			phandle = <0x48f>;
			reg = <0x6831000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6845000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-lpass_dl_cti";
			phandle = <0x490>;
			reg = <0x6845000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6961000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-gpu_isdb_cti";
			phandle = <0x497>;
			reg = <0x6961000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@6982000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-turing_dl_cti";
			phandle = <0x495>;
			reg = <0x6982000 0x1000>;
			reg-names = "cti-base";
		};

		cti@698b000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-turing_q6_cti";
			phandle = <0x496>;
			reg = <0x698b000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6b00000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-swao_cti0";
			phandle = <0x14b>;
			reg = <0x6b00000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6b01000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-swao_cti1";
			phandle = <0x493>;
			reg = <0x6b01000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6b02000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-swao_cti2";
			phandle = <0x494>;
			reg = <0x6b02000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6b03000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-swao_cti3";
			phandle = <0x14c>;
			reg = <0x6b03000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6b41000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti_lpass_lpi_cti";
			phandle = <0x498>;
			reg = <0x6b41000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@6b4b000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-lpass_q6_cti";
			phandle = <0x499>;
			reg = <0x6b4b000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@6c09000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlmm_cti0";
			phandle = <0x473>;
			reg = <0x6c09000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6c0a000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlmm_cti1";
			phandle = <0x474>;
			reg = <0x6c0a000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6c13000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-sierra_a6_cti";
			phandle = <0x492>;
			reg = <0x6c13000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@6c2a000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlct_cti0";
			phandle = <0x475>;
			reg = <0x6c2a000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6c2b000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlct_cti1";
			phandle = <0x476>;
			reg = <0x6c2b000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6c2c000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlct_cti2";
			phandle = <0x477>;
			reg = <0x6c2c000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6c61000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-mdss_dl_cti";
			phandle = <0x491>;
			reg = <0x6c61000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6e02000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_0_cti_0";
			phandle = <0x46c>;
			reg = <0x6e02000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6e03000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_0_cti_1";
			phandle = <0x46d>;
			reg = <0x6e03000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6e04000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_0_cti_2";
			phandle = <0x46e>;
			reg = <0x6e04000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6e0c000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_1_cti_0";
			phandle = <0x46f>;
			reg = <0x6e0c000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6e0d000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_1_cti_1";
			phandle = <0x470>;
			reg = <0x6e0d000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6e0e000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_1_cti_2";
			phandle = <0x471>;
			reg = <0x6e0e000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6e11000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_ch01_dl_cti_0";
			phandle = <0x472>;
			reg = <0x6e11000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7020000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu0";
			cpu = <0x12>;
			phandle = <0x487>;
			reg = <0x7020000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7120000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu1";
			cpu = <0x13>;
			phandle = <0x488>;
			reg = <0x7120000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7220000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu2";
			cpu = <0x14>;
			phandle = <0x489>;
			reg = <0x7220000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7320000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu3";
			cpu = <0x15>;
			phandle = <0x48a>;
			reg = <0x7320000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7420000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu4";
			cpu = <0x16>;
			phandle = <0x48b>;
			reg = <0x7420000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7520000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu5";
			cpu = <0x17>;
			phandle = <0x48c>;
			reg = <0x7520000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7620000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu6";
			cpu = <0x18>;
			phandle = <0x48d>;
			reg = <0x7620000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7720000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu7";
			cpu = <0x19>;
			phandle = <0x48e>;
			reg = <0x7720000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7862000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-apss_dl_cti0";
			phandle = <0x49c>;
			reg = <0x7862000 0x1000>;
			reg-names = "cti-base";
		};

		cti@78e0000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-apss_cti0";
			phandle = <0x469>;
			reg = <0x78e0000 0x1000>;
			reg-names = "cti-base";
		};

		cti@78f0000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-apss_cti1";
			phandle = <0x46a>;
			reg = <0x78f0000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7900000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-apss_cti2";
			phandle = <0x46b>;
			reg = <0x7900000 0x1000>;
			reg-names = "cti-base";
		};

		cx_rdpm_pe@0x00635000 {
			#thermal-sensor-cells = <0x0>;
			compatible = "qcom,policy-engine";
			interrupts = <0x0 0xf3 0x4>;
			phandle = <0xc3>;
			reg = <0x635000 0x1000>;
		};

		cx_sdpm@0x00634000 {
			cam_cc_csi0phytiimer-supply = <0x2a4>;
			clock-names = "cam_cc_csi0phytiimer", "video_cc_mvs0";
			clocks = <0x26 0x21 0x25 0x5>;
			compatible = "qcom,sdpm";
			csr-id = <0x0 0x2>;
			reg = <0x634000 0x1000>;
			video_cc_mvs0-supply = <0x222>;
		};

		dcc_v2@117f000 {
			compatible = "qcom,dcc-v2";
			dcc-ram-offset = <0x12000>;
			phandle = <0x2d8>;
			qcom,transaction_timeout = <0x0>;
			reg = <0x117f000 0x1000 0x1112000 0x6000>;
			reg-names = "dcc-base", "dcc-ram-base";
		};

		ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x4f>;

			opp-1017 {
				opp-hz = <0x0 0xf27>;
				opp-supported-hw = <0x180>;
			};

			opp-1555 {
				opp-hz = <0x0 0x172b>;
				opp-supported-hw = <0x180>;
			};

			opp-1708 {
				opp-hz = <0x0 0x1973>;
				opp-supported-hw = <0x180>;
			};

			opp-200 {
				opp-hz = <0x0 0x2fa>;
				opp-supported-hw = <0x180>;
			};

			opp-2092 {
				opp-hz = <0x0 0x1f2c>;
				opp-supported-hw = <0x100>;
			};

			opp-2133 {
				opp-hz = <0x0 0x1fc8>;
				opp-supported-hw = <0x80>;
			};

			opp-2736 {
				opp-hz = <0x0 0x28c5>;
				opp-supported-hw = <0x100>;
			};

			opp-3196 {
				opp-hz = <0x0 0x2f9f>;
				opp-supported-hw = <0x100>;
			};

			opp-451 {
				opp-hz = <0x0 0x6b8>;
				opp-supported-hw = <0x180>;
			};

			opp-547 {
				opp-hz = <0x0 0x826>;
				opp-supported-hw = <0x180>;
			};

			opp-768 {
				opp-hz = <0x0 0xb71>;
				opp-supported-hw = <0x180>;
			};
		};

		ddr-stats@c300000 {
			compatible = "qcom,ddr-stats";
			reg = <0xc300000 0x1000 0xc3f001c 0x4>;
			reg-names = "phys_addr_base", "offset_addr";
		};

		debug-clock-controller@0 {
			#clock-cells = <0x1>;
			clock-names = "xo_clk_src";
			clocks = <0x21 0x0>;
			compatible = "qcom,shima-debugcc";
			phandle = <0x2e5>;
			qcom,apsscc = <0x29>;
			qcom,camcc = <0x26>;
			qcom,dispcc = <0x27>;
			qcom,gcc = <0x24>;
			qcom,gpucc = <0x28>;
			qcom,mccc = <0x2a>;
			qcom,videocc = <0x25>;
		};

		disp_rdump_region@e1000000 {
			label = "disp_rdump_region";
			phandle = <0x4bb>;
			reg = <0xe1000000 0x2300000>;
		};

		dload_mode {
			compatible = "qcom,dload-mode";
		};

		dummy_sink {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-eud";
			phandle = <0x428>;
			qcom,dummy-sink;

			in-ports {

				port {

					endpoint {
						phandle = <0x148>;
						remote-endpoint = <0x149>;
					};
				};
			};
		};

		dummy_source {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-modem-diag";
			phandle = <0x43b>;
			qcom,dummy-source;

			out-ports {

				port {

					endpoint {
						phandle = <0x17b>;
						remote-endpoint = <0x17c>;
					};
				};
			};
		};

		etm@7040000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm0";
			cpu = <0x12>;
			phandle = <0x45f>;
			qcom,tupwr-disable;
			reg = <0x7040000 0x1000>;

			out-ports {

				port {

					endpoint {
						phandle = <0x20d>;
						remote-endpoint = <0x204>;
					};
				};
			};
		};

		etm@7140000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm1";
			cpu = <0x13>;
			phandle = <0x460>;
			qcom,tupwr-disable;
			reg = <0x7140000 0x1000>;

			out-ports {

				port {

					endpoint {
						phandle = <0x20e>;
						remote-endpoint = <0x205>;
					};
				};
			};
		};

		etm@7240000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm2";
			cpu = <0x14>;
			phandle = <0x461>;
			qcom,tupwr-disable;
			reg = <0x7240000 0x1000>;

			out-ports {

				port {

					endpoint {
						phandle = <0x20f>;
						remote-endpoint = <0x206>;
					};
				};
			};
		};

		etm@7340000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm3";
			cpu = <0x15>;
			phandle = <0x462>;
			qcom,tupwr-disable;
			reg = <0x7340000 0x1000>;

			out-ports {

				port {

					endpoint {
						phandle = <0x210>;
						remote-endpoint = <0x207>;
					};
				};
			};
		};

		etm@7440000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm4";
			cpu = <0x16>;
			phandle = <0x463>;
			qcom,tupwr-disable;
			reg = <0x7440000 0x1000>;

			out-ports {

				port {

					endpoint {
						phandle = <0x211>;
						remote-endpoint = <0x208>;
					};
				};
			};
		};

		etm@7540000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm5";
			cpu = <0x17>;
			phandle = <0x464>;
			qcom,tupwr-disable;
			reg = <0x7540000 0x1000>;

			out-ports {

				port {

					endpoint {
						phandle = <0x212>;
						remote-endpoint = <0x209>;
					};
				};
			};
		};

		etm@7640000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm6";
			cpu = <0x18>;
			phandle = <0x465>;
			qcom,tupwr-disable;
			reg = <0x7640000 0x1000>;

			out-ports {

				port {

					endpoint {
						phandle = <0x213>;
						remote-endpoint = <0x20a>;
					};
				};
			};
		};

		etm@7740000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm7";
			cpu = <0x19>;
			phandle = <0x466>;
			qcom,tupwr-disable;
			reg = <0x7740000 0x1000>;

			out-ports {

				port {

					endpoint {
						phandle = <0x214>;
						remote-endpoint = <0x20b>;
					};
				};
			};
		};

		funnel@6005000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-qatb";
			phandle = <0x43f>;
			reg = <0x6005000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x187>;
						remote-endpoint = <0x184>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x1c7>;
						remote-endpoint = <0x185>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x1eb>;
						remote-endpoint = <0x186>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x16b>;
						remote-endpoint = <0x183>;
					};
				};
			};
		};

		funnel@6041000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-in0";
			phandle = <0x436>;
			reg = <0x6041000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x216>;
						remote-endpoint = <0x16a>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0x183>;
						remote-endpoint = <0x16b>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						phandle = <0x168>;
						remote-endpoint = <0x16c>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x166>;
						remote-endpoint = <0x169>;
					};
				};
			};
		};

		funnel@6042000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-in1";
			phandle = <0x437>;
			reg = <0x6042000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1aa>;
						remote-endpoint = <0x16e>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1af>;
						remote-endpoint = <0x16f>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x201>;
						remote-endpoint = <0x170>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x172>;
						remote-endpoint = <0x171>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x167>;
						remote-endpoint = <0x16d>;
					};
				};
			};
		};

		funnel@6045000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-merg";
			phandle = <0x434>;
			reg = <0x6045000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x169>;
						remote-endpoint = <0x166>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x16d>;
						remote-endpoint = <0x167>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x158>;
						remote-endpoint = <0x165>;
					};
				};
			};
		};

		funnel@6804000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-modem";
			phandle = <0x438>;
			reg = <0x6804000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x17e>;
						remote-endpoint = <0x173>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x176>;
						remote-endpoint = <0x174>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x179>;
						remote-endpoint = <0x175>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x171>;
						remote-endpoint = <0x172>;
					};
				};
			};
		};

		funnel@680c000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-modem-q6";
			phandle = <0x439>;
			reg = <0x680c000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x17d>;
						remote-endpoint = <0x178>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x17a>;
						remote-endpoint = <0x177>;
					};
				};
			};
		};

		funnel@680d000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-modem-q6_dup";
			phandle = <0x43a>;
			qcom,duplicate-funnel;
			reg = <0x680d000 0x1000 0x680c000 0x1000>;
			reg-names = "funnel-base-dummy", "funnel-base-real";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x177>;
						remote-endpoint = <0x17a>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x17c>;
						remote-endpoint = <0x17b>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x175>;
						remote-endpoint = <0x179>;
					};
				};
			};
		};

		funnel@6832000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-video";
			phandle = <0x458>;
			reg = <0x6832000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1e2>;
						remote-endpoint = <0x1e1>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1dd>;
						remote-endpoint = <0x1e0>;
					};
				};
			};
		};

		funnel@6846000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-lpass";
			phandle = <0x446>;
			reg = <0x6846000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1a4>;
						remote-endpoint = <0x1a3>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1c9>;
						remote-endpoint = <0x1a2>;
					};
				};
			};
		};

		funnel@6985000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-turing";
			phandle = <0x45a>;
			reg = <0x6985000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1ef>;
						remote-endpoint = <0x1ec>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1f0>;
						remote-endpoint = <0x1ed>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x1e5>;
						remote-endpoint = <0x1ee>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x193>;
						remote-endpoint = <0x1e7>;
						source = <0x1e8>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x194>;
						remote-endpoint = <0x1e9>;
						source = <0x1ea>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x186>;
						remote-endpoint = <0x1eb>;
					};
				};
			};
		};

		funnel@6986000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-turing_dup";
			phandle = <0x459>;
			qcom,duplicate-funnel;
			reg = <0x6986000 0x1000 0x6985000 0x1000>;
			reg-names = "funnel-base-dummy", "funnel-base-real";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x1ff>;
						remote-endpoint = <0x1e6>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1ee>;
						remote-endpoint = <0x1e5>;
					};
				};
			};
		};

		funnel@69c2000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dl-south";
			phandle = <0x44a>;
			reg = <0x69c2000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1ac>;
						remote-endpoint = <0x1ab>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x16e>;
						remote-endpoint = <0x1aa>;
					};
				};
			};
		};

		funnel@6ac1000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dlct-2";
			phandle = <0x44d>;
			reg = <0x6ac1000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1a7>;
						remote-endpoint = <0x1b0>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x16f>;
						remote-endpoint = <0x1af>;
					};
				};
			};
		};

		funnel@6b04000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-swao";
			phandle = <0x42d>;
			reg = <0x6b04000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x153>;
						remote-endpoint = <0x156>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0x15a>;
						remote-endpoint = <0x157>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						phandle = <0x165>;
						remote-endpoint = <0x158>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x14d>;
						remote-endpoint = <0x159>;
					};
				};
			};
		};

		funnel@6b44000 {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-lpass_lpi";
			phandle = <0x42c>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x200>;
						remote-endpoint = <0x154>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x152>;
						remote-endpoint = <0x155>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x156>;
						remote-endpoint = <0x153>;
					};
				};
			};
		};

		funnel@6c0b000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dl-mm";
			phandle = <0x457>;
			reg = <0x6c0b000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1e0>;
						remote-endpoint = <0x1dd>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1e3>;
						remote-endpoint = <0x1de>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x1e4>;
						remote-endpoint = <0x1df>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1c8>;
						remote-endpoint = <0x1dc>;
					};
				};
			};
		};

		funnel@6c2d000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dl-center";
			phandle = <0x44e>;
			reg = <0x6c2d000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x1dc>;
						remote-endpoint = <0x1c8>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x1a2>;
						remote-endpoint = <0x1c9>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x1f1>;
						remote-endpoint = <0x1ca>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x1fa>;
						remote-endpoint = <0x1cb>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0x1ce>;
						remote-endpoint = <0x1cc>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						phandle = <0x1cf>;
						remote-endpoint = <0x1cd>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x188>;
						remote-endpoint = <0x1b1>;
						source = <0x1b2>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x189>;
						remote-endpoint = <0x1b3>;
						source = <0x1b4>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x18a>;
						remote-endpoint = <0x1b5>;
						source = <0x1b6>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x18b>;
						remote-endpoint = <0x1b7>;
						source = <0x1b8>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x18c>;
						remote-endpoint = <0x1b9>;
						source = <0x1ba>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0x18d>;
						remote-endpoint = <0x1bb>;
						source = <0x1bc>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						phandle = <0x18e>;
						remote-endpoint = <0x1bd>;
						source = <0x1be>;
					};
				};

				port@8 {
					reg = <0x8>;

					endpoint {
						phandle = <0x18f>;
						remote-endpoint = <0x1bf>;
						source = <0x1c0>;
					};
				};

				port@9 {
					reg = <0x9>;

					endpoint {
						phandle = <0x190>;
						remote-endpoint = <0x1c1>;
						source = <0x1c2>;
					};
				};

				port@a {
					reg = <0xa>;

					endpoint {
						phandle = <0x191>;
						remote-endpoint = <0x1c3>;
						source = <0x1c4>;
					};
				};

				port@b {
					reg = <0xb>;

					endpoint {
						phandle = <0x192>;
						remote-endpoint = <0x1c5>;
						source = <0x1c6>;
					};
				};

				port@c {
					reg = <0xc>;

					endpoint {
						phandle = <0x185>;
						remote-endpoint = <0x1c7>;
					};
				};
			};
		};

		funnel@6c3a000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dlct-1";
			phandle = <0x45d>;
			reg = <0x6c3a000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1fd>;
						remote-endpoint = <0x1fb>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1fe>;
						remote-endpoint = <0x1fc>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1cb>;
						remote-endpoint = <0x1fa>;
					};
				};
			};
		};

		funnel@6e05000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-ddr-0";
			phandle = <0x45b>;
			reg = <0x6e05000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1f5>;
						remote-endpoint = <0x1f2>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x1f8>;
						remote-endpoint = <0x1f3>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x1f9>;
						remote-endpoint = <0x1f4>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1ca>;
						remote-endpoint = <0x1f1>;
					};
				};
			};
		};

		funnel@6e12000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-ddr-ch01";
			phandle = <0x45c>;
			reg = <0x6e12000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1f7>;
						remote-endpoint = <0x1f6>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1f2>;
						remote-endpoint = <0x1f5>;
					};
				};
			};
		};

		funnel@7800000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-apss";
			phandle = <0x467>;
			reg = <0x7800000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x204>;
						remote-endpoint = <0x20d>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x205>;
						remote-endpoint = <0x20e>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x206>;
						remote-endpoint = <0x20f>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x207>;
						remote-endpoint = <0x210>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x208>;
						remote-endpoint = <0x211>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x209>;
						remote-endpoint = <0x212>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0x20a>;
						remote-endpoint = <0x213>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						phandle = <0x20b>;
						remote-endpoint = <0x214>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x202>;
						remote-endpoint = <0x20c>;
					};
				};
			};
		};

		funnel@7810000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-apss-merg";
			phandle = <0x45e>;
			reg = <0x7810000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x20c>;
						remote-endpoint = <0x202>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x1d3>;
						remote-endpoint = <0x203>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x170>;
						remote-endpoint = <0x201>;
					};
				};
			};
		};

		hsphy@88e3000 {
			clock-names = "ref_clk_src";
			clocks = <0x21 0x0>;
			compatible = "qcom,usb-hsphy-snps-femto";
			phandle = <0x130>;
			qcom,param-override-seq = <0xe6 0x6c 0xb 0x70 0x17 0x74>;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xd6d80>;
			reg = <0x88e3000 0x114 0x88e2000 0x4>;
			reg-names = "hsusb_phy_base", "eud_enable_reg";
			reset-names = "phy_reset";
			resets = <0x24 0x4>;
			vdd-supply = <0x133>;
			vdda18-supply = <0x134>;
			vdda33-supply = <0x135>;
		};

		hwevent {
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "qcom,coresight-hwevent";
			coresight-csr = <0x150>;
			coresight-name = "coresight-hwevent";
		};

		hwkm@10c0000 {
			clock-names = "km_clk_src";
			clocks = <0x21 0x18>;
			compatible = "qcom,hwkm";
			phandle = <0x2ee>;
			qcom,enable-hwkm-clk;
			qcom,op-freq-hz = <0x47868c0>;
			reg = <0x10c0000 0x9000 0x1d90000 0x9000>;
			reg-names = "km_master", "ice_slave";
		};

		hwlock {
			#hwlock-cells = <0x1>;
			compatible = "qcom,tcsr-mutex";
			phandle = <0x36>;
			syscon = <0x34 0x0 0x1000>;
		};

		i2c@980000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x44 0x24 0x66 0x24 0x67>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xe0 0x0 0x0 0x3 0x40 0x0 0xe0 0x1 0x0 0x3 0x40 0x0>;
			interrupts = <0x0 0x259 0x4>;
			phandle = <0x3ff>;
			pinctrl-0 = <0xde>;
			pinctrl-1 = <0xdf>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xdd>;
			reg = <0x980000 0x4000>;
			status = "disabled";
		};

		i2c@984000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x46 0x24 0x66 0x24 0x67>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xe0 0x0 0x1 0x3 0x40 0x0 0xe0 0x1 0x1 0x3 0x40 0x0>;
			interrupts = <0x0 0x25a 0x4>;
			phandle = <0x401>;
			pinctrl-0 = <0xe3>;
			pinctrl-1 = <0xe4>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xdd>;
			reg = <0x984000 0x4000>;
			status = "disabled";
		};

		i2c@988000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x48 0x24 0x66 0x24 0x67>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xe0 0x0 0x2 0x3 0x40 0x2 0xe0 0x1 0x2 0x3 0x40 0x2>;
			interrupts = <0x0 0x25b 0x4>;
			phandle = <0x403>;
			pinctrl-0 = <0xe7>;
			pinctrl-1 = <0xe8>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xdd>;
			reg = <0x988000 0x4000>;
			status = "disabled";
		};

		i2c@98c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x4a 0x24 0x66 0x24 0x67>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xe0 0x0 0x3 0x3 0x40 0x0 0xe0 0x1 0x3 0x3 0x40 0x0>;
			interrupts = <0x0 0x25c 0x4>;
			phandle = <0x405>;
			pinctrl-0 = <0xeb>;
			pinctrl-1 = <0xec>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xdd>;
			reg = <0x98c000 0x4000>;
			status = "disabled";
		};

		i2c@990000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x4c 0x24 0x66 0x24 0x67>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xe0 0x0 0x4 0x3 0x40 0x0 0xe0 0x1 0x4 0x3 0x40 0x0>;
			interrupts = <0x0 0x25d 0x4>;
			phandle = <0x407>;
			pinctrl-0 = <0xef>;
			pinctrl-1 = <0xf0>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xdd>;
			reg = <0x990000 0x4000>;
			status = "disabled";
		};

		i2c@998000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x50 0x24 0x66 0x24 0x67>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xe0 0x0 0x6 0x3 0x40 0x0 0xe0 0x1 0x6 0x3 0x40 0x0>;
			interrupts = <0x0 0x25f 0x4>;
			phandle = <0x409>;
			pinctrl-0 = <0xf3>;
			pinctrl-1 = <0xf4>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xdd>;
			reg = <0x998000 0x4000>;
			status = "disabled";
		};

		i2c@a80000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x56 0x24 0x68 0x24 0x69>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xff 0x0 0x0 0x3 0x40 0x0 0xff 0x1 0x0 0x3 0x40 0x0>;
			interrupts = <0x0 0x161 0x4>;
			phandle = <0x40c>;
			pinctrl-0 = <0xfd>;
			pinctrl-1 = <0xfe>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x100>;
			reg = <0xa80000 0x4000>;
			status = "disabled";
		};

		i2c@a84000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x58 0x24 0x68 0x24 0x69>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xff 0x0 0x1 0x3 0x40 0x0 0xff 0x1 0x1 0x3 0x40 0x0>;
			interrupts = <0x0 0x162 0x4>;
			phandle = <0x40e>;
			pinctrl-0 = <0x103>;
			pinctrl-1 = <0x104>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x100>;
			reg = <0xa84000 0x4000>;
			status = "disabled";
		};

		i2c@a88000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x5a 0x24 0x68 0x24 0x69>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xff 0x0 0x2 0x3 0x40 0x0 0xff 0x1 0x2 0x3 0x40 0x0>;
			interrupts = <0x0 0x163 0x4>;
			phandle = <0x410>;
			pinctrl-0 = <0x107>;
			pinctrl-1 = <0x108>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x100>;
			reg = <0xa88000 0x4000>;
			status = "disabled";
		};

		i2c@a8c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x5c 0x24 0x68 0x24 0x69>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xff 0x0 0x3 0x3 0x40 0x0 0xff 0x1 0x3 0x3 0x40 0x0>;
			interrupts = <0x0 0x164 0x4>;
			phandle = <0x412>;
			pinctrl-0 = <0x10b>;
			pinctrl-1 = <0x10c>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x100>;
			reg = <0xa8c000 0x4000>;
			status = "disabled";
		};

		i2c@a90000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x5e 0x24 0x68 0x24 0x69>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xff 0x0 0x4 0x3 0x40 0x0 0xff 0x1 0x4 0x3 0x40 0x0>;
			interrupts = <0x0 0x165 0x4>;
			phandle = <0x414>;
			pinctrl-0 = <0x10f>;
			pinctrl-1 = <0x110>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x100>;
			reg = <0xa90000 0x4000>;
			status = "disabled";
		};

		i2c@a94000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x60 0x24 0x68 0x24 0x69>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xff 0x0 0x5 0x3 0x40 0x0 0xff 0x1 0x5 0x3 0x40 0x0>;
			interrupts = <0x0 0x166 0x4>;
			phandle = <0x416>;
			pinctrl-0 = <0x113>;
			pinctrl-1 = <0x114>;
			pinctrl-names = "default", "sleep";
			qcom,shared;
			qcom,wrapper-core = <0x100>;
			reg = <0xa94000 0x4000>;
			status = "ok";

			fsa4480@42 {
				compatible = "qcom,fsa4480-i2c";
				phandle = <0x22a>;
				reg = <0x42>;
			};

			nq@64 {
				compatible = "rtc6226";
				fmint-gpio = <0x44 0x32 0x0>;
				reg = <0x64>;
				rtc6226,vdd-load = <0x7530>;
				rtc6226,vdd-supply-voltage = <0x2ab980 0x2ab980>;
				rtc6226,vio-supply-voltage = <0x1b7740 0x1b7740>;
				vdd-supply = <0xd5>;
				vio-supply = <0xd2>;
			};
		};

		i2c@a98000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x62 0x24 0x68 0x24 0x69>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xff 0x0 0x6 0x3 0x40 0x0 0xff 0x1 0x6 0x3 0x40 0x0>;
			interrupts = <0x0 0x170 0x4>;
			phandle = <0x419>;
			pinctrl-0 = <0x11a>;
			pinctrl-1 = <0x11b>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x100>;
			reg = <0xa98000 0x4000>;
			status = "disabled";
		};

		i2c@a9c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x64 0x24 0x68 0x24 0x69>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xff 0x0 0x7 0x3 0x40 0x0 0xff 0x1 0x7 0x3 0x40 0x0>;
			interrupts = <0x0 0x171 0x4>;
			phandle = <0x41b>;
			pinctrl-0 = <0x11e>;
			pinctrl-1 = <0x11f>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x100>;
			reg = <0xa9c000 0x4000>;
			status = "disabled";
		};

		interconnect {
			#interconnect-cells = <0x1>;
			compatible = "qcom,shima-clk_virt";
			phandle = <0x315>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x4b>;
		};

		interconnect@1500000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,shima-config_noc";
			phandle = <0x2f>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x4b>;
			reg = <0x1500000 0x14080>;
		};

		interconnect@1580000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,shima-mc_virt";
			phandle = <0x1d>;
			qcom,bcm-voter-names = "hlos", "disp";
			qcom,bcm-voters = <0x4b 0x4c>;
			reg = <0x1580000 0x4>;
		};

		interconnect@1680000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,shima-system_noc";
			phandle = <0x316>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x4b>;
			reg = <0x1680000 0x13480>;
		};

		interconnect@16e0000 {
			#interconnect-cells = <0x1>;
			clocks = <0x24 0x6 0x24 0x7 0x24 0x8 0x24 0x9>;
			compatible = "qcom,shima-aggre1_noc";
			phandle = <0x43>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x4b>;
			reg = <0x16e0000 0x1f080>;
		};

		interconnect@1700000 {
			#interconnect-cells = <0x1>;
			clocks = <0x24 0x8 0x21 0x16>;
			compatible = "qcom,shima-aggre2_noc";
			phandle = <0x1c>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x4b>;
			reg = <0x1700000 0x2c080>;
		};

		interconnect@1740000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,shima-mmss_noc";
			phandle = <0x3e>;
			qcom,bcm-voter-names = "hlos", "disp";
			qcom,bcm-voters = <0x4b 0x4c>;
			reg = <0x1740000 0x1e100>;
		};

		interconnect@3c40000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,shima-lpass_ag_noc";
			phandle = <0x21e>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x4b>;
			reg = <0x3c40000 0xf080>;
		};

		interconnect@90e0000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,shima-dc_noc";
			phandle = <0x317>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x4b>;
			reg = <0x90e0000 0x5080>;
		};

		interconnect@9100000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,shima-gem_noc";
			phandle = <0x2e>;
			qcom,bcm-voter-names = "hlos", "disp";
			qcom,bcm-voters = <0x4b 0x4c>;
			reg = <0x9100000 0xb4000>;
		};

		interconnect@a0c0000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,shima-nsp_noc";
			phandle = <0x74>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x4b>;
			reg = <0xa0c0000 0x10000>;
		};

		interrupt-controller@17a00000 {
			#interrupt-cells = <0x3>;
			#redistributor-regions = <0x1>;
			compatible = "arm,gic-v3";
			interrupt-controller;
			interrupts = <0x1 0x9 0x4>;
			phandle = <0x1>;
			redistributor-stride = <0x0 0x20000>;
			reg = <0x17a00000 0x10000 0x17a60000 0x100000>;
		};

		interrupt-controller@b220000 {
			#interrupt-cells = <0x2>;
			compatible = "qcom,shima-pdc";
			interrupt-controller;
			interrupt-parent = <0x1>;
			phandle = <0x1f>;
			qcom,pdc-ranges = <0x0 0x1e0 0x28 0x28 0x8c 0xe 0x36 0x107 0x1 0x37 0x132 0x4 0x3b 0x138 0x3 0x3e 0x176 0x2 0x40 0x1b2 0x2 0x42 0x1b6 0x3 0x45 0x56 0x1 0x46 0x208 0x36 0x7c 0x261 0x1f 0x9b 0x3f 0x1 0x9c 0x2cc 0xc>;
			reg = <0xb220000 0x30000 0x17c000f0 0x64>;
		};

		ipcc-self-ping-adsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x37 0x3 0x3 0x4>;
			mboxes = <0x37 0x3 0x3>;
			phandle = <0x4a0>;
		};

		ipcc-self-ping-apss {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x37 0x8 0x2 0x4>;
			mboxes = <0x37 0x8 0x2>;
			phandle = <0x49e>;
		};

		ipcc-self-ping-cdsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x37 0x6 0x3 0x4>;
			mboxes = <0x37 0x6 0x3>;
			phandle = <0x49f>;
		};

		jtagmm@7040000 {
			clock-names = "core_clk";
			clocks = <0x1b 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x2d9>;
			qcom,coresight-jtagmm-cpu = <0x12>;
			reg = <0x7040000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7140000 {
			clock-names = "core_clk";
			clocks = <0x1b 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x2da>;
			qcom,coresight-jtagmm-cpu = <0x13>;
			reg = <0x7140000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7240000 {
			clock-names = "core_clk";
			clocks = <0x1b 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x2db>;
			qcom,coresight-jtagmm-cpu = <0x14>;
			reg = <0x7240000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7340000 {
			clock-names = "core_clk";
			clocks = <0x1b 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x2dc>;
			qcom,coresight-jtagmm-cpu = <0x15>;
			reg = <0x7340000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7440000 {
			clock-names = "core_clk";
			clocks = <0x1b 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x2dd>;
			qcom,coresight-jtagmm-cpu = <0x16>;
			reg = <0x7440000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7540000 {
			clock-names = "core_clk";
			clocks = <0x1b 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x2de>;
			qcom,coresight-jtagmm-cpu = <0x17>;
			reg = <0x7540000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7640000 {
			clock-names = "core_clk";
			clocks = <0x1b 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x2df>;
			qcom,coresight-jtagmm-cpu = <0x18>;
			reg = <0x7640000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7740000 {
			clock-names = "core_clk";
			clocks = <0x1b 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x2e0>;
			qcom,coresight-jtagmm-cpu = <0x19>;
			reg = <0x7740000 0x1000>;
			reg-names = "etm-base";
		};

		kgsl-smmu@3da0000 {
			#address-cells = <0x1>;
			#global-interrupts = <0x2>;
			#iommu-cells = <0x2>;
			#size-cells = <0x1>;
			clock-names = "gcc_gpu_memnoc_gfx", "gcc_gpu_snoc_dvm_gfx", "gpu_cc_ahb", "gpu_cc_hlos1_vote_gpu_smmu_clk", "gpu_cc_cx_gmu_clk", "gpu_cc_hub_cx_int_clk", "gpu_cc_hub_aon_clk";
			clocks = <0x24 0x22 0x24 0x23 0x28 0x2 0x28 0xb 0x28 0x5 0x28 0xf 0x28 0xd>;
			compatible = "qcom,qsmmu-v500";
			dma-coherent;
			interrupts = <0x0 0x2a1 0x4 0x0 0x2a3 0x4 0x0 0x2a6 0x4 0x0 0x2a7 0x4 0x0 0x2a8 0x4 0x0 0x2a9 0x4 0x0 0x2aa 0x4 0x0 0x2ab 0x4 0x0 0x2ac 0x4 0x0 0x2ad 0x4 0x0 0x2ae 0x4 0x0 0x2af 0x4>;
			phandle = <0x221>;
			qcom,actlr = <0x0 0x3ff 0x32b 0x400 0x3ff 0x32b>;
			qcom,regulator-names = "vdd";
			qcom,skip-init;
			qcom,split-tables;
			qcom,use-3-lvl-tables;
			ranges;
			reg = <0x3da0000 0x20000 0x3dc2000 0x20>;
			reg-names = "base", "tcu-base";
			vdd-supply = <0x217>;

			gfx_0_tbu@3dc5000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x4a1>;
				qcom,stream-id-range = <0x0 0x400>;
				reg = <0x3dc5000 0x1000 0x3dc2200 0x8>;
				reg-names = "base", "status-reg";
			};

			gfx_1_tbu@3dc9000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x4a2>;
				qcom,stream-id-range = <0x400 0x400>;
				reg = <0x3dc9000 0x1000 0x3dc2208 0x8>;
				reg-names = "base", "status-reg";
			};
		};

		kgsl_iommu_coherent_test_device {
			compatible = "iommu-debug-test";
			dma-coherent;
			iommus = <0x221 0x407 0x0>;
			qcom,iommu-dma = "disabled";
			status = "disabled";
		};

		kgsl_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x221 0x7 0x0>;
			qcom,iommu-dma = "disabled";
		};

		kryo-erp {
			compatible = "arm,arm64-kryo-cpu-erp";
			interrupt-names = "l1-l2-faultirq", "l3-scu-faultirq";
			interrupts = <0x1 0x0 0x4 0x0 0x23 0x4>;
		};

		l3_cpu@18590000 {
			#interconnect-cells = <0x1>;
			clock-names = "xo", "alternate";
			clocks = <0x21 0x0 0x24 0x0>;
			compatible = "qcom,lahaina-epss-l3-cpu";
			phandle = <0x51>;
			reg = <0x18590000 0x4000>;
		};

		llcc-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x4d>;

			opp-1066 {
				opp-hz = <0x0 0x3f89>;
			};

			opp-150 {
				opp-hz = <0x0 0x8f0>;
			};

			opp-300 {
				opp-hz = <0x0 0x11e1>;
			};

			opp-466 {
				opp-hz = <0x0 0x1bc6>;
			};

			opp-600 {
				opp-hz = <0x0 0x23c3>;
			};

			opp-806 {
				opp-hz = <0x0 0x300a>;
			};

			opp-933 {
				opp-hz = <0x0 0x379c>;
			};
		};

		llcc-pmu@9095000 {
			compatible = "qcom,llcc-pmu-ver2";
			phandle = <0x318>;
			reg = <0x9095000 0x300>;
			reg-names = "lagg-base";
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0xc9>;

			c0_context {
				qcom,dump-id = <0x0>;
				qcom,dump-size = <0x800>;
			};

			c0_scandump {
				qcom,dump-id = <0x130>;
				qcom,dump-size = <0x10100>;
			};

			c100_context {
				qcom,dump-id = <0x1>;
				qcom,dump-size = <0x800>;
			};

			c100_scandump {
				qcom,dump-id = <0x131>;
				qcom,dump-size = <0x10100>;
			};

			c200_context {
				qcom,dump-id = <0x2>;
				qcom,dump-size = <0x800>;
			};

			c200_scandump {
				qcom,dump-id = <0x132>;
				qcom,dump-size = <0x10100>;
			};

			c300_context {
				qcom,dump-id = <0x3>;
				qcom,dump-size = <0x800>;
			};

			c300_scandump {
				qcom,dump-id = <0x133>;
				qcom,dump-size = <0x10100>;
			};

			c400_context {
				qcom,dump-id = <0x4>;
				qcom,dump-size = <0x800>;
			};

			c400_scandump {
				qcom,dump-id = <0x134>;
				qcom,dump-size = <0x40000>;
			};

			c500_context {
				qcom,dump-id = <0x5>;
				qcom,dump-size = <0x800>;
			};

			c500_scandump {
				qcom,dump-id = <0x135>;
				qcom,dump-size = <0x40000>;
			};

			c600_context {
				qcom,dump-id = <0x6>;
				qcom,dump-size = <0x800>;
			};

			c600_scandump {
				qcom,dump-id = <0x136>;
				qcom,dump-size = <0x40000>;
			};

			c700_context {
				qcom,dump-id = <0x7>;
				qcom,dump-size = <0x800>;
			};

			c700_scandump {
				qcom,dump-id = <0x137>;
				qcom,dump-size = <0x40000>;
			};

			cpuss_reg {
				qcom,dump-id = <0xef>;
				qcom,dump-size = <0x30000>;
			};

			etf_lpass {
				qcom,dump-id = <0xf4>;
				qcom,dump-size = <0x4000>;
			};

			etf_swao {
				qcom,dump-id = <0xf1>;
				qcom,dump-size = <0x10000>;
			};

			etflpass_reg {
				qcom,dump-id = <0x104>;
				qcom,dump-size = <0x1000>;
			};

			etfswao_reg {
				qcom,dump-id = <0x102>;
				qcom,dump-size = <0x1000>;
			};

			etr_reg {
				qcom,dump-id = <0x100>;
				qcom,dump-size = <0x1000>;
			};

			fcm {
				qcom,dump-id = <0xee>;
				qcom,dump-size = <0x8400>;
			};

			fsm_data {
				qcom,dump-id = <0x165>;
				qcom,dump-size = <0x400>;
			};

			gemnoc {
				qcom,dump-id = <0x162>;
				qcom,dump-size = <0x100000>;
			};

			l1_dcache0 {
				qcom,dump-id = <0x80>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache100 {
				qcom,dump-id = <0x81>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache200 {
				qcom,dump-id = <0x82>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache300 {
				qcom,dump-id = <0x83>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache400 {
				qcom,dump-id = <0x84>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache500 {
				qcom,dump-id = <0x85>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache600 {
				qcom,dump-id = <0x86>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache700 {
				qcom,dump-id = <0x87>;
				qcom,dump-size = <0x12100>;
			};

			l1_dtlb400 {
				qcom,dump-id = <0x44>;
				qcom,dump-size = <0x300>;
			};

			l1_dtlb500 {
				qcom,dump-id = <0x45>;
				qcom,dump-size = <0x300>;
			};

			l1_dtlb600 {
				qcom,dump-id = <0x46>;
				qcom,dump-size = <0x300>;
			};

			l1_dtlb700 {
				qcom,dump-id = <0x47>;
				qcom,dump-size = <0x3a0>;
			};

			l1_icache0 {
				qcom,dump-id = <0x60>;
				qcom,dump-size = <0x10900>;
			};

			l1_icache100 {
				qcom,dump-id = <0x61>;
				qcom,dump-size = <0x10900>;
			};

			l1_icache200 {
				qcom,dump-id = <0x62>;
				qcom,dump-size = <0x10900>;
			};

			l1_icache300 {
				qcom,dump-id = <0x63>;
				qcom,dump-size = <0x10900>;
			};

			l1_icache400 {
				qcom,dump-id = <0x64>;
				qcom,dump-size = <0x15100>;
			};

			l1_icache500 {
				qcom,dump-id = <0x65>;
				qcom,dump-size = <0x15100>;
			};

			l1_icache600 {
				qcom,dump-id = <0x66>;
				qcom,dump-size = <0x15100>;
			};

			l1_icache700 {
				qcom,dump-id = <0x67>;
				qcom,dump-size = <0x32100>;
			};

			l1_itlb400 {
				qcom,dump-id = <0x24>;
				qcom,dump-size = <0x300>;
			};

			l1_itlb500 {
				qcom,dump-id = <0x25>;
				qcom,dump-size = <0x300>;
			};

			l1_itlb600 {
				qcom,dump-id = <0x26>;
				qcom,dump-size = <0x300>;
			};

			l1_itlb700 {
				qcom,dump-id = <0x27>;
				qcom,dump-size = <0x400>;
			};

			l2_cache400 {
				qcom,dump-id = <0xc4>;
				qcom,dump-size = <0x90100>;
			};

			l2_cache500 {
				qcom,dump-id = <0xc5>;
				qcom,dump-size = <0x90100>;
			};

			l2_cache600 {
				qcom,dump-id = <0xc6>;
				qcom,dump-size = <0x90100>;
			};

			l2_cache700 {
				qcom,dump-id = <0xc7>;
				qcom,dump-size = <0x120100>;
			};

			l2_tlb0 {
				qcom,dump-id = <0x120>;
				qcom,dump-size = <0x5b00>;
			};

			l2_tlb100 {
				qcom,dump-id = <0x121>;
				qcom,dump-size = <0x5b00>;
			};

			l2_tlb200 {
				qcom,dump-id = <0x122>;
				qcom,dump-size = <0x5b00>;
			};

			l2_tlb300 {
				qcom,dump-id = <0x123>;
				qcom,dump-size = <0x5b00>;
			};

			l2_tlb400 {
				qcom,dump-id = <0x124>;
				qcom,dump-size = <0x6100>;
			};

			l2_tlb500 {
				qcom,dump-id = <0x125>;
				qcom,dump-size = <0x6100>;
			};

			l2_tlb600 {
				qcom,dump-id = <0x126>;
				qcom,dump-size = <0x6100>;
			};

			l2_tlb700 {
				qcom,dump-id = <0x127>;
				qcom,dump-size = <0xc100>;
			};

			llcc_1_dcache {
				phandle = <0x34c>;
				qcom,dump-id = <0x140>;
				qcom,dump-size = <0x1141c0>;
			};

			llcc_2_dcache {
				phandle = <0x34d>;
				qcom,dump-id = <0x141>;
				qcom,dump-size = <0x1141c0>;
			};

			mhm_scan {
				qcom,dump-id = <0x161>;
				qcom,dump-size = <0x20000>;
			};

			misc_data {
				qcom,dump-id = <0xe8>;
				qcom,dump-size = <0x1000>;
			};

			osm_reg {
				qcom,dump-id = <0x163>;
				qcom,dump-size = <0x400>;
			};

			pcu_reg {
				qcom,dump-id = <0x164>;
				qcom,dump-size = <0x400>;
			};

			pmic {
				qcom,dump-id = <0xe4>;
				qcom,dump-size = <0x200000>;
			};

			rpm_sw {
				qcom,dump-id = <0xea>;
				qcom,dump-size = <0x28000>;
			};

			rpmh {
				qcom,dump-id = <0xec>;
				qcom,dump-size = <0x2000000>;
			};
		};

		modem2_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem2-etm0";
			qcom,inst-id = <0xb>;

			out-ports {

				port {

					endpoint {
						phandle = <0x174>;
						remote-endpoint = <0x176>;
					};
				};
			};
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			qcom,inst-id = <0x2>;

			out-ports {

				port {

					endpoint {
						phandle = <0x178>;
						remote-endpoint = <0x17d>;
					};
				};
			};
		};

		mx_rdpm_pe@0x00637000 {
			#thermal-sensor-cells = <0x0>;
			compatible = "qcom,policy-engine";
			interrupts = <0x0 0xed 0x4>;
			phandle = <0xbf>;
			reg = <0x637000 0x1000>;
		};

		mx_sdpm@0x00636000 {
			cam_cc_ipe-supply = <0x2a3>;
			clock-names = "cam_cc_ipe", "video_cc_mvs0";
			clocks = <0x26 0x5c 0x25 0x5>;
			compatible = "qcom,sdpm";
			csr-id = <0x1 0x3>;
			reg = <0x636000 0x1000>;
			video_cc_mvs0-supply = <0x222>;
		};

		pil_scm_pas {
			compatible = "qcom,pil-tz-scm-pas";
			interconnects = <0x1c 0x25 0x1d 0x200>;
		};

		pinctrl@f000000 {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,shima-pinctrl";
			gpio-controller;
			interrupt-controller;
			interrupts = <0x0 0xd0 0x4>;
			phandle = <0x44>;
			reg = <0xf000000 0x1000000>;
			wakeup-parent = <0x1f>;

			bt_en_sleep {
				phandle = <0xd6>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio65";
				};

				mux {
					function = "gpio";
					pins = "gpio65";
				};
			};

			cam_sensor_active_rst0 {
				phandle = <0x38c>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio17";
				};

				mux {
					function = "gpio";
					pins = "gpio17";
				};
			};

			cam_sensor_active_rst1 {
				phandle = <0x38e>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio16";
				};

				mux {
					function = "gpio";
					pins = "gpio16";
				};
			};

			cam_sensor_active_rst2 {
				phandle = <0x390>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio106";
				};

				mux {
					function = "gpio";
					pins = "gpio106";
				};
			};

			cam_sensor_active_rst3 {
				phandle = <0x392>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio117";
				};

				mux {
					function = "gpio";
					pins = "gpio117";
				};
			};

			cam_sensor_active_rst4 {
				phandle = <0x394>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio116";
				};

				mux {
					function = "gpio";
					pins = "gpio116";
				};
			};

			cam_sensor_active_rst5 {
				phandle = <0x396>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio115";
				};

				mux {
					function = "gpio";
					pins = "gpio115";
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x37a>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio100";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio100";
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x37b>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio100";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio100";
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x37c>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio101";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio101";
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x37d>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio101";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio101";
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x37e>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio102";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio102";
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x37f>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio102";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio102";
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x380>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio103";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio103";
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x381>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio103";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio103";
				};
			};

			cam_sensor_mclk4_active {
				phandle = <0x382>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio104";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio104";
				};
			};

			cam_sensor_mclk4_suspend {
				phandle = <0x383>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio104";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio104";
				};
			};

			cam_sensor_mclk5_active {
				phandle = <0x384>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio105";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio105";
				};
			};

			cam_sensor_mclk5_suspend {
				phandle = <0x385>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio105";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio105";
				};
			};

			cam_sensor_suspend_rst0 {
				phandle = <0x38d>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio17";
				};

				mux {
					function = "gpio";
					pins = "gpio17";
				};
			};

			cam_sensor_suspend_rst1 {
				phandle = <0x38f>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio16";
				};

				mux {
					function = "gpio";
					pins = "gpio16";
				};
			};

			cam_sensor_suspend_rst2 {
				phandle = <0x391>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio106";
				};

				mux {
					function = "gpio";
					pins = "gpio106";
				};
			};

			cam_sensor_suspend_rst3 {
				phandle = <0x393>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio117";
				};

				mux {
					function = "gpio";
					pins = "gpio117";
				};
			};

			cam_sensor_suspend_rst4 {
				phandle = <0x395>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio116";
				};

				mux {
					function = "gpio";
					pins = "gpio116";
				};
			};

			cam_sensor_suspend_rst5 {
				phandle = <0x397>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio115";
				};

				mux {
					function = "gpio";
					pins = "gpio115";
				};
			};

			cci0_active {
				phandle = <0x2a9>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio107", "gpio108";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio107", "gpio108";
				};
			};

			cci0_suspend {
				phandle = <0x2ab>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio107", "gpio108";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio107", "gpio108";
				};
			};

			cci1_active {
				phandle = <0x2aa>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio109", "gpio110";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio109", "gpio110";
				};
			};

			cci1_suspend {
				phandle = <0x2ac>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio109", "gpio110";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio109", "gpio110";
				};
			};

			cci2_active {
				phandle = <0x2ad>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio111", "gpio112";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio111", "gpio112";
				};
			};

			cci2_suspend {
				phandle = <0x2af>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio111", "gpio112";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio111", "gpio112";
				};
			};

			cci3_active {
				phandle = <0x2ae>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio113", "gpio114";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio113", "gpio114";
				};
			};

			cci3_suspend {
				phandle = <0x2b0>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio113", "gpio114";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio113", "gpio114";
				};
			};

			cnss_pins {

				cnss_wlan_en_active {
					phandle = <0xcf>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						output-high;
						pins = "gpio64";
					};

					mux {
						function = "gpio";
						pins = "gpio64";
					};
				};

				cnss_wlan_en_sleep {
					phandle = <0xd0>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						output-low;
						pins = "gpio64";
					};

					mux {
						function = "gpio";
						pins = "gpio64";
					};
				};
			};

			nfc {

				nfc_enable_active {
					phandle = <0x35c>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio62", "gpio86", "gpio63";
					};

					mux {
						function = "gpio";
						pins = "gpio62", "gpio86", "gpio63";
					};
				};

				nfc_enable_suspend {
					phandle = <0x35d>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio62", "gpio86", "gpio63";
					};

					mux {
						function = "gpio";
						pins = "gpio62", "gpio86", "gpio63";
					};
				};

				nfc_int_active {
					phandle = <0x35a>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio87";
					};

					mux {
						function = "gpio";
						pins = "gpio87";
					};
				};

				nfc_int_suspend {
					phandle = <0x35b>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio87";
					};

					mux {
						function = "gpio";
						pins = "gpio87";
					};
				};
			};

			pcie0 {

				pcie0_clkreq_default {
					phandle = <0x13d>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio95";
					};

					mux {
						function = "pcie0_clkreqn";
						pins = "gpio95";
					};
				};

				pcie0_clkreq_sleep {
					phandle = <0x13f>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio95";
					};

					mux {
						function = "gpio";
						pins = "gpio95";
					};
				};

				pcie0_perst_default {
					phandle = <0x13c>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio94";
					};

					mux {
						function = "gpio";
						pins = "gpio94";
					};
				};

				pcie0_wake_default {
					phandle = <0x13e>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio96";
					};

					mux {
						function = "gpio";
						pins = "gpio96";
					};
				};
			};

			pmx_sde {
				phandle = <0x3e8>;

				sde_dsi1_active {
					phandle = <0x3eb>;

					config {
						bias-disable = <0x0>;
						drive-strength = <0x8>;
						pins = "gpio25";
					};

					mux {
						function = "gpio";
						pins = "gpio25";
					};
				};

				sde_dsi1_suspend {
					phandle = <0x3ec>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio25";
					};

					mux {
						function = "gpio";
						pins = "gpio25";
					};
				};

				sde_dsi_active {
					phandle = <0x3e9>;

					config {
						bias-disable = <0x0>;
						drive-strength = <0x8>;
						pins = "gpio24", "gpio47";
					};

					mux {
						function = "gpio";
						pins = "gpio24", "gpio47";
					};
				};

				sde_dsi_suspend {
					phandle = <0x3ea>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio24", "gpio47";
					};

					mux {
						function = "gpio";
						pins = "gpio24", "gpio47";
					};
				};
			};

			pmx_sde_te {
				phandle = <0x3ed>;

				sde_te1_active {
					phandle = <0x3f0>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio83";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio83";
					};
				};

				sde_te1_suspend {
					phandle = <0x3f1>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio83";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio83";
					};
				};

				sde_te_active {
					phandle = <0x3ee>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio82";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio82";
					};
				};

				sde_te_suspend {
					phandle = <0x3ef>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio82";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio82";
					};
				};
			};

			pmx_ts_active {

				ts_active {
					phandle = <0x3f2>;

					config {
						bias-pull-up;
						drive-strength = <0x8>;
						pins = "gpio22", "gpio23";
					};

					mux {
						function = "gpio";
						pins = "gpio22", "gpio23";
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0x3f4>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio23";
					};

					mux {
						function = "gpio";
						pins = "gpio23";
					};
				};
			};

			pmx_ts_release {

				ts_release {
					phandle = <0x3f5>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio22", "gpio23";
					};

					mux {
						function = "gpio";
						pins = "gpio22", "gpio23";
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0x3f3>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio22";
					};

					mux {
						function = "gpio";
						pins = "gpio22";
					};
				};
			};

			pri_aux_pcm_clk {

				pri_aux_pcm_clk_active {
					phandle = <0x39d>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio125";
					};

					mux {
						function = "mi2s0_sck";
						pins = "gpio125";
					};
				};

				pri_aux_pcm_clk_sleep {
					phandle = <0x39c>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio125";
					};

					mux {
						function = "gpio";
						pins = "gpio125";
					};
				};
			};

			pri_aux_pcm_din {

				pri_aux_pcm_din_active {
					phandle = <0x3a1>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio126";
					};

					mux {
						function = "mi2s0_data0";
						pins = "gpio126";
					};
				};

				pri_aux_pcm_din_sleep {
					phandle = <0x3a0>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio126";
					};

					mux {
						function = "gpio";
						pins = "gpio126";
					};
				};
			};

			pri_aux_pcm_dout {

				pri_aux_pcm_dout_active {
					phandle = <0x3a3>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio127";
					};

					mux {
						function = "mi2s0_data1";
						pins = "gpio127";
					};
				};

				pri_aux_pcm_dout_sleep {
					phandle = <0x3a2>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio127";
					};

					mux {
						function = "gpio";
						pins = "gpio127";
					};
				};
			};

			pri_aux_pcm_sync {

				pri_aux_pcm_sync_active {
					phandle = <0x39f>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio128";
					};

					mux {
						function = "mi2s0_ws";
						pins = "gpio128";
					};
				};

				pri_aux_pcm_sync_sleep {
					phandle = <0x39e>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio128";
					};

					mux {
						function = "gpio";
						pins = "gpio128";
					};
				};
			};

			pri_mi2s_mclk {

				pri_mi2s_mclk_active {
					phandle = <0x3cd>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio123";
					};

					mux {
						function = "pri_mi2s";
						pins = "gpio123";
					};
				};

				pri_mi2s_mclk_sleep {
					phandle = <0x3cc>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio123";
					};

					mux {
						function = "gpio";
						pins = "gpio123";
					};
				};
			};

			pri_mi2s_sck {

				pri_mi2s_sck_active {
					phandle = <0x3cf>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio125";
					};

					mux {
						function = "mi2s0_sck";
						pins = "gpio125";
					};
				};

				pri_mi2s_sck_sleep {
					phandle = <0x3ce>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio125";
					};

					mux {
						function = "gpio";
						pins = "gpio125";
					};
				};
			};

			pri_mi2s_sd0 {

				pri_mi2s_sd0_active {
					phandle = <0x3d3>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio126";
					};

					mux {
						function = "mi2s0_data0";
						pins = "gpio126";
					};
				};

				pri_mi2s_sd0_sleep {
					phandle = <0x3d2>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio126";
					};

					mux {
						function = "gpio";
						pins = "gpio126";
					};
				};
			};

			pri_mi2s_sd1 {

				pri_mi2s_sd1_active {
					phandle = <0x3d5>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio127";
					};

					mux {
						function = "mi2s0_data1";
						pins = "gpio127";
					};
				};

				pri_mi2s_sd1_sleep {
					phandle = <0x3d4>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio127";
					};

					mux {
						function = "gpio";
						pins = "gpio127";
					};
				};
			};

			pri_mi2s_ws {

				pri_mi2s_ws_active {
					phandle = <0x3d1>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio128";
					};

					mux {
						function = "mi2s0_ws";
						pins = "gpio128";
					};
				};

				pri_mi2s_ws_sleep {
					phandle = <0x3d0>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio128";
					};

					mux {
						function = "gpio";
						pins = "gpio128";
					};
				};
			};

			pri_tdm_clk {

				pri_tdm_clk_active {
					phandle = <0x3b5>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio125";
					};

					mux {
						function = "mi2s0_sck";
						pins = "gpio125";
					};
				};

				pri_tdm_clk_sleep {
					phandle = <0x3b4>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio125";
					};

					mux {
						function = "gpio";
						pins = "gpio125";
					};
				};
			};

			pri_tdm_din {

				pri_tdm_din_active {
					phandle = <0x3b9>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio126";
					};

					mux {
						function = "mi2s0_data0";
						pins = "gpio126";
					};
				};

				pri_tdm_din_sleep {
					phandle = <0x3b8>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio126";
					};

					mux {
						function = "gpio";
						pins = "gpio126";
					};
				};
			};

			pri_tdm_dout {

				pri_tdm_dout_active {
					phandle = <0x3bb>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio127";
					};

					mux {
						function = "mi2s0_data1";
						pins = "gpio127";
					};
				};

				pri_tdm_dout_sleep {
					phandle = <0x3ba>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio127";
					};

					mux {
						function = "gpio";
						pins = "gpio127";
					};
				};
			};

			pri_tdm_sync {

				pri_tdm_sync_active {
					phandle = <0x3b7>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio128";
					};

					mux {
						function = "mi2s0_ws";
						pins = "gpio128";
					};
				};

				pri_tdm_sync_sleep {
					phandle = <0x3b6>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio128";
					};

					mux {
						function = "gpio";
						pins = "gpio128";
					};
				};
			};

			qupv3_se0_i2c_pins {
				phandle = <0x369>;

				qupv3_se0_i2c_active {
					phandle = <0xfd>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio40", "gpio41";
					};

					mux {
						function = "qup0";
						pins = "gpio40", "gpio41";
					};
				};

				qupv3_se0_i2c_sleep {
					phandle = <0xfe>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio40", "gpio41";
					};

					mux {
						function = "gpio";
						pins = "gpio40", "gpio41";
					};
				};
			};

			qupv3_se0_spi_pins {
				phandle = <0x36a>;

				qupv3_se0_spi_active {
					phandle = <0x101>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio40", "gpio41", "gpio42", "gpio43";
					};

					mux {
						function = "qup0";
						pins = "gpio40", "gpio41", "gpio42", "gpio43";
					};
				};

				qupv3_se0_spi_sleep {
					phandle = <0x102>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio40", "gpio41", "gpio42", "gpio43";
					};

					mux {
						function = "gpio";
						pins = "gpio40", "gpio41", "gpio42", "gpio43";
					};
				};
			};

			qupv3_se10_i2c_pins {
				phandle = <0x35f>;

				qupv3_se10_i2c_active {
					phandle = <0xe7>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio20", "gpio21";
					};

					mux {
						function = "qup10";
						pins = "gpio20", "gpio21";
					};
				};

				qupv3_se10_i2c_sleep {
					phandle = <0xe8>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio20", "gpio21";
					};

					mux {
						function = "gpio";
						pins = "gpio20", "gpio21";
					};
				};
			};

			qupv3_se10_spi_pins {
				phandle = <0x360>;

				qupv3_se10_spi_active {
					phandle = <0xe9>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio20", "gpio21", "gpio22", "gpio23";
					};

					mux {
						function = "qup10";
						pins = "gpio20", "gpio21", "gpio22", "gpio23";
					};
				};

				qupv3_se10_spi_sleep {
					phandle = <0xea>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio20", "gpio21", "gpio22", "gpio23";
					};

					mux {
						function = "gpio";
						pins = "gpio20", "gpio21", "gpio22", "gpio23";
					};
				};
			};

			qupv3_se11_i2c_pins {
				phandle = <0x361>;

				qupv3_se11_i2c_active {
					phandle = <0xeb>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio8", "gpio9";
					};

					mux {
						function = "qup11";
						pins = "gpio8", "gpio9";
					};
				};

				qupv3_se11_i2c_sleep {
					phandle = <0xec>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio8", "gpio9";
					};

					mux {
						function = "gpio";
						pins = "gpio8", "gpio9";
					};
				};
			};

			qupv3_se11_spi_pins {
				phandle = <0x362>;

				qupv3_se11_spi_active {
					phandle = <0xed>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
					};

					mux {
						function = "qup11";
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
					};
				};

				qupv3_se11_spi_sleep {
					phandle = <0xee>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
					};

					mux {
						function = "gpio";
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
					};
				};
			};

			qupv3_se12_i2c_pins {
				phandle = <0x363>;

				qupv3_se12_i2c_active {
					phandle = <0xef>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio24", "gpio25";
					};

					mux {
						function = "qup12";
						pins = "gpio24", "gpio25";
					};
				};

				qupv3_se12_i2c_sleep {
					phandle = <0xf0>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio24", "gpio25";
					};

					mux {
						function = "gpio";
						pins = "gpio24", "gpio25";
					};
				};
			};

			qupv3_se12_spi_pins {
				phandle = <0x364>;

				qupv3_se12_spi_active {
					phandle = <0xf1>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio24", "gpio25", "gpio26", "gpio27";
					};

					mux {
						function = "qup12";
						pins = "gpio24", "gpio25", "gpio26", "gpio27";
					};
				};

				qupv3_se12_spi_sleep {
					phandle = <0xf2>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio24", "gpio25", "gpio26", "gpio27";
					};

					mux {
						function = "gpio";
						pins = "gpio24", "gpio25", "gpio26", "gpio27";
					};
				};
			};

			qupv3_se13_2uart_pins {
				phandle = <0x365>;

				qupv3_se13_2uart_active {
					phandle = <0xdb>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio18", "gpio19";
					};

					mux {
						function = "qup13";
						pins = "gpio18", "gpio19";
					};
				};

				qupv3_se13_2uart_sleep {
					phandle = <0xdc>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio18", "gpio19";
					};

					mux {
						function = "gpio";
						pins = "gpio18", "gpio19";
					};
				};
			};

			qupv3_se14_i2c_pins {
				phandle = <0x366>;

				qupv3_se14_i2c_active {
					phandle = <0xf3>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio32", "gpio33";
					};

					mux {
						function = "qup14";
						pins = "gpio32", "gpio33";
					};
				};

				qupv3_se14_i2c_sleep {
					phandle = <0xf4>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio32", "gpio33";
					};

					mux {
						function = "gpio";
						pins = "gpio32", "gpio33";
					};
				};
			};

			qupv3_se14_spi_pins {
				phandle = <0x367>;

				qupv3_se14_spi_active {
					phandle = <0xf5>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio32", "gpio33", "gpio34", "gpio35";
					};

					mux {
						function = "qup14";
						pins = "gpio32", "gpio33", "gpio34", "gpio35";
					};
				};

				qupv3_se14_spi_sleep {
					phandle = <0xf6>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio32", "gpio33", "gpio34", "gpio35";
					};

					mux {
						function = "gpio";
						pins = "gpio32", "gpio33", "gpio34", "gpio35";
					};
				};
			};

			qupv3_se15_4uart_pins {
				phandle = <0x368>;

				qupv3_se15_ctsrx {
					phandle = <0xfa>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio68", "gpio71";
					};

					mux {
						function = "qup15";
						pins = "gpio68", "gpio71";
					};
				};

				qupv3_se15_default_cts {
					phandle = <0xf7>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio68";
					};

					mux {
						function = "gpio";
						pins = "gpio68";
					};
				};

				qupv3_se15_default_rtsrx {
					phandle = <0xf8>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio69", "gpio71";
					};

					mux {
						function = "gpio";
						pins = "gpio69", "gpio71";
					};
				};

				qupv3_se15_default_tx {
					phandle = <0xf9>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio70";
					};

					mux {
						function = "gpio";
						pins = "gpio70";
					};
				};

				qupv3_se15_rts {
					phandle = <0xfb>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio69";
					};

					mux {
						function = "qup15";
						pins = "gpio69";
					};
				};

				qupv3_se15_tx {
					phandle = <0xfc>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio70";
					};

					mux {
						function = "qup15";
						pins = "gpio70";
					};
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x36b>;

				qupv3_se1_i2c_active {
					phandle = <0x103>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio36", "gpio37";
					};

					mux {
						function = "qup1";
						pins = "gpio36", "gpio37";
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0x104>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio36", "gpio37";
					};

					mux {
						function = "gpio";
						pins = "gpio36", "gpio37";
					};
				};
			};

			qupv3_se1_spi_pins {
				phandle = <0x36c>;

				qupv3_se1_spi_active {
					phandle = <0x105>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio36", "gpio37", "gpio38", "gpio39";
					};

					mux {
						function = "qup1";
						pins = "gpio36", "gpio37", "gpio38", "gpio39";
					};
				};

				qupv3_se1_spi_sleep {
					phandle = <0x106>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio36", "gpio37", "gpio38", "gpio39";
					};

					mux {
						function = "gpio";
						pins = "gpio36", "gpio37", "gpio38", "gpio39";
					};
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x36d>;

				qupv3_se2_i2c_active {
					phandle = <0x107>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio44", "gpio45";
					};

					mux {
						function = "qup2";
						pins = "gpio44", "gpio45";
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0x108>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio44", "gpio45";
					};

					mux {
						function = "gpio";
						pins = "gpio44", "gpio45";
					};
				};
			};

			qupv3_se2_spi_pins {
				phandle = <0x36e>;

				qupv3_se2_spi_active {
					phandle = <0x109>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio44", "gpio45", "gpio46", "gpio47";
					};

					mux {
						function = "qup2";
						pins = "gpio44", "gpio45", "gpio46", "gpio47";
					};
				};

				qupv3_se2_spi_sleep {
					phandle = <0x10a>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio44", "gpio45", "gpio46", "gpio47";
					};

					mux {
						function = "gpio";
						pins = "gpio44", "gpio45", "gpio46", "gpio47";
					};
				};
			};

			qupv3_se3_i2c_pins {
				phandle = <0x36f>;

				qupv3_se3_i2c_active {
					phandle = <0x10b>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio48", "gpio49";
					};

					mux {
						function = "qup3";
						pins = "gpio48", "gpio49";
					};
				};

				qupv3_se3_i2c_sleep {
					phandle = <0x10c>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio48", "gpio49";
					};

					mux {
						function = "gpio";
						pins = "gpio48", "gpio49";
					};
				};
			};

			qupv3_se3_spi_pins {
				phandle = <0x370>;

				qupv3_se3_spi_active {
					phandle = <0x10d>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio48", "gpio49", "gpio50", "gpio80";
					};

					mux {
						function = "qup3";
						pins = "gpio48", "gpio49", "gpio50", "gpio80";
					};
				};

				qupv3_se3_spi_sleep {
					phandle = <0x10e>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio48", "gpio49", "gpio50", "gpio80";
					};

					mux {
						function = "gpio";
						pins = "gpio48", "gpio49", "gpio50", "gpio80";
					};
				};
			};

			qupv3_se4_i2c_pins {
				phandle = <0x371>;

				qupv3_se4_i2c_active {
					phandle = <0x10f>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio52", "gpio53";
					};

					mux {
						function = "qup4";
						pins = "gpio52", "gpio53";
					};
				};

				qupv3_se4_i2c_sleep {
					phandle = <0x110>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio52", "gpio53";
					};

					mux {
						function = "gpio";
						pins = "gpio52", "gpio53";
					};
				};
			};

			qupv3_se4_spi_pins {
				phandle = <0x372>;

				qupv3_se4_spi_active {
					phandle = <0x111>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio52", "gpio53", "gpio54", "gpio55";
					};

					mux {
						function = "qup4";
						pins = "gpio52", "gpio53", "gpio54", "gpio55";
					};
				};

				qupv3_se4_spi_sleep {
					phandle = <0x112>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio52", "gpio53", "gpio54", "gpio55";
					};

					mux {
						function = "gpio";
						pins = "gpio52", "gpio53", "gpio54", "gpio55";
					};
				};
			};

			qupv3_se5_i2c_pins {
				phandle = <0x373>;

				qupv3_se5_i2c_active {
					phandle = <0x113>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio0", "gpio1";
					};

					mux {
						function = "qup5";
						pins = "gpio0", "gpio1";
					};
				};

				qupv3_se5_i2c_sleep {
					phandle = <0x114>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio0", "gpio1";
					};

					mux {
						function = "gpio";
						pins = "gpio0", "gpio1";
					};
				};
			};

			qupv3_se5_spi_pins {
				phandle = <0x374>;

				qupv3_se5_spi_active {
					phandle = <0x115>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio0", "gpio1", "gpio3", "gpio2";
					};

					mux {
						function = "qup5";
						pins = "gpio0", "gpio1", "gpio3", "gpio2";
					};
				};

				qupv3_se5_spi_sleep {
					phandle = <0x116>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio0", "gpio1", "gpio3", "gpio2";
					};

					mux {
						function = "gpio";
						pins = "gpio0", "gpio1", "gpio3", "gpio2";
					};
				};
			};

			qupv3_se6_2uart_pins {
				phandle = <0x377>;

				qupv3_se6_2uart_active {
					phandle = <0x118>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio30", "gpio31";
					};

					mux {
						function = "qup6";
						pins = "gpio30", "gpio31";
					};
				};

				qupv3_se6_2uart_sleep {
					phandle = <0x119>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio30", "gpio31";
					};

					mux {
						function = "gpio";
						pins = "gpio30", "gpio31";
					};
				};

				qupv3_se6_default_txrx {
					phandle = <0x117>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio30", "gpio31";
					};

					mux {
						function = "qup6";
						pins = "gpio30", "gpio31";
					};
				};
			};

			qupv3_se6_i2c_pins {
				phandle = <0x375>;

				qupv3_se6_i2c_active {
					phandle = <0x11a>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio14", "gpio15";
					};

					mux {
						function = "qup6";
						pins = "gpio14", "gpio15";
					};
				};

				qupv3_se6_i2c_sleep {
					phandle = <0x11b>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio14", "gpio15";
					};

					mux {
						function = "gpio";
						pins = "gpio14", "gpio15";
					};
				};
			};

			qupv3_se6_spi_pins {
				phandle = <0x376>;

				qupv3_se6_spi_active {
					phandle = <0x11c>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio14", "gpio15", "gpio30", "gpio31";
					};

					mux {
						function = "qup6";
						pins = "gpio14", "gpio15", "gpio30", "gpio31";
					};
				};

				qupv3_se6_spi_sleep {
					phandle = <0x11d>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio14", "gpio15", "gpio30", "gpio31";
					};

					mux {
						function = "gpio";
						pins = "gpio14", "gpio15", "gpio30", "gpio31";
					};
				};
			};

			qupv3_se7_i2c_pins {
				phandle = <0x378>;

				qupv3_se7_i2c_active {
					phandle = <0x11e>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio4", "gpio5";
					};

					mux {
						function = "qup7";
						pins = "gpio4", "gpio5";
					};
				};

				qupv3_se7_i2c_sleep {
					phandle = <0x11f>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio4", "gpio5";
					};

					mux {
						function = "gpio";
						pins = "gpio4", "gpio5";
					};
				};
			};

			qupv3_se7_spi_pins {
				phandle = <0x379>;

				qupv3_se7_spi_active {
					phandle = <0x120>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};

					mux {
						function = "qup7";
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};
				};

				qupv3_se7_spi_sleep {
					phandle = <0x121>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};

					mux {
						function = "gpio";
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};
				};
			};

			qupv3_se8_i2c_pins {
				phandle = <0x357>;

				qupv3_se8_i2c_active {
					phandle = <0xde>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio56", "gpio57";
					};

					mux {
						function = "qup8";
						pins = "gpio56", "gpio57";
					};
				};

				qupv3_se8_i2c_sleep {
					phandle = <0xdf>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio56", "gpio57";
					};

					mux {
						function = "gpio";
						pins = "gpio56", "gpio57";
					};
				};
			};

			qupv3_se8_spi_pins {
				phandle = <0x358>;

				qupv3_se8_spi_active {
					phandle = <0xe1>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio56", "gpio57", "gpio58", "gpio59";
					};

					mux {
						function = "qup8";
						pins = "gpio56", "gpio57", "gpio58", "gpio59";
					};
				};

				qupv3_se8_spi_sleep {
					phandle = <0xe2>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio56", "gpio57", "gpio58", "gpio59";
					};

					mux {
						function = "gpio";
						pins = "gpio56", "gpio57", "gpio58", "gpio59";
					};
				};
			};

			qupv3_se9_i2c_pins {
				phandle = <0x359>;

				qupv3_se9_i2c_active {
					phandle = <0xe3>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio60", "gpio61";
					};

					mux {
						function = "qup9";
						pins = "gpio60", "gpio61";
					};
				};

				qupv3_se9_i2c_sleep {
					phandle = <0xe4>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio60", "gpio61";
					};

					mux {
						function = "gpio";
						pins = "gpio60", "gpio61";
					};
				};
			};

			qupv3_se9_spi_pins {
				phandle = <0x35e>;

				qupv3_se9_spi_active {
					phandle = <0xe5>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio60", "gpio61", "gpio62", "gpio63";
					};

					mux {
						function = "qup9";
						pins = "gpio60", "gpio61", "gpio62", "gpio63";
					};
				};

				qupv3_se9_spi_sleep {
					phandle = <0xe6>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio60", "gpio61", "gpio62", "gpio63";
					};

					mux {
						function = "gpio";
						pins = "gpio60", "gpio61", "gpio62", "gpio63";
					};
				};
			};

			sdc1_off {
				phandle = <0x399>;

				clk {
					bias-disable;
					drive-strength = <0x2>;
					pins = "sdc1_clk";
				};

				cmd {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc1_cmd";
				};

				data {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc1_data";
				};

				rclk {
					bias-pull-down;
					pins = "sdc1_rclk";
				};
			};

			sdc1_on {
				phandle = <0x398>;

				clk {
					bias-disable;
					drive-strength = <0xc>;
					pins = "sdc1_clk";
				};

				cmd {
					bias-pull-up;
					drive-strength = <0xc>;
					pins = "sdc1_cmd";
				};

				data {
					bias-pull-up;
					drive-strength = <0xc>;
					pins = "sdc1_data";
				};

				rclk {
					bias-pull-down;
					pins = "sdc1_rclk";
				};
			};

			sdc2_off {
				phandle = <0x39b>;

				clk {
					bias-disable;
					drive-strength = <0x2>;
					pins = "sdc2_clk";
				};

				cmd {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc2_cmd";
				};

				data {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc2_data";
				};

				sd-cd {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio92";
				};
			};

			sdc2_on {
				phandle = <0x39a>;

				clk {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc2_clk";
				};

				cmd {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc2_cmd";
				};

				data {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc2_data";
				};

				sd-cd {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio92";
				};
			};

			sec_aux_pcm {

				sec_aux_pcm_clk_active {
					phandle = <0x3a5>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio129";
					};

					mux {
						function = "mi2s1_sck";
						pins = "gpio129";
					};
				};

				sec_aux_pcm_clk_sleep {
					phandle = <0x3a4>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio129";
					};

					mux {
						function = "gpio";
						pins = "gpio129";
					};
				};

				sec_aux_pcm_ws_active {
					phandle = <0x3a7>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio132";
					};

					mux {
						function = "mi2s1_ws";
						pins = "gpio132";
					};
				};

				sec_aux_pcm_ws_sleep {
					phandle = <0x3a6>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio132";
					};

					mux {
						function = "gpio";
						pins = "gpio132";
					};
				};
			};

			sec_aux_pcm_din {

				sec_aux_pcm_din_active {
					phandle = <0x3a9>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio130";
					};

					mux {
						function = "mi2s1_data0";
						pins = "gpio130";
					};
				};

				sec_aux_pcm_din_sleep {
					phandle = <0x3a8>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio130";
					};

					mux {
						function = "gpio";
						pins = "gpio130";
					};
				};
			};

			sec_aux_pcm_dout {

				sec_aux_pcm_dout_active {
					phandle = <0x3ab>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio131";
					};

					mux {
						function = "mi2s1_data1";
						pins = "gpio131";
					};
				};

				sec_aux_pcm_dout_sleep {
					phandle = <0x3aa>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio131";
					};

					mux {
						function = "gpio";
						pins = "gpio131";
					};
				};
			};

			sec_mi2s_mclk {

				sec_mi2s_mclk_active {
					phandle = <0x3d7>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio124";
					};

					mux {
						function = "sec_mi2s";
						pins = "gpio124";
					};
				};

				sec_mi2s_mclk_sleep {
					phandle = <0x3d6>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio124";
					};

					mux {
						function = "gpio";
						pins = "gpio124";
					};
				};
			};

			sec_mi2s_sck {

				sec_mi2s_sck_active {
					phandle = <0x3d9>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio129";
					};

					mux {
						function = "mi2s1_sck";
						pins = "gpio129";
					};
				};

				sec_mi2s_sck_sleep {
					phandle = <0x3d8>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio129";
					};

					mux {
						function = "gpio";
						pins = "gpio129";
					};
				};
			};

			sec_mi2s_sd0 {

				sec_mi2s_sd0_active {
					phandle = <0x3dd>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio130";
					};

					mux {
						function = "mi2s1_data0";
						pins = "gpio130";
					};
				};

				sec_mi2s_sd0_sleep {
					phandle = <0x3dc>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio130";
					};

					mux {
						function = "gpio";
						pins = "gpio130";
					};
				};
			};

			sec_mi2s_sd1 {

				sec_mi2s_sd1_active {
					phandle = <0x3df>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio131";
					};

					mux {
						function = "mi2s1_data1";
						pins = "gpio131";
					};
				};

				sec_mi2s_sd1_sleep {
					phandle = <0x3de>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio131";
					};

					mux {
						function = "gpio";
						pins = "gpio131";
					};
				};
			};

			sec_mi2s_ws {

				sec_mi2s_ws_active {
					phandle = <0x3db>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio132";
					};

					mux {
						function = "mi2s1_ws";
						pins = "gpio132";
					};
				};

				sec_mi2s_ws_sleep {
					phandle = <0x3da>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio132";
					};

					mux {
						function = "gpio";
						pins = "gpio132";
					};
				};
			};

			sec_tdm {

				sec_tdm_sck_active {
					phandle = <0x3bd>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio129";
					};

					mux {
						function = "mi2s1_sck";
						pins = "gpio129";
					};
				};

				sec_tdm_sck_sleep {
					phandle = <0x3bc>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio129";
					};

					mux {
						function = "gpio";
						pins = "gpio129";
					};
				};

				sec_tdm_ws_active {
					phandle = <0x3bf>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio132";
					};

					mux {
						function = "mi2s1_ws";
						pins = "gpio132";
					};
				};

				sec_tdm_ws_sleep {
					phandle = <0x3be>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio132";
					};

					mux {
						function = "gpio";
						pins = "gpio132";
					};
				};
			};

			sec_tdm_din {

				sec_tdm_din_active {
					phandle = <0x3c1>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio130";
					};

					mux {
						function = "mi2s1_data0";
						pins = "gpio130";
					};
				};

				sec_tdm_din_sleep {
					phandle = <0x3c0>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio130";
					};

					mux {
						function = "gpio";
						pins = "gpio130";
					};
				};
			};

			sec_tdm_dout {

				sec_tdm_dout_active {
					phandle = <0x3c3>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio131";
					};

					mux {
						function = "mi2s1_data1";
						pins = "gpio131";
					};
				};

				sec_tdm_dout_sleep {
					phandle = <0x3c2>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio131";
					};

					mux {
						function = "gpio";
						pins = "gpio131";
					};
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_active {
					phandle = <0x387>;

					config {
						bias-disable;
						drive-strength = <0x10>;
						output-high;
						pins = "gpio15";
					};

					mux {
						function = "gpio";
						pins = "gpio15";
					};
				};

				spkr_1_sd_n_sleep {
					phandle = <0x386>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio15";
					};

					mux {
						function = "gpio";
						pins = "gpio15";
					};
				};
			};

			spkr_2_sd_n {

				spkr_2_sd_n_active {
					phandle = <0x389>;

					config {
						bias-disable;
						drive-strength = <0x10>;
						output-high;
						pins = "gpio42";
					};

					mux {
						function = "gpio";
						pins = "gpio42";
					};
				};

				spkr_2_sd_n_sleep {
					phandle = <0x388>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio42";
					};

					mux {
						function = "gpio";
						pins = "gpio42";
					};
				};
			};

			tert_aux_pcm {

				tert_aux_pcm_clk_active {
					phandle = <0x3ad>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio120";
					};

					mux {
						function = "mi2s2_sck";
						pins = "gpio120";
					};
				};

				tert_aux_pcm_clk_sleep {
					phandle = <0x3ac>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio120";
					};

					mux {
						function = "gpio";
						pins = "gpio120";
					};
				};

				tert_aux_pcm_ws_active {
					phandle = <0x3af>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio122";
					};

					mux {
						function = "mi2s2_ws";
						pins = "gpio122";
					};
				};

				tert_aux_pcm_ws_sleep {
					phandle = <0x3ae>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio122";
					};

					mux {
						function = "gpio";
						pins = "gpio122";
					};
				};
			};

			tert_aux_pcm_din {

				tert_aux_pcm_din_active {
					phandle = <0x3b1>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio121";
					};

					mux {
						function = "mi2s2_data0";
						pins = "gpio121";
					};
				};

				tert_aux_pcm_din_sleep {
					phandle = <0x3b0>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio121";
					};

					mux {
						function = "gpio";
						pins = "gpio121";
					};
				};
			};

			tert_aux_pcm_dout {

				tert_aux_pcm_dout_active {
					phandle = <0x3b3>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio124";
					};

					mux {
						function = "mi2s2_data1";
						pins = "gpio124";
					};
				};

				tert_aux_pcm_dout_sleep {
					phandle = <0x3b2>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio124";
					};

					mux {
						function = "gpio";
						pins = "gpio124";
					};
				};
			};

			tert_mi2s_sck {

				tert_mi2s_sck_active {
					phandle = <0x3e1>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio120";
					};

					mux {
						function = "mi2s2_sck";
						pins = "gpio120";
					};
				};

				tert_mi2s_sck_sleep {
					phandle = <0x3e0>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio120";
					};

					mux {
						function = "gpio";
						pins = "gpio120";
					};
				};
			};

			tert_mi2s_sd0 {

				tert_mi2s_sd0_active {
					phandle = <0x3e5>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio121";
					};

					mux {
						function = "mi2s2_data0";
						pins = "gpio121";
					};
				};

				tert_mi2s_sd0_sleep {
					phandle = <0x3e4>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio121";
					};

					mux {
						function = "gpio";
						pins = "gpio121";
					};
				};
			};

			tert_mi2s_sd1 {

				tert_mi2s_sd1_active {
					phandle = <0x3e7>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio124";
					};

					mux {
						function = "mi2s2_data1";
						pins = "gpio124";
					};
				};

				tert_mi2s_sd1_sleep {
					phandle = <0x3e6>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio124";
					};

					mux {
						function = "gpio";
						pins = "gpio124";
					};
				};
			};

			tert_mi2s_ws {

				tert_mi2s_ws_active {
					phandle = <0x3e3>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio122";
					};

					mux {
						function = "mi2s2_ws";
						pins = "gpio122";
					};
				};

				tert_mi2s_ws_sleep {
					phandle = <0x3e2>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio122";
					};

					mux {
						function = "gpio";
						pins = "gpio122";
					};
				};
			};

			tert_tdm {

				tert_tdm_clk_active {
					phandle = <0x3c5>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio120";
					};

					mux {
						function = "mi2s2_sck";
						pins = "gpio120";
					};
				};

				tert_tdm_clk_sleep {
					phandle = <0x3c4>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio120";
					};

					mux {
						function = "gpio";
						pins = "gpio120";
					};
				};

				tert_tdm_ws_active {
					phandle = <0x3c7>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio122";
					};

					mux {
						function = "mi2s2_ws";
						pins = "gpio122";
					};
				};

				tert_tdm_ws_sleep {
					phandle = <0x3c6>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio122";
					};

					mux {
						function = "gpio";
						pins = "gpio122";
					};
				};
			};

			tert_tdm_din {

				tert_tdm_din_active {
					phandle = <0x3c9>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio121";
					};

					mux {
						function = "mi2s2_data0";
						pins = "gpio121";
					};
				};

				tert_tdm_din_sleep {
					phandle = <0x3c8>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio121";
					};

					mux {
						function = "gpio";
						pins = "gpio121";
					};
				};
			};

			tert_tdm_dout {

				tert_tdm_dout_active {
					phandle = <0x3cb>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio124";
					};

					mux {
						function = "mi2s2_data1";
						pins = "gpio124";
					};
				};

				tert_tdm_dout_sleep {
					phandle = <0x3ca>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio124";
					};

					mux {
						function = "gpio";
						pins = "gpio124";
					};
				};
			};

			trigout_a {
				phandle = <0x215>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio14";
				};

				mux {
					function = "qdss_cti";
					pins = "gpio14";
				};
			};

			usb_phy_ps {
				phandle = <0x3f6>;

				usb3phy_portselect_default {
					phandle = <0x139>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio81";
					};

					mux {
						function = "usb_phy";
						pins = "gpio81";
					};
				};

				usb3phy_portselect_gpio {
					phandle = <0x3f7>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio81";
					};

					mux {
						function = "gpio";
						pins = "gpio81";
					};
				};
			};

			wcd938x_reset_active {
				phandle = <0x38a>;

				config {
					drive-strength = <0x10>;
					output-high;
					pins = "gpio35";
				};

				mux {
					function = "gpio";
					pins = "gpio35";
				};
			};

			wcd938x_reset_sleep {
				phandle = <0x38b>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					output-low;
					pins = "gpio35";
				};

				mux {
					function = "gpio";
					pins = "gpio35";
				};
			};
		};

		psci {
			compatible = "arm,psci-1.0";
			method = "smc";
		};

		qcedev@1de0000 {
			compatible = "qcom,qcedev";
			interconnect-names = "data_path";
			interconnects = <0x1c 0x25 0x1d 0x200>;
			interrupts = <0x0 0x110 0x4>;
			iommus = <0x1a 0x526 0x11>;
			phandle = <0x2ea>;
			qcom,bam-ee = <0x0>;
			qcom,bam-pipe-pair = <0x3>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-hw-shared;
			qcom,iommu-dma = "atomic";
			qcom,no-clock-support;
			qcom,smmu-s1-enable;
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";

			qcom_cedev_ns_cb {
				compatible = "qcom,qcedev,context-bank";
				iommus = <0x1a 0x532 0x0 0x1a 0x538 0x0 0x1a 0x539 0x0 0x1a 0x53f 0x0>;
				label = "ns_context";
			};

			qcom_cedev_s_cb {
				compatible = "qcom,qcedev,context-bank";
				iommus = <0x1a 0x533 0x0 0x1a 0x53c 0x0 0x1a 0x53d 0x0 0x1a 0x53e 0x0>;
				label = "secure_context";
				qcom,iommu-vmid = <0x9>;
				qcom,secure-context-bank;
			};
		};

		qcom,a5 {
			camss-vdd-supply = <0x2a4>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-names = "soc_fast_ahb", "icp_ahb_clk", "icp_clk_src", "icp_clk";
			clock-rates = <0x5f5e100 0x0 0x17d78400 0x0 0xbebc200 0x0 0x1c9c3800 0x0 0x11e1a300 0x0 0x23c34600 0x0 0x17d78400 0x0 0x23c34600 0x0 0x17d78400 0x0 0x23c34600 0x0>;
			clocks = <0x26 0x32 0x26 0x34 0x26 0x36 0x26 0x35>;
			compatible = "qcom,cam-a5";
			fw_name = "CAMERA_ICP.elf";
			interrupt-names = "a5";
			interrupts = <0x0 0x1cf 0x1>;
			phandle = <0x576>;
			qos-val = <0xa0a>;
			reg = <0xac00000 0x6000 0xac10000 0x8000 0xac18000 0x3000>;
			reg-cam-base = <0x0 0x10000 0x18000>;
			reg-names = "a5_qgic", "a5_sierra", "a5_csr";
			regulator-names = "camss-vdd";
			src-clock-name = "icp_clk_src";
			status = "ok";
			ubwc-bps-fetch-cfg = <0x7073 0x707b>;
			ubwc-bps-write-cfg = <0x161cf 0x161ef>;
			ubwc-ipe-fetch-cfg = <0x7073 0x707b>;
			ubwc-ipe-write-cfg = <0x161cf 0x161ef>;
		};

		qcom,aopcc {
			#clock-cells = <0x1>;
			compatible = "qcom,aop-qmp-clk";
			mbox-names = "qdss_clk";
			mboxes = <0x2 0x0>;
			phandle = <0x1b>;
			qcom,clk-stop-bimc-log;
		};

		qcom,bps {
			bps-vdd-supply = <0x2b5>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "bps_ahb_clk", "bps_areg_clk", "bps_axi_clk", "bps_clk_src", "bps_clk";
			clock-rates = <0x0 0x0 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x0 0x23c34600 0x0>;
			clocks = <0x26 0x11 0x26 0x12 0x26 0x13 0x26 0x15 0x26 0x14>;
			compatible = "qcom,cam-bps";
			phandle = <0x578>;
			reg = <0xac7a000 0x8000>;
			reg-cam-base = <0x7a000>;
			reg-names = "bps_top";
			regulator-names = "bps-vdd";
			src-clock-name = "bps_clk_src";
			status = "ok";
		};

		qcom,cam-cdm-intf {
			cdm-client-names = "vfe", "jpegdma", "jpegenc";
			cell-index = <0x0>;
			compatible = "qcom,cam-cdm-intf";
			label = "cam-cdm-intf";
			num-hw-cdm = <0x1>;
			status = "ok";
		};

		qcom,cam-cpas {
			arch-compat = "cpas_top";
			cam-ahb-bw-KBps = <0x0 0x0 0x0 0x12c00 0x0 0x12c00 0x0 0x249f0 0x0 0x249f0 0x0 0x493e0 0x0 0x493e0 0x0 0x493e0>;
			cam-ahb-num-cases = <0x8>;
			cam_hw_fuse = <0x2 0x7801e0 0x400000 0x1 0xff 0x3 0x7801ec 0x18000000 0x2 0xff>;
			camnoc-axi-clk-bw-margin-perc = <0x14>;
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			camnoc-bus-width = <0x20>;
			camss-vdd-supply = <0x2a4>;
			cell-index = <0x0>;
			client-id-based;
			client-names = "csiphy0", "csiphy1", "csiphy2", "csiphy3", "csiphy4", "csiphy5", "cci0", "cci1", "csid0", "csid1", "csid2", "csid3", "csid4", "ife0", "ife1", "ife2", "ife3", "ife4", "ipe0", "cam-cdm-intf0", "ife-cdm0", "ife-cdm1", "ife-cdm2", "cpas-cdm0", "bps0", "icp0", "jpeg-dma0", "jpeg-enc0", "tpg0", "tpg1";
			clock-cntl-level = "suspend", "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-names = "gcc_ahb_clk", "gcc_axi_hf_clk", "gcc_axi_sf_clk", "gcc_rt_throttle_clk", "gcc_nrt_throttle_clk", "slow_ahb_clk_src", "cpas_ahb_clk", "cpas_core_ahb_clk", "camnoc_axi_clk_src", "camnoc_axi_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x11e1a300 0x0 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x11e1a300 0x0 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x146f8f83 0x0 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x17d78400 0x0>;
			clocks = <0x24 0xa 0x24 0xb 0x24 0xc 0x24 0x78 0x24 0x77 0x26 0x6d 0x26 0x1e 0x26 0x1d 0x26 0x17 0x26 0x16>;
			compatible = "qcom,cam-cpas";
			control-camnoc-axi-clk;
			interconnect-names = "cam_ahb";
			interconnects = <0x2e 0x2 0x2f 0x205>;
			interrupt-names = "cpas_camnoc";
			interrupts = <0x0 0x1cb 0x1>;
			label = "cpas";
			reg = <0xac40000 0x1000 0xac42000 0x8000 0xbbf0000 0x1f00>;
			reg-cam-base = <0x40000 0x42000 0xbbf0000>;
			reg-names = "cam_cpas_top", "cam_camnoc", "cam_rpmh";
			regulator-names = "camss-vdd";
			rpmh-bcm-info = <0xc 0x4 0x800 0x0 0x4>;
			src-clock-name = "camnoc_axi_clk_src";
			status = "ok";
			vdd-corner-ahb-mapping = "suspend", "lowsvs", "lowsvs", "svs", "svs_l1", "nominal", "nominal", "nominal", "turbo", "turbo";
			vdd-corners = <0x10 0x30 0x40 0x80 0xc0 0x100 0x140 0x150 0x180 0x1a0>;

			camera-bus-nodes {

				level0-nodes {
					level-index = <0x0>;

					bps0-all-rd {
						cell-index = <0x21>;
						client-name = "bps0";
						node-name = "bps0-all-rd";
						parent-node = <0x2c2>;
						phandle = <0x58c>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					bps0-all-wr {
						cell-index = <0x1f>;
						client-name = "bps0";
						node-name = "bps0-all-wr";
						parent-node = <0x2c1>;
						phandle = <0x58a>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					cpas-cdm0-all-rd {
						cell-index = <0x27>;
						client-name = "cpas-cdm0";
						node-name = "cpas-cdm0-all-rd";
						parent-node = <0x2bc>;
						phandle = <0x592>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					icp0-all-rd {
						cell-index = <0x28>;
						client-name = "icp0";
						node-name = "icp0-all-rd";
						parent-node = <0x2c5>;
						phandle = <0x593>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					ife0-linear-pdaf-wr {
						cell-index = <0x13>;
						client-name = "ife0";
						constituent-paths = <0x0 0x8>;
						node-name = "ife0-linear-pdaf-wr";
						parent-node = <0x2be>;
						phandle = <0x57e>;
						traffic-data = <0x101>;
						traffic-transaction-type = <0x1>;
					};

					ife0-rdi-all-rd {
						cell-index = <0x16>;
						client-name = "ife0";
						constituent-paths = <0x4 0x5 0x6 0x7>;
						node-name = "ife0-rdi-all-rd";
						parent-node = <0x2bf>;
						phandle = <0x581>;
						traffic-data = <0x105>;
						traffic-transaction-type = <0x0>;
					};

					ife0-rdi-pixel-raw-wr {
						cell-index = <0x19>;
						client-name = "ife0";
						constituent-paths = <0x4 0x5 0x6 0x9>;
						node-name = "ife0-rdi-pixel-raw-wr";
						parent-node = <0x2c0>;
						phandle = <0x584>;
						traffic-data = <0x104>;
						traffic-transaction-type = <0x1>;
					};

					ife0-ubwc-stats-wr {
						cell-index = <0x11>;
						client-name = "ife0";
						constituent-paths = <0x1 0x2 0x3>;
						node-name = "ife0-ubwc-stats-wr";
						parent-node = <0x2bd>;
						phandle = <0x57c>;
						traffic-data = <0x102>;
						traffic-transaction-type = <0x1>;
					};

					ife1-linear-pdaf-wr {
						cell-index = <0x14>;
						client-name = "ife1";
						constituent-paths = <0x0 0x8>;
						node-name = "ife1-linear-pdaf-wr";
						parent-node = <0x2be>;
						phandle = <0x57f>;
						traffic-data = <0x101>;
						traffic-transaction-type = <0x1>;
					};

					ife1-rdi-all-rd {
						cell-index = <0x17>;
						client-name = "ife1";
						constituent-paths = <0x4 0x5 0x6 0x7>;
						node-name = "ife1-rdi-all-rd";
						parent-node = <0x2bf>;
						phandle = <0x582>;
						traffic-data = <0x105>;
						traffic-transaction-type = <0x0>;
					};

					ife1-rdi-pixel-raw-wr {
						cell-index = <0x1a>;
						client-name = "ife1";
						constituent-paths = <0x4 0x5 0x6 0x9>;
						node-name = "ife1-rdi-pixel-raw-wr";
						parent-node = <0x2c0>;
						phandle = <0x585>;
						traffic-data = <0x104>;
						traffic-transaction-type = <0x1>;
					};

					ife1-ubwc-stats-wr {
						cell-index = <0x12>;
						client-name = "ife1";
						constituent-paths = <0x1 0x2 0x3>;
						node-name = "ife1-ubwc-stats-wr";
						parent-node = <0x2bd>;
						phandle = <0x57d>;
						traffic-data = <0x102>;
						traffic-transaction-type = <0x1>;
					};

					ife2-linear-pdaf-wr {
						cell-index = <0x15>;
						client-name = "ife2";
						constituent-paths = <0x0 0x8>;
						node-name = "ife2-linear-pdaf-wr";
						parent-node = <0x2be>;
						phandle = <0x580>;
						traffic-data = <0x101>;
						traffic-transaction-type = <0x1>;
					};

					ife2-rdi-all-rd {
						cell-index = <0x18>;
						client-name = "ife2";
						constituent-paths = <0x4 0x5 0x6 0x7>;
						node-name = "ife2-rdi-all-rd";
						parent-node = <0x2bf>;
						phandle = <0x583>;
						traffic-data = <0x105>;
						traffic-transaction-type = <0x0>;
					};

					ife2-rdi-pixel-raw-wr {
						cell-index = <0x1b>;
						client-name = "ife2";
						constituent-paths = <0x4 0x5 0x6 0x9>;
						node-name = "ife2-rdi-pixel-raw-wr";
						parent-node = <0x2c0>;
						phandle = <0x586>;
						traffic-data = <0x105>;
						traffic-transaction-type = <0x1>;
					};

					ife2-ubwc-stats-wr {
						cell-index = <0x10>;
						client-name = "ife2";
						constituent-paths = <0x1 0x2 0x3>;
						node-name = "ife2-ubwc-stats-wr";
						parent-node = <0x2bd>;
						phandle = <0x57b>;
						traffic-data = <0x102>;
						traffic-transaction-type = <0x1>;
					};

					ife3-rdi-all-wr {
						cell-index = <0x1c>;
						client-name = "ife3";
						constituent-paths = <0x4 0x5 0x6 0x7>;
						node-name = "ife3-rdi-all-wr";
						parent-node = <0x2c0>;
						phandle = <0x587>;
						traffic-data = <0x105>;
						traffic-transaction-type = <0x1>;
					};

					ife4-rdi-all-wr {
						cell-index = <0x1d>;
						client-name = "ife4";
						constituent-paths = <0x4 0x5 0x6 0x7>;
						node-name = "ife4-rdi-all-wr";
						parent-node = <0x2c0>;
						phandle = <0x588>;
						traffic-data = <0x105>;
						traffic-transaction-type = <0x1>;
					};

					ipe0-all-wr {
						cell-index = <0x1e>;
						client-name = "ipe0";
						constituent-paths = <0x22 0x23 0x24>;
						node-name = "ipe0-all-wr";
						parent-node = <0x2c1>;
						phandle = <0x589>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					ipe0-in-rd {
						cell-index = <0x22>;
						client-name = "ipe0";
						node-name = "ipe0-in-rd";
						parent-node = <0x2bc>;
						phandle = <0x58d>;
						traffic-data = <0x20>;
						traffic-transaction-type = <0x0>;
					};

					ipe0-ref-rd {
						cell-index = <0x20>;
						client-name = "ipe0";
						node-name = "ipe0-ref-rd";
						parent-node = <0x2c2>;
						phandle = <0x58b>;
						traffic-data = <0x21>;
						traffic-transaction-type = <0x0>;
					};

					jpeg-dma0-all-rd {
						cell-index = <0x26>;
						client-name = "jpeg-dma0";
						node-name = "jpeg-dma0-all-rd";
						parent-node = <0x2c4>;
						phandle = <0x591>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					jpeg-dma0-all-wr {
						cell-index = <0x24>;
						client-name = "jpeg-dma0";
						node-name = "jpeg-dma0-all-wr";
						parent-node = <0x2c3>;
						phandle = <0x58f>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					jpeg-enc0-all-rd {
						cell-index = <0x25>;
						client-name = "jpeg-enc0";
						node-name = "jpeg-enc0-all-rd";
						parent-node = <0x2c4>;
						phandle = <0x590>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					jpeg-enc0-all-wr {
						cell-index = <0x23>;
						client-name = "jpeg-enc0";
						node-name = "jpeg-enc0-all-wr";
						parent-node = <0x2c3>;
						phandle = <0x58e>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};
				};

				level1-nodes {
					camnoc-max-needed;
					level-index = <0x1>;

					level1-nrt0-rd0 {
						cell-index = <0xd>;
						node-name = "level1-nrt0-rd0";
						parent-node = <0x2bc>;
						phandle = <0x2c2>;
						traffic-merge-type = <0x0>;
					};

					level1-nrt0-rd1 {
						cell-index = <0xf>;
						node-name = "level1-nrt0-rd2";
						parent-node = <0x2bc>;
						phandle = <0x2c4>;
						traffic-merge-type = <0x0>;
					};

					level1-nrt0-wr0 {
						cell-index = <0xc>;
						node-name = "level1-nrt0-wr0";
						parent-node = <0x2bb>;
						phandle = <0x2c1>;
						traffic-merge-type = <0x0>;
					};

					level1-nrt0-wr1 {
						cell-index = <0xe>;
						node-name = "level1-nrt0-wr1";
						parent-node = <0x2bb>;
						phandle = <0x2c3>;
						traffic-merge-type = <0x0>;
					};

					level1-rt0-rd0 {
						cell-index = <0xa>;
						node-name = "level1-rt0-rd0";
						parent-node = <0x2ba>;
						phandle = <0x2bf>;
						traffic-merge-type = <0x0>;
					};

					level1-rt0-wr0 {
						cell-index = <0x8>;
						node-name = "level1-rt0-wr0";
						parent-node = <0x2b9>;
						phandle = <0x2bd>;
						traffic-merge-type = <0x0>;
					};

					level1-rt0-wr1 {
						cell-index = <0x9>;
						node-name = "level1-rt0-wr1";
						parent-node = <0x2b9>;
						phandle = <0x2be>;
						traffic-merge-type = <0x0>;
					};

					level1-rt0-wr2 {
						cell-index = <0xb>;
						node-name = "level1-rt0-wr2";
						parent-node = <0x2b9>;
						phandle = <0x2c0>;
						traffic-merge-type = <0x0>;
					};
				};

				level2-nodes {
					camnoc-max-needed;
					level-index = <0x2>;

					level2-nrt0-rd {
						cell-index = <0x6>;
						node-name = "level2-nrt0-rd";
						parent-node = <0x2b7>;
						phandle = <0x2bc>;
						traffic-merge-type = <0x1>;
					};

					level2-nrt0-wr {
						cell-index = <0x5>;
						node-name = "level2-nrt0-wr";
						parent-node = <0x2b7>;
						phandle = <0x2bb>;
						traffic-merge-type = <0x1>;
					};

					level2-nrt1-rd {
						bus-width-factor = <0x4>;
						cell-index = <0x7>;
						node-name = "level2-nrt1-rd";
						parent-node = <0x2b8>;
						phandle = <0x2c5>;
						traffic-merge-type = <0x0>;
					};

					level2-rt0-rd {
						cell-index = <0x4>;
						node-name = "level2-rt0-rd";
						parent-node = <0x2b6>;
						phandle = <0x2ba>;
						traffic-merge-type = <0x1>;
					};

					level2-rt0-wr {
						cell-index = <0x3>;
						node-name = "level2-rt0-wr";
						parent-node = <0x2b6>;
						phandle = <0x2b9>;
						traffic-merge-type = <0x1>;
					};
				};

				level3-nodes {
					level-index = <0x3>;

					level3-nrt0-rd-wr-sum {
						cell-index = <0x1>;
						node-name = "level3-nrt0-rd-wr-sum";
						phandle = <0x2b7>;
						traffic-merge-type = <0x0>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_sf_0";
							interconnects = <0x3e 0x10 0x1d 0x200>;
						};
					};

					level3-nrt1-rd-wr-sum {
						cell-index = <0x2>;
						node-name = "level3-nrt1-rd-wr-sum";
						phandle = <0x2b8>;
						traffic-merge-type = <0x0>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_sf_icp";
							interconnects = <0x3e 0xf 0x1d 0x200>;
						};
					};

					level3-rt0-rd-wr-sum {
						cell-index = <0x0>;
						ib-bw-voting-needed;
						node-name = "level3-rt0-rd-wr-sum";
						phandle = <0x2b6>;
						traffic-merge-type = <0x0>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_hf_0";
							interconnects = <0x3e 0xe 0x1d 0x200>;
						};
					};
				};
			};
		};

		qcom,cam-icp {
			compat-hw-name = "qcom,a5", "qcom,ipe0", "qcom,bps";
			compatible = "qcom,cam-icp";
			icp_pc_en;
			ipe_bps_pc_en;
			num-a5 = <0x1>;
			num-bps = <0x1>;
			num-ipe = <0x1>;
			status = "ok";
		};

		qcom,cam-isp {
			arch-compat = "ife";
			compatible = "qcom,cam-isp";
			status = "ok";
		};

		qcom,cam-jpeg {
			compat-hw-name = "qcom,jpegenc", "qcom,jpegdma";
			compatible = "qcom,cam-jpeg";
			num-jpeg-dma = <0x1>;
			num-jpeg-enc = <0x1>;
			status = "ok";
		};

		qcom,cam-req-mgr {
			compatible = "qcom,cam-req-mgr";
			status = "ok";
		};

		qcom,cam-sync {
			compatible = "qcom,cam-sync";
			status = "ok";
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu", "simple-bus";
			status = "ok";

			msm_cam_icp_fw {
				compatible = "qcom,msm-cam-smmu-fw-dev";
				label = "icp";
				memory-region = <0x2b1>;
			};

			msm_cam_smmu_cpas_cdm {
				cam-smmu-label = "cpas-cdm";
				compatible = "qcom,msm-cam-smmu-cb";
				dma-coherent-hint-cached;
				iommus = <0x1a 0x28c0 0x400 0x1a 0x2cc0 0x400>;
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;

				iova-mem-map {
					phandle = <0x569>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xd8c00000>;
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_icp {
				cam-smmu-label = "icp";
				compatible = "qcom,msm-cam-smmu-cb";
				dma-coherent-hint-cached;
				iommus = <0x1a 0x28e2 0x400 0x1a 0x2ce2 0x400 0x1a 0x2800 0x400 0x1a 0x2c00 0x400 0x1a 0x2860 0x400 0x1a 0x2c60 0x400 0x1a 0x2820 0x400 0x1a 0x2c20 0x400>;
				iova-region-discard = <0xdff00000 0x300000>;
				qcom,iommu-dma-addr-pool = <0x10c00000 0xee300000>;

				iova-mem-map {
					phandle = <0x568>;

					iova-mem-qdss-region {
						iova-region-id = <0x5>;
						iova-region-len = <0x100000>;
						iova-region-name = "qdss";
						iova-region-start = <0x10b00000>;
						qdss-phy-addr = <0x16790000>;
						status = "ok";
					};

					iova-mem-region-firmware {
						iova-region-id = <0x0>;
						iova-region-len = <0x500000>;
						iova-region-name = "firmware";
						iova-region-start = <0x0>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-discard = <0xdff00000 0x300000>;
						iova-region-id = <0x3>;
						iova-region-len = <0xee300000>;
						iova-region-name = "io";
						iova-region-start = <0x10c00000>;
						status = "ok";
					};

					iova-mem-region-secondary-heap {
						iova-region-id = <0x4>;
						iova-region-len = <0x100000>;
						iova-region-name = "secheap";
						iova-region-start = <0x10a00000>;
						status = "ok";
					};

					iova-mem-region-shared {
						iova-region-id = <0x1>;
						iova-region-len = <0x9600000>;
						iova-region-name = "shared";
						iova-region-start = <0x7400000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_ife {
				cam-smmu-label = "ife", "ife-cdm";
				compatible = "qcom,msm-cam-smmu-cb";
				dma-coherent-hint-cached;
				iommus = <0x1a 0x1000 0x440 0x1a 0x1040 0x440 0x1a 0x1400 0x440 0x1a 0x1440 0x440>;
				multiple-client-devices;
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;

				iova-mem-map {
					phandle = <0x566>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xd8c00000>;
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_jpeg {
				cam-smmu-label = "jpeg";
				compatible = "qcom,msm-cam-smmu-cb";
				dma-coherent-hint-cached;
				iommus = <0x1a 0x2840 0x400 0x1a 0x2c40 0x400>;
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;

				iova-mem-map {
					phandle = <0x567>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xd8c00000>;
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_secure {
				cam-smmu-label = "cam-secure";
				compatible = "qcom,msm-cam-smmu-cb";
				qcom,secure-cb;
			};
		};

		qcom,cci0 {
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs";
			clock-names = "cci_0_clk_src", "cci_0_clk";
			clock-rates = <0x23c3460 0x0>;
			clocks = <0x26 0x1a 0x26 0x19>;
			compatible = "qcom,cci", "simple-bus";
			gdscr-supply = <0x2a4>;
			gpio-req-tbl-flags = <0x1 0x1 0x1 0x1>;
			gpio-req-tbl-label = "CCI_I2C_DATA0", "CCI_I2C_CLK0", "CCI_I2C_DATA1", "CCI_I2C_CLK1";
			gpio-req-tbl-num = <0x0 0x1 0x2 0x3>;
			gpios = <0x44 0x6b 0x0 0x44 0x6c 0x0 0x44 0x6d 0x0 0x44 0x6e 0x0>;
			interrupt-names = "cci";
			interrupts = <0x0 0x1cc 0x1>;
			phandle = <0x55c>;
			pinctrl-0 = <0x2a9 0x2aa>;
			pinctrl-1 = <0x2ab 0x2ac>;
			pinctrl-names = "cam_default", "cam_suspend";
			reg = <0xac4f000 0x1000>;
			reg-cam-base = <0x4f000>;
			reg-names = "cci";
			regulator-names = "gdscr";
			src-clock-name = "cci_0_clk_src";
			status = "ok";

			qcom,i2c_custom_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x1>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x55f>;
				status = "ok";
			};

			qcom,i2c_fast_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x55e>;
				status = "ok";
			};

			qcom,i2c_fast_plus_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x18>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				phandle = <0x560>;
				status = "ok";
			};

			qcom,i2c_standard_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0xe3>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0xe7>;
				hw-tsu-sto = <0xcc>;
				phandle = <0x55d>;
				status = "ok";
			};
		};

		qcom,cci1 {
			cell-index = <0x1>;
			clock-cntl-level = "lowsvs";
			clock-names = "cci_1_clk_src", "cci_1_clk";
			clock-rates = <0x23c3460 0x0>;
			clocks = <0x26 0x1c 0x26 0x1b>;
			compatible = "qcom,cci", "simple-bus";
			gdscr-supply = <0x2a4>;
			gpio-req-tbl-flags = <0x1 0x1 0x1 0x1>;
			gpio-req-tbl-label = "CCI_I2C_DATA2", "CCI_I2C_CLK2", "CCI_I2C_DATA3", "CCI_I2C_CLK3";
			gpio-req-tbl-num = <0x0 0x1 0x2 0x3>;
			gpios = <0x44 0x6f 0x0 0x44 0x70 0x0 0x44 0x71 0x0 0x44 0x72 0x0>;
			interrupt-names = "cci";
			interrupts = <0x0 0x10f 0x1>;
			phandle = <0x561>;
			pinctrl-0 = <0x2ad 0x2ae>;
			pinctrl-1 = <0x2af 0x2b0>;
			pinctrl-names = "cam_default", "cam_suspend";
			reg = <0xac50000 0x1000>;
			reg-cam-base = <0x50000>;
			reg-names = "cci";
			regulator-names = "gdscr";
			src-clock-name = "cci_1_clk_src";
			status = "ok";

			qcom,i2c_custom_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x1>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x564>;
				status = "ok";
			};

			qcom,i2c_fast_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x563>;
				status = "ok";
			};

			qcom,i2c_fast_plus_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x18>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				phandle = <0x565>;
				status = "ok";
			};

			qcom,i2c_standard_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0xe3>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0xe7>;
				hw-tsu-sto = <0xcc>;
				phandle = <0x562>;
				status = "ok";
			};
		};

		qcom,chd {
			compatible = "qcom,core-hang-detect";
			label = "core";
			qcom,config-arr = <0x18000060 0x18010060 0x18020060 0x18030060 0x18040060 0x18050060 0x18060060 0x18070060>;
			qcom,threshold-arr = <0x18000058 0x18010058 0x18020058 0x18030058 0x18040058 0x18050058 0x18060058 0x18070058>;
		};

		qcom,cnss-qca6490@b0000000 {
			cnss-enable-self-recovery;
			compatible = "qcom,cnss-qca6490";
			interconnect-names = "pcie_to_memnoc", "memnoc_to_ddr";
			interconnects = <0x43 0x2a 0x43 0x241 0x2e 0x1d 0x1d 0x200>;
			mhi,buffer-len = <0x8000>;
			mhi,m2-no-db-access;
			mhi,max-channels = <0x1e>;
			mhi,timeout = <0x2710>;
			phandle = <0x350>;
			pinctrl-0 = <0xcf>;
			pinctrl-1 = <0xd0>;
			pinctrl-names = "wlan_en_active", "wlan_en_sleep";
			qcom,bt-en-gpio = <0x44 0x41 0x0>;
			qcom,bus-bw-cfg = <0x0 0x0 0x8ca 0x5f370 0x1d4c 0x5f370 0x7530 0xc0df0 0x186a0 0xc0df0 0x2ab98 0x186a00 0x1d4c 0x5f370 0x0 0x0 0x8ca 0x1b8a00 0x1d4c 0x1b8a00 0x7530 0x1b8a00 0x186a0 0x1b8a00 0x2ab98 0x5eec00 0x1d4c 0x216600>;
			qcom,bus-bw-cfg-count = <0x7>;
			qcom,icc-path-count = <0x2>;
			qcom,tcs_offset_int_pow_amp_vreg = <0x4b0>;
			qcom,vdd-wlan-aon-config = <0xe7ef0 0xe86c0 0x0 0x0 0x1>;
			qcom,vdd-wlan-dig-config = <0xe7ef0 0xe86c0 0x0 0x0 0x1>;
			qcom,vdd-wlan-io-config = <0x1b7740 0x1b7740 0x0 0x0 0x1>;
			qcom,vdd-wlan-rfa1-config = <0x1cafc0 0x1f20c0 0x0 0x0 0x1>;
			qcom,vdd-wlan-rfa2-config = <0x149970 0x149970 0x0 0x0 0x1>;
			qcom,wlan-ant-switch-config = <0x2ab980 0x2ab980 0x0 0x0 0x0>;
			qcom,wlan-cbc-enabled;
			qcom,wlan-ramdump-dynamic = <0x420000>;
			qcom,wlan-rc-num = <0x0>;
			reg = <0xb0000000 0x10000 0xb2e5510 0x690>;
			reg-names = "smmu_iova_ipa", "tcs_cmd";
			vdd-wlan-aon-supply = <0xd1>;
			vdd-wlan-dig-supply = <0xd1>;
			vdd-wlan-io-supply = <0xd2>;
			vdd-wlan-rfa1-supply = <0xd3>;
			vdd-wlan-rfa2-supply = <0xd4>;
			wlan-ant-switch-supply = <0xd5>;
			wlan-en-gpio = <0x44 0x40 0x0>;

			mhi_channels {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				mhi_chan@0 {
					label = "LOOPBACK";
					mhi,chan-dir = <0x1>;
					mhi,data-type = <0x0>;
					mhi,doorbell-mode = <0x2>;
					mhi,ee = <0x14>;
					mhi,event-ring = <0x1>;
					mhi,num-elements = <0x20>;
					reg = <0x0>;
				};

				mhi_chan@1 {
					label = "LOOPBACK";
					mhi,chan-dir = <0x2>;
					mhi,data-type = <0x0>;
					mhi,doorbell-mode = <0x2>;
					mhi,ee = <0x14>;
					mhi,event-ring = <0x1>;
					mhi,num-elements = <0x20>;
					reg = <0x1>;
				};

				mhi_chan@20 {
					label = "IPCR";
					mhi,auto-start;
					mhi,chan-dir = <0x1>;
					mhi,data-type = <0x1>;
					mhi,doorbell-mode = <0x2>;
					mhi,ee = <0x14>;
					mhi,event-ring = <0x1>;
					mhi,num-elements = <0x20>;
					reg = <0x14>;
				};

				mhi_chan@21 {
					label = "IPCR";
					mhi,auto-queue;
					mhi,auto-start;
					mhi,chan-dir = <0x2>;
					mhi,data-type = <0x0>;
					mhi,doorbell-mode = <0x2>;
					mhi,ee = <0x14>;
					mhi,event-ring = <0x1>;
					mhi,num-elements = <0x20>;
					reg = <0x15>;
				};

				mhi_chan@4 {
					label = "DIAG";
					mhi,chan-dir = <0x1>;
					mhi,data-type = <0x0>;
					mhi,doorbell-mode = <0x2>;
					mhi,ee = <0x14>;
					mhi,event-ring = <0x1>;
					mhi,num-elements = <0x20>;
					reg = <0x4>;
				};

				mhi_chan@5 {
					label = "DIAG";
					mhi,chan-dir = <0x2>;
					mhi,data-type = <0x0>;
					mhi,doorbell-mode = <0x2>;
					mhi,ee = <0x14>;
					mhi,event-ring = <0x1>;
					mhi,num-elements = <0x20>;
					reg = <0x5>;
				};
			};

			mhi_devices {

				mhi_qrtr {
					mhi,chan = "IPCR";
					qcom,low-latency;
					qcom,net-id = <0x0>;
				};
			};

			mhi_events {

				mhi_event@0 {
					mhi,brstmode = <0x2>;
					mhi,data-type = <0x1>;
					mhi,intmod = <0x0>;
					mhi,msi = <0x1>;
					mhi,num-elements = <0x20>;
					mhi,priority = <0x1>;
				};

				mhi_event@1 {
					mhi,brstmode = <0x2>;
					mhi,intmod = <0x0>;
					mhi,msi = <0x2>;
					mhi,num-elements = <0x100>;
					mhi,priority = <0x1>;
				};

				mhi_event@2 {
					mhi,brstmode = <0x2>;
					mhi,data-type = <0x3>;
					mhi,intmod = <0x0>;
					mhi,msi = <0x0>;
					mhi,num-elements = <0x20>;
					mhi,priority = <0x2>;
				};
			};
		};

		qcom,cpas-cdm0 {
			camss-supply = <0x2a4>;
			cdm-client-names = "ife3", "ife4", "dualife";
			cell-index = <0x0>;
			clock-cntl-level = "svs";
			clock-names = "cam_cc_cpas_slow_ahb_clk", "cam_cc_cpas_ahb_clk";
			clock-rates = <0x0 0x0>;
			clocks = <0x26 0x6d 0x26 0x1e>;
			compatible = "qcom,cam-cpas-cdm1_2";
			interrupt-names = "cpas-cdm";
			interrupts = <0x0 0x1cd 0x1>;
			label = "cpas-cdm";
			reg = <0xac4d000 0x1000>;
			reg-cam-base = <0x4d000>;
			reg-names = "cpas-cdm";
			regulator-names = "camss";
			status = "ok";
		};

		qcom,cpu-cpu-llcc-bw {
			compatible = "qcom,devfreq-icc";
			governor = "bw_hwmon";
			interconnects = <0x2e 0x2 0x2e 0x23b>;
			operating-points-v2 = <0x4d>;
			phandle = <0x4e>;
			qcom,active-only;
		};

		qcom,cpu-cpu-llcc-bwmon@90b6400 {
			compatible = "qcom,bimc-bwmon4";
			interrupts = <0x0 0x245 0x4>;
			phandle = <0x319>;
			qcom,count-unit = <0x10000>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,mport = <0x0>;
			qcom,target-dev = <0x4e>;
			reg = <0x90b6400 0x300 0x90b6300 0x200>;
			reg-names = "base", "global_base";
		};

		qcom,cpu-llcc-ddr-bw {
			compatible = "qcom,devfreq-icc-ddr";
			governor = "bw_hwmon";
			interconnects = <0x1d 0x3 0x1d 0x200>;
			operating-points-v2 = <0x4f>;
			phandle = <0x50>;
			qcom,active-only;
		};

		qcom,cpu-llcc-ddr-bwmon@9091000 {
			compatible = "qcom,bimc-bwmon5";
			interrupts = <0x0 0x51 0x4>;
			phandle = <0x31a>;
			qcom,count-unit = <0x10000>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x50>;
			reg = <0x9091000 0x1000>;
			reg-names = "base";
		};

		qcom,cpu0-cpu-ddr-latfloor {
			compatible = "qcom,devfreq-icc-ddr";
			governor = "compute";
			interconnects = <0x1d 0x3 0x1d 0x200>;
			operating-points-v2 = <0x4f>;
			phandle = <0x62>;
			qcom,active-only;
		};

		qcom,cpu0-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			governor = "mem_latency";
			interconnects = <0x51 0x0 0x51 0x1>;
			phandle = <0x54>;
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
		};

		qcom,cpu0-cpu-l3-tbl {
			phandle = <0x55>;
			qcom,core-dev-table = <0x493e0 0x11e1a300 0xa8c00 0x21301800 0xe5b00 0x26e8f000 0x11df00 0x325aa000 0x172500 0x3ef14800 0x197d00 0x4dd1e000 0x1b8a00 0x54afb000>;
		};

		qcom,cpu0-cpu-llcc-lat {
			compatible = "qcom,devfreq-icc";
			governor = "mem_latency";
			interconnects = <0x2e 0x2 0x2e 0x23b>;
			operating-points-v2 = <0x4d>;
			phandle = <0x60>;
			qcom,active-only;
		};

		qcom,cpu0-cpugrp {
			compatible = "qcom,arm-memlat-cpugrp";
			phandle = <0x31c>;
			qcom,cpulist = <0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19>;

			qcom,cpu0-computemon {
				compatible = "qcom,arm-compute-mon";
				phandle = <0x328>;
				qcom,core-dev-table = <0xa8b38 0x2fa 0x11df00 0x6b8 0x172500 0x826 0x1b8a00 0xb71>;
				qcom,cpulist = <0x12 0x13 0x14 0x15>;
				qcom,target-dev = <0x62>;
			};

			qcom,cpu0-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x31d>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0x55>;
				qcom,cpulist = <0x12>;
				qcom,target-dev = <0x54>;
			};

			qcom,cpu0-cpu-llcc-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x326>;
				qcom,cachemiss-ev = <0x2a>;
				qcom,core-dev-table = <0x11df00 0x11e1 0x172500 0x1bc6 0x1b8a00 0x23c3>;
				qcom,cpulist = <0x12 0x13 0x14 0x15>;
				qcom,target-dev = <0x60>;
			};

			qcom,cpu0-llcc-ddr-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x327>;
				qcom,cachemiss-ev = <0x1000>;
				qcom,cpulist = <0x12 0x13 0x14 0x15>;
				qcom,target-dev = <0x61>;

				ddr4-map {
					qcom,core-dev-table = <0xe5b00 0x6b8 0x11df00 0x826 0x172500 0xb71 0x1b8a00 0xf27>;
					qcom,ddr-type = <0x7>;
				};

				ddr5-map {
					qcom,core-dev-table = <0xe5b00 0x6b8 0x11df00 0x826 0x172500 0xb71 0x1b8a00 0x172b>;
					qcom,ddr-type = <0x8>;
				};
			};

			qcom,cpu1-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x31e>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0x55>;
				qcom,cpulist = <0x13>;
				qcom,target-dev = <0x56>;
			};

			qcom,cpu2-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x31f>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0x55>;
				qcom,cpulist = <0x14>;
				qcom,target-dev = <0x57>;
			};

			qcom,cpu3-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x320>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0x55>;
				qcom,cpulist = <0x15>;
				qcom,target-dev = <0x58>;
			};

			qcom,cpu4-computemon {
				compatible = "qcom,arm-compute-mon";
				phandle = <0x32b>;
				qcom,cpulist = <0x16 0x17 0x18>;
				qcom,target-dev = <0x65>;

				ddr4-map {
					qcom,core-dev-table = <0xa8b38 0x6b8 0x127500 0x826 0x16da00 0xb71 0x193458 0xf27 0x1d0100 0x172b 0x240900 0x1973 0x294f00 0x1fc8>;
					qcom,ddr-type = <0x7>;
				};

				ddr5-map {
					qcom,core-dev-table = <0xa8b38 0x6b8 0x127500 0x826 0x16da00 0xb71 0x193458 0xf27 0x1d0100 0x1973 0x240900 0x1f2c 0x294f00 0x2f9f>;
					qcom,ddr-type = <0x8>;
				};
			};

			qcom,cpu4-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x321>;
				qcom,access-ev = <0x2b>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0x5a>;
				qcom,cpulist = <0x16>;
				qcom,target-dev = <0x59>;
				qcom,wb-ev = <0x18>;
			};

			qcom,cpu4-cpu-llcc-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x329>;
				qcom,cachemiss-ev = <0x2a>;
				qcom,core-dev-table = <0xa8b38 0x11e1 0xe5b00 0x1bc6 0x127500 0x23c3 0x193458 0x300a 0x240900 0x379c 0x294f00 0x3f89>;
				qcom,cpulist = <0x16 0x17 0x18 0x19>;
				qcom,target-dev = <0x63>;
			};

			qcom,cpu4-llcc-computemon {
				compatible = "qcom,arm-compute-mon";
				phandle = <0x32c>;
				qcom,core-dev-table = <0x1d0100 0x8f0 0x294f00 0x23c3>;
				qcom,cpulist = <0x16 0x17 0x18 0x19>;
				qcom,target-dev = <0x66>;
			};

			qcom,cpu4-llcc-ddr-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x32a>;
				qcom,cachemiss-ev = <0x1000>;
				qcom,cpulist = <0x16 0x17 0x18 0x19>;
				qcom,target-dev = <0x64>;

				ddr4-map {
					qcom,core-dev-table = <0xa8b38 0x6b8 0xe5b00 0x826 0x127500 0xf27 0x193458 0x172b 0x240900 0x1973 0x294f00 0x1fc8>;
					qcom,ddr-type = <0x7>;
				};

				ddr5-map {
					qcom,core-dev-table = <0xa8b38 0x6b8 0xe5b00 0x826 0x127500 0xf27 0x193458 0x172b 0x1d0100 0x1973 0x240900 0x1f2c 0x294f00 0x2f9f>;
					qcom,ddr-type = <0x8>;
				};
			};

			qcom,cpu4-qoslatmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x32e>;
				qcom,cachemiss-ev = <0x1000>;
				qcom,core-dev-table = <0x493e0 0x1 0x2dc6c0 0x2>;
				qcom,cpulist = <0x16 0x17 0x18 0x19>;
				qcom,target-dev = <0x68>;
			};

			qcom,cpu5-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x322>;
				qcom,access-ev = <0x2b>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0x5a>;
				qcom,cpulist = <0x17>;
				qcom,target-dev = <0x5b>;
				qcom,wb-ev = <0x18>;
			};

			qcom,cpu6-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x323>;
				qcom,access-ev = <0x2b>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0x5a>;
				qcom,cpulist = <0x18>;
				qcom,target-dev = <0x5c>;
				qcom,wb-ev = <0x18>;
			};

			qcom,cpu7-computemon {
				compatible = "qcom,arm-compute-mon";
				phandle = <0x32d>;
				qcom,cpulist = <0x19>;
				qcom,target-dev = <0x67>;

				ddr4-map {
					qcom,core-dev-table = <0x240900 0x6b8 0x294f00 0x1fc8>;
					qcom,ddr-type = <0x7>;
				};

				ddr5-map {
					qcom,core-dev-table = <0x240900 0x6b8 0x294f00 0x2f9f>;
					qcom,ddr-type = <0x8>;
				};
			};

			qcom,cpu7-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x324>;
				qcom,access-ev = <0x2b>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0x5e>;
				qcom,cpulist = <0x19>;
				qcom,target-dev = <0x5d>;
				qcom,wb-ev = <0x18>;
			};

			qcom,cpu7-l3-computemon {
				compatible = "qcom,arm-compute-mon";
				phandle = <0x325>;
				qcom,core-dev-table = <0x211b00 0x11e1a300 0x294f00 0x54afb000>;
				qcom,cpulist = <0x19>;
				qcom,target-dev = <0x5f>;
			};

			qcom,cpu7-qoslatmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x32f>;
				qcom,cachemiss-ev = <0x1000>;
				qcom,core-dev-table = <0x211b00 0x1 0x294f00 0x2>;
				qcom,cpulist = <0x19>;
				qcom,target-dev = <0x69>;
			};
		};

		qcom,cpu0-llcc-ddr-lat {
			compatible = "qcom,devfreq-icc-ddr";
			governor = "mem_latency";
			interconnects = <0x1d 0x3 0x1d 0x200>;
			operating-points-v2 = <0x4f>;
			phandle = <0x61>;
			qcom,active-only;
		};

		qcom,cpu1-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			governor = "mem_latency";
			interconnects = <0x51 0x0 0x51 0x2>;
			phandle = <0x56>;
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
		};

		qcom,cpu2-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			governor = "mem_latency";
			interconnects = <0x51 0x0 0x51 0x3>;
			phandle = <0x57>;
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
		};

		qcom,cpu3-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			governor = "mem_latency";
			interconnects = <0x51 0x0 0x51 0x4>;
			phandle = <0x58>;
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
		};

		qcom,cpu4-cpu-ddr-latfloor {
			compatible = "qcom,devfreq-icc-ddr";
			governor = "compute";
			interconnects = <0x1d 0x3 0x1d 0x200>;
			operating-points-v2 = <0x4f>;
			phandle = <0x65>;
			qcom,active-only;
		};

		qcom,cpu4-cpu-ddr-qoslat {
			compatible = "qcom,devfreq-qoslat";
			governor = "mem_latency";
			mboxes = <0x2 0x0>;
			operating-points-v2 = <0x53>;
			phandle = <0x68>;
		};

		qcom,cpu4-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			governor = "mem_latency";
			interconnects = <0x51 0x0 0x51 0x5>;
			phandle = <0x59>;
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
		};

		qcom,cpu4-cpu-l3-tbl {
			phandle = <0x5a>;
			qcom,core-dev-table = <0xe5b00 0x21301800 0x127500 0x3010b000 0x193200 0x46f41000 0x1d0100 0x538ab800 0x240900 0x54afb000>;
		};

		qcom,cpu4-cpu-llcc-lat {
			compatible = "qcom,devfreq-icc";
			governor = "mem_latency";
			interconnects = <0x2e 0x2 0x2e 0x23b>;
			operating-points-v2 = <0x4d>;
			phandle = <0x63>;
			qcom,active-only;
		};

		qcom,cpu4-cpu-llcc-latfloor {
			compatible = "qcom,devfreq-icc";
			governor = "compute";
			interconnects = <0x2e 0x2 0x2e 0x23b>;
			operating-points-v2 = <0x4d>;
			phandle = <0x66>;
			qcom,active-only;
		};

		qcom,cpu4-llcc-ddr-lat {
			compatible = "qcom,devfreq-icc-ddr";
			governor = "mem_latency";
			interconnects = <0x1d 0x3 0x1d 0x200>;
			operating-points-v2 = <0x4f>;
			phandle = <0x64>;
			qcom,active-only;
		};

		qcom,cpu5-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			governor = "mem_latency";
			interconnects = <0x51 0x0 0x51 0x6>;
			phandle = <0x5b>;
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
		};

		qcom,cpu6-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			governor = "mem_latency";
			interconnects = <0x51 0x0 0x51 0x7>;
			phandle = <0x5c>;
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
		};

		qcom,cpu7-cpu-ddr-latfloor {
			compatible = "qcom,devfreq-icc-ddr";
			governor = "compute";
			interconnects = <0x1d 0x3 0x1d 0x200>;
			operating-points-v2 = <0x4f>;
			phandle = <0x67>;
			qcom,active-only;
		};

		qcom,cpu7-cpu-ddr-qoslatfloor {
			compatible = "qcom,devfreq-qoslat";
			governor = "mem_latency";
			mboxes = <0x2 0x0>;
			operating-points-v2 = <0x53>;
			phandle = <0x69>;
		};

		qcom,cpu7-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			governor = "mem_latency";
			interconnects = <0x51 0x0 0x51 0x8>;
			phandle = <0x5d>;
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
		};

		qcom,cpu7-cpu-l3-latfloor {
			compatible = "qcom,devfreq-icc-l3";
			governor = "compute";
			interconnects = <0x51 0x0 0x51 0x9>;
			phandle = <0x5f>;
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
		};

		qcom,cpu7-cpu-l3-tbl {
			phandle = <0x5e>;
			qcom,core-dev-table = <0x10b300 0x21301800 0x135600 0x3010b000 0x1af400 0x46f41000 0x211b00 0x538ab800 0x294f00 0x54afb000>;
		};

		qcom,cpufreq-hw {
			#freq-domain-cells = <0x2>;
			clock-names = "xo", "alternate";
			clocks = <0x21 0x0 0x24 0x0>;
			compatible = "qcom,cpufreq-hw-epss";
			interrupt-names = "dcvsh0_int", "dcvsh1_int", "dcvsh2_int";
			interrupts = <0x0 0x1e 0x4 0x0 0x1f 0x4 0x0 0x13 0x4>;
			phandle = <0x4>;
			qcom,lut-row-size = <0x4>;
			qcom,skip-enable-check;
			reg = <0x18591000 0x1000 0x18592000 0x1000 0x18593000 0x1000>;
			reg-names = "freq-domain0", "freq-domain1", "freq-domain2";

			qcom,cpu-hotplug {
				compatible = "qcom,cpu-hotplug";

				cpu0-hotplug {
					#cooling-cells = <0x2>;
					phandle = <0x8b>;
					qcom,cpu = <0x12>;
				};

				cpu1-hotplug {
					#cooling-cells = <0x2>;
					phandle = <0x8f>;
					qcom,cpu = <0x13>;
				};

				cpu2-hotplug {
					#cooling-cells = <0x2>;
					phandle = <0x93>;
					qcom,cpu = <0x14>;
				};

				cpu3-hotplug {
					#cooling-cells = <0x2>;
					phandle = <0x97>;
					qcom,cpu = <0x15>;
				};

				cpu4-hotplug {
					#cooling-cells = <0x2>;
					phandle = <0x9b>;
					qcom,cpu = <0x16>;
				};

				cpu5-hotplug {
					#cooling-cells = <0x2>;
					phandle = <0xa1>;
					qcom,cpu = <0x17>;
				};

				cpu6-hotplug {
					#cooling-cells = <0x2>;
					phandle = <0xa7>;
					qcom,cpu = <0x18>;
				};

				cpu7-hotplug {
					#cooling-cells = <0x2>;
					phandle = <0xad>;
					qcom,cpu = <0x19>;
				};
			};

			qcom,cpu-isolation {
				compatible = "qcom,cpu-isolate";

				cpu0-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x89>;
					qcom,cpu = <0x12>;
				};

				cpu1-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x8d>;
					qcom,cpu = <0x13>;
				};

				cpu2-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x91>;
					qcom,cpu = <0x14>;
				};

				cpu3-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x95>;
					qcom,cpu = <0x15>;
				};

				cpu4-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x99>;
					qcom,cpu = <0x16>;
				};

				cpu5-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x9f>;
					qcom,cpu = <0x17>;
				};

				cpu6-isolate {
					#cooling-cells = <0x2>;
					phandle = <0xa5>;
					qcom,cpu = <0x18>;
				};

				cpu7-isolate {
					#cooling-cells = <0x2>;
					phandle = <0xab>;
					qcom,cpu = <0x19>;
				};
			};

			qcom,cpu-voltage-cdev {
				compatible = "qcom,cc-cooling-devices";

				thermal-cluster-4-7 {
					#cooling-cells = <0x2>;
					phandle = <0x2e6>;
					qcom,cluster0 = <0x16 0x17 0x18>;
					qcom,cluster1 = <0x19>;
				};
			};

			qcom,limits-dcvs {
				compatible = "qcom,msm-hw-limits";
				isens-vref-0p8-settings = <0xd6d80 0xd6d80 0x7530>;
				isens-vref-1p8-settings = <0x1b7740 0x1b7740 0x4e20>;
				isens_vref_0p8-supply = <0x2b>;
				isens_vref_1p8-supply = <0x2c>;
			};
		};

		qcom,cpufreq-hw-debug@18591000 {
			compatible = "qcom,cpufreq-hw-epss-debug";
			qcom,freq-hw-domain = <0x4 0x0 0x4 0x1 0x4 0x2>;
			reg = <0x18591000 0x800>;
			reg-names = "domain-top";
		};

		qcom,csid-lite0 {
			camss-supply = <0x2a4>;
			cell-index = <0x3>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_lite_ahb", "ife_clk";
			clock-rates = <0x17d78400 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0>;
			clocks = <0x26 0x57 0x26 0x56 0x26 0x1f 0x26 0x55 0x26 0x54 0x26 0x51 0x26 0x53>;
			compatible = "qcom,csid-lite580";
			interrupt-names = "csid-lite0";
			interrupts = <0x0 0x1d4 0x1>;
			phandle = <0x570>;
			reg = <0xacd9200 0x1000>;
			reg-cam-base = <0xd9200>;
			reg-names = "csid-lite";
			regulator-names = "camss";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
		};

		qcom,csid-lite1 {
			camss-supply = <0x2a4>;
			cell-index = <0x4>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_lite_ahb", "ife_clk";
			clock-rates = <0x17d78400 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0>;
			clocks = <0x26 0x57 0x26 0x56 0x26 0x1f 0x26 0x55 0x26 0x54 0x26 0x51 0x26 0x53>;
			compatible = "qcom,csid-lite580";
			interrupt-names = "csid-lite1";
			interrupts = <0x0 0x167 0x1>;
			phandle = <0x572>;
			reg = <0xacdb400 0x1000>;
			reg-cam-base = <0xdb400>;
			reg-names = "csid-lite";
			regulator-names = "camss";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
		};

		qcom,csid0 {
			camss-supply = <0x2a4>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_clk", "ife_0_areg", "ife_0_ahb", "ife_axi_clk";
			clock-rates = <0x17d78400 0x0 0x0 0x0 0x14257880 0x0 0x5f5e100 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c4fecc0 0x0 0xbebc200 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x23c34600 0x0 0x11e1a300 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x2aea5400 0x0 0x17d78400 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x2aea5400 0x0 0x17d78400 0x0 0x0>;
			clocks = <0x26 0x3e 0x26 0x3d 0x26 0x1f 0x26 0x3c 0x26 0x3b 0x26 0x3a 0x26 0x38 0x26 0x37 0x26 0x39>;
			compatible = "qcom,csid580";
			ife0-supply = <0x2b2>;
			interrupt-names = "csid0";
			interrupts = <0x0 0x1d0 0x1>;
			phandle = <0x56a>;
			reg = <0xacb5200 0x1000>;
			reg-cam-base = <0xb5200>;
			reg-names = "csid";
			regulator-names = "camss", "ife0";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
		};

		qcom,csid1 {
			camss-supply = <0x2a4>;
			cell-index = <0x1>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_clk", "ife_1_areg", "ife_1_ahb", "ife_axi_clk";
			clock-rates = <0x17d78400 0x0 0x0 0x0 0x14257880 0x0 0x5f5e100 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c4fecc0 0x0 0xbebc200 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x23c34600 0x0 0x11e1a300 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x2aea5400 0x0 0x17d78400 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x2aea5400 0x0 0x17d78400 0x0 0x0>;
			clocks = <0x26 0x47 0x26 0x46 0x26 0x1f 0x26 0x45 0x26 0x44 0x26 0x43 0x26 0x41 0x26 0x40 0x26 0x42>;
			compatible = "qcom,csid580";
			ife1-supply = <0x2b3>;
			interrupt-names = "csid1";
			interrupts = <0x0 0x1d2 0x1>;
			phandle = <0x56c>;
			reg = <0xacc4200 0x1000>;
			reg-cam-base = <0xc4200>;
			reg-names = "csid";
			regulator-names = "camss", "ife1";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
		};

		qcom,csid2 {
			camss-supply = <0x2a4>;
			cell-index = <0x2>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_clk", "ife_2_areg", "ife_2_ahb", "ife_axi_clk";
			clock-rates = <0x17d78400 0x0 0x0 0x0 0x14257880 0x0 0x5f5e100 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c4fecc0 0x0 0xbebc200 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x23c34600 0x0 0x11e1a300 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x2aea5400 0x0 0x17d78400 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x2aea5400 0x0 0x17d78400 0x0 0x0>;
			clocks = <0x26 0x50 0x26 0x4f 0x26 0x1f 0x26 0x4e 0x26 0x4d 0x26 0x4c 0x26 0x4a 0x26 0x49 0x26 0x4b>;
			compatible = "qcom,csid580";
			ife2-supply = <0x2b4>;
			interrupt-names = "csid2";
			interrupts = <0x0 0x280 0x1>;
			phandle = <0x56e>;
			reg = <0xacf0200 0x1000>;
			reg-cam-base = <0xf0200>;
			reg-names = "csid";
			regulator-names = "camss", "ife2";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
		};

		qcom,csiphy0 {
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs";
			clock-names = "cphy_rx_clk_src", "csiphy0_clk", "csi0phytimer_clk_src", "csi0phytimer_clk";
			clock-rates = <0xfe502ab 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x11e1a300 0x0>;
			clocks = <0x26 0x1f 0x26 0x2c 0x26 0x21 0x26 0x20>;
			compatible = "qcom,csiphy-v1.2.4", "qcom,csiphy";
			csi-vdd-0p9-supply = <0x133>;
			csi-vdd-1p2-supply = <0x137>;
			gdscr-supply = <0x2a4>;
			interrupt-names = "csiphy0";
			interrupts = <0x0 0x1dd 0x1>;
			phandle = <0x556>;
			refgen-supply = <0xda>;
			reg = <0xac6a000 0x2000>;
			reg-cam-base = <0x6a000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "refgen", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-load-current = <0x0 0x0 0xd2f0 0x17890>;
			rgltr-max-voltage = <0x0 0x0 0x1339e0 0x100590>;
			rgltr-min-voltage = <0x0 0x0 0x124f80 0xd6d80>;
			src-clock-name = "csi0phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy1 {
			cell-index = <0x1>;
			clock-cntl-level = "lowsvs", "svs";
			clock-names = "cphy_rx_clk_src", "csiphy1_clk", "csi1phytimer_clk_src", "csi1phytimer_clk";
			clock-rates = <0xfe502ab 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x11e1a300 0x0>;
			clocks = <0x26 0x1f 0x26 0x2d 0x26 0x23 0x26 0x22>;
			compatible = "qcom,csiphy-v1.2.4", "qcom,csiphy";
			csi-vdd-0p9-supply = <0x133>;
			csi-vdd-1p2-supply = <0x137>;
			gdscr-supply = <0x2a4>;
			interrupt-names = "csiphy1";
			interrupts = <0x0 0x1de 0x1>;
			phandle = <0x557>;
			refgen-supply = <0xda>;
			reg = <0xac6c000 0x2000>;
			reg-cam-base = <0x6c000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "refgen", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-load-current = <0x0 0x0 0xd2f0 0x17890>;
			rgltr-max-voltage = <0x0 0x0 0x1339e0 0x100590>;
			rgltr-min-voltage = <0x0 0x0 0x124f80 0xd6d80>;
			src-clock-name = "csi1phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy2 {
			cell-index = <0x2>;
			clock-cntl-level = "lowsvs", "svs";
			clock-names = "cphy_rx_clk_src", "csiphy2_clk", "csi2phytimer_clk_src", "csi2phytimer_clk";
			clock-rates = <0xfe502ab 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x11e1a300 0x0>;
			clocks = <0x26 0x1f 0x26 0x2e 0x26 0x25 0x26 0x24>;
			compatible = "qcom,csiphy-v1.2.4", "qcom,csiphy";
			csi-vdd-0p9-supply = <0x133>;
			csi-vdd-1p2-supply = <0x137>;
			gdscr-supply = <0x2a4>;
			interrupt-names = "csiphy2";
			interrupts = <0x0 0x1df 0x1>;
			phandle = <0x558>;
			refgen-supply = <0xda>;
			reg = <0xac6e000 0x2000>;
			reg-cam-base = <0x6e000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "refgen", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-load-current = <0x0 0x0 0xd2f0 0x17890>;
			rgltr-max-voltage = <0x0 0x0 0x1339e0 0x100590>;
			rgltr-min-voltage = <0x0 0x0 0x124f80 0xd6d80>;
			src-clock-name = "csi2phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy3 {
			cell-index = <0x3>;
			clock-cntl-level = "lowsvs", "svs";
			clock-names = "cphy_rx_clk_src", "csiphy3_clk", "csi3phytimer_clk_src", "csi3phytimer_clk";
			clock-rates = <0xfe502ab 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x11e1a300 0x0>;
			clocks = <0x26 0x1f 0x26 0x2f 0x26 0x27 0x26 0x26>;
			compatible = "qcom,csiphy-v1.2.4", "qcom,csiphy";
			csi-vdd-0p9-supply = <0x133>;
			csi-vdd-1p2-supply = <0x137>;
			gdscr-supply = <0x2a4>;
			interrupt-names = "csiphy3";
			interrupts = <0x0 0x1c0 0x1>;
			phandle = <0x559>;
			refgen-supply = <0xda>;
			reg = <0xac70000 0x2000>;
			reg-cam-base = <0x70000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "refgen", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-load-current = <0x0 0x0 0xd2f0 0x17890>;
			rgltr-max-voltage = <0x0 0x0 0x1339e0 0x100590>;
			rgltr-min-voltage = <0x0 0x0 0x124f80 0xd6d80>;
			src-clock-name = "csi3phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy4 {
			cell-index = <0x4>;
			clock-cntl-level = "lowsvs", "svs";
			clock-names = "cphy_rx_clk_src", "csiphy4_clk", "csi4phytimer_clk_src", "csi4phytimer_clk";
			clock-rates = <0xfe502ab 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x11e1a300 0x0>;
			clocks = <0x26 0x1f 0x26 0x30 0x26 0x29 0x26 0x28>;
			compatible = "qcom,csiphy-v1.2.4", "qcom,csiphy";
			csi-vdd-0p9-supply = <0x133>;
			csi-vdd-1p2-supply = <0x137>;
			gdscr-supply = <0x2a4>;
			interrupt-names = "csiphy4";
			interrupts = <0x0 0x7a 0x1>;
			phandle = <0x55a>;
			refgen-supply = <0xda>;
			reg = <0xac72000 0x2000>;
			reg-cam-base = <0x72000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "refgen", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-load-current = <0x0 0x0 0xd2f0 0x17890>;
			rgltr-max-voltage = <0x0 0x0 0x1339e0 0x100590>;
			rgltr-min-voltage = <0x0 0x0 0x124f80 0xd6d80>;
			src-clock-name = "csi4phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy5 {
			cell-index = <0x5>;
			clock-cntl-level = "lowsvs", "svs";
			clock-names = "cphy_rx_clk_src", "csiphy5_clk", "csi5phytimer_clk_src", "csi5phytimer_clk";
			clock-rates = <0xfe502ab 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x11e1a300 0x0>;
			clocks = <0x26 0x1f 0x26 0x31 0x26 0x2b 0x26 0x2a>;
			compatible = "qcom,csiphy-v1.2.4", "qcom,csiphy";
			csi-vdd-0p9-supply = <0x133>;
			csi-vdd-1p2-supply = <0x137>;
			gdscr-supply = <0x2a4>;
			interrupt-names = "csiphy5";
			interrupts = <0x0 0x59 0x1>;
			phandle = <0x55b>;
			refgen-supply = <0xda>;
			reg = <0xac74000 0x2000>;
			reg-cam-base = <0x74000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "refgen", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-load-current = <0x0 0x0 0xd2f0 0x17890>;
			rgltr-max-voltage = <0x0 0x0 0x1339e0 0x100590>;
			rgltr-min-voltage = <0x0 0x0 0x124f80 0xd6d80>;
			src-clock-name = "csi5phytimer_clk_src";
			status = "ok";
		};

		qcom,cvp@ab00000 {
			clock-names = "gcc_video_axi1", "cvp_clk", "core_clk";
			clocks = <0x24 0x96 0x25 0xd 0x25 0x9>;
			compatible = "qcom,msm-cvp", "qcom,shima-cvp";
			cvp,firmware-name = "evass-lt";
			cvp-core-supply = <0x224>;
			cvp-supply = <0x223>;
			interrupts = <0x0 0xea 0x4>;
			phandle = <0x4b0>;
			qcom,allowed-clock-rates = <0x10b07600 0x15d0b780 0x1a76e700>;
			qcom,clock-configs = <0x0 0x1 0x1>;
			qcom,ipcc-reg = <0x400000 0x100000>;
			qcom,proxy-clock-names = "gcc_video_axi1", "cvp_clk", "core_clk";
			qcom,reg-presets = <0xb0088 0x0>;
			reg = <0xab00000 0x100000>;
			reset-names = "cvp_axi_reset", "cvp_core_reset";
			reset-power-status = <0x2 0x1>;
			resets = <0x24 0x10 0x25 0x6>;
			status = "ok";

			cvp_bus_ddr {
				compatible = "qcom,msm-cvp,bus";
				label = "cvp-ddr";
				qcom,bus-governor = "performance";
				qcom,bus-master = <0x22>;
				qcom,bus-range-kbps = <0x3e8 0x63af88>;
				qcom,bus-slave = <0x200>;
			};

			cvp_cnoc {
				compatible = "qcom,msm-cvp,bus";
				label = "cvp-cnoc";
				qcom,bus-governor = "performance";
				qcom,bus-master = <0x2>;
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
				qcom,bus-slave = <0x22f>;
			};

			cvp_non_secure_cb {
				buffer-types = <0xfff>;
				compatible = "qcom,msm-cvp,context-bank";
				dma-coherent-hint-cached;
				iommus = <0x1a 0x2920 0x400>;
				label = "cvp_hlos";
				qcom,iommu-dma-addr-pool = <0x4b000000 0x90000000>;
				qcom,iommu-faults = "non-fatal", "stall-disable";
			};

			cvp_secure_nonpixel_cb {
				buffer-types = <0x741>;
				compatible = "qcom,msm-cvp,context-bank";
				iommus = <0x1a 0x2924 0x400>;
				label = "cvp_sec_nonpixel";
				qcom,iommu-dma-addr-pool = <0x1000000 0x25800000>;
				qcom,iommu-faults = "non-fatal", "stall-disable";
				qcom,iommu-vmid = <0xb>;
			};

			cvp_secure_pixel_cb {
				buffer-types = <0x106>;
				compatible = "qcom,msm-cvp,context-bank";
				iommus = <0x1a 0x2923 0x400>;
				label = "cvp_sec_pixel";
				qcom,iommu-dma-addr-pool = <0x26800000 0x24800000>;
				qcom,iommu-faults = "non-fatal", "stall-disable";
				qcom,iommu-vmid = <0xa>;
			};

			qcom,msm-cvp,mem_cdsp {
				compatible = "qcom,msm-cvp,mem-cdsp";
				memory-region = <0x225>;
			};
		};

		qcom,dp_display@ae90000 {
			#clock-cells = <0x1>;
			cell-index = <0x0>;
			clock-names = "core_aux_clk", "core_usb_ref_clk_src", "core_usb_pipe_clk", "link_clk", "link_iface_clk", "pixel_clk_rcg", "pixel_parent", "pixel1_clk_rcg", "strm0_pixel_clk", "strm1_pixel_clk";
			clocks = <0x27 0xb 0x21 0x0 0x24 0x92 0x27 0xd 0x27 0x10 0x27 0x14 0x22e 0x5 0x27 0x12 0x27 0x13 0x27 0x11>;
			compatible = "qcom,dp-display";
			interrupt-parent = <0x228>;
			interrupts = <0xc 0x0>;
			phandle = <0x22e>;
			qcom,altmode-dev = <0x22c 0x0>;
			qcom,aux-cfg0-settings = [20 00];
			qcom,aux-cfg1-settings = [24 13];
			qcom,aux-cfg2-settings = [28 a4];
			qcom,aux-cfg3-settings = [2c 00];
			qcom,aux-cfg4-settings = [30 0a];
			qcom,aux-cfg5-settings = [34 26];
			qcom,aux-cfg6-settings = [38 0a];
			qcom,aux-cfg7-settings = [3c 03];
			qcom,aux-cfg8-settings = [40 b7];
			qcom,aux-cfg9-settings = [44 03];
			qcom,dp-aux-switch = <0x22a>;
			qcom,ext-disp = <0x22b>;
			qcom,max-pclk-frequency-khz = <0xa4cb8>;
			qcom,mst-enable;
			qcom,phy-version = <0x420>;
			qcom,pll-revision = "5nm-v1";
			reg = <0xae90000 0xf4 0xae90200 0xc0 0xae90400 0x72c 0xae91000 0x98 0x88eaa00 0x198 0x88ea200 0x160 0x88ea600 0x160 0xaf02004 0x1d4 0x88ea000 0x1c8 0x88e8000 0x3c 0xaee1000 0x2c 0xae91400 0x98 0xaf03000 0x8>;
			reg-names = "dp_ahb", "dp_aux", "dp_link", "dp_p0", "dp_phy", "dp_ln_tx0", "dp_ln_tx1", "dp_mmss_cc", "dp_pll", "usb3_dp_com", "hdcp_physical", "dp_p1", "gdsc";
			usb-controller = <0x22d>;
			usb-phy = <0x131>;
			vdd_mx-supply = <0x23>;
			vdda-0p9-supply = <0x136>;
			vdda-1p2-supply = <0x137>;

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "refgen";
					reg = <0x0>;
				};
			};

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x54c4>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x0>;
				};
			};

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x1c138>;
					qcom,supply-max-voltage = <0xdea80>;
					qcom,supply-min-voltage = <0xdea80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x0>;
				};
			};

			qcom,pll-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,pll-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0xffff>;
					qcom,supply-min-voltage = <0x180>;
					qcom,supply-name = "vdd_mx";
					reg = <0x0>;
				};
			};
		};

		qcom,evass@abb0000 {
			compatible = "qcom,pil-tz-generic";
			memory-region = <0x40>;
			qcom,firmware-name = "evass";
			qcom,pas-id = <0x1a>;
			reg = <0xabb0000 0x2000>;
			status = "ok";
		};

		qcom,gdsc@10f004 {
			compatible = "qcom,gdsc";
			phandle = <0x12d>;
			qcom,retain-regs;
			reg = <0x10f004 0x4>;
			regulator-name = "gcc_usb30_prim_gdsc";
			status = "ok";
		};

		qcom,gdsc@16b004 {
			compatible = "qcom,gdsc";
			phandle = <0x140>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			qcom,retain-regs;
			reg = <0x16b004 0x4>;
			regulator-name = "gcc_pcie_0_gdsc";
			status = "ok";
		};

		qcom,gdsc@177004 {
			compatible = "qcom,gdsc";
			phandle = <0x41e>;
			qcom,retain-regs;
			reg = <0x177004 0x4>;
			regulator-name = "gcc_ufs_phy_gdsc";
			status = "ok";
		};

		qcom,gdsc@17d050 {
			compatible = "qcom,gdsc";
			phandle = <0x21a>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d050 0x4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc";
			status = "ok";
		};

		qcom,gdsc@17d054 {
			compatible = "qcom,gdsc";
			phandle = <0x21f>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d054 0x4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc";
			status = "ok";
		};

		qcom,gdsc@17d058 {
			compatible = "qcom,gdsc";
			phandle = <0x21b>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d058 0x4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc";
			status = "ok";
		};

		qcom,gdsc@17d05c {
			compatible = "qcom,gdsc";
			phandle = <0x21c>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d05c 0x4>;
			regulator-name = "hlos1_vote_turing_mmu_tbu0_gdsc";
			status = "ok";
		};

		qcom,gdsc@17d060 {
			compatible = "qcom,gdsc";
			phandle = <0x21d>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d060 0x4>;
			regulator-name = "hlos1_vote_turing_mmu_tbu1_gdsc";
			status = "ok";
		};

		qcom,gdsc@17d06c {
			compatible = "qcom,gdsc";
			phandle = <0x220>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d06c 0x4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc";
			status = "ok";
		};

		qcom,gdsc@17d078 {
			compatible = "qcom,gdsc";
			phandle = <0x218>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d078 0x4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_mdp0_gdsc";
			status = "ok";
		};

		qcom,gdsc@17d07c {
			compatible = "qcom,gdsc";
			phandle = <0x219>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d07c 0x4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_mdp1_gdsc";
			status = "ok";
		};

		qcom,gdsc@18d004 {
			compatible = "qcom,gdsc";
			phandle = <0x41d>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			qcom,retain-regs;
			reg = <0x18d004 0x4>;
			regulator-name = "gcc_pcie_1_gdsc";
			status = "ok";
		};

		qcom,gdsc@19e004 {
			compatible = "qcom,gdsc";
			phandle = <0x41f>;
			qcom,retain-regs;
			reg = <0x19e004 0x4>;
			regulator-name = "gcc_usb30_sec_gdsc";
			status = "disabled";
		};

		qcom,gdsc@3d9100c {
			clock-names = "ahb_clk";
			clocks = <0x24 0x1e>;
			compatible = "qcom,gdsc";
			domain-addr = <0x125>;
			parent-supply = <0x126>;
			phandle = <0x227>;
			qcom,reset-aon-logic;
			qcom,retain-regs;
			qcom,skip-disable-before-sw-enable;
			reg = <0x3d9100c 0x4>;
			regulator-name = "gpu_gx_gdsc";
			status = "ok";
			sw-reset = <0x124>;
		};

		qcom,gdsc@3d9106c {
			clock-names = "ahb_clk";
			clocks = <0x24 0x1e>;
			compatible = "qcom,gdsc";
			hw-ctrl-addr = <0x123>;
			parent-supply = <0x20>;
			phandle = <0x217>;
			qcom,no-status-check-on-disable;
			qcom,retain-regs;
			reg = <0x3d9106c 0x4>;
			regulator-name = "gpu_cx_gdsc";
			status = "ok";
		};

		qcom,gdsc@aaf2004 {
			compatible = "qcom,gdsc";
			phandle = <0x420>;
			qcom,retain-regs;
			reg = <0xaaf2004 0x4>;
			regulator-name = "video_cc_mvsc_gdsc";
			status = "disabled";
		};

		qcom,gdsc@abf0bf8 {
			clock-names = "ahb_clk";
			clocks = <0x24 0x94>;
			compatible = "qcom,gdsc";
			parent-supply = <0x20>;
			phandle = <0x3d>;
			qcom,retain-regs;
			reg = <0xabf0bf8 0x4>;
			regulator-name = "video_cc_mvs0c_gdsc";
			status = "ok";
		};

		qcom,gdsc@abf0c98 {
			clock-names = "ahb_clk";
			clocks = <0x24 0x94>;
			compatible = "qcom,gdsc";
			parent-supply = <0x20>;
			phandle = <0x223>;
			qcom,retain-regs;
			reg = <0xabf0c98 0x4>;
			regulator-name = "video_cc_mvs1c_gdsc";
			status = "ok";
		};

		qcom,gdsc@abf0d18 {
			clock-names = "ahb_clk";
			clocks = <0x24 0x94>;
			compatible = "qcom,gdsc";
			parent-supply = <0x20>;
			phandle = <0x222>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0xabf0d18 0x4>;
			regulator-name = "video_cc_mvs0_gdsc";
			status = "ok";
		};

		qcom,gdsc@abf0d98 {
			clock-names = "ahb_clk";
			clocks = <0x24 0x94>;
			compatible = "qcom,gdsc";
			parent-supply = <0x20>;
			phandle = <0x224>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0xabf0d98 0x4>;
			regulator-name = "video_cc_mvs1_gdsc";
			status = "ok";
		};

		qcom,gdsc@ad07004 {
			clock-names = "ahb_clk";
			clocks = <0x24 0xa>;
			compatible = "qcom,gdsc";
			parent-supply = <0x20>;
			phandle = <0x2b5>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0xad07004 0x4>;
			regulator-name = "cam_cc_bps_gdsc";
			status = "ok";
		};

		qcom,gdsc@ad08004 {
			clock-names = "ahb_clk";
			clocks = <0x24 0xa>;
			compatible = "qcom,gdsc";
			parent-supply = <0x20>;
			phandle = <0x2a3>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0xad08004 0x4>;
			regulator-name = "cam_cc_ipe_0_gdsc";
			status = "ok";
		};

		qcom,gdsc@ad0a004 {
			clock-names = "ahb_clk";
			clocks = <0x24 0xa>;
			compatible = "qcom,gdsc";
			parent-supply = <0x20>;
			phandle = <0x2b2>;
			qcom,retain-regs;
			reg = <0xad0a004 0x4>;
			regulator-name = "cam_cc_ife_0_gdsc";
			status = "ok";
		};

		qcom,gdsc@ad0b004 {
			clock-names = "ahb_clk";
			clocks = <0x24 0xa>;
			compatible = "qcom,gdsc";
			parent-supply = <0x20>;
			phandle = <0x2b3>;
			qcom,retain-regs;
			reg = <0xad0b004 0x4>;
			regulator-name = "cam_cc_ife_1_gdsc";
			status = "ok";
		};

		qcom,gdsc@ad0b070 {
			clock-names = "ahb_clk";
			clocks = <0x24 0xa>;
			compatible = "qcom,gdsc";
			parent-supply = <0x20>;
			phandle = <0x2b4>;
			qcom,retain-regs;
			reg = <0xad0b070 0x4>;
			regulator-name = "cam_cc_ife_2_gdsc";
			status = "ok";
		};

		qcom,gdsc@ad0c120 {
			clock-names = "ahb_clk";
			clocks = <0x24 0xa>;
			compatible = "qcom,gdsc";
			parent-supply = <0x20>;
			phandle = <0x2a4>;
			qcom,retain-regs;
			reg = <0xad0c120 0x4>;
			regulator-name = "cam_cc_titan_top_gdsc";
			status = "ok";
		};

		qcom,gdsc@af03000 {
			clock-names = "ahb_clk";
			clocks = <0x24 0x13>;
			compatible = "qcom,gdsc";
			parent-supply = <0x20>;
			phandle = <0x122>;
			proxy-supply = <0x122>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0xaf03000 0x4>;
			regulator-name = "disp_cc_mdss_core_gdsc";
			status = "ok";
		};

		qcom,glink {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,glink";
			ranges;

			adsp {
				interrupt-parent = <0x37>;
				interrupts = <0x3 0x0 0x1>;
				label = "adsp";
				mbox-names = "adsp_smem";
				mboxes = <0x37 0x3 0x0>;
				phandle = <0x3a>;
				qcom,glink-label = "lpass";
				qcom,remote-pid = <0x2>;
				transport = "smem";

				qcom,adsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x3b 0x3c>;
				};

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,pmic_glink_log_rpmsg {
					qcom,glink-channels = "PMIC_LOGS_ADSP_APPS";
					qcom,intents = <0x800 0x5 0xc00 0x3>;
				};

				qcom,pmic_glink_rpmsg {
					qcom,glink-channels = "PMIC_RTR_ADSP_APPS";
				};
			};

			cdsp {
				interrupt-parent = <0x37>;
				interrupts = <0x6 0x0 0x1>;
				label = "cdsp";
				mbox-names = "dsps_smem";
				mboxes = <0x37 0x6 0x0>;
				phandle = <0x3c>;
				qcom,glink-label = "cdsp";
				qcom,remote-pid = <0x5>;
				transport = "smem";

				qcom,cdsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x3a>;
				};

				qcom,cdsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,msm_cdsprm_rpmsg {
					compatible = "qcom,msm-cdsprm-rpmsg";
					qcom,glink-channels = "cdsprmglink-apps-dsp";
					qcom,intents = <0x20 0xc>;

					qcom,msm_cdsp_rm {
						compatible = "qcom,msm-cdsp-rm";
						phandle = <0x2ed>;
						qcom,qos-latency-us = <0x46>;
						qcom,qos-maxhold-ms = <0x14>;
					};
				};
			};

			modem {
				interrupt-parent = <0x37>;
				interrupts = <0x2 0x0 0x1>;
				label = "modem";
				mbox-names = "mpss_smem";
				mboxes = <0x37 0x2 0x0>;
				phandle = <0x3b>;
				qcom,glink-label = "mpss";
				qcom,remote-pid = <0x1>;
				transport = "smem";

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x2>;
				};

				qcom,modem_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x3a>;
				};

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
					qcom,low-latency;
				};
			};
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
				qcom,glinkpkt-edge = "adsp";
			};

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
				qcom,glinkpkt-edge = "mpss";
			};
		};

		qcom,gmu@3d69000 {
			clock-names = "gmu_clk", "cxo_clk", "axi_clk", "memnoc_clk", "ahb_clk", "hub_clk", "smmu_vote";
			clocks = <0x28 0x5 0x28 0x8 0x24 0x12 0x24 0x22 0x28 0x2 0x28 0xf 0x28 0xb>;
			compatible = "qcom,gpu-gmu";
			interrupt-names = "kgsl_hfi_irq", "kgsl_gmu_irq";
			interrupts = <0x0 0x130 0x4 0x0 0x131 0x4>;
			iommus = <0x221 0x5 0x400>;
			mbox-names = "aop";
			mboxes = <0x2 0x0>;
			phandle = <0x4b6>;
			qcom,iommu-dma = "disabled";
			reg = <0x3d6a000 0x34000 0xb290000 0x10000>;
			reg-names = "kgsl_gmu_reg", "kgsl_gmu_pdc_cfg";
			regulator-names = "vddcx", "vdd";
			vdd-supply = <0x227>;
			vddcx-supply = <0x217>;
		};

		qcom,gpi-dma@900000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			interrupts = <0x0 0xf4 0x4 0x0 0xf5 0x4 0x0 0xf6 0x4 0x0 0xf7 0x4 0x0 0xf8 0x4 0x0 0xf9 0x4 0x0 0xfa 0x4 0x0 0xfb 0x4 0x0 0xfc 0x4 0x0 0xfd 0x4 0x0 0xfe 0x4 0x0 0xff 0x4>;
			iommus = <0x1a 0x4d6 0x0>;
			phandle = <0xe0>;
			qcom,ev-factor = <0x2>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,gpii-mask = <0x7e>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			qcom,le-vm;
			qcom,max-num-gpii = <0xc>;
			qcom,static-gpii-mask = <0x1>;
			reg = <0x900000 0x60000>;
			reg-names = "gpi-top";
			status = "ok";
		};

		qcom,gpi-dma@a00000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			interrupts = <0x0 0x117 0x4 0x0 0x118 0x4 0x0 0x119 0x4 0x0 0x11a 0x4 0x0 0x11b 0x4 0x0 0x11c 0x4 0x0 0x125 0x4 0x0 0x126 0x4 0x0 0x127 0x4 0x0 0x128 0x4 0x0 0x129 0x4 0x0 0x12a 0x4>;
			iommus = <0x1a 0x56 0x0>;
			phandle = <0xff>;
			qcom,ev-factor = <0x2>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,gpii-mask = <0xff>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			qcom,max-num-gpii = <0xc>;
			reg = <0xa00000 0x60000>;
			reg-names = "gpi-top";
			status = "ok";
		};

		qcom,guestvm_loader {
			compatible = "qcom,guestvm-loader";
			image_to_be_loaded = "trustedvm";
			qcom,reserved-cpus = <0x4 0x5>;
			qcom,unisolate-timeout-ms = <0x1f40>;
		};

		qcom,hyp-core-ctl {
			compatible = "qcom,hyp-core-ctl";
			phandle = <0x2e2>;
			status = "ok";
		};

		qcom,ife-cdm0 {
			camss-supply = <0x2a4>;
			cdm-client-names = "ife0";
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-names = "ife_0_ahb", "ife_0_areg", "ife_clk", "ife_axi_clk", "cam_cc_cpas_ahb_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			clocks = <0x26 0x37 0x26 0x38 0x26 0x3a 0x26 0x39 0x26 0x1e>;
			compatible = "qcom,cam-ife-cdm1_2";
			ife0-supply = <0x2b2>;
			interrupt-names = "ife-cdm0";
			interrupts = <0x0 0x1c8 0x1>;
			label = "ife-cdm";
			reg = <0xacb4200 0x1000>;
			reg-cam-base = <0xb4200>;
			reg-names = "ife-cdm0";
			regulator-names = "camss", "ife0";
			status = "ok";
		};

		qcom,ife-cdm1 {
			camss-supply = <0x2a4>;
			cdm-client-names = "ife1";
			cell-index = <0x1>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-names = "ife_1_ahb", "ife_1_areg", "ife_clk", "ife_axi_clk", "cam_cc_cpas_ahb_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			clocks = <0x26 0x40 0x26 0x41 0x26 0x43 0x26 0x42 0x26 0x1e>;
			compatible = "qcom,cam-ife-cdm1_2";
			ife1-supply = <0x2b3>;
			interrupt-names = "ife-cdm1";
			interrupts = <0x0 0x11f 0x1>;
			label = "ife-cdm";
			reg = <0xacc3200 0x1000>;
			reg-cam-base = <0xc3200>;
			reg-names = "ife-cdm1";
			regulator-names = "camss", "ife1";
			status = "ok";
		};

		qcom,ife-cdm2 {
			camss-supply = <0x2a4>;
			cdm-client-names = "ife2";
			cell-index = <0x2>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-names = "ife_2_ahb", "ife_2_areg", "ife_clk", "ife_axi_clk", "cam_cc_cpas_ahb_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			clocks = <0x26 0x49 0x26 0x4a 0x26 0x4c 0x26 0x4b 0x26 0x1e>;
			compatible = "qcom,cam-ife-cdm1_2";
			ife2-supply = <0x2b4>;
			interrupt-names = "ife-cdm2";
			interrupts = <0x0 0x282 0x1>;
			label = "ife-cdm";
			reg = <0xacef200 0x1000>;
			reg-cam-base = <0xef200>;
			reg-names = "ife-cdm2";
			regulator-names = "camss", "ife2";
			status = "ok";
		};

		qcom,ife-lite0 {
			cam_hw_pid = <0x14>;
			camss-supply = <0x2a4>;
			cell-index = <0x3>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_lite_ahb", "ife_lite_axi", "ife_clk_src", "ife_clk";
			clock-rates = <0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x1c9c3800 0x0>;
			clocks = <0x26 0x51 0x26 0x52 0x26 0x54 0x26 0x53>;
			compatible = "qcom,vfe-lite580";
			interrupt-names = "ife-lite0";
			interrupts = <0x0 0x1d5 0x1>;
			phandle = <0x571>;
			reg = <0xacd9000 0x2200>;
			reg-cam-base = <0xd9000>;
			reg-names = "ife-lite";
			regulator-names = "camss";
			src-clock-name = "ife_clk_src";
			status = "ok";
		};

		qcom,ife-lite1 {
			cam_hw_pid = <0x13>;
			camss-supply = <0x2a4>;
			cell-index = <0x4>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_lite_ahb", "ife_lite_axi", "ife_clk_src", "ife_clk";
			clock-rates = <0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x1c9c3800 0x0>;
			clocks = <0x26 0x51 0x26 0x52 0x26 0x54 0x26 0x53>;
			compatible = "qcom,vfe-lite580";
			interrupt-names = "ife-lite1";
			interrupts = <0x0 0x168 0x1>;
			phandle = <0x573>;
			reg = <0xacdb200 0x2200>;
			reg-cam-base = <0xdb200>;
			reg-names = "ife-lite";
			regulator-names = "camss";
			src-clock-name = "ife_clk_src";
			status = "ok";
		};

		qcom,ife0 {
			cam_hw_pid = <0x1c 0x4 0x10 0x8>;
			camss-supply = <0x2a4>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_0_ahb", "ife_0_areg", "ife_clk_src", "ife_clk", "ife_axi_clk";
			clock-names-option = "ife_dsp_clk";
			clock-rates = <0x0 0x5f5e100 0x14257880 0x0 0x0 0x0 0xbebc200 0x1c4fecc0 0x0 0x0 0x0 0x11e1a300 0x23c34600 0x0 0x0 0x0 0x17d78400 0x2aea5400 0x0 0x0 0x0 0x17d78400 0x2aea5400 0x0 0x0>;
			clock-rates-option = <0x2aea5400>;
			clocks = <0x26 0x37 0x26 0x38 0x26 0x3b 0x26 0x3a 0x26 0x39>;
			clocks-option = <0x26 0x3f>;
			compatible = "qcom,vfe580";
			ife0-supply = <0x2b2>;
			interrupt-names = "ife0";
			interrupts = <0x0 0x1d1 0x1>;
			phandle = <0x56b>;
			reg = <0xacb4000 0xd000 0xac42000 0x8000>;
			reg-cam-base = <0xb4000 0x42000>;
			reg-names = "ife", "cam_camnoc";
			regulator-names = "camss", "ife0";
			scl-clk-names = "ife_0_areg";
			src-clock-name = "ife_clk_src";
			status = "ok";
			ubwc-static-cfg = <0x1016 0x1026>;
		};

		qcom,ife1 {
			cam_hw_pid = <0x1d 0x5 0x11 0x9>;
			camss-supply = <0x2a4>;
			cell-index = <0x1>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_1_ahb", "ife_1_areg", "ife_clk_src", "ife_clk", "ife_axi_clk";
			clock-names-option = "ife_dsp_clk";
			clock-rates = <0x0 0x5f5e100 0x14257880 0x0 0x0 0x0 0xbebc200 0x1c4fecc0 0x0 0x0 0x0 0x11e1a300 0x23c34600 0x0 0x0 0x0 0x17d78400 0x2aea5400 0x0 0x0 0x0 0x17d78400 0x2aea5400 0x0 0x0>;
			clock-rates-option = <0x2aea5400>;
			clocks = <0x26 0x40 0x26 0x41 0x26 0x44 0x26 0x43 0x26 0x42>;
			clocks-option = <0x26 0x48>;
			compatible = "qcom,vfe580";
			ife1-supply = <0x2b3>;
			interrupt-names = "ife1";
			interrupts = <0x0 0x1d3 0x1>;
			phandle = <0x56d>;
			reg = <0xacc3000 0xd000 0xac42000 0x8000>;
			reg-cam-base = <0xc3000 0x42000>;
			reg-names = "ife", "cam_camnoc";
			regulator-names = "camss", "ife1";
			scl-clk-names = "ife_1_areg";
			src-clock-name = "ife_clk_src";
			status = "ok";
			ubwc-static-cfg = <0x1016 0x1026>;
		};

		qcom,ife2 {
			cam_hw_pid = <0x1e 0x6 0x12 0xa>;
			camss-supply = <0x2a4>;
			cell-index = <0x2>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_2_ahb", "ife_2_areg", "ife_clk_src", "ife_clk", "ife_axi_clk";
			clock-rates = <0x0 0x5f5e100 0x14257880 0x0 0x0 0x0 0xbebc200 0x1c4fecc0 0x0 0x0 0x0 0x11e1a300 0x23c34600 0x0 0x0 0x0 0x17d78400 0x2aea5400 0x0 0x0 0x0 0x17d78400 0x2aea5400 0x0 0x0>;
			clocks = <0x26 0x49 0x26 0x4a 0x26 0x4d 0x26 0x4c 0x26 0x4b>;
			compatible = "qcom,vfe580";
			ife2-supply = <0x2b4>;
			interrupt-names = "ife2";
			interrupts = <0x0 0x281 0x1>;
			phandle = <0x56f>;
			reg = <0xacef000 0xd000 0xac42000 0x8000>;
			reg-cam-base = <0xef000 0x42000>;
			reg-names = "ife", "cam_camnoc";
			regulator-names = "camss", "ife2";
			scl-clk-names = "ife_2_areg";
			src-clock-name = "ife_clk_src";
			status = "ok";
			ubwc-static-cfg = <0x1016 0x1026>;
		};

		qcom,ion {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "qcom,msm-ion";

			qcom,ion-heap@10 {
				memory-region = <0x128>;
				qcom,ion-heap-type = "HYP_CMA";
				reg = <0x800>;
			};

			qcom,ion-heap@14 {
				qcom,ion-heap-type = "SECURE_CARVEOUT";
				reg = <0x8000>;

				cdsp {
					memory-region = <0x127>;
					token = <0x20000000>;
				};
			};

			qcom,ion-heap@19 {
				memory-region = <0x129>;
				qcom,ion-heap-type = "DMA";
				reg = <0x2>;
			};

			qcom,ion-heap@25 {
				phandle = <0x421>;
				qcom,ion-heap-type = "MSM_SYSTEM";
				reg = <0x2000000>;
			};

			qcom,ion-heap@26 {
				memory-region = <0x12a>;
				qcom,ion-heap-type = "DMA";
				reg = <0x40>;
			};

			qcom,ion-heap@27 {
				memory-region = <0x2d>;
				qcom,ion-heap-type = "DMA";
				reg = <0x80>;
			};

			qcom,ion-heap@3 {
				memory-region = <0x12c>;
				qcom,ion-heap-type = "DMA";
				reg = <0x8>;
			};

			qcom,ion-heap@5 {
				memory-region = <0x12b>;
				qcom,ion-heap-type = "DMA";
				reg = <0x20>;
			};

			qcom,ion-heap@9 {
				phandle = <0x422>;
				qcom,ion-heap-type = "SYSTEM_SECURE";
				reg = <0x400>;
			};
		};

		qcom,ipa@1e00000 {
			clock-names = "core_clk";
			clocks = <0x21 0x16>;
			compatible = "qcom,ipa";
			interconnect-names = "ipa_to_llcc", "llcc_to_ebi1", "appss_to_ipa";
			interconnects = <0x1c 0x26 0x2e 0x23b 0x1d 0x3 0x1d 0x200 0x2e 0x2 0x2f 0x211>;
			interrupt-names = "ipa-irq", "gsi-irq";
			interrupts = <0x0 0x28e 0x4 0x0 0x1b0 0x4>;
			mboxes = <0x2 0x0>;
			phandle = <0x352>;
			qcom,arm-smmu;
			qcom,bus-vector-names = "MIN", "SVS2", "SVS", "NOMINAL", "TURBO";
			qcom,ee = <0x0>;
			qcom,gsi_wdi_db_polling;
			qcom,interconnect,num-cases = <0x5>;
			qcom,interconnect,num-paths = <0x3>;
			qcom,ipa-endp-delay-wa;
			qcom,ipa-gpi-event-rp-ddr;
			qcom,ipa-holb-monitor-max-cnt-11ad = <0xa>;
			qcom,ipa-holb-monitor-max-cnt-usb = <0xa>;
			qcom,ipa-holb-monitor-max-cnt-wlan = <0xa>;
			qcom,ipa-holb-monitor-poll-period = <0x5>;
			qcom,ipa-hw-mode = <0x0>;
			qcom,ipa-hw-ver = <0x13>;
			qcom,ipa-uc-holb-monitor;
			qcom,ipa-wdi3-over-gsi;
			qcom,lan-rx-napi;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,no-vote = <0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,nominal = <0x1312d0 0x249f00 0x1312d0 0x5eec00 0x0 0x61a80>;
			qcom,platform-type = <0x1>;
			qcom,rmnet-ctl-enable;
			qcom,scaling-exceptions;
			qcom,smmu-fast-map;
			qcom,svs = <0x98968 0x124f80 0x98968 0x2ee000 0x0 0x249f0>;
			qcom,svs2 = <0x249f0 0x927c0 0x249f0 0x1b86e0 0x0 0x12110>;
			qcom,throughput-threshold = <0x258 0x9c4 0x1388>;
			qcom,turbo = <0x1e8480 0x3567e0 0x1e8480 0x6e2800 0x0 0x61a80>;
			qcom,tx-napi;
			qcom,tx-wrapper-cache-max-size = <0x190>;
			qcom,use-64-bit-dma-mask;
			qcom,use-ipa-tethering-bridge;
			qcom,wan-use-skb-page;
			reg = <0x1e00000 0x84000 0x1e04000 0x23000>;
			reg-names = "ipa-base", "gsi-base";

			ipa_smmu_11ad {
				compatible = "qcom,ipa-smmu-11ad-cb";
				dma-coherent;
				iommus = <0x1a 0x483 0x0>;
				phandle = <0x356>;
				qcom,iommu-group;
				qcom,shared-cb;
			};

			ipa_smmu_ap {
				compatible = "qcom,ipa-smmu-ap-cb";
				dma-coherent;
				iommus = <0x1a 0x480 0x0>;
				phandle = <0x353>;
				qcom,additional-mapping = <0x146a8000 0x146a8000 0x2000>;
				qcom,iommu-dma = "fastmap";
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
				qcom,ipa-q6-smem-size = <0x9000>;
			};

			ipa_smmu_uc {
				compatible = "qcom,ipa-smmu-uc-cb";
				iommus = <0x1a 0x482 0x0>;
				phandle = <0x355>;
				qcom,iommu-dma = "atomic";
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
			};

			ipa_smmu_wlan {
				compatible = "qcom,ipa-smmu-wlan-cb";
				dma-coherent;
				iommus = <0x1a 0x481 0x0>;
				phandle = <0x354>;
				qcom,iommu-dma = "atomic";
			};

			qcom,smp2p_map_ipa_1_in {
				compatible = "qcom,smp2p-map-ipa-1-in";
				interrupt-names = "ipa-smp2p-in";
				interrupts-extended = <0xd9 0x0 0x0>;
			};

			qcom,smp2p_map_ipa_1_out {
				compatible = "qcom,smp2p-map-ipa-1-out";
				qcom,smem-state-names = "ipa-smp2p-out";
				qcom,smem-states = <0xd8 0x0>;
			};
		};

		qcom,ipa_fws {
			compatible = "qcom,pil-tz-generic";
			memory-region = <0xd7>;
			qcom,firmware-name = "ipa_fws";
			qcom,pas-id = <0xf>;
			qcom,pil-force-shutdown;
		};

		qcom,ipcc@408000 {
			#interrupt-cells = <0x3>;
			#mbox-cells = <0x2>;
			compatible = "qcom,ipcc";
			interrupt-controller;
			interrupts = <0x0 0xe5 0x4>;
			phandle = <0x37>;
			reg = <0x408000 0x1000>;
		};

		qcom,ipe0 {
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ipe_0_ahb_clk", "ipe_0_areg_clk", "ipe_0_axi_clk", "ipe_0_clk_src", "ipe_0_clk";
			clock-rates = <0x0 0x0 0x0 0x11e1a300 0x0 0x0 0x0 0x0 0x1ad27480 0x0 0x0 0x0 0x0 0x1ad27480 0x0 0x0 0x0 0x0 0x1ad27480 0x0 0x0 0x0 0x0 0x1ad27480 0x0>;
			clocks = <0x26 0x58 0x26 0x59 0x26 0x5a 0x26 0x5c 0x26 0x5b>;
			compatible = "qcom,cam-ipe";
			ipe0-vdd-supply = <0x2a3>;
			phandle = <0x577>;
			reg = <0xac9a000 0x12000>;
			reg-cam-base = <0x9a000>;
			reg-names = "ipe0_top";
			regulator-names = "ipe0-vdd";
			src-clock-name = "ipe_0_clk_src";
			status = "ok";
		};

		qcom,jpegdma {
			cam_hw_pid = <0x18 0x1b>;
			cam_hw_rd_mid = <0x0>;
			cam_hw_wr_mid = <0x1>;
			camss-vdd-supply = <0x2a4>;
			cell-index = <0x0>;
			clock-cntl-level = "nominal";
			clock-names = "jpegdma_clk_src", "jpegdma_clk";
			clock-rates = <0x23c34600 0x0>;
			clocks = <0x26 0x5e 0x26 0x5d>;
			compatible = "qcom,cam_jpeg_dma";
			interrupt-names = "jpegdma";
			interrupts = <0x0 0x1db 0x1>;
			phandle = <0x57a>;
			reg = <0xac57000 0x4000>;
			reg-cam-base = <0x57000>;
			reg-names = "jpegdma_hw";
			regulator-names = "camss-vdd";
			src-clock-name = "jpegdma_clk_src";
			status = "ok";
		};

		qcom,jpegenc {
			cam_hw_pid = <0x19 0x1a>;
			cam_hw_rd_mid = <0x0>;
			cam_hw_wr_mid = <0x1>;
			camss-vdd-supply = <0x2a4>;
			cell-index = <0x0>;
			clock-cntl-level = "nominal";
			clock-names = "jpegenc_clk_src", "jpegenc_clk";
			clock-rates = <0x23c34600 0x0>;
			clocks = <0x26 0x5e 0x26 0x5d>;
			compatible = "qcom,cam_jpeg_enc";
			interrupt-names = "jpeg";
			interrupts = <0x0 0x1da 0x1>;
			phandle = <0x579>;
			reg = <0xac53000 0x4000>;
			reg-cam-base = <0x53000>;
			reg-names = "jpege_hw";
			regulator-names = "camss-vdd";
			src-clock-name = "jpegenc_clk_src";
			status = "ok";
		};

		qcom,kgsl-3d0@3d00000 {
			#cooling-cells = <0x2>;
			clock-names = "gcc_gpu_memnoc_gfx", "gcc_gpu_snoc_dvm_gfx", "gpu_cc_ahb", "apb_pclk", "gpu_cc_hlos1_vote_gpu_smmu", "gpu_cc_cx_gmu", "gpu_cc_hub_aon", "gpu_cc_hub_cx_int";
			clocks = <0x24 0x22 0x24 0x23 0x28 0x2 0x1b 0x0 0x28 0xb 0x28 0x5 0x28 0xd 0x28 0xf>;
			compatible = "qcom,kgsl-3d0", "qcom,adreno-gpu-a642";
			interconnect-names = "gpu_icc_path";
			interconnects = <0x2e 0x17 0x1d 0x200>;
			interrupt-names = "kgsl_3d0_irq";
			interrupts = <0x0 0x12c 0x4>;
			nvmem-cell-names = "speed_bin", "gaming_bin";
			nvmem-cells = <0xca 0xcb>;
			phandle = <0xb1>;
			qcom,bus-table-cnoc = <0x0 0x64>;
			qcom,bus-table-ddr7 = <0x0 0xbebc2 0x1ae1b6 0x209a8e 0x28973c 0x2dc6c0 0x3c9e30 0x50a524 0x5caf6a 0x65ce03 0x7cb163 0x7f22ff>;
			qcom,bus-table-ddr8 = <0x0 0xbebc2 0x1ae1b6 0x209a8e 0x28973c 0x2dc6c0 0x3c9e30 0x5caf6a 0x65ce03 0x7cb163 0xa3140c 0xbe7f17>;
			qcom,chipid = <0x6060010>;
			qcom,gpu-model = "Adreno642v1";
			qcom,highest-bank-bit = <0xf>;
			qcom,min-access-length = <0x20>;
			qcom,no-nap;
			qcom,tzone-names = "gpuss-0-usr", "gpuss-1-usr";
			qcom,ubwc-mode = <0x4>;
			reg = <0x3d00000 0x40000 0x3d61000 0x800 0x3de0000 0x10000 0x3d8b000 0x2000 0x6900000 0x80000 0x636000 0x1000>;
			reg-names = "kgsl_3d0_reg_memory", "cx_dbgc", "rscc", "isense_cntl", "qdss_gfx", "rdpm_mx";
			status = "ok";

			qcom,gpu-mempools {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					qcom,mempool-allocate;
					qcom,mempool-page-size = <0x1000>;
					qcom,mempool-reserved = <0x800>;
					reg = <0x0>;
				};

				qcom,gpu-mempool@1 {
					qcom,mempool-allocate;
					qcom,mempool-page-size = <0x2000>;
					qcom,mempool-reserved = <0x400>;
					reg = <0x1>;
				};

				qcom,gpu-mempool@2 {
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <0x100>;
					reg = <0x2>;
				};

				qcom,gpu-mempool@3 {
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <0x20>;
					reg = <0x3>;
				};
			};

			qcom,gpu-pwrlevel-bins {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-pwrlevel-bins";

				qcom,gpu-pwrlevels-0 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,initial-pwrlevel = <0x7>;
					qcom,speed-bin = <0x0>;

					qcom,gpu-pwrlevel@0 {
						qcom,acd-level = <0xa8295ffd>;
						qcom,bus-freq-ddr7 = <0xb>;
						qcom,bus-freq-ddr8 = <0xb>;
						qcom,bus-max-ddr7 = <0xb>;
						qcom,bus-max-ddr8 = <0xb>;
						qcom,bus-min-ddr7 = <0xb>;
						qcom,bus-min-ddr8 = <0xa>;
						qcom,gpu-freq = <0x2c8650c0>;
						qcom,level = <0x140>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,acd-level = <0x882a5ffd>;
						qcom,bus-freq-ddr7 = <0xb>;
						qcom,bus-freq-ddr8 = <0xa>;
						qcom,bus-max-ddr7 = <0xb>;
						qcom,bus-max-ddr8 = <0xb>;
						qcom,bus-min-ddr7 = <0xa>;
						qcom,bus-min-ddr8 = <0x9>;
						qcom,gpu-freq = <0x284af100>;
						qcom,level = <0x100>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,acd-level = <0x882a5ffd>;
						qcom,bus-freq-ddr7 = <0xa>;
						qcom,bus-freq-ddr8 = <0x9>;
						qcom,bus-max-ddr7 = <0xb>;
						qcom,bus-max-ddr8 = <0xb>;
						qcom,bus-min-ddr7 = <0x9>;
						qcom,bus-min-ddr8 = <0x8>;
						qcom,gpu-freq = "$=X";
						qcom,level = <0xe0>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,acd-level = <0x882b5ffd>;
						qcom,bus-freq-ddr7 = <0x9>;
						qcom,bus-freq-ddr8 = <0x8>;
						qcom,bus-max-ddr7 = <0xb>;
						qcom,bus-max-ddr8 = <0xa>;
						qcom,bus-min-ddr7 = <0x8>;
						qcom,bus-min-ddr8 = <0x7>;
						qcom,gpu-freq = <0x202fbf00>;
						qcom,level = <0xc0>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,acd-level = <0x882b5ffd>;
						qcom,bus-freq-ddr7 = <0x8>;
						qcom,bus-freq-ddr8 = <0x7>;
						qcom,bus-max-ddr7 = <0xb>;
						qcom,bus-max-ddr8 = <0xa>;
						qcom,bus-min-ddr7 = <0x6>;
						qcom,bus-min-ddr8 = <0x6>;
						qcom,gpu-freq = <0x1d34ce80>;
						qcom,level = <0x90>;
						reg = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,acd-level = <0x882b5ffd>;
						qcom,bus-freq-ddr7 = <0x8>;
						qcom,bus-freq-ddr8 = <0x7>;
						qcom,bus-max-ddr7 = <0xa>;
						qcom,bus-max-ddr8 = <0x9>;
						qcom,bus-min-ddr7 = <0x6>;
						qcom,bus-min-ddr8 = <0x6>;
						qcom,gpu-freq = <0x1a67a4c0>;
						qcom,level = <0x80>;
						reg = <0x5>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,acd-level = <0x882f5ffd>;
						qcom,bus-freq-ddr7 = <0x6>;
						qcom,bus-freq-ddr8 = <0x6>;
						qcom,bus-max-ddr7 = <0xa>;
						qcom,bus-max-ddr8 = <0x9>;
						qcom,bus-min-ddr7 = <0x5>;
						qcom,bus-min-ddr8 = <0x5>;
						qcom,gpu-freq = <0x15c17540>;
						qcom,level = <0x50>;
						reg = <0x6>;
					};

					qcom,gpu-pwrlevel@7 {
						qcom,acd-level = <0x882f5ffd>;
						qcom,bus-freq-ddr7 = <0x3>;
						qcom,bus-freq-ddr8 = <0x3>;
						qcom,bus-max-ddr7 = <0x9>;
						qcom,bus-max-ddr8 = <0x8>;
						qcom,bus-min-ddr7 = <0x2>;
						qcom,bus-min-ddr8 = <0x2>;
						qcom,gpu-freq = <0x10fcc140>;
						qcom,level = <0x40>;
						reg = <0x7>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,initial-pwrlevel = <0x3>;
					qcom,speed-bin = <0x69>;

					qcom,gpu-pwrlevel@0 {
						qcom,acd-level = <0x882b5ffd>;
						qcom,bus-freq-ddr7 = <0xb>;
						qcom,bus-freq-ddr8 = <0xb>;
						qcom,bus-max-ddr7 = <0xb>;
						qcom,bus-max-ddr8 = <0xb>;
						qcom,bus-min-ddr7 = <0xa>;
						qcom,bus-min-ddr8 = <0x9>;
						qcom,gpu-freq = <0x1d34ce80>;
						qcom,level = <0x90>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,acd-level = <0x882b5ffd>;
						qcom,bus-freq-ddr7 = <0x8>;
						qcom,bus-freq-ddr8 = <0x7>;
						qcom,bus-max-ddr7 = <0xa>;
						qcom,bus-max-ddr8 = <0x9>;
						qcom,bus-min-ddr7 = <0x6>;
						qcom,bus-min-ddr8 = <0x6>;
						qcom,gpu-freq = <0x1a67a4c0>;
						qcom,level = <0x80>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,acd-level = <0x882f5ffd>;
						qcom,bus-freq-ddr7 = <0x6>;
						qcom,bus-freq-ddr8 = <0x6>;
						qcom,bus-max-ddr7 = <0xa>;
						qcom,bus-max-ddr8 = <0x9>;
						qcom,bus-min-ddr7 = <0x5>;
						qcom,bus-min-ddr8 = <0x5>;
						qcom,gpu-freq = <0x15c17540>;
						qcom,level = <0x50>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,acd-level = <0x882f5ffd>;
						qcom,bus-freq-ddr7 = <0x3>;
						qcom,bus-freq-ddr8 = <0x3>;
						qcom,bus-max-ddr7 = <0x9>;
						qcom,bus-max-ddr8 = <0x8>;
						qcom,bus-min-ddr7 = <0x2>;
						qcom,bus-min-ddr8 = <0x2>;
						qcom,gpu-freq = <0x10fcc140>;
						qcom,level = <0x40>;
						reg = <0x3>;
					};
				};

				qcom,gpu-pwrlevels-2 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,initial-pwrlevel = <0x1>;
					qcom,speed-bin = <0x4f>;

					qcom,gpu-pwrlevel@0 {
						qcom,acd-level = <0x882f5ffd>;
						qcom,bus-freq-ddr7 = <0xa>;
						qcom,bus-freq-ddr8 = <0x9>;
						qcom,bus-max-ddr7 = <0xb>;
						qcom,bus-max-ddr8 = <0xb>;
						qcom,bus-min-ddr7 = <0x8>;
						qcom,bus-min-ddr8 = <0x7>;
						qcom,gpu-freq = <0x15c17540>;
						qcom,level = <0x50>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,acd-level = <0x882f5ffd>;
						qcom,bus-freq-ddr7 = <0x3>;
						qcom,bus-freq-ddr8 = <0x3>;
						qcom,bus-max-ddr7 = <0x9>;
						qcom,bus-max-ddr8 = <0x8>;
						qcom,bus-min-ddr7 = <0x2>;
						qcom,bus-min-ddr8 = <0x2>;
						qcom,gpu-freq = <0x10fcc140>;
						qcom,level = <0x40>;
						reg = <0x1>;
					};
				};

				qcom,gpu-pwrlevels-3 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,initial-pwrlevel = <0x7>;
					qcom,speed-bin = <0x9e>;

					qcom,gpu-pwrlevel@0 {
						qcom,acd-level = <0xa8295ffd>;
						qcom,bus-freq-ddr7 = <0xb>;
						qcom,bus-freq-ddr8 = <0xb>;
						qcom,bus-max-ddr7 = <0xb>;
						qcom,bus-max-ddr8 = <0xb>;
						qcom,bus-min-ddr7 = <0xb>;
						qcom,bus-min-ddr8 = <0xa>;
						qcom,gpu-freq = <0x2c8650c0>;
						qcom,level = <0x140>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,acd-level = <0x882a5ffd>;
						qcom,bus-freq-ddr7 = <0xb>;
						qcom,bus-freq-ddr8 = <0xa>;
						qcom,bus-max-ddr7 = <0xb>;
						qcom,bus-max-ddr8 = <0xb>;
						qcom,bus-min-ddr7 = <0xa>;
						qcom,bus-min-ddr8 = <0x9>;
						qcom,gpu-freq = <0x284af100>;
						qcom,level = <0x100>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,acd-level = <0x882a5ffd>;
						qcom,bus-freq-ddr7 = <0xa>;
						qcom,bus-freq-ddr8 = <0x9>;
						qcom,bus-max-ddr7 = <0xb>;
						qcom,bus-max-ddr8 = <0xb>;
						qcom,bus-min-ddr7 = <0x9>;
						qcom,bus-min-ddr8 = <0x8>;
						qcom,gpu-freq = "$=X";
						qcom,level = <0xe0>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,acd-level = <0x882b5ffd>;
						qcom,bus-freq-ddr7 = <0x9>;
						qcom,bus-freq-ddr8 = <0x8>;
						qcom,bus-max-ddr7 = <0xb>;
						qcom,bus-max-ddr8 = <0xa>;
						qcom,bus-min-ddr7 = <0x8>;
						qcom,bus-min-ddr8 = <0x7>;
						qcom,gpu-freq = <0x202fbf00>;
						qcom,level = <0xc0>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,acd-level = <0x882b5ffd>;
						qcom,bus-freq-ddr7 = <0x8>;
						qcom,bus-freq-ddr8 = <0x7>;
						qcom,bus-max-ddr7 = <0xb>;
						qcom,bus-max-ddr8 = <0xa>;
						qcom,bus-min-ddr7 = <0x6>;
						qcom,bus-min-ddr8 = <0x6>;
						qcom,gpu-freq = <0x1d34ce80>;
						qcom,level = <0x90>;
						reg = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,acd-level = <0x882b5ffd>;
						qcom,bus-freq-ddr7 = <0x8>;
						qcom,bus-freq-ddr8 = <0x7>;
						qcom,bus-max-ddr7 = <0xa>;
						qcom,bus-max-ddr8 = <0x9>;
						qcom,bus-min-ddr7 = <0x6>;
						qcom,bus-min-ddr8 = <0x6>;
						qcom,gpu-freq = <0x1a67a4c0>;
						qcom,level = <0x80>;
						reg = <0x5>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,acd-level = <0x882f5ffd>;
						qcom,bus-freq-ddr7 = <0x6>;
						qcom,bus-freq-ddr8 = <0x6>;
						qcom,bus-max-ddr7 = <0xa>;
						qcom,bus-max-ddr8 = <0x9>;
						qcom,bus-min-ddr7 = <0x5>;
						qcom,bus-min-ddr8 = <0x5>;
						qcom,gpu-freq = <0x15c17540>;
						qcom,level = <0x50>;
						reg = <0x6>;
					};

					qcom,gpu-pwrlevel@7 {
						qcom,acd-level = <0x882f5ffd>;
						qcom,bus-freq-ddr7 = <0x3>;
						qcom,bus-freq-ddr8 = <0x3>;
						qcom,bus-max-ddr7 = <0x9>;
						qcom,bus-max-ddr8 = <0x8>;
						qcom,bus-min-ddr7 = <0x2>;
						qcom,bus-min-ddr8 = <0x2>;
						qcom,gpu-freq = <0x10fcc140>;
						qcom,level = <0x40>;
						reg = <0x7>;
					};
				};
			};
		};

		qcom,kgsl-hyp {
			compatible = "qcom,pil-tz-generic";
			memory-region = <0x226>;
			phandle = <0x4b1>;
			qcom,firmware-name = "a660_zap";
			qcom,pas-id = <0xd>;
		};

		qcom,kgsl-iommu@3da0000 {
			compatible = "qcom,kgsl-smmu-v2";
			phandle = <0x4b2>;
			reg = <0x3da0000 0x20000>;
			vddcx-supply = <0x217>;

			gfx3d_lpac {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x221 0x1 0x400>;
				phandle = <0x4b4>;
				qcom,iommu-dma = "disabled";
			};

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x221 0x2 0x400>;
				phandle = <0x4b5>;
				qcom,iommu-dma = "disabled";
			};

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x221 0x0 0x400>;
				phandle = <0x4b3>;
				qcom,iommu-dma = "disabled";
			};
		};

		qcom,lpass@3700000 {
			clock-names = "xo";
			clocks = <0x21 0x0>;
			compatible = "qcom,pil-tz-generic";
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack", "qcom,shutdown-ack";
			interrupts-extended = <0x1f 0x6 0x4 0x71 0x0 0x0 0x71 0x2 0x0 0x71 0x1 0x0 0x71 0x3 0x0 0x71 0x7 0x0>;
			mbox-names = "adsp-pil";
			mboxes = <0x2 0x0>;
			memory-region = <0x70>;
			qcom,complete-ramdump;
			qcom,firmware-name = "adsp";
			qcom,minidump-as-elf32;
			qcom,minidump-id = <0x5>;
			qcom,pas-id = <0x1>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx", "vdd_mx";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,signal-aop;
			qcom,smem-id = <0x1a7>;
			qcom,smem-state-names = "qcom,force-stop";
			qcom,smem-states = <0x72 0x0>;
			qcom,ssctl-instance-id = <0x14>;
			qcom,sysmon-id = <0x1>;
			qcom,vdd_cx-uV-uA = <0x180 0x0>;
			qcom,vdd_mx-uV-uA = <0x180 0x0>;
			reg = <0x3700000 0x100>;
			vdd_cx-supply = <0x6e>;
			vdd_mx-supply = <0x6f>;
		};

		qcom,lpm-levels {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "qcom,lpm-levels";

			qcom,pm-cluster@0 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				idle-state-name = "L3";
				qcom,clstr-tmr-add = <0x3e8>;
				qcom,psci-mode-mask = <0xfff>;
				qcom,psci-mode-shift = <0x4>;
				reg = <0x0>;

				qcom,pm-cluster-level@0 {
					arm,psci-suspend-param = <0x10>;
					compatible = "arm,idle-state";
					entry-latency-us = <0x294>;
					exit-latency-us = <0x258>;
					idle-state-name = "l3-wfi";
					min-residency-us = <0x4ec>;
					phandle = <0x3f8>;
					qcom,psci-mode = <0x1>;
					reg = <0x0>;
				};

				qcom,pm-cluster-level@1 {
					arm,psci-suspend-param = <0x40>;
					compatible = "arm,idle-state";
					entry-latency-us = <0xac0>;
					exit-latency-us = <0xbe8>;
					idle-state-name = "l3-pc";
					min-residency-us = <0x17e6>;
					phandle = <0x3f9>;
					qcom,is-reset;
					qcom,min-child-idx = <0x2>;
					qcom,psci-mode = <0x4>;
					reg = <0x1>;
				};

				qcom,pm-cluster-level@2 {
					arm,psci-suspend-param = <0x2340>;
					compatible = "arm,idle-state";
					entry-latency-us = <0xcbf>;
					exit-latency-us = <0x11d2>;
					idle-state-name = "cx-off";
					min-residency-us = <0x2113>;
					phandle = <0x3fa>;
					qcom,is-reset;
					qcom,min-child-idx = <0x2>;
					qcom,notify-rpm;
					qcom,psci-mode = <0x234>;
					reg = <0x2>;
				};

				qcom,pm-cluster-level@3 {
					arm,psci-suspend-param = <0xc340>;
					compatible = "arm,idle-state";
					entry-latency-us = <0xe36>;
					exit-latency-us = <0x19a2>;
					idle-state-name = "llcc-off";
					min-residency-us = <0x2662>;
					phandle = <0x3fb>;
					qcom,is-reset;
					qcom,min-child-idx = <0x2>;
					qcom,notify-rpm;
					qcom,psci-mode = <0xc34>;
					reg = <0x3>;
				};

				qcom,pm-cpu@0 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,cpu = <0x12 0x13 0x14 0x15>;
					qcom,disable-ipi-prediction;
					qcom,psci-mode-mask = <0xf>;
					qcom,psci-mode-shift = <0x0>;
					qcom,ref-premature-cnt = <0x1>;
					qcom,ref-stddev = <0x1f4>;
					qcom,tmr-add = <0x3e8>;
					reg = <0x0>;

					qcom,pm-cpu-level@0 {
						arm,psci-suspend-param = <0x1>;
						compatible = "arm,idle-state";
						entry-latency-us = <0x3d>;
						exit-latency-us = <0x3c>;
						idle-state-name = "wfi";
						min-residency-us = <0x79>;
						phandle = <0x3fc>;
						qcom,psci-cpu-mode = <0x1>;
						reg = <0x0>;
					};

					qcom,pm-cpu-level@1 {
						arm,psci-suspend-param = <0x40000003>;
						compatible = "arm,idle-state";
						entry-latency-us = <0x225>;
						exit-latency-us = <0x385>;
						idle-state-name = "pc";
						local-timer-stop;
						min-residency-us = <0x6ee>;
						phandle = <0x5>;
						qcom,is-reset;
						qcom,psci-cpu-mode = <0x3>;
						qcom,use-broadcast-timer;
						reg = <0x1>;
					};

					qcom,pm-cpu-level@2 {
						arm,psci-suspend-param = <0x40000004>;
						compatible = "arm,idle-state";
						entry-latency-us = <0x2be>;
						exit-latency-us = <0x393>;
						idle-state-name = "rail-pc";
						local-timer-stop;
						min-residency-us = <0xfa1>;
						phandle = <0x6>;
						qcom,is-reset;
						qcom,psci-cpu-mode = <0x4>;
						qcom,use-broadcast-timer;
						reg = <0x2>;
					};
				};

				qcom,pm-cpu@1 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,cpu = <0x16 0x17 0x18 0x19>;
					qcom,psci-mode-mask = <0xf>;
					qcom,psci-mode-shift = <0x0>;
					reg = <0x1>;

					qcom,pm-cpu-level@0 {
						arm,psci-suspend-param = <0x1>;
						compatible = "arm,idle-state";
						entry-latency-us = <0x37>;
						exit-latency-us = <0x42>;
						idle-state-name = "wfi";
						min-residency-us = <0x79>;
						phandle = <0x3fd>;
						qcom,psci-cpu-mode = <0x1>;
						reg = <0x0>;
					};

					qcom,pm-cpu-level@1 {
						arm,psci-suspend-param = <0x40000003>;
						compatible = "arm,idle-state";
						entry-latency-us = <0x20b>;
						exit-latency-us = <0x4dc>;
						idle-state-name = "pc";
						local-timer-stop;
						min-residency-us = <0x89f>;
						phandle = <0xc>;
						qcom,is-reset;
						qcom,psci-cpu-mode = <0x3>;
						qcom,use-broadcast-timer;
						reg = <0x1>;
					};

					qcom,pm-cpu-level@2 {
						arm,psci-suspend-param = <0x40000004>;
						compatible = "arm,idle-state";
						entry-latency-us = <0x20e>;
						exit-latency-us = <0x73e>;
						idle-state-name = "rail-pc";
						local-timer-stop;
						min-residency-us = <0x15b3>;
						phandle = <0xd>;
						qcom,is-reset;
						qcom,psci-cpu-mode = <0x4>;
						qcom,use-broadcast-timer;
						reg = <0x2>;
					};
				};
			};
		};

		qcom,mdss_dsi_ctrl0@ae94000 {
			cell-index = <0x0>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk";
			clocks = <0x27 0x3 0x27 0x4 0x27 0x6 0x27 0x1d 0x27 0x1e 0x27 0x15>;
			compatible = "qcom,dsi-ctrl-hw-v2.4";
			frame-threshold-time-us = <0x320>;
			interrupt-parent = <0x228>;
			interrupts = <0x4 0x0>;
			label = "dsi-ctrl-0";
			phandle = <0x4b7>;
			refgen-supply = <0xda>;
			reg = <0xae94000 0x400 0xaf08000 0x4 0xae6b800 0x300>;
			reg-names = "dsi_ctrl", "disp_cc_base", "mdp_intf_base";
			vdda-1p2-supply = <0x137>;

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "refgen";
					reg = <0x0>;
				};
			};

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x209e>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_ctrl1@ae96000 {
			cell-index = <0x1>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk";
			clocks = <0x27 0x7 0x27 0x8 0x27 0xa 0x27 0x1f 0x27 0x20 0x27 0x17>;
			compatible = "qcom,dsi-ctrl-hw-v2.4";
			frame-threshold-time-us = <0x320>;
			interrupt-parent = <0x228>;
			interrupts = <0x5 0x0>;
			label = "dsi-ctrl-1";
			phandle = <0x4b8>;
			refgen-supply = <0xda>;
			reg = <0xae96000 0x400 0xaf08000 0x4 0xae6c000 0x300>;
			reg-names = "dsi_ctrl", "disp_cc_base", "mdp_intf_base";
			vdda-1p2-supply = <0x137>;

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "refgen";
					reg = <0x0>;
				};
			};

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x209e>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_phy0@ae94900 {
			#clock-cells = <0x1>;
			cell-index = <0x0>;
			compatible = "qcom,dsi-phy-v4.2";
			label = "dsi-phy-0";
			memory-region = <0x229>;
			phandle = <0x4b9>;
			pll-label = "dsi_pll_5nm";
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			reg = <0xae94400 0x800 0xae94900 0x27c 0xaf03000 0x8 0xae94200 0x100>;
			reg-names = "dsi_phy", "pll_base", "gdsc_base", "dyn_refresh_base";
			vdda-0p9-supply = <0x133>;

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x92ae>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_phy1@ae96900 {
			#clock-cells = <0x1>;
			cell-index = <0x1>;
			compatible = "qcom,dsi-phy-v4.2";
			label = "dsi-phy-1";
			phandle = <0x4ba>;
			pll-label = "dsi_pll_5nm";
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			reg = <0xae96400 0x800 0xae96900 0x27c 0xaf03000 0x8 0xae96200 0x100>;
			reg-names = "dsi_phy", "pll_base", "gdsc_base", "dyn_refresh_base";
			vdda-0p9-supply = <0x133>;

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x92ae>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_mdp@ae00000 {
			#interrupt-cells = <0x1>;
			clock-max-rate = <0x0 0x0 0x0 0x0 0x1b6b0b00 0x124f800 0x1b6b0b00>;
			clock-names = "gcc_iface", "gcc_bus", "gcc_nrt_bus", "iface_clk", "core_clk", "vsync_clk", "lut_clk";
			clock-rate = <0x0 0x0 0x0 0x0 0x1b6b0b00 0x124f800 0x1b6b0b00>;
			clocks = <0x24 0x13 0x24 0x15 0x24 0x16 0x27 0x1 0x27 0x19 0x27 0x25 0x27 0x1b>;
			compatible = "qcom,sde-kms";
			interconnect-names = "qcom,sde-data-bus0", "qcom,sde-data-bus1", "qcom,sde-reg-bus";
			interconnects = <0x3e 0x18 0x1d 0x200 0x3e 0x19 0x1d 0x200 0x2e 0x2 0x2f 0x20d>;
			interrupt-controller;
			interrupts = <0x0 0x53 0x4>;
			phandle = <0x228>;
			qcom,sde-cdm-off = <0x7a200>;
			qcom,sde-cdm-size = <0x224>;
			qcom,sde-cdp-setting = <0x1 0x1 0x1 0x0>;
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-ctl-display-pref = "primary", "none", "none", "none";
			qcom,sde-ctl-off = <0x2000 0x2200 0x2400 0x2600>;
			qcom,sde-ctl-size = <0x1dc>;
			qcom,sde-danger-lut = <0xffff 0xffff 0x0 0x0 0xffff 0xffff 0x3ffff 0x3ffff 0x0 0x0 0x3ffff 0x3ffff>;
			qcom,sde-dest-scaler-off = <0x800 0x1000>;
			qcom,sde-dest-scaler-size = <0x800>;
			qcom,sde-dest-scaler-top-off = <0x61000>;
			qcom,sde-dest-scaler-top-size = <0x1c>;
			qcom,sde-dither-off = <0x30e0 0x30e0 0x30e0 0x30e0>;
			qcom,sde-dither-size = <0x20>;
			qcom,sde-dither-version = <0x10000>;
			qcom,sde-dram-channels = <0x2>;
			qcom,sde-dsc-off = <0x81000 0x81400>;
			qcom,sde-dsc-pair-mask = <0x2 0x1>;
			qcom,sde-dsc-size = <0x140>;
			qcom,sde-dspp-ltm-off = <0x2a000 0x28100>;
			qcom,sde-dspp-ltm-version = <0x10000>;
			qcom,sde-dspp-off = <0x55000 0x57000>;
			qcom,sde-dspp-size = <0x1800>;
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-dspp-top-size = <0x80>;
			qcom,sde-has-cdp;
			qcom,sde-has-dest-scaler;
			qcom,sde-has-dim-layer;
			qcom,sde-has-idle-pc;
			qcom,sde-has-src-split;
			qcom,sde-highest-bank-bit = <0x7 0x1 0x8 0x2>;
			qcom,sde-intf-off = <0x6b000 0x6b800 0x6c000 0x6c800>;
			qcom,sde-intf-size = <0x2b8>;
			qcom,sde-intf-tear-irq-off = <0x0 0x6e800 0x6e900 0x0>;
			qcom,sde-intf-type = "dp", "dsi", "dsi", "dp";
			qcom,sde-len = <0x494>;
			qcom,sde-macrotile-mode = <0x1>;
			qcom,sde-max-bw-high-kbps = <0xcdfe60>;
			qcom,sde-max-bw-low-kbps = <0x5a06e0>;
			qcom,sde-max-dest-scaler-input-linewidth = <0x800>;
			qcom,sde-max-dest-scaler-output-linewidth = <0xa00>;
			qcom,sde-max-per-pipe-bw-high-kbps = <0x419ce0 0x419ce0 0x419ce0 0x419ce0 0x419ce0>;
			qcom,sde-max-per-pipe-bw-kbps = <0x419ce0 0x419ce0 0x419ce0 0x419ce0 0x419ce0>;
			qcom,sde-max-trusted-vm-displays = <0x1>;
			qcom,sde-merge-3d-off = <0x84000 0x84100>;
			qcom,sde-merge-3d-size = <0x100>;
			qcom,sde-min-core-ib-kbps = <0x2625a0>;
			qcom,sde-min-dram-ib-kbps = <0x186a00>;
			qcom,sde-min-llcc-ib-kbps = <0x0>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0>;
			qcom,sde-mixer-blendstages = <0x9>;
			qcom,sde-mixer-cwb-pref = "none", "none", "cwb", "cwb";
			qcom,sde-mixer-display-pref = "primary", "primary", "none", "none";
			qcom,sde-mixer-linewidth = <0xa00>;
			qcom,sde-mixer-off = <0x45000 0x46000 0x47000 0x48000>;
			qcom,sde-mixer-pair-mask = <0x2 0x1 0x4 0x3>;
			qcom,sde-mixer-size = <0x320>;
			qcom,sde-num-nrt-paths = <0x0>;
			qcom,sde-off = <0x1000>;
			qcom,sde-panic-per-pipe;
			qcom,sde-pipe-order-version = <0x1>;
			qcom,sde-pp-merge-3d-id = <0x0 0x0 0x1 0x1>;
			qcom,sde-pp-off = <0x71000 0x71800 0x72000 0x72800>;
			qcom,sde-pp-size = <0xd4>;
			qcom,sde-pp-slave = <0x0 0x0 0x0 0x1>;
			qcom,sde-qos-cpu-dma-latency = <0x12c>;
			qcom,sde-qos-cpu-irq-latency = <0x12c>;
			qcom,sde-qos-cpu-mask = <0x3>;
			qcom,sde-qos-cpu-mask-performance = <0xf>;
			qcom,sde-qos-lut-cwb = <0x66666541 0x0 0x66666541 0x0>;
			qcom,sde-qos-lut-linear = <0x112233 0x44556677 0x112234 0x45566777>;
			qcom,sde-qos-lut-linear-qseed = <0x112233 0x66777777 0x112236 0x67777777>;
			qcom,sde-qos-lut-macrotile = <0x112233 0x44556677 0x112234 0x45566777>;
			qcom,sde-qos-lut-macrotile-qseed = <0x112233 0x66777777 0x112236 0x67777777>;
			qcom,sde-qos-lut-nrt = <0x0 0x0 0x0 0x0>;
			qcom,sde-qos-refresh-rates = <0x3c 0x78>;
			qcom,sde-qseed-scalar-version = <0x3000>;
			qcom,sde-qseed-sw-lib-rev = "qseedv3lite";
			qcom,sde-reg-bus,vectors-KBps = <0x0 0x0 0x0 0x12110 0x0 0x24220 0x0 0x40b28>;
			qcom,sde-reg-dma-clk-ctrl = <0x2bc 0x14>;
			qcom,sde-reg-dma-id = <0x0>;
			qcom,sde-reg-dma-off = <0x0>;
			qcom,sde-reg-dma-trigger-off = <0x119c>;
			qcom,sde-reg-dma-version = <0x10002>;
			qcom,sde-reg-dma-xin-id = <0x7>;
			qcom,sde-safe-lut = <0xff00 0xff00 0xffff 0x3ff 0xff00 0xff00 0xfe00 0xfe00 0xffff 0x3ff 0xfe00 0xfe00>;
			qcom,sde-scaling-linewidth = <0xa00>;
			qcom,sde-secure-sid-mask = <0x801 0xc01>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-smart-panel-align-mode = <0xc>;
			qcom,sde-sspp-clk-ctrl = <0x2ac 0x0 0x2b4 0x0 0x2ac 0x8 0x2b4 0x8 0x2c4 0x8>;
			qcom,sde-sspp-clk-status = <0x2b0 0x0 0x2b8 0x0 0x2b0 0xc 0x2b8 0xc 0x2c8 0xc>;
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-sspp-excl-rect = <0x1 0x1 0x1 0x1 0x1>;
			qcom,sde-sspp-linewidth = <0xb40>;
			qcom,sde-sspp-off = <0x5000 0x7000 0x25000 0x27000 0x29000>;
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-sspp-smart-dma-priority = <0x4 0x5 0x1 0x2 0x3>;
			qcom,sde-sspp-src-size = <0x1f8>;
			qcom,sde-sspp-type = "vig", "vig", "dma", "dma", "dma";
			qcom,sde-sspp-xin-id = <0x0 0x4 0x1 0x5 0x9>;
			qcom,sde-te2-off = <0x2000 0x2000 0x0 0x0>;
			qcom,sde-ubwc-bw-calc-version = <0x1>;
			qcom,sde-ubwc-static = <0x1>;
			qcom,sde-ubwc-swizzle = <0x6>;
			qcom,sde-ubwc-version = <0x400>;
			qcom,sde-uidle-off = <0x80000>;
			qcom,sde-uidle-size = <0x70>;
			qcom,sde-vbif-id = <0x0>;
			qcom,sde-vbif-memtype-0 = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-memtype-1 = <0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-off = <0x0>;
			qcom,sde-vbif-qos-cwb-remap = <0x3 0x3 0x4 0x4 0x5 0x5 0x6 0x6>;
			qcom,sde-vbif-qos-lutdma-remap = <0x3 0x3 0x3 0x3 0x4 0x4 0x4 0x4>;
			qcom,sde-vbif-qos-nrt-remap = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-qos-rt-remap = <0x3 0x3 0x4 0x4 0x5 0x5 0x6 0x6>;
			qcom,sde-vbif-size = <0x1040>;
			qcom,sde-vig-sspp-linewidth = <0x1000>;
			qcom,sde-wb-clk-ctrl = <0x2bc 0x10>;
			qcom,sde-wb-clk-status = <0x3bc 0x14>;
			qcom,sde-wb-id = <0x2>;
			qcom,sde-wb-linewidth = <0x1000>;
			qcom,sde-wb-off = <0x66000>;
			qcom,sde-wb-size = <0x2c8>;
			qcom,sde-wb-xin-id = <0x6>;
			reg = <0xae00000 0x84208 0xaeb0000 0x2008 0xaeac000 0x214 0xaf50000 0x38>;
			reg-names = "mdp_phys", "vbif_phys", "regdma_phys", "swfuse_phys";

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-dither = <0x82c 0x10007>;
				qcom,sde-dspp-gamut = <0x1000 0x40002>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-igc = <0x0 0x30001>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
			};

			qcom,sde-sspp-dma-blocks {

				dgm@0 {
					qcom,sde-dma-csc-off = <0x200>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-igc = <0x400 0x50000>;
					qcom,sde-dma-inverse-pma;
				};

				dgm@1 {
					qcom,sde-dma-csc-off = <0x1200>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-igc = <0x1400 0x50000>;
					qcom,sde-dma-inverse-pma;
				};
			};

			qcom,sde-sspp-vig-blocks {
				qcom,sde-vig-csc-off = <0x1a00>;
				qcom,sde-vig-gamut = <0x1d00 0x60000>;
				qcom,sde-vig-igc = <0x1d00 0x60000>;
				qcom,sde-vig-inverse-pma;
				qcom,sde-vig-qseed-off = <0xa00>;
				qcom,sde-vig-qseed-size = <0xa0>;
			};
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				qcom,allocate-boot-time;
				qcom,client-id = <0x0>;
				qcom,peripheral-size = <0x0>;
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				qcom,client-id = <0x2>;
				qcom,peripheral-size = <0x0>;
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				memory-region = <0x1e>;
				qcom,allocate-on-request;
				qcom,client-id = <0x1>;
				qcom,peripheral-size = <0x500000>;
			};
		};

		qcom,mpm2-sleep-counter@c221000 {
			clock-frequency = <0x8000>;
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0xc221000 0x1000>;
		};

		qcom,msm-adsp-loader {
			compatible = "qcom,adsp-loader";
			phandle = <0x535>;
			qcom,adsp-state = <0x0>;
			status = "ok";
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0x77>;
			restrict-access;
		};

		qcom,msm-audio-apr {
			compatible = "qcom,msm-audio-apr";
			phandle = <0x4cc>;
			qcom,subsys-name = "apr_adsp";

			qcom,msm-audio-ion {
				compatible = "qcom,msm-audio-ion";
				iommus = <0x1a 0x2001 0x0>;
				phandle = <0x4cd>;
				qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
				qcom,smmu-enabled;
				qcom,smmu-sid-mask = <0x0 0xf>;
				qcom,smmu-version = <0x2>;
			};

			qcom,msm-audio-ion-cma {
				compatible = "qcom,msm-audio-ion-cma";
				phandle = <0x4ce>;
			};

			qcom,q6core-audio {
				#address-cells = <0x1>;
				#size-cells = <0x1>;
				compatible = "qcom,q6core-audio";
				phandle = <0x4cf>;

				bolero-cdc {
					clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
					clocks = <0x22f 0x0 0x230 0x0>;
					compatible = "qcom,bolero-codec";
					phandle = <0x525>;

					bolero-clk-rsc-mngr {
						compatible = "qcom,bolero-clk-rsc-mngr";
					};

					rx-macro@3200000 {
						phandle = <0x529>;

						rx_swr_master {
							phandle = <0x52a>;
						};
					};

					tx-macro@3220000 {
						phandle = <0x527>;

						tx_swr_master {
							phandle = <0x528>;
						};
					};

					va-macro@3370000 {
						phandle = <0x526>;
					};

					wsa-macro@3240000 {
						phandle = <0x52b>;

						wsa_swr_master {
							phandle = <0x52c>;
						};
					};
				};

				cdc_dmic01_pinctrl {
					#gpio-cells = <0x0>;
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x530>;
					pinctrl-0 = <0x243 0x244>;
					pinctrl-1 = <0x245 0x246>;
					pinctrl-names = "aud_active", "aud_sleep";
					qcom,lpi-gpios;
					qcom,tlmm-pins = <0xae 0xaf>;
				};

				cdc_dmic23_pinctrl {
					#gpio-cells = <0x0>;
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x531>;
					pinctrl-0 = <0x247 0x248>;
					pinctrl-1 = <0x249 0x24a>;
					pinctrl-names = "aud_active", "aud_sleep";
					qcom,lpi-gpios;
					qcom,tlmm-pins = <0xb1>;
				};

				cdc_dmic45_pinctrl {
					#gpio-cells = <0x0>;
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x532>;
					pinctrl-0 = <0x24b 0x24c>;
					pinctrl-1 = <0x24d 0x24e>;
					pinctrl-names = "aud_active", "aud_sleep";
					qcom,lpi-gpios;
					qcom,tlmm-pins = <0xb4>;
				};

				lpi_pinctrl@33c0000 {
					#gpio-cells = <0x2>;
					clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
					clocks = <0x22f 0x0 0x230 0x0>;
					compatible = "qcom,lpi-pinctrl";
					gpio-controller;
					phandle = <0x4d0>;
					qcom,gpios-count = <0xf>;
					qcom,lpi-offset-tbl = <0x0 0x1000 0x2000 0x3000 0x4000 0x5000 0x6000 0x7000 0x8000 0x9000 0xa000 0xb000 0xc000 0xd000 0xe000>;
					qcom,lpi-slew-offset-tbl = <0x0 0x2 0x4 0x8 0xa 0xc 0x0 0x0 0x0 0x0 0x10 0x12 0x0 0x0 0x6>;
					qcom,slew-reg = <0x355a000 0x0>;
					reg = <0x33c0000 0x0>;

					dmic01_clk_active {
						phandle = <0x243>;

						config {
							drive-strength = <0x8>;
							output-high;
							pins = "gpio6";
						};

						mux {
							function = "func1";
							pins = "gpio6";
						};
					};

					dmic01_clk_sleep {
						phandle = <0x245>;

						config {
							bias-disable;
							drive-strength = <0x2>;
							output-low;
							pins = "gpio6";
						};

						mux {
							function = "func1";
							pins = "gpio6";
						};
					};

					dmic01_data_active {
						phandle = <0x244>;

						config {
							drive-strength = <0x8>;
							input-enable;
							pins = "gpio7";
						};

						mux {
							function = "func1";
							pins = "gpio7";
						};
					};

					dmic01_data_sleep {
						phandle = <0x246>;

						config {
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio7";
							pull-down;
						};

						mux {
							function = "func1";
							pins = "gpio7";
						};
					};

					dmic23_clk_active {
						phandle = <0x247>;

						config {
							drive-strength = <0x8>;
							output-high;
							pins = "gpio8";
						};

						mux {
							function = "func1";
							pins = "gpio8";
						};
					};

					dmic23_clk_sleep {
						phandle = <0x249>;

						config {
							bias-disable;
							drive-strength = <0x2>;
							output-low;
							pins = "gpio8";
						};

						mux {
							function = "func1";
							pins = "gpio8";
						};
					};

					dmic23_data_active {
						phandle = <0x248>;

						config {
							drive-strength = <0x8>;
							input-enable;
							pins = "gpio9";
						};

						mux {
							function = "func1";
							pins = "gpio9";
						};
					};

					dmic23_data_sleep {
						phandle = <0x24a>;

						config {
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio9";
							pull-down;
						};

						mux {
							function = "func1";
							pins = "gpio9";
						};
					};

					dmic45_clk_active {
						phandle = <0x24b>;

						config {
							drive-strength = <0x8>;
							output-high;
							pins = "gpio12";
						};

						mux {
							function = "func1";
							pins = "gpio12";
						};
					};

					dmic45_clk_sleep {
						phandle = <0x24d>;

						config {
							bias-disable;
							drive-strength = <0x2>;
							output-low;
							pins = "gpio12";
						};

						mux {
							function = "func1";
							pins = "gpio12";
						};
					};

					dmic45_data_active {
						phandle = <0x24c>;

						config {
							drive-strength = <0x8>;
							input-enable;
							pins = "gpio13";
						};

						mux {
							function = "func1";
							pins = "gpio13";
						};
					};

					dmic45_data_sleep {
						phandle = <0x24e>;

						config {
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio13";
							pull-down;
						};

						mux {
							function = "func1";
							pins = "gpio13";
						};
					};

					lpi_aux1_sck {

						lpi_aux1_sck_active {
							phandle = <0x516>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio6";
							};

							mux {
								function = "func2";
								pins = "gpio6";
							};
						};

						lpi_aux1_sck_sleep {
							phandle = <0x515>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio6";
							};

							mux {
								function = "func2";
								pins = "gpio6";
							};
						};
					};

					lpi_aux1_sd0 {

						lpi_aux1_sd0_active {
							phandle = <0x51a>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio8";
							};

							mux {
								function = "func2";
								pins = "gpio8";
							};
						};

						lpi_aux1_sd0_sleep {
							phandle = <0x519>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio8";
							};

							mux {
								function = "func2";
								pins = "gpio8";
							};
						};
					};

					lpi_aux1_sd1 {

						lpi_aux1_sd1_active {
							phandle = <0x51c>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio9";
							};

							mux {
								function = "func2";
								pins = "gpio9";
							};
						};

						lpi_aux1_sd1_sleep {
							phandle = <0x51b>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio9";
							};

							mux {
								function = "func2";
								pins = "gpio9";
							};
						};
					};

					lpi_aux1_ws {

						lpi_aux1_ws_active {
							phandle = <0x518>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio7";
							};

							mux {
								function = "func2";
								pins = "gpio7";
							};
						};

						lpi_aux1_ws_sleep {
							phandle = <0x517>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio7";
							};

							mux {
								function = "func2";
								pins = "gpio7";
							};
						};
					};

					lpi_aux2_sck {

						lpi_aux2_sck_active {
							phandle = <0x51e>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio10";
							};

							mux {
								function = "func1";
								pins = "gpio10";
							};
						};

						lpi_aux2_sck_sleep {
							phandle = <0x51d>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio10";
							};

							mux {
								function = "func1";
								pins = "gpio10";
							};
						};
					};

					lpi_aux2_sd0 {

						lpi_aux2_sd0_active {
							phandle = <0x522>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio12";
							};

							mux {
								function = "func2";
								pins = "gpio12";
							};
						};

						lpi_aux2_sd0_sleep {
							phandle = <0x521>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio12";
							};

							mux {
								function = "func2";
								pins = "gpio12";
							};
						};
					};

					lpi_aux2_sd1 {

						lpi_aux2_sd1_active {
							phandle = <0x524>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio13";
							};

							mux {
								function = "func2";
								pins = "gpio13";
							};
						};

						lpi_aux2_sd1_sleep {
							phandle = <0x523>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio13";
							};

							mux {
								function = "func2";
								pins = "gpio13";
							};
						};
					};

					lpi_aux2_ws {

						lpi_aux2_ws_active {
							phandle = <0x520>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio11";
							};

							mux {
								function = "func1";
								pins = "gpio11";
							};
						};

						lpi_aux2_ws_sleep {
							phandle = <0x51f>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio11";
							};

							mux {
								function = "func1";
								pins = "gpio11";
							};
						};
					};

					lpi_i2s1_sck {

						lpi_i2s1_sck_active {
							phandle = <0x4de>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio6";
							};

							mux {
								function = "func2";
								pins = "gpio6";
							};
						};

						lpi_i2s1_sck_sleep {
							phandle = <0x4dd>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio6";
							};

							mux {
								function = "func2";
								pins = "gpio6";
							};
						};
					};

					lpi_i2s1_sd0 {

						lpi_i2s1_sd0_active {
							phandle = <0x4e2>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio8";
							};

							mux {
								function = "func2";
								pins = "gpio8";
							};
						};

						lpi_i2s1_sd0_sleep {
							phandle = <0x4e1>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio8";
							};

							mux {
								function = "func2";
								pins = "gpio8";
							};
						};
					};

					lpi_i2s1_sd1 {

						lpi_i2s1_sd1_active {
							phandle = <0x4e4>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio9";
							};

							mux {
								function = "func2";
								pins = "gpio9";
							};
						};

						lpi_i2s1_sd1_sleep {
							phandle = <0x4e3>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio9";
							};

							mux {
								function = "func2";
								pins = "gpio9";
							};
						};
					};

					lpi_i2s1_ws {

						lpi_i2s1_ws_active {
							phandle = <0x4e0>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio7";
							};

							mux {
								function = "func2";
								pins = "gpio7";
							};
						};

						lpi_i2s1_ws_sleep {
							phandle = <0x4df>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio7";
							};

							mux {
								function = "func2";
								pins = "gpio7";
							};
						};
					};

					lpi_i2s2_sck {

						lpi_i2s2_sck_active {
							phandle = <0x4e6>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio10";
							};

							mux {
								function = "func1";
								pins = "gpio10";
							};
						};

						lpi_i2s2_sck_sleep {
							phandle = <0x4e5>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio10";
							};

							mux {
								function = "func1";
								pins = "gpio10";
							};
						};
					};

					lpi_i2s2_sd0 {

						lpi_i2s2_sd0_active {
							phandle = <0x4ea>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio12";
							};

							mux {
								function = "func2";
								pins = "gpio12";
							};
						};

						lpi_i2s2_sd0_sleep {
							phandle = <0x4e9>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio12";
							};

							mux {
								function = "func2";
								pins = "gpio12";
							};
						};
					};

					lpi_i2s2_sd1 {

						lpi_i2s2_sd1_active {
							phandle = <0x4ec>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio13";
							};

							mux {
								function = "func2";
								pins = "gpio13";
							};
						};

						lpi_i2s2_sd1_sleep {
							phandle = <0x4eb>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio13";
							};

							mux {
								function = "func2";
								pins = "gpio13";
							};
						};
					};

					lpi_i2s2_ws {

						lpi_i2s2_ws_active {
							phandle = <0x4e8>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio11";
							};

							mux {
								function = "func1";
								pins = "gpio11";
							};
						};

						lpi_i2s2_ws_sleep {
							phandle = <0x4e7>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio11";
							};

							mux {
								function = "func1";
								pins = "gpio11";
							};
						};
					};

					lpi_tdm1_sck {

						lpi_tdm1_sck_active {
							phandle = <0x4fa>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio6";
							};

							mux {
								function = "func2";
								pins = "gpio6";
							};
						};

						lpi_tdm1_sck_sleep {
							phandle = <0x4f9>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio6";
							};

							mux {
								function = "func2";
								pins = "gpio6";
							};
						};
					};

					lpi_tdm1_sd0 {

						lpi_tdm1_sd0_active {
							phandle = <0x4fe>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio8";
							};

							mux {
								function = "func2";
								pins = "gpio8";
							};
						};

						lpi_tdm1_sd0_sleep {
							phandle = <0x4fd>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio8";
							};

							mux {
								function = "func2";
								pins = "gpio8";
							};
						};
					};

					lpi_tdm1_sd1 {

						lpi_tdm1_sd1_active {
							phandle = <0x500>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio9";
							};

							mux {
								function = "func2";
								pins = "gpio9";
							};
						};

						lpi_tdm1_sd1_sleep {
							phandle = <0x4ff>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio9";
							};

							mux {
								function = "func2";
								pins = "gpio9";
							};
						};
					};

					lpi_tdm1_ws {

						lpi_tdm1_ws_active {
							phandle = <0x4fc>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio7";
							};

							mux {
								function = "func2";
								pins = "gpio7";
							};
						};

						lpi_tdm1_ws_sleep {
							phandle = <0x4fb>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio7";
							};

							mux {
								function = "func2";
								pins = "gpio7";
							};
						};
					};

					lpi_tdm2_sck {

						lpi_tdm2_sck_active {
							phandle = <0x502>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio10";
							};

							mux {
								function = "func1";
								pins = "gpio10";
							};
						};

						lpi_tdm2_sck_sleep {
							phandle = <0x501>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio10";
							};

							mux {
								function = "func1";
								pins = "gpio10";
							};
						};
					};

					lpi_tdm2_sd0 {

						lpi_tdm2_sd0_active {
							phandle = <0x506>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio12";
							};

							mux {
								function = "func2";
								pins = "gpio12";
							};
						};

						lpi_tdm2_sd0_sleep {
							phandle = <0x505>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio12";
							};

							mux {
								function = "func2";
								pins = "gpio12";
							};
						};
					};

					lpi_tdm2_sd1 {

						lpi_tdm2_sd1_active {
							phandle = <0x508>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio13";
							};

							mux {
								function = "func2";
								pins = "gpio13";
							};
						};

						lpi_tdm2_sd1_sleep {
							phandle = <0x507>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio13";
							};

							mux {
								function = "func2";
								pins = "gpio13";
							};
						};
					};

					lpi_tdm2_ws {

						lpi_tdm2_ws_active {
							phandle = <0x504>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio11";
							};

							mux {
								function = "func1";
								pins = "gpio11";
							};
						};

						lpi_tdm2_ws_sleep {
							phandle = <0x503>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio11";
							};

							mux {
								function = "func1";
								pins = "gpio11";
							};
						};
					};

					quat_aux_sck {

						quat_aux_sck_active {
							phandle = <0x50a>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio0";
							};

							mux {
								function = "func2";
								pins = "gpio0";
							};
						};

						quat_aux_sck_sleep {
							phandle = <0x509>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio0";
							};

							mux {
								function = "func2";
								pins = "gpio0";
							};
						};
					};

					quat_aux_sd0 {

						quat_aux_sd0_active {
							phandle = <0x50e>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio2";
							};

							mux {
								function = "func2";
								pins = "gpio2";
							};
						};

						quat_aux_sd0_sleep {
							phandle = <0x50d>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio2";
							};

							mux {
								function = "func2";
								pins = "gpio2";
							};
						};
					};

					quat_aux_sd1 {

						quat_aux_sd1_active {
							phandle = <0x510>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio3";
							};

							mux {
								function = "func2";
								pins = "gpio3";
							};
						};

						quat_aux_sd1_sleep {
							phandle = <0x50f>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio3";
							};

							mux {
								function = "func2";
								pins = "gpio3";
							};
						};
					};

					quat_aux_sd2 {

						quat_aux_sd2_active {
							phandle = <0x512>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio4";
							};

							mux {
								function = "func2";
								pins = "gpio4";
							};
						};

						quat_aux_sd2_sleep {
							phandle = <0x511>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio4";
							};

							mux {
								function = "func2";
								pins = "gpio4";
							};
						};
					};

					quat_aux_sd3 {

						quat_aux_sd3_active {
							phandle = <0x514>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio5";
							};

							mux {
								function = "func3";
								pins = "gpio5";
							};
						};

						quat_aux_sd3_sleep {
							phandle = <0x513>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio5";
							};

							mux {
								function = "func3";
								pins = "gpio5";
							};
						};
					};

					quat_aux_ws {

						quat_aux_ws_active {
							phandle = <0x50c>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio1";
							};

							mux {
								function = "func2";
								pins = "gpio1";
							};
						};

						quat_aux_ws_sleep {
							phandle = <0x50b>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio1";
							};

							mux {
								function = "func2";
								pins = "gpio1";
							};
						};
					};

					quat_mi2s_sck {

						quat_mi2s_sck_active {
							phandle = <0x4d2>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio0";
							};

							mux {
								function = "func2";
								pins = "gpio0";
							};
						};

						quat_mi2s_sck_sleep {
							phandle = <0x4d1>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio0";
							};

							mux {
								function = "func2";
								pins = "gpio0";
							};
						};
					};

					quat_mi2s_sd0 {

						quat_mi2s_sd0_active {
							phandle = <0x4d6>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio2";
							};

							mux {
								function = "func2";
								pins = "gpio2";
							};
						};

						quat_mi2s_sd0_sleep {
							phandle = <0x4d5>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio2";
							};

							mux {
								function = "func2";
								pins = "gpio2";
							};
						};
					};

					quat_mi2s_sd1 {

						quat_mi2s_sd1_active {
							phandle = <0x4d8>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio3";
							};

							mux {
								function = "func2";
								pins = "gpio3";
							};
						};

						quat_mi2s_sd1_sleep {
							phandle = <0x4d7>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio3";
							};

							mux {
								function = "func2";
								pins = "gpio3";
							};
						};
					};

					quat_mi2s_sd2 {

						quat_mi2s_sd2_active {
							phandle = <0x4da>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio4";
							};

							mux {
								function = "func2";
								pins = "gpio4";
							};
						};

						quat_mi2s_sd2_sleep {
							phandle = <0x4d9>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio4";
							};

							mux {
								function = "func2";
								pins = "gpio4";
							};
						};
					};

					quat_mi2s_sd3 {

						quat_mi2s_sd3_active {
							phandle = <0x4dc>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio5";
							};

							mux {
								function = "func3";
								pins = "gpio5";
							};
						};

						quat_mi2s_sd3_sleep {
							phandle = <0x4db>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio5";
							};

							mux {
								function = "func3";
								pins = "gpio5";
							};
						};
					};

					quat_mi2s_ws {

						quat_mi2s_ws_active {
							phandle = <0x4d4>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio1";
							};

							mux {
								function = "func2";
								pins = "gpio1";
							};
						};

						quat_mi2s_ws_sleep {
							phandle = <0x4d3>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio1";
							};

							mux {
								function = "func2";
								pins = "gpio1";
							};
						};
					};

					quat_tdm_sck {

						quat_tdm_sck_active {
							phandle = <0x4ee>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio0";
							};

							mux {
								function = "func2";
								pins = "gpio0";
							};
						};

						quat_tdm_sck_sleep {
							phandle = <0x4ed>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio0";
							};

							mux {
								function = "func2";
								pins = "gpio0";
							};
						};
					};

					quat_tdm_sd0 {

						quat_tdm_sd0_active {
							phandle = <0x4f2>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio2";
							};

							mux {
								function = "func2";
								pins = "gpio2";
							};
						};

						quat_tdm_sd0_sleep {
							phandle = <0x4f1>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio2";
							};

							mux {
								function = "func2";
								pins = "gpio2";
							};
						};
					};

					quat_tdm_sd1 {

						quat_tdm_sd1_active {
							phandle = <0x4f4>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio3";
							};

							mux {
								function = "func2";
								pins = "gpio3";
							};
						};

						quat_tdm_sd1_sleep {
							phandle = <0x4f3>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio3";
							};

							mux {
								function = "func2";
								pins = "gpio3";
							};
						};
					};

					quat_tdm_sd2 {

						quat_tdm_sd2_active {
							phandle = <0x4f6>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio4";
							};

							mux {
								function = "func2";
								pins = "gpio4";
							};
						};

						quat_tdm_sd2_sleep {
							phandle = <0x4f5>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio4";
							};

							mux {
								function = "func2";
								pins = "gpio4";
							};
						};
					};

					quat_tdm_sd3 {

						quat_tdm_sd3_active {
							phandle = <0x4f8>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio5";
							};

							mux {
								function = "func3";
								pins = "gpio5";
							};
						};

						quat_tdm_sd3_sleep {
							phandle = <0x4f7>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio5";
							};

							mux {
								function = "func3";
								pins = "gpio5";
							};
						};
					};

					quat_tdm_ws {

						quat_tdm_ws_active {
							phandle = <0x4f0>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio1";
							};

							mux {
								function = "func2";
								pins = "gpio1";
							};
						};

						quat_tdm_ws_sleep {
							phandle = <0x4ef>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio1";
							};

							mux {
								function = "func2";
								pins = "gpio1";
							};
						};
					};

					rx_swr_clk_active {
						phandle = <0x235>;

						config {
							bias-disable;
							drive-strength = <0x2>;
							pins = "gpio3";
							slew-rate = <0x1>;
						};

						mux {
							function = "func1";
							pins = "gpio3";
						};
					};

					rx_swr_clk_sleep {
						phandle = <0x238>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio3";
						};

						mux {
							function = "func1";
							pins = "gpio3";
						};
					};

					rx_swr_data1_active {
						phandle = <0x237>;

						config {
							bias-bus-hold;
							drive-strength = <0x2>;
							pins = "gpio5";
							slew-rate = <0x1>;
						};

						mux {
							function = "func1";
							pins = "gpio5";
						};
					};

					rx_swr_data1_sleep {
						phandle = <0x23a>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio5";
						};

						mux {
							function = "func1";
							pins = "gpio5";
						};
					};

					rx_swr_data_active {
						phandle = <0x236>;

						config {
							bias-bus-hold;
							drive-strength = <0x2>;
							pins = "gpio4";
							slew-rate = <0x1>;
						};

						mux {
							function = "func1";
							pins = "gpio4";
						};
					};

					rx_swr_data_sleep {
						phandle = <0x239>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio4";
						};

						mux {
							function = "func1";
							pins = "gpio4";
						};
					};

					tx_swr_clk_active {
						phandle = <0x23b>;

						config {
							bias-disable;
							drive-strength = <0x4>;
							pins = "gpio0";
							slew-rate = <0x1>;
						};

						mux {
							function = "func1";
							pins = "gpio0";
						};
					};

					tx_swr_clk_sleep {
						phandle = <0x23f>;

						config {
							drive-strength = <0x2>;
							pins = "gpio0";
						};

						mux {
							bias-pull-down;
							function = "func1";
							input-enable;
							pins = "gpio0";
						};
					};

					tx_swr_data0_active {
						phandle = <0x23c>;

						config {
							bias-bus-hold;
							drive-strength = <0x4>;
							pins = "gpio1";
							slew-rate = <0x1>;
						};

						mux {
							function = "func1";
							pins = "gpio1";
						};
					};

					tx_swr_data0_sleep {
						phandle = <0x240>;

						config {
							bias-bus-hold;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio1";
						};

						mux {
							function = "func1";
							pins = "gpio1";
						};
					};

					tx_swr_data1_active {
						phandle = <0x23d>;

						config {
							bias-bus-hold;
							drive-strength = <0x4>;
							pins = "gpio2";
							slew-rate = <0x1>;
						};

						mux {
							function = "func1";
							pins = "gpio2";
						};
					};

					tx_swr_data1_sleep {
						phandle = <0x241>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio2";
						};

						mux {
							function = "func1";
							pins = "gpio2";
						};
					};

					tx_swr_data2_active {
						phandle = <0x23e>;

						config {
							bias-bus-hold;
							drive-strength = <0x4>;
							pins = "gpio14";
							slew-rate = <0x1>;
						};

						mux {
							function = "func1";
							pins = "gpio14";
						};
					};

					tx_swr_data2_sleep {
						phandle = <0x242>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio14";
						};

						mux {
							function = "func1";
							pins = "gpio14";
						};
					};

					wsa_swr_clk_pin {

						wsa_swr_clk_active {
							phandle = <0x231>;

							config {
								bias-disable;
								drive-strength = <0x2>;
								pins = "gpio10";
								slew-rate = <0x1>;
							};

							mux {
								function = "func2";
								pins = "gpio10";
							};
						};

						wsa_swr_clk_sleep {
							phandle = <0x233>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio10";
							};

							mux {
								function = "func2";
								pins = "gpio10";
							};
						};
					};

					wsa_swr_data_pin {

						wsa_swr_data_active {
							phandle = <0x232>;

							config {
								bias-bus-hold;
								drive-strength = <0x2>;
								pins = "gpio11";
								slew-rate = <0x1>;
							};

							mux {
								function = "func2";
								pins = "gpio11";
							};
						};

						wsa_swr_data_sleep {
							phandle = <0x234>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio11";
							};

							mux {
								function = "func2";
								pins = "gpio11";
							};
						};
					};
				};

				rx_swr_clk_data_pinctrl {
					#gpio-cells = <0x0>;
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x52e>;
					pinctrl-0 = <0x235 0x236 0x237>;
					pinctrl-1 = <0x238 0x239 0x23a>;
					pinctrl-names = "aud_active", "aud_sleep";
					qcom,lpi-gpios;
					qcom,tlmm-pins = <0xac>;
				};

				sound {
					asoc-cpu = <0x25c 0x25d 0x25e 0x25f 0x260 0x261 0x262 0x263 0x264 0x265 0x266 0x267 0x268 0x269 0x26a 0x26b 0x26c 0x26d 0x26e 0x26f 0x270 0x271 0x272 0x273 0x274 0x275 0x276 0x277 0x278 0x279 0x27a 0x27b 0x27c 0x27d 0x27e 0x27f 0x280 0x281 0x282 0x283 0x284 0x285 0x286 0x287 0x288 0x289 0x28a 0x28b 0x28c 0x28d 0x28e 0x28f 0x290 0x291 0x292 0x293 0x294 0x295 0x296 0x297 0x298 0x299 0x29a 0x29b 0x29c 0x29d 0x29e 0x29f 0x2a0 0x2a1 0x2a2>;
					asoc-cpu-names = "msm-dai-q6-dp.0", "msm-dai-q6-dp.1", "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1", "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3", "msm-dai-q6-mi2s.4", "msm-dai-q6-mi2s.5", "msm-dai-q6-mi2s.6", "msm-dai-q6-mi2s.7", "msm-dai-q6-mi2s.8", "msm-dai-q6-mi2s.9", "msm-dai-q6-mi2s.10", "msm-dai-q6-mi2s.11", "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3", "msm-dai-q6-auxpcm.4", "msm-dai-q6-auxpcm.5", "msm-dai-q6-auxpcm.6", "msm-dai-q6-dev.224", "msm-dai-q6-dev.225", "msm-dai-q6-dev.241", "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770", "msm-dai-q6-dev.242", "msm-dai-q6-dev.8194", "msm-dai-q6-dev.8195", "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673", "msm-dai-q6-dev.16398", "msm-dai-q6-dev.16399", "msm-dai-q6-dev.16401", "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865", "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881", "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897", "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913", "msm-dai-q6-tdm.36928", "msm-dai-q6-tdm.36929", "msm-dai-q6-tdm.36944", "msm-dai-q6-tdm.36945", "msm-dai-cdc-dma-dev.45056", "msm-dai-cdc-dma-dev.45057", "msm-dai-cdc-dma-dev.45058", "msm-dai-cdc-dma-dev.45059", "msm-dai-cdc-dma-dev.45061", "msm-dai-cdc-dma-dev.45089", "msm-dai-cdc-dma-dev.45091", "msm-dai-cdc-dma-dev.45093", "msm-dai-cdc-dma-dev.45104", "msm-dai-cdc-dma-dev.45105", "msm-dai-cdc-dma-dev.45106", "msm-dai-cdc-dma-dev.45107", "msm-dai-cdc-dma-dev.45108", "msm-dai-cdc-dma-dev.45109", "msm-dai-cdc-dma-dev.45110", "msm-dai-cdc-dma-dev.45111", "msm-dai-cdc-dma-dev.45112", "msm-dai-cdc-dma-dev.45113", "msm-dai-cdc-dma-dev.45114", "msm-dai-cdc-dma-dev.45115", "msm-dai-cdc-dma-dev.45116", "msm-dai-cdc-dma-dev.45118", "msm-dai-q6-dev.24577";
					asoc-platform = <0x24f 0x250 0x251 0x252 0x253 0x254 0x255 0x256 0x257 0x258 0x259 0x25a 0x25b>;
					asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2", "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback", "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe", "msm-lsm-client", "msm-pcm-routing", "msm-compr-dsp", "msm-pcm-dsp-noirq";
					clock-names = "lpass_audio_hw_vote";
					clocks = <0x230 0x0>;
					compatible = "qcom,lahaina-asoc-snd";
					fsa4480-i2c-handle = <0x22a>;
					phandle = <0x533>;
					qcom,afe-rxtx-lb = <0x0>;
					qcom,auxpcm-audio-intf = <0x1>;
					qcom,ext-disp-audio-rx = <0x0>;
					qcom,mi2s-audio-intf = <0x1>;
					qcom,wcn-bt = <0x0>;
				};

				tx_swr_clk_data_pinctrl {
					#gpio-cells = <0x0>;
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x52f>;
					pinctrl-0 = <0x23b 0x23c 0x23d 0x23e>;
					pinctrl-1 = <0x23f 0x240 0x241 0x242>;
					pinctrl-names = "aud_active", "aud_sleep";
					qcom,lpi-gpios;
					qcom,tlmm-pins = <0xa9>;
				};

				vote_lpass_audio_hw {
					#clock-cells = <0x1>;
					compatible = "qcom,audio-ref-clk";
					phandle = <0x230>;
					qcom,codec-ext-clk-src = <0xb>;
				};

				vote_lpass_core_hw {
					#clock-cells = <0x1>;
					compatible = "qcom,audio-ref-clk";
					phandle = <0x22f>;
					qcom,codec-ext-clk-src = <0x9>;
				};

				wsa_swr_clk_data_pinctrl {
					#gpio-cells = <0x0>;
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x52d>;
					pinctrl-0 = <0x231 0x232>;
					pinctrl-1 = <0x233 0x234>;
					pinctrl-names = "aud_active", "aud_sleep";
					qcom,lpi-gpios;
					qcom,tlmm-pins = <0xb3>;
				};
			};
		};

		qcom,msm-cdsp-loader {
			compatible = "qcom,cdsp-loader";
			qcom,proc-img-to-load = "cdsp";
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			phandle = <0x25a>;
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			phandle = <0x255>;
		};

		qcom,msm-dai-cdc-dma {
			compatible = "qcom,msm-dai-cdc-dma";
			phandle = <0x4c7>;

			qcom,msm-dai-rx-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x294>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb030>;
			};

			qcom,msm-dai-rx-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x296>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb032>;
			};

			qcom,msm-dai-rx-cdc-dma-2-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x298>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb034>;
			};

			qcom,msm-dai-rx-cdc-dma-3-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x29a>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb036>;
			};

			qcom,msm-dai-rx-cdc-dma-4-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x29c>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb038>;
			};

			qcom,msm-dai-rx-cdc-dma-5-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x29e>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03a>;
			};

			qcom,msm-dai-rx-cdc-dma-6-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x2a0>;
				qcom,msm-cdc-dma-data-align = <0x1>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03c>;
			};

			qcom,msm-dai-rx-cdc-dma-7-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x2a1>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03e>;
			};

			qcom,msm-dai-tx-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x295>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb031>;
			};

			qcom,msm-dai-tx-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x297>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb033>;
			};

			qcom,msm-dai-tx-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x299>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb035>;
			};

			qcom,msm-dai-tx-cdc-dma-3-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x29b>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb037>;
			};

			qcom,msm-dai-tx-cdc-dma-4-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x29d>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb039>;
			};

			qcom,msm-dai-tx-cdc-dma-5-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x29f>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03b>;
			};

			qcom,msm-dai-va-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x291>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb021>;
			};

			qcom,msm-dai-va-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x292>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb023>;
			};

			qcom,msm-dai-va-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x293>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb025>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x28c>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb000>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x28d>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb001>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x28e>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb002>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x28f>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb003>;
			};

			qcom,msm-dai-wsa-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x290>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb005>;
			};
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";
			phandle = <0x4c6>;

			qcom,msm-dai-q6-mi2s-prim-rx {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x25e>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x0>;
				qcom,msm-mi2s-lines = <0x3>;
			};

			qcom,msm-dai-q6-mi2s-prim-tx {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x25f>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x1>;
				qcom,msm-mi2s-lines = <0x0>;
			};

			qcom,msm-dai-q6-mi2s-quat-rx {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x264>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x6>;
				qcom,msm-mi2s-lines = <0x1>;
			};

			qcom,msm-dai-q6-mi2s-quat-tx {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x265>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x7>;
				qcom,msm-mi2s-lines = <0x2>;
			};

			qcom,msm-dai-q6-mi2s-quin-rx {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x266>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x8>;
				qcom,msm-mi2s-lines = <0x1>;
			};

			qcom,msm-dai-q6-mi2s-quin-tx {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x267>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x9>;
				qcom,msm-mi2s-lines = <0x2>;
			};

			qcom,msm-dai-q6-mi2s-sec-rx {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x260>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x2>;
				qcom,msm-mi2s-lines = <0x1>;
			};

			qcom,msm-dai-q6-mi2s-sec-tx {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x261>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x3>;
				qcom,msm-mi2s-lines = <0x0>;
			};

			qcom,msm-dai-q6-mi2s-senary-rx {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x268>;
				qcom,msm-dai-q6-mi2s-dev-id = <0xa>;
				qcom,msm-mi2s-lines = <0x0>;
			};

			qcom,msm-dai-q6-mi2s-senary-tx {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x269>;
				qcom,msm-dai-q6-mi2s-dev-id = <0xb>;
				qcom,msm-mi2s-lines = <0x3>;
			};

			qcom,msm-dai-q6-mi2s-tert-rx {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x262>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x4>;
				qcom,msm-mi2s-lines = <0x0>;
			};

			qcom,msm-dai-q6-mi2s-tert-tx {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x263>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x5>;
				qcom,msm-mi2s-lines = <0x3>;
			};
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x272>;
				qcom,msm-dai-q6-dev-id = <0xf1>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x273>;
				qcom,msm-dai-q6-dev-id = <0xf0>;
			};

			qcom,msm-dai-q6-afe-proxy-tx-1 {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x278>;
				qcom,msm-dai-q6-dev-id = <0xf2>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x270>;
				qcom,msm-dai-q6-dev-id = <0xe0>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x271>;
				qcom,msm-dai-q6-dev-id = <0xe1>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x4c8>;
				qcom,msm-dai-q6-dev-id = <0x3000>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x4c9>;
				qcom,msm-dai-q6-dev-id = <0x3001>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x277>;
				qcom,msm-dai-q6-dev-id = <0x8002>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x276>;
				qcom,msm-dai-q6-dev-id = <0x8005>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x274>;
				qcom,msm-dai-q6-dev-id = <0x8003>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x275>;
				qcom,msm-dai-q6-dev-id = <0x8004>;
			};

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x4ca>;
				qcom,msm-dai-q6-dev-id = <0x3004>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x4cb>;
				qcom,msm-dai-q6-dev-id = <0x3005>;
			};

			qcom,msm-dai-q6-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x279>;
				qcom,msm-dai-q6-dev-id = <0x2002>;
			};

			qcom,msm-dai-q6-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x27a>;
				qcom,msm-dai-q6-dev-id = <0x2003>;
			};

			qcom,msm-dai-q6-sb-7-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x27d>;
				qcom,msm-dai-q6-dev-id = <0x400e>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
			};

			qcom,msm-dai-q6-sb-7-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x27e>;
				qcom,msm-dai-q6-dev-id = <0x400f>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
			};

			qcom,msm-dai-q6-sb-8-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x27f>;
				qcom,msm-dai-q6-dev-id = <0x4011>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
			};

			qcom,msm-dai-q6-usb-audio-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x27b>;
				qcom,msm-dai-q6-dev-id = <0x7000>;
			};

			qcom,msm-dai-q6-usb-audio-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x27c>;
				qcom,msm-dai-q6-dev-id = <0x7001>;
			};
		};

		qcom,msm-dai-q6-afe-loopback-tx {
			compatible = "qcom,msm-dai-q6-dev";
			phandle = <0x2a2>;
			qcom,msm-dai-q6-dev-id = <0x6001>;
		};

		qcom,msm-dai-q6-dp {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x25c>;
			qcom,msm-dai-q6-dev-id = <0x0>;
		};

		qcom,msm-dai-q6-dp1 {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x25d>;
			qcom,msm-dai-q6-dev-id = <0x1>;
		};

		qcom,msm-dai-q6-hdmi {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x4c3>;
			qcom,msm-dai-q6-dev-id = <0x8>;
		};

		qcom,msm-dai-q6-spdif-pri-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x552>;
			qcom,msm-dai-q6-dev-id = <0x5000>;
		};

		qcom,msm-dai-q6-spdif-pri-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x553>;
			qcom,msm-dai-q6-dev-id = <0x5001>;
		};

		qcom,msm-dai-q6-spdif-sec-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x554>;
			qcom,msm-dai-q6-dev-id = <0x5002>;
		};

		qcom,msm-dai-q6-spdif-sec-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x555>;
			qcom,msm-dai-q6-dev-id = <0x5003>;
		};

		qcom,msm-dai-tdm-hsif0-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x546>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9170>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9070>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-hsif0-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x547>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9070>;
			};
		};

		qcom,msm-dai-tdm-hsif0-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x548>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x916f>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9071>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-hsif0-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x549>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9071>;
			};
		};

		qcom,msm-dai-tdm-hsif1-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x54a>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9180>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9080>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-hsif1-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x54b>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9080>;
			};
		};

		qcom,msm-dai-tdm-hsif1-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x54c>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9181>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9081>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-hsif1-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x54d>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9081>;
			};
		};

		qcom,msm-dai-tdm-hsif2-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x54e>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9190>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9090>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-hsif2-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x54f>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9090>;
			};
		};

		qcom,msm-dai-tdm-hsif2-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x550>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9191>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9091>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-hsif2-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x551>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9091>;
			};
		};

		qcom,msm-dai-tdm-pri-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x536>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x280>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x537>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x281>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x53c>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x286>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x53d>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x287>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
			};
		};

		qcom,msm-dai-tdm-quin-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x53e>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quin-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x288>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
			};
		};

		qcom,msm-dai-tdm-quin-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x53f>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quin-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x289>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x538>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x282>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
			};
		};

		qcom,msm-dai-tdm-sec-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x539>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x283>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
			};
		};

		qcom,msm-dai-tdm-sen-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x540>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9150>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9050>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sen-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x28a>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9050>;
			};
		};

		qcom,msm-dai-tdm-sen-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x541>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9151>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9051>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sen-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x28b>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9051>;
			};
		};

		qcom,msm-dai-tdm-sep-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x542>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9160>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9060>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sep-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x543>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9060>;
			};
		};

		qcom,msm-dai-tdm-sep-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x544>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9161>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9061>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sep-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x545>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9061>;
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x53a>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x284>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x53b>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x285>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
			};
		};

		qcom,msm-eud@88e0000 {
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupt-parent = <0x1f>;
			interrupts = <0xb 0x4>;
			phandle = <0x12e>;
			qcom,secure-eud-en;
			reg = <0x88e0000 0x2000 0x88e2000 0x1000>;
			reg-names = "eud_base", "eud_mode_mgr2";
			status = "ok";
		};

		qcom,msm-ext-disp {
			compatible = "qcom,msm-ext-disp";
			phandle = <0x22b>;

			qcom,msm-ext-disp-audio-codec-rx {
				compatible = "qcom,msm-ext-disp-audio-codec-rx";
				phandle = <0x4bc>;
			};
		};

		qcom,msm-hdmi-dba-codec-rx {
			compatible = "qcom,msm-hdmi-dba-codec-rx";
			phandle = <0x534>;
			qcom,dba-bridge-chip = "adv7533";
		};

		qcom,msm-imem@146aa000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,msm-imem";
			ranges = <0x0 0x146aa000 0x1000>;
			reg = <0x146aa000 0x1000>;

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x4>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0xc>;
			};

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x8>;
			};

			pil@6dc {
				compatible = "qcom,msm-imem-pil-disable-timeout";
				reg = <0x6dc 0x4>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x4>;
			};
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			phandle = <0x258>;
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x24f>;
			qcom,msm-pcm-dsp-id = <0x0>;
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			phandle = <0x257>;
		};

		qcom,msm-pcm-dsp-noirq {
			compatible = "qcom,msm-pcm-dsp-noirq";
			phandle = <0x25b>;
			qcom,latency-level = "ultra";
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-pcm-dtmf {
			compatible = "qcom,msm-pcm-dtmf";
			phandle = <0x4c5>;
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			phandle = <0x256>;
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x254>;
		};

		qcom,msm-pcm-loopback-low-latency {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x4c4>;
			qcom,msm-pcm-loopback-low-latency;
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x250>;
			qcom,latency-level = "regular";
			qcom,msm-pcm-dsp-id = <0x1>;
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			phandle = <0x259>;
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			phandle = <0x253>;
			qcom,destroy-cvd;
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x26a>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-quat-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x26d>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-quin-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x26e>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,msm-sec-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x26b>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-sen-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x26f>;
			qcom,msm-auxpcm-interface = "senary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x4c2>;
		};

		qcom,msm-tert-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x26c>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-transcode-loopback {
			compatible = "qcom,msm-transcode-loopback";
			phandle = <0x4c1>;
		};

		qcom,msm-ultra-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x251>;
			qcom,latency-level = "ultra";
			qcom,msm-pcm-dsp-id = <0x2>;
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			phandle = <0x252>;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			phandle = <0x34b>;
			qcom,adsp-remoteheap-vmid = <0x16 0x25>;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,fastrpc-adsp-sensors-pdr;
			qcom,fastrpc-gids = <0xb5c>;
			qcom,qos-cores = <0x0 0x1 0x2 0x3>;
			qcom,rpc-latency-us = <0xeb>;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x1a 0x2961 0x400 0x1a 0x1981 0x420>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb10 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x1a 0x2003 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb11 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x1a 0x2004 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb12 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x1a 0x2005 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				shared-cb = <0x5>;
			};

			qcom,msm_fastrpc_compute_cb13 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x1a 0x198b 0x420 0x1a 0x296b 0x400>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb14 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x1a 0x198c 0x420 0x1a 0x296c 0x400>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb15 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x1a 0x198d 0x420 0x1a 0x296d 0x400>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb16 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x1a 0x198e 0x420 0x1a 0x296e 0x400>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x1a 0x2962 0x400 0x1a 0x1982 0x420>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x1a 0x2963 0x400 0x1a 0x1983 0x420>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x1a 0x2964 0x400 0x1a 0x1984 0x420>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x1a 0x2965 0x400 0x1a 0x1985 0x420>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb6 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x1a 0x2966 0x400 0x1a 0x1986 0x420>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb7 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x1a 0x2967 0x400 0x1a 0x1987 0x420>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb8 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x1a 0x2968 0x400 0x1a 0x1988 0x420>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb9 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x1a 0x2969 0x400 0x1a 0x1989 0x420>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x60000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				qcom,iommu-vmid = <0xa>;
				qcom,secure-context-bank;
			};
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,msm_hdcp {
			compatible = "qcom,msm-hdcp";
			phandle = <0x4bd>;
		};

		qcom,mss@4080000 {
			clock-names = "xo";
			clocks = <0x21 0x0>;
			compatible = "qcom,pil-tz-generic";
			interconnects = <0x1d 0x3 0x1d 0x200>;
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack", "qcom,shutdown-ack";
			interrupts-extended = <0x1 0x0 0x108 0x4 0x6c 0x0 0x0 0x6c 0x2 0x0 0x6c 0x1 0x0 0x6c 0x3 0x0 0x6c 0x7 0x0>;
			mbox-names = "mss-pil";
			mboxes = <0x2 0x0>;
			memory-region = <0x6b>;
			phandle = <0x330>;
			qcom,aux-minidump-ids = <0x4>;
			qcom,complete-ramdump;
			qcom,firmware-name = "modem";
			qcom,minidump-id = <0x3>;
			qcom,pas-id = <0x4>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx", "vdd_mss";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,signal-aop;
			qcom,smem-id = <0x1a5>;
			qcom,smem-state-names = "qcom,force-stop";
			qcom,smem-states = <0x6d 0x0>;
			qcom,ssctl-instance-id = <0x12>;
			qcom,sysmon-id = <0x0>;
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			qcom,vdd_mss-uV-uA = <0x180 0x186a0>;
			reg = <0x4080000 0x100>;
			vdd_cx-supply = <0x20>;
			vdd_mss-supply = <0x6a>;
		};

		qcom,pcie0_msi@17a10040 {
			compatible = "qcom,pci-msi";
			interrupt-parent = <0x1>;
			interrupts = <0x0 0x300 0x1 0x0 0x301 0x1 0x0 0x302 0x1 0x0 0x303 0x1 0x0 0x304 0x1 0x0 0x305 0x1 0x0 0x306 0x1 0x0 0x307 0x1 0x0 0x308 0x1 0x0 0x309 0x1 0x0 0x30a 0x1 0x0 0x30b 0x1 0x0 0x30c 0x1 0x0 0x30d 0x1 0x0 0x30e 0x1 0x0 0x30f 0x1 0x0 0x310 0x1 0x0 0x311 0x1 0x0 0x312 0x1 0x0 0x313 0x1 0x0 0x314 0x1 0x0 0x315 0x1 0x0 0x316 0x1 0x0 0x317 0x1 0x0 0x318 0x1 0x0 0x319 0x1 0x0 0x31a 0x1 0x0 0x31b 0x1 0x0 0x31c 0x1 0x0 0x31d 0x1 0x0 0x31e 0x1 0x0 0x31f 0x1>;
			msi-controller;
			phandle = <0x13b>;
			reg = <0x17a10040 0x0>;
		};

		qcom,pcie@1c00000 {
			#address-cells = <0x3>;
			#interrupt-cells = <0x1>;
			#size-cells = <0x2>;
			cell-index = <0x0>;
			clock-names = "pcie_0_pipe_clk", "pcie_0_ref_clk_src", "pcie_0_aux_clk", "pcie_0_cfg_ahb_clk", "pcie_0_mstr_axi_clk", "pcie_0_slv_axi_clk", "pcie_0_ldo", "pcie_0_slv_q2a_axi_clk", "pcie_phy_refgen_clk", "pcie_aggre_noc_0_axi_clk", "pcie_aggre_noc_1_axi_clk", "pcie_pipe_clk_mux", "pcie_pipe_clk_ext_src";
			clocks = <0x24 0x2b 0x21 0x0 0x24 0x26 0x24 0x28 0x24 0x29 0x24 0x2d 0x21 0x1 0x24 0x2e 0x24 0x24 0x24 0x6 0x24 0x7 0x24 0x2c 0x141>;
			compatible = "qcom,pci-msm";
			dma-coherent;
			gdsc-vdd-supply = <0x140>;
			interconnect-names = "icc_path";
			interconnects = <0x43 0x2a 0x1d 0x200>;
			interrupt-map = <0x0 0x0 0x0 0x0 0x1 0x0 0x8c 0x4 0x0 0x0 0x0 0x1 0x1 0x0 0x95 0x4 0x0 0x0 0x0 0x2 0x1 0x0 0x96 0x4 0x0 0x0 0x0 0x3 0x1 0x0 0x97 0x4 0x0 0x0 0x0 0x4 0x1 0x0 0x98 0x4>;
			interrupt-map-mask = <0x0 0x0 0x0 0xffffffff>;
			interrupt-names = "int_global_int", "int_a", "int_b", "int_c", "int_d";
			interrupt-parent = <0x13a>;
			interrupts = <0x0 0x1 0x2 0x3 0x4>;
			iommu-map = <0x0 0x1a 0x2400 0x1 0x100 0x1a 0x2401 0x1>;
			linux,pci-domain = <0x0>;
			max-clock-frequency-hz = <0x0 0x0 0x124f800 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x5f5e100 0x0 0x0 0x0 0x0 0x0>;
			msi-parent = <0x13b>;
			perst-gpio = <0x44 0x5e 0x0>;
			phandle = <0x13a>;
			pinctrl-0 = <0x13c 0x13d 0x13e>;
			pinctrl-1 = <0x13c 0x13f 0x13e>;
			pinctrl-names = "default", "sleep";
			qcom,boot-option = <0x1>;
			qcom,bw-scale = <0x40 0x40 0x124f800 0x40 0x40 0x124f800 0x100 0x40 0x5f5e100>;
			qcom,config-recovery;
			qcom,drv-l1ss-timeout-us = <0x2710>;
			qcom,drv-supported;
			qcom,ep-latency = <0xa>;
			qcom,l1-2-th-scale = <0x2>;
			qcom,l1-2-th-value = <0x46>;
			qcom,msi_mask_disable;
			qcom,no-l0s-supported;
			qcom,num-parf-testbus-sel = <0xb9>;
			qcom,pcie-phy-ver = <0x2aef>;
			qcom,phy-c-ready-status = <0x178>;
			qcom,phy-core-pll-en-mux = <0x7>;
			qcom,phy-manage-pll = <0x1>;
			qcom,phy-power-down-offset = <0x240>;
			qcom,phy-resetsm-cntrl2 = <0xa0>;
			qcom,phy-sequence = <0x240 0x3 0x0 0x94 0x8 0x0 0x154 0x34 0x0 0x16c 0x8 0x0 0x58 0xf 0x0 0xa4 0x42 0x0 0x110 0x24 0x0 0x11c 0x3 0x0 0x118 0xb4 0x0 0x10c 0x2 0x0 0x1bc 0x11 0x0 0xbc 0x82 0x0 0xd4 0x3 0x0 0xd0 0x55 0x0 0xcc 0x55 0x0 0xb0 0x1a 0x0 0xac 0xa 0x0 0xc4 0x68 0x0 0xe0 0x2 0x0 0xdc 0xaa 0x0 0xd8 0xab 0x0 0xb8 0x34 0x0 0xb4 0x14 0x0 0x158 0x1 0x0 0x74 0x6 0x0 0x7c 0x16 0x0 0x84 0x36 0x0 0x78 0x6 0x0 0x80 0x16 0x0 0x88 0x36 0x0 0x1b0 0x1e 0x0 0x1ac 0xca 0x0 0x1b8 0x18 0x0 0x1b4 0xa2 0x0 0x50 0x7 0x0 0x10 0x1 0x0 0x1c 0x31 0x0 0x20 0x1 0x0 0x24 0xde 0x0 0x28 0x7 0x0 0x30 0x4c 0x0 0x34 0x6 0x0 0xee4 0x20 0x0 0xe84 0x75 0x0 0xe90 0x3f 0x0 0x115c 0x7f 0x0 0x1160 0xff 0x0 0x1164 0xbf 0x0 0x1168 0x3f 0x0 0x116c 0xd8 0x0 0x1170 0xdc 0x0 0x1174 0xdc 0x0 0x1178 0x5c 0x0 0x117c 0x34 0x0 0x1180 0xa6 0x0 0x1190 0x34 0x0 0x10d8 0x7 0x0 0xe40 0xc 0x0 0x10dc 0x0 0x0 0x104c 0x8 0x0 0x1050 0x8 0x0 0x1044 0xf0 0x0 0x11a4 0x38 0x0 0x694 0x0 0x0 0x654 0x0 0x0 0x6a8 0xf 0x0 0x48 0x90 0x0 0x620 0xc1 0x0 0x388 0xa8 0x0 0x398 0xb 0x0 0x2dc 0x5 0x0 0x200 0x0 0x0 0x244 0x3 0x0>;
			qcom,phy-status-bit = <0x6>;
			qcom,phy-status-offset = <0x214>;
			qcom,slv-addr-space-size = <0x4000000>;
			qcom,smmu-sid-base = <0x2400>;
			qcom,use-19p2mhz-aux-clk;
			qcom,vreg-0p9-voltage-level = <0xd6d80 0xd6d80 0xbb1c>;
			qcom,vreg-1p8-voltage-level = <0x124f80 0x124f80 0x3a98>;
			qcom,vreg-cx-voltage-level = <0xffff 0x100 0x0>;
			ranges = <0x1000000 0x0 0x60200000 0x60200000 0x0 0x100000 0x2000000 0x0 0x60300000 0x60300000 0x0 0x3d00000>;
			reg = <0x1c00000 0x3000 0x1c06000 0x2000 0x60000000 0xf1d 0x60000f20 0xa8 0x60001000 0x1000 0x60100000 0x100000>;
			reg-names = "parf", "phy", "dm_core", "elbi", "iatu", "conf";
			reset-names = "pcie_0_core_reset", "pcie_0_phy_reset";
			resets = <0x24 0x0 0x24 0x1>;
			vreg-0p9-supply = <0x133>;
			vreg-1p8-supply = <0x137>;
			vreg-cx-supply = <0x20>;
			wake-gpio = <0x44 0x60 0x0>;

			pcie0_rp {
				#address-cells = <0x5>;
				#size-cells = <0x0>;
				phandle = <0x424>;
				reg = <0x0 0x0 0x0 0x0 0x0>;

				cnss_pci {
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					memory-region = <0x143>;
					phandle = <0x425>;
					qcom,iommu-group = <0x142>;
					reg = <0x0 0x0 0x0 0x0 0x0>;

					cnss_pci_iommu_group {
						phandle = <0x142>;
						qcom,iommu-dma = "fastmap";
						qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
						qcom,iommu-faults = "stall-disable", "HUPCF", "no-CFRE", "non-fatal";
						qcom,iommu-pagetable = "coherent";
					};
				};
			};
		};

		qcom,pmic_glink {
			compatible = "qcom,pmic-glink";
			qcom,pmic-glink-channel = "PMIC_RTR_ADSP_APPS";
			qcom,protection-domain = "tms/servreg", "msm/adsp/charger_pd";
			qcom,subsys-name = "adsp";

			qcom,altmode {
				#altmode-cells = <0x1>;
				compatible = "qcom,altmode-glink";
				phandle = <0x22c>;
			};

			qcom,battery_charger {
				compatible = "qcom,battery-charger";
				phandle = <0x12f>;
			};

			qcom,ucsi {
				compatible = "qcom,ucsi-glink";

				port {

					endpoint {
						phandle = <0x132>;
						remote-endpoint = <0x4a>;
					};
				};
			};
		};

		qcom,pmic_glink_log {
			compatible = "qcom,pmic-glink";
			qcom,pmic-glink-channel = "PMIC_LOGS_ADSP_APPS";

			qcom,battery_debug {
				compatible = "qcom,battery-debug";
			};

			qcom,spmi_glink_debug {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-glink-debug";
				phandle = <0x314>;
				status = "disabled";

				spmi@0 {
					#address-cells = <0x2>;
					#size-cells = <0x0>;
					reg = <0x0>;

					qcom,pm8350b-debug@3 {
						compatible = "qcom,spmi-pmic";
						qcom,can-sleep;
						reg = <0x3 0x0>;
					};
				};

				spmi@1 {
					#address-cells = <0x2>;
					#size-cells = <0x0>;
					reg = <0x1>;

					qcom,smb1394-debug@b {
						compatible = "qcom,spmi-pmic";
						qcom,can-sleep;
						reg = <0xb 0x0>;
					};

					qcom,smb1394-debug@c {
						compatible = "qcom,spmi-pmic";
						qcom,can-sleep;
						reg = <0xc 0x0>;
					};
				};
			};
		};

		qcom,qmp-aop@c300000 {
			#mbox-cells = <0x1>;
			compatible = "qcom,qmp-mbox";
			interrupt-parent = <0x37>;
			interrupts = <0x0 0x0 0x1>;
			label = "aop";
			mbox-desc-offset = <0x0>;
			mbox-names = "aop_qmp";
			mboxes = <0x37 0x0 0x0>;
			phandle = <0x2>;
			priority = <0x0>;
			qcom,early-boot;
			reg = <0xc300000 0x400>;
			reg-names = "msgram";
		};

		qcom,qup_uart@994000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x4e 0x24 0x66 0x24 0x67>;
			compatible = "qcom,msm-geni-console";
			interrupts = <0x0 0x25e 0x4>;
			phandle = <0x3fe>;
			pinctrl-0 = <0xdb>;
			pinctrl-1 = <0xdc>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xdd>;
			reg = <0x994000 0x4000>;
			reg-names = "se_phys";
			status = "ok";
		};

		qcom,qup_uart@99c000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x52 0x24 0x66 0x24 0x67>;
			compatible = "qcom,msm-geni-serial-hs";
			interrupts-extended = <0x1 0x0 0x260 0x4 0x44 0x47 0x4>;
			phandle = <0x40b>;
			pinctrl-0 = <0xf7 0xf8 0xf9>;
			pinctrl-1 = <0xfa 0xfb 0xfc>;
			pinctrl-2 = <0xfa 0xfb 0xfc>;
			pinctrl-3 = <0xf7 0xf8 0xf9>;
			pinctrl-names = "default", "active", "sleep", "shutdown";
			qcom,wakeup-byte = <0xfd>;
			qcom,wrapper-core = <0xdd>;
			reg = <0x99c000 0x4000>;
			reg-names = "se_phys";
			status = "ok";
		};

		qcom,qup_uart@a98000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x62 0x24 0x68 0x24 0x69>;
			compatible = "qcom,msm-geni-serial-hs";
			interrupts = <0x0 0x170 0x4>;
			phandle = <0x418>;
			pinctrl-0 = <0x117>;
			pinctrl-1 = <0x118>;
			pinctrl-2 = <0x119>;
			pinctrl-names = "default", "active", "sleep";
			qcom,wrapper-core = <0x100>;
			reg = <0xa98000 0x4000>;
			reg-names = "se_phys";
			status = "disabled";
		};

		qcom,qupv3_0_geni_se@9c0000 {
			compatible = "qcom,qupv3-geni-se";
			iommus = <0x1a 0x4c3 0x0>;
			phandle = <0xdd>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-bus-ids = <0x23 0x243 0x8 0x200>;
			reg = <0x9c0000 0x2000>;
		};

		qcom,qupv3_1_geni_se@ac0000 {
			compatible = "qcom,qupv3-geni-se";
			iommus = <0x1a 0x43 0x0>;
			phandle = <0x100>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-bus-ids = <0x24 0x244 0x9 0x200>;
			reg = <0xac0000 0x2000>;
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
			qcom,ipa-platform-type-msm;
			qcom,rmnet-ipa-ssr;
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			qcom,client-id = <0x1>;
			qcom,vm-nav-path;
			reg = <0x0 0x280000>;
			reg-names = "rmtfs";
		};

		qcom,sde_rscc {
			cell-index = <0x0>;
			clock-names = "vsync_clk", "gdsc_clk", "iface_clk";
			clocks = <0x27 0x24 0x27 0x1c 0x27 0x23>;
			compatible = "qcom,sde-rsc";
			interconnect-names = "qcom,sde-data-bus0", "qcom,sde-data-bus1", "qcom,sde-ebi-bus";
			interconnects = <0x3e 0x3e9 0x2e 0x5e9 0x3e 0x3ea 0x2e 0x5e9 0x1d 0x3e8 0x1d 0x5e8>;
			phandle = <0x4be>;
			qcom,msm-bus,active-only;
			qcom,sde-dram-channels = <0x2>;
			qcom,sde-rsc-version = <0x4>;
			reg = <0xaf20000 0x4d68 0xaf30000 0x3fd4>;
			reg-names = "drv", "wrapper";
			vdd-supply = <0x122>;
		};

		qcom,smem {
			compatible = "qcom,smem";
			hwlocks = <0x36 0x3>;
			memory-region = <0x35>;
			phandle = <0x2ec>;
		};

		qcom,smmu_sde_sec_cb {
			compatible = "qcom,smmu_sde_sec";
			iommus = <0x1a 0x801 0x0 0x1a 0xc01 0x0>;
			phandle = <0x4c0>;
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			qcom,iommu-faults = "non-fatal";
			qcom,iommu-vmid = <0xa>;
		};

		qcom,smmu_sde_unsec_cb {
			compatible = "qcom,smmu_sde_unsec";
			dma-coherent-hint-cached;
			iommus = <0x1a 0x800 0x402>;
			phandle = <0x4bf>;
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			qcom,iommu-earlymap;
			qcom,iommu-faults = "non-fatal";
		};

		qcom,smp2p-adsp {
			compatible = "qcom,smp2p";
			interrupt-parent = <0x37>;
			interrupts = <0x3 0x2 0x1>;
			mboxes = <0x37 0x3 0x2>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x2>;
			qcom,smem = <0x1bb 0x1ad>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x72>;
				qcom,entry-name = "master-kernel";
			};

			qcom,sleepstate-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x39>;
				qcom,entry-name = "sleepstate_see";
			};

			qcom,smp2p-rdbg2-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x2a6>;
				qcom,entry-name = "rdbg";
			};

			qcom,smp2p-rdbg2-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x2a5>;
				qcom,entry-name = "rdbg";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x71>;
				qcom,entry-name = "slave-kernel";
			};

			sleepstate-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x38>;
				qcom,entry-name = "sleepstate";
			};
		};

		qcom,smp2p-modem {
			compatible = "qcom,smp2p";
			interrupt-parent = <0x37>;
			interrupts = <0x2 0x2 0x1>;
			mboxes = <0x37 0x2 0x2>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x1>;
			qcom,smem = <0x1b3 0x1ac>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x6d>;
				qcom,entry-name = "master-kernel";
			};

			qcom,smp2p-ipa-1-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0xd9>;
				qcom,entry-name = "ipa";
			};

			qcom,smp2p-ipa-1-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0xd8>;
				qcom,entry-name = "ipa";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x6c>;
				qcom,entry-name = "slave-kernel";
			};
		};

		qcom,smp2p-nsp {
			compatible = "qcom,smp2p";
			interrupt-parent = <0x37>;
			interrupts = <0x6 0x2 0x1>;
			mboxes = <0x37 0x6 0x2>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x5>;
			qcom,smem = <0x5e 0x1b0>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x76>;
				qcom,entry-name = "master-kernel";
			};

			qcom,smp2p-rdbg5-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x2a8>;
				qcom,entry-name = "rdbg";
			};

			qcom,smp2p-rdbg5-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x2a7>;
				qcom,entry-name = "rdbg";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x75>;
				qcom,entry-name = "slave-kernel";
			};
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupt-names = "rdbg-smp2p-in";
			interrupts-extended = <0x2a6 0x0 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-state-names = "rdbg-smp2p-out";
			qcom,smem-states = <0x2a5 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_5_in {
			compatible = "qcom,smp2p-interrupt-rdbg-5-in";
			interrupt-names = "rdbg-smp2p-in";
			interrupts-extended = <0x2a8 0x0 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_5_out {
			compatible = "qcom,smp2p-interrupt-rdbg-5-out";
			qcom,smem-state-names = "rdbg-smp2p-out";
			qcom,smem-states = <0x2a7 0x0>;
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			interrupt-names = "smp2p-sleepstate-in";
			interrupt-parent = <0x39>;
			interrupts = <0x0 0x0>;
			qcom,smem-states = <0x38 0x0>;
		};

		qcom,snoop-l3-bw {
			compatible = "qcom,devfreq-icc-l3bw";
			governor = "bw_hwmon";
			interconnects = <0x51 0x0 0x51 0x9>;
			phandle = <0x52>;
			qcom,bus-width = <0x20>;
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
		};

		qcom,snoop-l3-bwmon@9091000 {
			compatible = "qcom,bimc-bwmon4";
			interrupts = <0x0 0xe2 0x4>;
			phandle = <0x31b>;
			qcom,count-unit = <0x10000>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,mport = <0x0>;
			qcom,target-dev = <0x52>;
			reg = <0x90b9100 0x300 0x90b9000 0x200>;
			reg-names = "base", "global_base";
		};

		qcom,spmi-debug@6b12000 {
			#address-cells = <0x2>;
			#size-cells = <0x0>;
			clock-names = "core_clk";
			clocks = <0x1b 0x0>;
			compatible = "qcom,spmi-pmic-arb-debug";
			phandle = <0x313>;
			qcom,fuse-disable-bit = <0x18>;
			reg = <0x6b12000 0x60 0x7820b0 0x4>;
			reg-names = "core", "fuse";
			status = "disabled";

			qcom,pm8350-debug@1 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x1 0x0>;
			};

			qcom,pm8350b-debug@3 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x3 0x0>;
			};

			qcom,pm8350c-debug@2 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x2 0x0>;
			};

			qcom,pmk8350-debug@0 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x0 0x0>;
			};

			qcom,pmr735b-debug@5 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x5 0x0>;
			};
		};

		qcom,spmi@c440000 {
			#address-cells = <0x2>;
			#interrupt-cells = <0x4>;
			#size-cells = <0x0>;
			cell-index = <0x0>;
			compatible = "qcom,spmi-pmic-arb";
			interrupt-controller;
			interrupt-names = "periph_irq";
			interrupts-extended = <0x1f 0x1 0x4>;
			phandle = <0x312>;
			qcom,channel = <0x0>;
			qcom,ee = <0x0>;
			reg = <0xc440000 0x1100 0xc600000 0x2000000 0xe600000 0x100000 0xe700000 0xa0000 0xc40a000 0x26000>;
			reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		qcom,svm_neuron_block {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "qcom,neuron-service";

			application {
				compatible = "qcom,neuron-block-server";
			};

			channel@0 {
				class = "message-queue";
				compatible = "qcom,neuron-channel-haven-shmem";
				direction = "receive";
				haven-label = <0x1>;
				max-size = <0x0 0x10000>;
				peer-name = <0x2>;
				qcom,primary;
				reg = <0x0>;
				shared-buffer = <0x31>;
			};

			channel@1 {
				class = "message-queue";
				compatible = "qcom,neuron-channel-haven-shmem";
				direction = "send";
				haven-label = <0x2>;
				max-size = <0x0 0x10000>;
				peer-name = <0x2>;
				qcom,primary;
				reg = <0x1>;
				shared-buffer = <0x32>;
			};

			protocol {
				compatible = "qcom,neuron-protocol-block";
				processes = "server";
			};
		};

		qcom,tpg0@ac97000 {
			camss-supply = <0x2a4>;
			cell-index = <0x0>;
			clock-cntl-level = "nominal";
			clock-names = "cphy_rx_clk_src", "csiphy0_clk", "csi0phytimer_clk_src", "csi0phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x11e1a300 0x0>;
			clocks = <0x26 0x1f 0x26 0x2c 0x26 0x21 0x26 0x20>;
			compatible = "qcom,tpg102";
			phandle = <0x574>;
			reg = <0xac97000 0x1000 0xac40000 0x1000>;
			reg-cam-base = <0x97000 0x40000>;
			reg-names = "tpg0", "cam_cpas_top";
			regulator-names = "camss";
			src-clock-name = "csi0phytimer_clk_src";
			status = "ok";
		};

		qcom,tpg1@ac98000 {
			camss-supply = <0x2a4>;
			cell-index = <0x1>;
			clock-cntl-level = "nominal";
			clock-names = "cphy_rx_clk_src", "csiphy1_clk", "csi1phytimer_clk_src", "csi1phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x11e1a300 0x0>;
			clocks = <0x26 0x1f 0x26 0x2d 0x26 0x23 0x26 0x22>;
			compatible = "qcom,tpg102";
			phandle = <0x575>;
			reg = <0xac98000 0x1000 0xac40000 0x1000>;
			reg-cam-base = <0x98000 0x40000>;
			reg-names = "tpg1", "cam_cpas_top";
			regulator-names = "camss";
			src-clock-name = "csi1phytimer_clk_src";
			status = "ok";
		};

		qcom,trustedvm@d0800000 {
			compatible = "qcom,pil-tz-generic";
			memory-region = <0x30>;
			qcom,firmware-name = "trustedvm";
			qcom,pas-id = <0x1c>;
			status = "ok";
		};

		qcom,turing@a300000 {
			clock-names = "xo";
			clocks = <0x21 0x0>;
			compatible = "qcom,pil-tz-generic";
			interconnects = <0x74 0x27 0x1d 0x200>;
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack", "qcom,shutdown-ack";
			interrupts-extended = <0x1 0x0 0x242 0x4 0x75 0x0 0x0 0x75 0x2 0x0 0x75 0x1 0x0 0x75 0x3 0x0 0x75 0x7 0x0>;
			mbox-names = "cdsp-pil";
			mboxes = <0x2 0x0>;
			memory-region = <0x73>;
			qcom,complete-ramdump;
			qcom,firmware-name = "cdsp";
			qcom,minidump-as-elf32;
			qcom,minidump-id = <0x7>;
			qcom,pas-id = <0x12>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx", "vdd_mx";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,signal-aop;
			qcom,smem-id = <0x259>;
			qcom,smem-state-names = "qcom,force-stop";
			qcom,smem-states = <0x76 0x0>;
			qcom,ssctl-instance-id = <0x17>;
			qcom,sysmon-id = <0x7>;
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			qcom,vdd_mx-uV-uA = <0x180 0x186a0>;
			reg = <0xa300000 0x100000>;
			vdd_cx-supply = <0x20>;
			vdd_mx-supply = <0x45>;
		};

		qcom,venus@aab0000 {
			clock-names = "xo", "core", "ahb";
			clocks = <0x25 0x11 0x25 0x7 0x25 0x2>;
			compatible = "qcom,pil-tz-generic";
			interconnect-names = "pil-venus";
			interconnects = <0x3e 0x21 0x1d 0x200>;
			memory-region = <0x3f>;
			qcom,ahb-freq = <0xbebc200>;
			qcom,complete-ramdump;
			qcom,core-freq = <0xbebc200>;
			qcom,firmware-name = "venus";
			qcom,pas-id = <0x9>;
			qcom,proxy-clock-names = "xo", "core", "ahb";
			qcom,proxy-reg-names = "vdd";
			qcom,proxy-timeout-ms = <0x64>;
			reg = <0xaab0000 0x2000>;
			vdd-supply = <0x3d>;
		};

		qcom,vidc {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			clock-names = "gcc_video_axi0", "gcc_video_throttle", "core_clk", "vcodec_clk";
			clocks = <0x24 0x95 0x24 0x98 0x25 0x7 0x25 0x4>;
			compatible = "qcom,msm-vidc", "qcom,shima-vidc";
			interconnect-names = "venus-cnoc", "venus-ddr";
			interconnects = <0x2e 0x2 0x2f 0x22f 0x3e 0x21 0x1d 0x200>;
			interrupts = <0x0 0xae 0x4>;
			iris-ctl-supply = <0x3d>;
			phandle = <0x4af>;
			qcom,allowed-clock-rates = <0xe4e1c00 0x14257880 0x15be6800>;
			qcom,bus-range-kbps = <0x3e8 0x3e8 0x3e8 0xe4e1c0>;
			qcom,clock-configs = <0x0 0x0 0x1 0x1>;
			qcom,proxy-clock-names = "gcc_video_axi0", "gcc_video_throttle", "core_clk", "vcodec_clk";
			qcom,reg-presets = <0xb0088 0x0 0x11>;
			reg = <0xaa00000 0x100000>;
			reset-names = "video_axi_reset";
			resets = <0x24 0xf>;
			status = "okay";
			vcodec-supply = <0x222>;
			vidc,firmware-name = "vpu20_2v";

			non_secure_cb {
				buffer-types = <0xfff>;
				compatible = "qcom,msm-vidc,context-bank";
				dma-coherent-hint-cached;
				iommus = <0x1a 0x2900 0x400>;
				label = "venus_ns";
				qcom,iommu-dma-addr-pool = <0x25800000 0xba800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-pagetable = "LLC";
				virtual-addr-pool = <0x25800000 0xba800000>;
			};

			secure_bitstream_cb {
				buffer-types = <0x241>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x1a 0x2901 0x404>;
				label = "venus_sec_bitstream";
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-pagetable = "LLC";
				qcom,iommu-vmid = <0x9>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x500000 0xdfb00000>;
			};

			secure_non_pixel_cb {
				buffer-types = <0x480>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x1a 0x2904 0x400>;
				label = "venus_sec_non_pixel";
				qcom,iommu-dma-addr-pool = <0x1000000 0x24800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-pagetable = "LLC";
				qcom,iommu-vmid = <0xb>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x1000000 0x24800000>;
			};

			secure_pixel_cb {
				buffer-types = <0x106>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x1a 0x2903 0x400>;
				label = "venus_sec_pixel";
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-pagetable = "LLC";
				qcom,iommu-vmid = <0xa>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x500000 0xdfb00000>;
			};
		};

		qcom,wdt@17c10000 {
			compatible = "qcom,msm-watchdog";
			interrupts = <0x0 0x0 0x4>;
			phandle = <0x2d5>;
			reg = <0x17c10000 0x1000>;
			reg-names = "wdt-base";
		};

		qcom-mem-buf {
			compatible = "qcom,mem-buf";
			qcom,mem-buf-capabilities = "supplier";
		};

		qcom-secure-buffer {
			compatible = "qcom,secure-buffer";
			qcom,vmid-cp-camera-preview-ro;
		};

		qcom_smcinvoke {
			compatible = "qcom,smcinvoke";
		};

		qcrypto@1de0000 {
			compatible = "qcom,qcrypto";
			interconnect-names = "data_path";
			interconnects = <0x1c 0x25 0x1d 0x200>;
			interrupts = <0x0 0x110 0x4>;
			iommus = <0x1a 0x524 0x11>;
			phandle = <0x2eb>;
			qcom,bam-ee = <0x0>;
			qcom,bam-pipe-pair = <0x2>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-hw-shared;
			qcom,clk-mgmt-sus-res;
			qcom,iommu-dma = "atomic";
			qcom,no-clock-support;
			qcom,smmu-s1-enable;
			qcom,use-sw-aead-algo;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-ahash-algo;
			qcom,use-sw-hmac-algo;
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";
		};

		qfprom@0 {
			compatible = "qcom,qfprom-sys";
			nvmem-cell-names = "gpu_speed_bin", "gpu_gaming_bin", "adsp_variant", "feat_conf_m7", "feat_conf_qc_spare_20_lsb";
			nvmem-cells = <0xca 0xcb 0xcc 0xcd 0xce>;
			phandle = <0x34f>;
		};

		qfprom@780000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,qfprom";
			phandle = <0x34e>;
			ranges;
			read-only;
			reg = <0x780000 0x7000>;

			adsp_variant@6020 {
				bits = <0x2 0x4>;
				phandle = <0xcc>;
				reg = <0x6022 0x1>;
			};

			feat_conf_m7@6020 {
				phandle = <0xcd>;
				reg = <0x6020 0x4>;
			};

			feat_conf_qc_spare_20_lsb@4700 {
				phandle = <0xce>;
				reg = <0x4700 0x4>;
			};

			gpu_gaming_bin@1ed {
				bits = <0x5 0x1>;
				phandle = <0xcb>;
				reg = <0x1ed 0x1>;
			};

			gpu_speed_bin@1e1 {
				bits = <0x5 0x8>;
				phandle = <0xca>;
				reg = <0x1e1 0x2>;
			};
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";
			phandle = <0x332>;

			cdsp {
				qcom,instance-id = <0x43>;

				cdsp {
					#cooling-cells = <0x2>;
					phandle = <0xb4>;
					qcom,qmi-dev-name = "cdsp_sw";
				};

				cdsp_hw {
					#cooling-cells = <0x2>;
					phandle = <0x34a>;
					qcom,qmi-dev-name = "cdsp_hw";
				};
			};

			modem {
				qcom,instance-id = <0x0>;

				modem_bcl {
					#cooling-cells = <0x2>;
					phandle = <0x344>;
					qcom,qmi-dev-name = "vbatt_low";
				};

				modem_bw_backoff {
					#cooling-cells = <0x2>;
					phandle = <0x348>;
					qcom,qmi-dev-name = "modem_bw_backoff";
				};

				modem_charge_state {
					#cooling-cells = <0x2>;
					phandle = <0x345>;
					qcom,qmi-dev-name = "charge_state";
				};

				modem_current {
					#cooling-cells = <0x2>;
					phandle = <0x347>;
					qcom,qmi-dev-name = "modem_current";
				};

				modem_mmw0 {
					#cooling-cells = <0x2>;
					phandle = <0x340>;
					qcom,qmi-dev-name = "mmw0";
				};

				modem_mmw1 {
					#cooling-cells = <0x2>;
					phandle = <0x341>;
					qcom,qmi-dev-name = "mmw1";
				};

				modem_mmw2 {
					#cooling-cells = <0x2>;
					phandle = <0x342>;
					qcom,qmi-dev-name = "mmw2";
				};

				modem_mmw3 {
					#cooling-cells = <0x2>;
					phandle = <0x343>;
					qcom,qmi-dev-name = "mmw3";
				};

				modem_mmw_skin0 {
					#cooling-cells = <0x2>;
					phandle = <0x334>;
					qcom,qmi-dev-name = "mmw_skin0";
				};

				modem_mmw_skin0_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x33c>;
					qcom,qmi-dev-name = "mmw_skin0_dsc";
				};

				modem_mmw_skin1 {
					#cooling-cells = <0x2>;
					phandle = <0x335>;
					qcom,qmi-dev-name = "mmw_skin1";
				};

				modem_mmw_skin1_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x33d>;
					qcom,qmi-dev-name = "mmw_skin1_dsc";
				};

				modem_mmw_skin2 {
					#cooling-cells = <0x2>;
					phandle = <0x336>;
					qcom,qmi-dev-name = "mmw_skin2";
				};

				modem_mmw_skin2_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x33e>;
					qcom,qmi-dev-name = "mmw_skin2_dsc";
				};

				modem_mmw_skin3 {
					#cooling-cells = <0x2>;
					phandle = <0x337>;
					qcom,qmi-dev-name = "mmw_skin3";
				};

				modem_mmw_skin3_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x33f>;
					qcom,qmi-dev-name = "mmw_skin3_dsc";
				};

				modem_pa {
					#cooling-cells = <0x2>;
					phandle = <0xb5>;
					qcom,qmi-dev-name = "pa";
				};

				modem_pa_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x338>;
					qcom,qmi-dev-name = "pa_dsc";
				};

				modem_pa_fr1 {
					#cooling-cells = <0x2>;
					phandle = <0xbc>;
					qcom,qmi-dev-name = "pa_fr1";
				};

				modem_pa_fr1_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x339>;
					qcom,qmi-dev-name = "pa_fr1_dsc";
				};

				modem_skin {
					#cooling-cells = <0x2>;
					phandle = <0x333>;
					qcom,qmi-dev-name = "modem_skin";
				};

				modem_skin_lte_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x33a>;
					qcom,qmi-dev-name = "modem_skin_lte_dsc";
				};

				modem_skin_nr_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x33b>;
					qcom,qmi-dev-name = "modem_skin_nr_dsc";
				};

				modem_tj {
					#cooling-cells = <0x2>;
					phandle = <0x7b>;
					qcom,qmi-dev-name = "modem";
				};

				modem_wlan {
					#cooling-cells = <0x2>;
					phandle = <0x346>;
					qcom,qmi-dev-name = "wlan";
				};

				modem_wlan_bw {
					#cooling-cells = <0x2>;
					phandle = <0x349>;
					qcom,qmi-dev-name = "wlan_bw";
				};
			};
		};

		qmi-ts-sensors {
			#thermal-sensor-cells = <0x1>;
			compatible = "qcom,qmi-sensors";
			phandle = <0x78>;

			modem {
				qcom,instance-id = <0x0>;
				qcom,qmi-sensor-names = "pa", "pa_1", "qfe_wtr0", "modem_tsens", "qfe_mmw0", "qfe_mmw1", "qfe_mmw2", "qfe_mmw3", "xo_therm", "qfe_mmw_streamer0", "qfe_mmw0_mod", "qfe_mmw1_mod", "qfe_mmw2_mod", "qfe_mmw3_mod", "qfe_ret_pa0", "qfe_wtr_pa0", "qfe_wtr_pa1", "qfe_wtr_pa2", "qfe_wtr_pa3", "sys_therm1", "modem_tsens1", "mmw_pa1", "mmw_pa2", "mmw_pa3", "msm_skin_therm";
			};
		};

		qoslat-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x53>;

			opp-1 {
				opp-hz = <0x0 0x1>;
			};

			opp-2 {
				opp-hz = <0x0 0x2>;
			};
		};

		qrng@10d3000 {
			clock-names = "km_clk_src";
			clocks = <0x21 0x18>;
			compatible = "qcom,msm-rng";
			interconnect-names = "data_path";
			interconnects = <0x2e 0x2 0x2f 0x20f>;
			phandle = <0x2e9>;
			qcom,no-qrng-config;
			reg = <0x10d3000 0x1000>;
		};

		qrtr-haven {
			compatible = "qcom,qrtr-haven";
			haven-label = <0x3>;
			peer-name = <0x2>;
			qcom,master;
			shared-buffer = <0x33>;
		};

		qseecom@c1800000 {
			compatible = "qcom,qseecom";
			memory-region = <0x2d>;
			phandle = <0x2e8>;
			qcom,appsbl-qseecom-support;
			qcom,commonlib64-loaded-by-uefi;
			qcom,disk-encrypt-pipe-pair = <0x2>;
			qcom,fde-key-size;
			qcom,hlos-ce-hw-instance = <0x0>;
			qcom,hlos-num-ce-hw-instances = <0x1>;
			qcom,no-clock-support;
			qcom,qsee-ce-hw-instance = <0x0>;
			qcom,qsee-reentrancy-support = <0x2>;
			qcom,support-fde;
		};

		qtee_shmbridge {
			compatible = "qcom,tee-shared-memory-bridge";
		};

		refgen-regulator@ff1000 {
			compatible = "qcom,refgen-kona-regulator";
			phandle = <0xda>;
			proxy-supply = <0xda>;
			qcom,proxy-consumer-enable;
			reg = <0xff1000 0x84>;
			regulator-enable-ramp-delay = <0x5>;
			regulator-name = "refgen";
		};

		replicator@6046000 {
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
			coresight-name = "coresight-replicator-qdss";
			phandle = <0x426>;
			reg = <0x6046000 0x1000>;
			reg-names = "replicator-base";

			in-ports {

				port {

					endpoint {
						phandle = <0x147>;
						remote-endpoint = <0x144>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x151>;
						remote-endpoint = <0x145>;
					};
				};
			};
		};

		replicator@6b06000 {
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
			coresight-name = "coresight-replicator-swao";
			phandle = <0x427>;
			reg = <0x6b06000 0x1000>;
			reg-names = "replicator-base";

			in-ports {

				port {

					endpoint {
						phandle = <0x14e>;
						remote-endpoint = <0x146>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x144>;
						remote-endpoint = <0x147>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x149>;
						remote-endpoint = <0x148>;
					};
				};
			};
		};

		rpmh-master-stats@b221200 {
			compatible = "qcom,rpmh-master-stats-v1";
			reg = <0xb221200 0x60>;
		};

		rsc@18200000 {
			compatible = "qcom,rpmh-rsc";
			interrupts = <0x0 0x3 0x4 0x0 0x4 0x4 0x0 0x5 0x4>;
			label = "apps_rsc";
			phandle = <0x2f1>;
			qcom,drv-id = <0x2>;
			qcom,tcs-config = <0x2 0x2 0x0 0x3 0x1 0x3 0x3 0x0>;
			qcom,tcs-offset = <0xd00>;
			reg = <0x18200000 0x10000 0x18210000 0x10000 0x18220000 0x10000>;
			reg-names = "drv-0", "drv-1", "drv-2";

			bcm_voter {
				compatible = "qcom,bcm-voter";
				phandle = <0x4b>;
			};

			qcom,rpmhclk {
				#clock-cells = <0x1>;
				compatible = "qcom,shima-rpmh-clk";
				phandle = <0x21>;
			};

			rpmh-regulator-bobc1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "bobc1";

				regulator-pm8350c-bob {
					phandle = <0x2fa>;
					qcom,init-voltage = <0x324b00>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x3c6cc0>;
					regulator-min-microvolt = <0x2de600>;
					regulator-name = "pm8350c_bob";
				};
			};

			rpmh-regulator-cxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				proxy-supply = <0x20>;
				qcom,resource-name = "cx.lvl";

				regulator-pm8350c-s6-level {
					phandle = <0x20>;
					pm8350c_s6_level-parent-supply = <0x23>;
					qcom,init-voltage-level = <0x180>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350c_s6_level";
				};

				regulator-pm8350c-s6-level-ao {
					phandle = <0x2f2>;
					qcom,init-voltage-level = <0x10>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					qcom,set = <0x1>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350c_s6_level_ao";
					vin-supply = <0x47>;
				};
			};

			rpmh-regulator-ebilvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "ebi.lvl";

				regulator-pm8350-s5-level {
					phandle = <0x2f3>;
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350_s5_level";
				};
			};

			rpmh-regulator-gfxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "gfx.lvl";

				regulator-pm8350-s6-level {
					phandle = <0x126>;
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350_s6_level";
				};
			};

			rpmh-regulator-lcxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "lcx.lvl";

				regulator-pm8350-l5-level {
					phandle = <0x6e>;
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350_l5_level";
				};
			};

			rpmh-regulator-ldob1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob1";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350-l1 {
					phandle = <0x136>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xdea80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xe1d48>;
					regulator-min-microvolt = <0xc96a8>;
					regulator-name = "pm8350_l1";
				};
			};

			rpmh-regulator-ldob2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob2";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350-l2 {
					phandle = <0x135>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x2ee000>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x3613c0>;
					regulator-min-microvolt = <0x2932e0>;
					regulator-name = "pm8350_l2";
				};
			};

			rpmh-regulator-ldob3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob3";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350-l3 {
					phandle = <0x2f5>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x7b0c0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xde2b0>;
					regulator-min-microvolt = <0x72bf0>;
					regulator-name = "pm8350_l3";
				};
			};

			rpmh-regulator-ldob6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob6";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350-l6 {
					phandle = <0x137>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x124f80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1339e0>;
					regulator-min-microvolt = <0x116520>;
					regulator-name = "pm8350_l6";
				};
			};

			rpmh-regulator-ldob7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob7";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350-l7 {
					phandle = <0x2f6>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x2d0b40>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x3613c0>;
					regulator-min-microvolt = <0x249f00>;
					regulator-name = "pm8350_l7";
				};
			};

			rpmh-regulator-ldob8 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob8";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350-l8 {
					phandle = <0x2f7>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xdcb40>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xecd10>;
					regulator-min-microvolt = <0xd4670>;
					regulator-name = "pm8350_l8";
				};
			};

			rpmh-regulator-ldob9 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob9";
				qcom,supported-modes = <0x1 0x2 0x4>;

				regulator-pm8350-l9 {
					phandle = <0x2f8>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x124f80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x13e5c0>;
					regulator-min-microvolt = <0x107ac0>;
					regulator-name = "pm8350_l9";
				};
			};

			rpmh-regulator-ldoc1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc1";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l1 {
					phandle = <0x134>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1e3660>;
					regulator-min-microvolt = <0x18b820>;
					regulator-name = "pm8350c_l1";
				};

				regulator-pm8350c-l1-ao {
					phandle = <0x2c>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x1>;
					regulator-max-microvolt = <0x1e3660>;
					regulator-min-microvolt = <0x18b820>;
					regulator-name = "pm8350c_l1_ao";
				};

				regulator-pm8350c-l1-so {
					phandle = <0x2fb>;
					qcom,init-enable = <0x0>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x2>;
					regulator-max-microvolt = <0x1e3660>;
					regulator-min-microvolt = <0x18b820>;
					regulator-name = "pm8350c_l1_so";
				};
			};

			rpmh-regulator-ldoc10 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc10";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l10 {
					phandle = <0x133>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xd6d80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x100590>;
					regulator-min-microvolt = <0xafc80>;
					regulator-name = "pm8350c_l10";
				};

				regulator-pm8350c-l10-ao {
					phandle = <0x2b>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0xd6d80>;
					qcom,set = <0x1>;
					regulator-max-microvolt = <0x100590>;
					regulator-min-microvolt = <0xafc80>;
					regulator-name = "pm8350c_l10_ao";
				};

				regulator-pm8350c-l10-so {
					phandle = <0x304>;
					qcom,init-enable = <0x0>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0xd6d80>;
					qcom,set = <0x2>;
					regulator-max-microvolt = <0x100590>;
					regulator-min-microvolt = <0xafc80>;
					regulator-name = "pm8350c_l10_so";
				};
			};

			rpmh-regulator-ldoc11 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc11";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l11 {
					phandle = <0xd5>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0x192d50>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x3613c0>;
					regulator-min-microvolt = <0x192d50>;
					regulator-name = "pm8350c_l11";
				};
			};

			rpmh-regulator-ldoc12 {
				compatible = "qcom,rpmh-vrm-regulator";
				proxy-supply = <0x48>;
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc12";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l12 {
					phandle = <0x48>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x1bc560>;
					qcom,proxy-consumer-current = <0xed1c>;
					qcom,proxy-consumer-enable;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1e3660>;
					regulator-min-microvolt = <0x1bc560>;
					regulator-name = "pm8350c_l12";
				};
			};

			rpmh-regulator-ldoc13 {
				compatible = "qcom,rpmh-vrm-regulator";
				proxy-supply = <0x49>;
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc13";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l13 {
					phandle = <0x49>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x2932e0>;
					qcom,proxy-consumer-current = <0x7530>;
					qcom,proxy-consumer-enable;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x3613c0>;
					regulator-min-microvolt = <0x2932e0>;
					regulator-name = "pm8350c_l13";
				};
			};

			rpmh-regulator-ldoc2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc2";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l2 {
					phandle = <0x2fc>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x18b820>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1e3660>;
					regulator-min-microvolt = <0x18b820>;
					regulator-name = "pm8350c_l2";
				};
			};

			rpmh-regulator-ldoc3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc3";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l3 {
					phandle = <0x2fd>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x2932e0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x360420>;
					regulator-min-microvolt = <0x2932e0>;
					regulator-name = "pm8350c_l3";
				};
			};

			rpmh-regulator-ldoc4 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc4";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l4 {
					phandle = <0x2fe>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x18b820>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x18b820>;
					regulator-name = "pm8350c_l4";
				};
			};

			rpmh-regulator-ldoc5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc5";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l5 {
					phandle = <0x2ff>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x18b820>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x18b820>;
					regulator-name = "pm8350c_l5";
				};
			};

			rpmh-regulator-ldoc6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc6";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l6 {
					phandle = <0x300>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x2d2a80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x3613c0>;
					regulator-min-microvolt = <0x192d50>;
					regulator-name = "pm8350c_l6";
				};
			};

			rpmh-regulator-ldoc7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc7";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l7 {
					phandle = <0x301>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x2dc6c0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x3613c0>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-name = "pm8350c_l7";
				};
			};

			rpmh-regulator-ldoc8 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc8";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l8 {
					phandle = <0x302>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x18b820>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1e8480>;
					regulator-min-microvolt = <0x18b820>;
					regulator-name = "pm8350c_l8";
				};
			};

			rpmh-regulator-ldoc9 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc9";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l9 {
					phandle = <0x303>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x2d2a80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x3613c0>;
					regulator-min-microvolt = <0x2932e0>;
					regulator-name = "pm8350c_l9";
				};
			};

			rpmh-regulator-ldod1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldod1";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350b-l1 {
					phandle = <0x305>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x124f80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pm8350b_l1";
				};
			};

			rpmh-regulator-ldof1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldof1";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pmr735B-l1 {
					phandle = <0x306>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xd6d80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x116520>;
					regulator-min-microvolt = <0xd6d80>;
					regulator-name = "pmr735B_l1";
				};
			};

			rpmh-regulator-ldof10 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldof10";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pmr735B-l10 {
					phandle = <0x30e>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x19f0a0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "pmr735B_l10";
				};
			};

			rpmh-regulator-ldof11 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldof11";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pmr735B-l11 {
					phandle = <0x30f>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x9f2e0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xc3500>;
					regulator-min-microvolt = <0x9f2e0>;
					regulator-name = "pmr735B_l11";
				};
			};

			rpmh-regulator-ldof12 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldof12";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pmr735B-l12 {
					phandle = <0x310>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xb98c0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xd0bd8>;
					regulator-min-microvolt = <0xb98c0>;
					regulator-name = "pmr735B_l12";
				};
			};

			rpmh-regulator-ldof2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldof2";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pmr735B-l2 {
					phandle = <0x307>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x107ac0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x13e5c0>;
					regulator-min-microvolt = <0x107ac0>;
					regulator-name = "pmr735B_l2";
				};
			};

			rpmh-regulator-ldof3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldof3";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pmr735B-l3 {
					phandle = <0x308>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xd36d0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xe53f8>;
					regulator-min-microvolt = <0xd36d0>;
					regulator-name = "pmr735B_l3";
				};
			};

			rpmh-regulator-ldof4 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldof4";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pmr735B-l4 {
					phandle = <0x309>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x18b820>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1e8480>;
					regulator-min-microvolt = <0x18b820>;
					regulator-name = "pmr735B_l4";
				};
			};

			rpmh-regulator-ldof5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldof5";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pmr735B-l5 {
					phandle = <0x30a>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xb8920>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xc92c0>;
					regulator-min-microvolt = <0xb8920>;
					regulator-name = "pmr735B_l5";
				};
			};

			rpmh-regulator-ldof6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldof6";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pmr735B-l6 {
					phandle = <0x30b>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xafc80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xc92c0>;
					regulator-min-microvolt = <0xafc80>;
					regulator-name = "pmr735B_l6";
				};
			};

			rpmh-regulator-ldof8 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldof8";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pmr735B-l8 {
					phandle = <0x30c>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x116138>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x12dc20>;
					regulator-min-microvolt = <0x116138>;
					regulator-name = "pmr735B_l8";
				};
			};

			rpmh-regulator-ldof9 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldof9";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pmr735B-l9 {
					phandle = <0x30d>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xbac48>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xf9060>;
					regulator-min-microvolt = <0xbac48>;
					regulator-name = "pmr735B_l9";
				};
			};

			rpmh-regulator-lmxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "lmx.lvl";

				regulator-pm8350-l4-level {
					phandle = <0x6f>;
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350_l4_level";
				};
			};

			rpmh-regulator-msslvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mss.lvl";

				regulator-pm8350c-s4-level {
					phandle = <0x6a>;
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350c_s4_level";
				};
			};

			rpmh-regulator-mxclvl {
				compatible = "qcom,rpmh-arc-regulator";
				proxy-supply = <0x45>;
				qcom,resource-name = "mxc.lvl";

				regulator-pm8350c-s3-level {
					phandle = <0x45>;
					qcom,init-voltage-level = <0x180>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350c_s3_level";
				};

				regulator-pm8350c-s3-level-ao {
					phandle = <0x46>;
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x1>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350c_s3_level_ao";
				};
			};

			rpmh-regulator-mxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				proxy-supply = <0x23>;
				qcom,resource-name = "mx.lvl";

				regulator-pm8350c-s10-level {
					phandle = <0x23>;
					pm8350c_s10_level-parent-supply = <0x45>;
					qcom,init-voltage-level = <0x180>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350c_s10_level";
				};

				regulator-pm8350c-s10-level-ao {
					phandle = <0x47>;
					pm8350c_s10_lvl_ao-parent-supply = <0x46>;
					qcom,init-voltage-level = <0x10>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					qcom,set = <0x1>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350c_s10_level_ao";
				};
			};

			rpmh-regulator-smpb10 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb10";

				regulator-pm8350-s10 {
					phandle = <0xd2>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1f20c0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pm8350_s10";
				};
			};

			rpmh-regulator-smpb11 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb11";

				regulator-pm8350-s11 {
					phandle = <0xd3>;
					qcom,init-voltage = <0x1cafc0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1f20c0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "pm8350_s11";
				};
			};

			rpmh-regulator-smpb12 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb12";

				regulator-pm8350-s12 {
					phandle = <0xd4>;
					qcom,init-voltage = <0x132a40>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x193cf0>;
					regulator-min-microvolt = <0x5d430>;
					regulator-name = "pm8350_s12";
				};
			};

			rpmh-regulator-smpb9 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb9";

				regulator-pm8350-s9 {
					phandle = <0x2f4>;
					qcom,init-voltage = <0xe86c0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x16e360>;
					regulator-min-microvolt = <0x6ddd0>;
					regulator-name = "pm8350_s9";
				};
			};

			rpmh-regulator-smpc1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpc1";

				regulator-pm8350c-s1 {
					phandle = <0x2f9>;
					qcom,init-voltage = <0x216ab0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-min-microvolt = <0x216ab0>;
					regulator-name = "pm8350c_s1";
				};
			};

			rpmh-regulator-smpc2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpc2";

				regulator-pm8350c-s2 {
					phandle = <0xd1>;
					qcom,init-voltage = <0x86470>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xe7ef0>;
					regulator-min-microvolt = <0x86470>;
					regulator-name = "pm8350c_s2";
				};
			};

			system_pm {
				compatible = "qcom,system-pm";
			};
		};

		rsc@af20000 {
			compatible = "qcom,rpmh-rsc";
			interrupts = <0x0 0x81 0x4>;
			label = "disp_rsc";
			phandle = <0x311>;
			qcom,drv-id = <0x0>;
			qcom,tcs-config = <0x2 0x0 0x0 0x1 0x1 0x1 0x3 0x0>;
			qcom,tcs-offset = <0x1c00>;
			reg = <0xaf20000 0x10000>;
			reg-names = "drv-0";

			bcm_voter {
				compatible = "qcom,bcm-voter";
				phandle = <0x4c>;
				qcom,tcs-wait = <0x1>;
			};

			sde_rsc_rpmh {
				cell-index = <0x0>;
				compatible = "qcom,sde-rsc-rpmh";
			};
		};

		sdhci@7C4000 {
			bus-width = <0x8>;
			cap-mmc-hw-reset;
			clock-names = "core", "iface", "ice_core";
			clocks = <0x24 0x6b 0x24 0x6a 0x24 0x6d>;
			compatible = "qcom,sdhci-msm-v5";
			dma-coherent;
			interconnect-names = "sdhc-ddr", "cpu-sdhc";
			interconnects = <0x43 0x2e 0x1d 0x200 0x2e 0x2 0x2f 0x227>;
			interrupt-names = "hc_irq", "pwr_irq";
			interrupts = <0x0 0x28c 0x4 0x0 0x290 0x4>;
			iommus = <0x1a 0xc0 0x0>;
			mmc-ddr-1_8v;
			mmc-hs200-1_8v;
			mmc-hs400-1_8v;
			mmc-hs400-enhanced-strobe;
			non-removable;
			phandle = <0x2ef>;
			qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x17d7840 0x2faf080 0x5f5e100 0xbebc200 0x17d78400 0xffffffff>;
			qcom,devfreq,freq-table = <0x2faf080 0xbebc200>;
			qcom,dll-hsr-list = <0xf642c 0x0 0x1 0x2c010800 0x80040868>;
			qcom,ice-clk-rates = <0x11e1a300 0x5f5e100>;
			qcom,iommu-dma = "fastmap";
			qcom,msm-bus,name = "sdhc1";
			qcom,msm-bus,num-cases = <0x8>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x0 0x0 0x0 0x0 0x3e8 0x900b0 0x7d0 0x1842f0 0xc350 0x900b0 0x7530 0x1842f0 0x13880 0x900b0 0x9c40 0x1842f0 0x186a0 0x900b0 0xc350 0x1842f0 0x249f0 0x1f6ee0 0x13880 0x624440 0x3fd3e 0x1f6ee0 0x493e0 0x624440 0x146cc2 0x3e8000 0x146cc2 0x8bec50>;
			qcom,scaling-lower-bus-speed-mode = "DDR52";
			reg = <0x7c4000 0x1000 0x7c5000 0x1000 0x7c8000 0x8000 0x7d0000 0x9000>;
			reg-names = "hc_mem", "cqhci_mem", "cqhci_ice", "cqhci_ice_hwkm";
			reset-names = "core_reset";
			resets = <0x24 0x6>;
			status = "disabled";
			supports-cqe;

			qos0 {
				mask = <0xf>;
				vote = <0x3d>;
			};

			qos1 {
				mask = <0xf0>;
				vote = <0x43>;
			};
		};

		sdhci@8804000 {
			bus-width = <0x4>;
			clock-names = "core", "iface";
			clocks = <0x24 0x70 0x24 0x6f>;
			compatible = "qcom,sdhci-msm-v5";
			dma-coherent;
			interconnect-names = "sdhc-ddr", "cpu-sdhc";
			interconnects = <0x1c 0x2f 0x1d 0x200 0x2e 0x2 0x2f 0x228>;
			interrupt-names = "hc_irq", "pwr_irq";
			interrupts = <0x0 0xcf 0x4 0x0 0xdf 0x4>;
			iommus = <0x1a 0x4a0 0x0>;
			phandle = <0x2f0>;
			qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x17d7840 0x2faf080 0x5f5e100 0xbebc200 0xffffffff>;
			qcom,devfreq,freq-table = <0x2faf080 0xc0a4680>;
			qcom,dll-hsr-list = <0x7642c 0x0 0x10 0x2c010800 0x80040868>;
			qcom,iommu-dma = "bypass";
			qcom,msm-bus,name = "sdhc2";
			qcom,msm-bus,num-cases = <0x7>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x0 0x0 0x0 0x0 0x3e8 0x900b0 0x7d0 0x1842f0 0xc350 0x900b0 0x7530 0x1842f0 0x13880 0x900b0 0x9c40 0x1842f0 0x186a0 0x900b0 0xc350 0x1842f0 0x3fd3e 0x1f6ee0 0x493e0 0x624440 0x146cc2 0x3e8000 0x146cc2 0x8bec50>;
			reg = <0x8804000 0x1000>;
			reg-names = "hc_mem";
			status = "disabled";

			qos0 {
				mask = <0xf>;
				vote = <0x3d>;
			};

			qos1 {
				mask = <0xf0>;
				vote = <0x43>;
			};
		};

		slim@3ac0000 {
			cell-index = <0x1>;
			compatible = "qcom,slim-ngd";
			interrupt-names = "slimbus_irq", "slimbus_bam_irq";
			interrupts = <0x0 0xa3 0x4 0x0 0xa4 0x4>;
			iommus = <0x1a 0x2026 0x0>;
			phandle = <0x2d3>;
			qcom,apps-ch-pipes = <0x0>;
			qcom,ea-pc = <0x3d0>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			reg = <0x3ac0000 0x2c000 0x3a84000 0x22000>;
			reg-names = "slimbus_physical", "slimbus_bam_physical";
			status = "ok";

			qca6490 {
				compatible = "qcom,btfmslim_slave";
				elemental-addr = [00 01 21 02 17 02];
				phandle = <0x2d4>;
				qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
				qcom,btfm-slim-ifd-elemental-addr = [00 00 21 02 17 02];
			};
		};

		snoc {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-snoc";
			phandle = <0x49d>;
			qcom,dummy-source;

			out-ports {

				port {

					endpoint {
						phandle = <0x16a>;
						remote-endpoint = <0x216>;
					};
				};
			};
		};

		soc-sleep-stats@c3f0000 {
			compatible = "qcom,rpmh-sleep-stats";
			reg = <0xc3f0000 0x400>;
		};

		spi@980000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x44 0x24 0x66 0x24 0x67>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xe0 0x0 0x0 0x1 0x40 0x0 0xe0 0x1 0x0 0x1 0x40 0x0>;
			interrupts = <0x0 0x259 0x4>;
			phandle = <0x400>;
			pinctrl-0 = <0xe1>;
			pinctrl-1 = <0xe2>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xdd>;
			reg = <0x980000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@984000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x46 0x24 0x66 0x24 0x67>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xe0 0x0 0x1 0x1 0x40 0x0 0xe0 0x1 0x1 0x1 0x40 0x0>;
			interrupts = <0x0 0x25a 0x4>;
			phandle = <0x402>;
			pinctrl-0 = <0xe5>;
			pinctrl-1 = <0xe6>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xdd>;
			reg = <0x984000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@988000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x48 0x24 0x66 0x24 0x67>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xe0 0x0 0x2 0x1 0x40 0x2 0xe0 0x1 0x2 0x1 0x40 0x2>;
			interrupts = <0x0 0x25b 0x4>;
			phandle = <0x404>;
			pinctrl-0 = <0xe9>;
			pinctrl-1 = <0xea>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xdd>;
			reg = <0x988000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@98c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x4a 0x24 0x66 0x24 0x67>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xe0 0x0 0x3 0x1 0x40 0x0 0xe0 0x1 0x3 0x1 0x40 0x0>;
			interrupts = <0x0 0x25c 0x4>;
			phandle = <0x406>;
			pinctrl-0 = <0xed>;
			pinctrl-1 = <0xee>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xdd>;
			reg = <0x98c000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@990000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x4c 0x24 0x66 0x24 0x67>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xe0 0x0 0x4 0x1 0x40 0x0 0xe0 0x1 0x4 0x1 0x40 0x0>;
			interrupts = <0x0 0x25d 0x4>;
			phandle = <0x408>;
			pinctrl-0 = <0xf1>;
			pinctrl-1 = <0xf2>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xdd>;
			reg = <0x990000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@998000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x50 0x24 0x66 0x24 0x67>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xe0 0x0 0x6 0x1 0x40 0x0 0xe0 0x1 0x6 0x1 0x40 0x0>;
			interrupts = <0x0 0x25f 0x4>;
			phandle = <0x40a>;
			pinctrl-0 = <0xf5>;
			pinctrl-1 = <0xf6>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xdd>;
			reg = <0x998000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a80000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x56 0x24 0x68 0x24 0x69>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xff 0x0 0x0 0x1 0x40 0x0 0xff 0x1 0x0 0x1 0x40 0x0>;
			interrupts = <0x0 0x161 0x4>;
			phandle = <0x40d>;
			pinctrl-0 = <0x101>;
			pinctrl-1 = <0x102>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x100>;
			reg = <0xa80000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a84000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x58 0x24 0x68 0x24 0x69>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xff 0x0 0x1 0x1 0x40 0x0 0xff 0x1 0x1 0x1 0x40 0x0>;
			interrupts = <0x0 0x162 0x4>;
			phandle = <0x40f>;
			pinctrl-0 = <0x105>;
			pinctrl-1 = <0x106>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x100>;
			reg = <0xa84000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a88000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x5a 0x24 0x68 0x24 0x69>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xff 0x0 0x2 0x1 0x40 0x0 0xff 0x1 0x2 0x1 0x40 0x0>;
			interrupts = <0x0 0x163 0x4>;
			phandle = <0x411>;
			pinctrl-0 = <0x109>;
			pinctrl-1 = <0x10a>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x100>;
			reg = <0xa88000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a8c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x5c 0x24 0x68 0x24 0x69>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xff 0x0 0x3 0x1 0x40 0x0 0xff 0x1 0x3 0x1 0x40 0x0>;
			interrupts = <0x0 0x164 0x4>;
			phandle = <0x413>;
			pinctrl-0 = <0x10d>;
			pinctrl-1 = <0x10e>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x100>;
			reg = <0xa8c000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a90000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x5e 0x24 0x68 0x24 0x69>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xff 0x0 0x4 0x1 0x40 0x0 0xff 0x1 0x4 0x1 0x40 0x0>;
			interrupts = <0x0 0x165 0x4>;
			phandle = <0x415>;
			pinctrl-0 = <0x111>;
			pinctrl-1 = <0x112>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x100>;
			reg = <0xa90000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a94000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x60 0x24 0x68 0x24 0x69>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xff 0x0 0x5 0x1 0x40 0x0 0xff 0x1 0x5 0x1 0x40 0x0>;
			interrupts = <0x0 0x166 0x4>;
			phandle = <0x417>;
			pinctrl-0 = <0x115>;
			pinctrl-1 = <0x116>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x100>;
			reg = <0xa94000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a98000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x62 0x24 0x68 0x24 0x69>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xff 0x0 0x6 0x1 0x40 0x0 0xff 0x1 0x6 0x1 0x40 0x0>;
			interrupts = <0x0 0x170 0x4>;
			phandle = <0x41a>;
			pinctrl-0 = <0x11c>;
			pinctrl-1 = <0x11d>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x100>;
			reg = <0xa98000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a9c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x64 0x24 0x68 0x24 0x69>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xff 0x0 0x7 0x1 0x40 0x0 0xff 0x1 0x7 0x1 0x40 0x0>;
			interrupts = <0x0 0x171 0x4>;
			phandle = <0x41c>;
			pinctrl-0 = <0x120>;
			pinctrl-1 = <0x121>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x100>;
			reg = <0xa9c000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		ssphy@88e8000 {
			clock-names = "aux_clk", "pipe_clk", "pipe_clk_mux", "pipe_clk_ext_src", "ref_clk_src", "com_aux_clk";
			clocks = <0x24 0x8f 0x24 0x92 0x24 0x93 0x138 0x21 0x0 0x24 0x91>;
			compatible = "qcom,usb-ssphy-qmp-dp-combo";
			core-supply = <0x137>;
			phandle = <0x131>;
			pinctrl-0 = <0x139>;
			pinctrl-names = "default";
			qcom,qmp-phy-init-seq = <0x1010 0x1 0x0 0x101c 0x31 0x0 0x1020 0x1 0x0 0x1024 0xde 0x0 0x1028 0x7 0x0 0x1030 0xde 0x0 0x1034 0x7 0x0 0x1050 0xa 0x0 0x1060 0x20 0x0 0x1074 0x6 0x0 0x1078 0x6 0x0 0x107c 0x16 0x0 0x1080 0x16 0x0 0x1084 0x36 0x0 0x1088 0x36 0x0 0x1094 0x1a 0x0 0x10a4 0x4 0x0 0x10ac 0x14 0x0 0x10b0 0x34 0x0 0x10b4 0x34 0x0 0x10b8 0x82 0x0 0x10bc 0x82 0x0 0x10c4 0x82 0x0 0x10cc 0xab 0x0 0x10d0 0xea 0x0 0x10d4 0x2 0x0 0x10d8 0xab 0x0 0x10dc 0xea 0x0 0x10e0 0x2 0x0 0x110c 0x2 0x0 0x1110 0x24 0x0 0x1118 0x24 0x0 0x111c 0x2 0x0 0x1158 0x1 0x0 0x116c 0x8 0x0 0x11ac 0xca 0x0 0x11b0 0x1e 0x0 0x11b4 0xca 0x0 0x11b8 0x1e 0x0 0x11bc 0x11 0x0 0x1234 0x0 0x0 0x1238 0x0 0x0 0x123c 0x16 0x0 0x1240 0xe 0x0 0x1284 0x35 0x0 0x128c 0x3f 0x0 0x1290 0x7f 0x0 0x1294 0x3f 0x0 0x12a4 0x12 0x0 0x12e4 0x21 0x0 0x1408 0xa 0x0 0x1414 0x5 0x0 0x1430 0x2f 0x0 0x1434 0x7f 0x0 0x143c 0xff 0x0 0x1440 0xf 0x0 0x1444 0x99 0x0 0x144c 0x8 0x0 0x1450 0x8 0x0 0x1454 0x0 0x0 0x1458 0x4 0x0 0x14d4 0x54 0x0 0x14d8 0xf 0x0 0x14ec 0xf 0x0 0x14f0 0x4a 0x0 0x14f4 0xa 0x0 0x14f8 0xc0 0x0 0x14fc 0x0 0x0 0x1510 0x47 0x0 0x151c 0x4 0x0 0x1524 0xe 0x0 0x155c 0xbb 0x0 0x1560 0x7b 0x0 0x1564 0xbb 0x0 0x1568 0x3d 0x0 0x156c 0xdb 0x0 0x1570 0x64 0x0 0x1574 0x24 0x0 0x1578 0xd2 0x0 0x157c 0x13 0x0 0x1580 0xa9 0x0 0x15a0 0x4 0x0 0x15a4 0x38 0x0 0x1460 0xa0 0x0 0x15a8 0xc 0x0 0x14dc 0x0 0x0 0x15b0 0x10 0x0 0x1634 0x0 0x0 0x1638 0x0 0x0 0x163c 0x16 0x0 0x1640 0xe 0x0 0x1684 0x35 0x0 0x168c 0x3f 0x0 0x1690 0x7f 0x0 0x1694 0x3f 0x0 0x16a4 0x12 0x0 0x16e4 0x21 0x0 0x1814 0x5 0x0 0x1808 0xa 0x0 0x1830 0x2f 0x0 0x1834 0x7f 0x0 0x183c 0xff 0x0 0x1840 0xf 0x0 0x1844 0x99 0x0 0x184c 0x8 0x0 0x1850 0x8 0x0 0x1854 0x0 0x0 0x1858 0x4 0x0 0x18d4 0x54 0x0 0x18d8 0xf 0x0 0x18ec 0xf 0x0 0x18f0 0x4a 0x0 0x18f4 0xa 0x0 0x18f8 0xc0 0x0 0x18fc 0x0 0x0 0x1910 0x47 0x0 0x191c 0x4 0x0 0x1924 0xe 0x0 0x195c 0xbb 0x0 0x1960 0x7b 0x0 0x1964 0xbb 0x0 0x1968 0x3c 0x0 0x196c 0xdb 0x0 0x1970 0x64 0x0 0x1974 0x24 0x0 0x1978 0xd2 0x0 0x197c 0x13 0x0 0x1980 0xa9 0x0 0x19a0 0x4 0x0 0x19a4 0x38 0x0 0x1860 0xa0 0x0 0x19a8 0xc 0x0 0x18dc 0x0 0x0 0x1f40 0x40 0x0 0x1f44 0x0 0x0 0x1d90 0xe7 0x0 0x1d94 0x3 0x0 0x19b0 0x10 0x0 0x1cc4 0xd0 0x0 0x1cc8 0x7 0x0 0x1ccc 0x20 0x0 0x1cd8 0x13 0x0 0x1cdc 0x21 0x0 0x1d88 0xaa 0x0 0x1db0 0xa 0x0 0x1dc0 0x88 0x0 0x1dc4 0x13 0x0 0x1dd0 0xc 0x0 0x1ddc 0x4b 0x0 0x1dec 0x10 0x0 0x1f18 0xf8 0x0 0x1f3c 0x7 0x0 0xffffffff 0xffffffff 0x0>;
			qcom,qmp-phy-reg-offset = <0x1c14 0x1f08 0x1f14 0x1c40 0x1c00 0x1c44 0xffff 0x8 0x4 0x1c 0x0 0x10 0x1c8c 0x24>;
			qcom,vdd-max-load-uA = <0xb798>;
			qcom,vdd-voltage-level = <0x0 0xdea80 0xdea80>;
			reg = <0x88e8000 0x3000>;
			reg-names = "qmp_phy_base";
			reset-names = "global_phy_reset", "phy_reset";
			resets = <0x24 0xb 0x24 0xc>;
			vdd-supply = <0x136>;
		};

		ssusb@a600000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			USB3_GDSC-supply = <0x12d>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "utmi_clk", "sleep_clk";
			clocks = <0x24 0x89 0x24 0xe 0x24 0x9 0x24 0x8b 0x24 0x8e>;
			compatible = "qcom,dwc-usb3-msm";
			dma-coherent;
			dma-ranges;
			extcon = <0x12e>;
			interconnect-names = "usb-ddr", "usb-ipa", "ddr-usb";
			interconnects = <0x43 0x32 0x1d 0x200 0x43 0x32 0x2f 0x211 0x2e 0x2 0x2f 0x22e>;
			interrupt-names = "dp_hs_phy_irq", "pwr_event_irq", "ss_phy_irq", "dm_hs_phy_irq";
			interrupts-extended = <0x1f 0xe 0x1 0x1 0x0 0x82 0x4 0x1f 0x11 0x4 0x1f 0xf 0x1>;
			iommus = <0x1a 0xa0 0x0>;
			phandle = <0x22d>;
			qcom,core-clk-rate = <0xbebc200>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x6c30>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,iommu-dma = "atomic";
			qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
			qcom,num-gsi-evt-buffs = <0x3>;
			qcom,pm-qos-latency = <0x3d>;
			qcom,usb-charger = <0x12f>;
			qcom,use-pdc-interrupts;
			ranges;
			reg = <0xa600000 0x100000>;
			reg-names = "core_base";
			reset-names = "core_reset";
			resets = <0x24 0xa>;
			usb-role-switch;

			dwc3@a600000 {
				compatible = "snps,dwc3";
				dr_mode = "otg";
				interrupts = <0x0 0x85 0x4>;
				linux,sysdev_is_parent;
				maximum-speed = "super-speed-plus";
				reg = <0xa600000 0xd93c>;
				snps,dis-u1-entry-quirk;
				snps,dis-u2-entry-quirk;
				snps,dis_u2_susphy_quirk;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [00];
				snps,is-utmi-l1-suspend;
				snps,ssp-u3-u0-quirk;
				tx-fifo-resize;
				usb-phy = <0x130 0x131>;
			};

			port {

				endpoint {
					phandle = <0x4a>;
					remote-endpoint = <0x132>;
				};
			};
		};

		stm@6002000 {
			arm,primecell-periphid = <0xbb962>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-stm";
			phandle = <0x435>;
			reg = <0x6002000 0x1000 0x16280000 0x180000 0x7820f0 0x4>;
			reg-names = "stm-base", "stm-stimulus-base", "stm-debug-status";

			out-ports {

				port {

					endpoint {
						phandle = <0x16c>;
						remote-endpoint = <0x168>;
					};
				};
			};
		};

		syscon@182a0000 {
			compatible = "syscon";
			phandle = <0x29>;
			reg = <0x182a0000 0x1c>;
		};

		syscon@1f40000 {
			compatible = "syscon";
			phandle = <0x34>;
			reg = <0x1f40000 0x20000>;
		};

		syscon@1fc0000 {
			compatible = "syscon";
			phandle = <0x3>;
			reg = <0x1fc0000 0x30000>;
		};

		syscon@3d91008 {
			compatible = "syscon";
			phandle = <0x124>;
			reg = <0x3d91008 0x4>;
		};

		syscon@3d91540 {
			compatible = "syscon";
			phandle = <0x123>;
			reg = <0x3d91540 0x4>;
		};

		syscon@3d9158c {
			compatible = "syscon";
			phandle = <0x125>;
			reg = <0x3d9158c 0x4>;
		};

		syscon@90ba000 {
			compatible = "syscon";
			phandle = <0x2a>;
			reg = <0x90ba000 0x54>;
		};

		tgu@6b0e000 {
			arm,primecell-periphid = <0xbb999>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tgu-ipcb";
			phandle = <0x468>;
			reg = <0x6b0e000 0x1000>;
			reg-names = "tgu-base";
			tgu-conditions = <0x4>;
			tgu-regs = <0x4>;
			tgu-steps = <0x3>;
			tgu-timer-counters = <0x8>;
		};

		thermal-zones {
			phandle = <0x331>;

			aoss-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x87 0x0>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			aoss-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x79 0x0>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			camera-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x79 0xc>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			camera-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x79 0xd>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-0-0-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x87 0x1>;

				cooling-maps {

					cpu00_cdev {
						cooling-device = <0x89 0x1 0x1>;
						trip = <0x88>;
					};

					cpu00_cdev2 {
						cooling-device = <0x8b 0x1 0x1>;
						trip = <0x8a>;
					};
				};

				trips {

					cpu00-config {
						hysteresis = <0x2710>;
						phandle = <0x88>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					cpu00-config1 {
						hysteresis = <0x2ee0>;
						phandle = <0x8a>;
						temperature = <0x1b580>;
						type = "passive";
					};
				};
			};

			cpu-0-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x87 0x1>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-0-1-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x87 0x2>;

				cooling-maps {

					cpu01_cdev {
						cooling-device = <0x8d 0x1 0x1>;
						trip = <0x8c>;
					};

					cpu01_cdev2 {
						cooling-device = <0x8f 0x1 0x1>;
						trip = <0x8e>;
					};
				};

				trips {

					cpu01-config {
						hysteresis = <0x2710>;
						phandle = <0x8c>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					cpu01-config1 {
						hysteresis = <0x2ee0>;
						phandle = <0x8e>;
						temperature = <0x1b580>;
						type = "passive";
					};
				};
			};

			cpu-0-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x87 0x2>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-0-2-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x87 0x3>;

				cooling-maps {

					cpu02_cdev {
						cooling-device = <0x91 0x1 0x1>;
						trip = <0x90>;
					};

					cpu02_cdev2 {
						cooling-device = <0x93 0x1 0x1>;
						trip = <0x92>;
					};
				};

				trips {

					cpu02-config {
						hysteresis = <0x2710>;
						phandle = <0x90>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					cpu02-config1 {
						hysteresis = <0x2ee0>;
						phandle = <0x92>;
						temperature = <0x1b580>;
						type = "passive";
					};
				};
			};

			cpu-0-2-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x87 0x3>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-0-3-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x87 0x4>;

				cooling-maps {

					cpu03_cdev {
						cooling-device = <0x95 0x1 0x1>;
						trip = <0x94>;
					};

					cpu03_cdev2 {
						cooling-device = <0x97 0x1 0x1>;
						trip = <0x96>;
					};
				};

				trips {

					cpu03-config {
						hysteresis = <0x2710>;
						phandle = <0x94>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					cpu03-config1 {
						hysteresis = <0x2ee0>;
						phandle = <0x96>;
						temperature = <0x1b580>;
						type = "passive";
					};
				};
			};

			cpu-0-3-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x87 0x4>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-0-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x87 0x7>;

				cooling-maps {

					cpu10_cdev {
						cooling-device = <0x99 0x1 0x1>;
						trip = <0x98>;
					};

					cpu10_cdev1 {
						cooling-device = <0x16 0xfffffffe 0xfffffffe>;
						trip = <0x98>;
					};

					cpu10_cdev2 {
						cooling-device = <0x9b 0x1 0x1>;
						trip = <0x9a>;
					};
				};

				trips {

					cpu10-config {
						hysteresis = <0x1f40>;
						phandle = <0x98>;
						temperature = <0x1a5e0>;
						type = "passive";
					};

					cpu10-config1 {
						hysteresis = <0x2710>;
						phandle = <0x9a>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-1-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x87 0x7>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-1-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x87 0x8>;

				cooling-maps {

					cpu11_cdev {
						cooling-device = <0x99 0x1 0x1>;
						trip = <0x9c>;
					};

					cpu11_cdev1 {
						cooling-device = <0x16 0xfffffffe 0xfffffffe>;
						trip = <0x9c>;
					};

					cpu11_cdev2 {
						cooling-device = <0x9b 0x1 0x1>;
						trip = <0x9d>;
					};
				};

				trips {

					cpu11-config {
						hysteresis = <0x1f40>;
						phandle = <0x9c>;
						temperature = <0x1a5e0>;
						type = "passive";
					};

					cpu11-config1 {
						hysteresis = <0x2710>;
						phandle = <0x9d>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-1-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x87 0x8>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-2-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x87 0x9>;

				cooling-maps {

					cpu12_cdev {
						cooling-device = <0x9f 0x1 0x1>;
						trip = <0x9e>;
					};

					cpu12_cdev1 {
						cooling-device = <0x16 0xfffffffe 0xfffffffe>;
						trip = <0x9e>;
					};

					cpu12_cdev2 {
						cooling-device = <0xa1 0x1 0x1>;
						trip = <0xa0>;
					};
				};

				trips {

					cpu12-config {
						hysteresis = <0x1f40>;
						phandle = <0x9e>;
						temperature = <0x1a5e0>;
						type = "passive";
					};

					cpu12-config1 {
						hysteresis = <0x2710>;
						phandle = <0xa0>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-1-2-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x87 0x9>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-3-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x87 0xa>;

				cooling-maps {

					cpu13_cdev {
						cooling-device = <0x9f 0x1 0x1>;
						trip = <0xa2>;
					};

					cpu13_cdev1 {
						cooling-device = <0x16 0xfffffffe 0xfffffffe>;
						trip = <0xa2>;
					};

					cpu13_cdev2 {
						cooling-device = <0xa1 0x1 0x1>;
						trip = <0xa3>;
					};
				};

				trips {

					cpu13-config {
						hysteresis = <0x1f40>;
						phandle = <0xa2>;
						temperature = <0x1a5e0>;
						type = "passive";
					};

					cpu13-config1 {
						hysteresis = <0x2710>;
						phandle = <0xa3>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-1-3-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x87 0xa>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-4-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x87 0xb>;

				cooling-maps {

					cpu14_cdev {
						cooling-device = <0xa5 0x1 0x1>;
						trip = <0xa4>;
					};

					cpu14_cdev1 {
						cooling-device = <0x16 0xfffffffe 0xfffffffe>;
						trip = <0xa4>;
					};

					cpu14_cdev2 {
						cooling-device = <0xa7 0x1 0x1>;
						trip = <0xa6>;
					};
				};

				trips {

					cpu14-config {
						hysteresis = <0x1f40>;
						phandle = <0xa4>;
						temperature = <0x1a5e0>;
						type = "passive";
					};

					cpu14-config1 {
						hysteresis = <0x2710>;
						phandle = <0xa6>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-1-4-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x87 0xb>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-5-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x87 0xc>;

				cooling-maps {

					cpu15_cdev {
						cooling-device = <0xa5 0x1 0x1>;
						trip = <0xa8>;
					};

					cpu15_cdev1 {
						cooling-device = <0x16 0xfffffffe 0xfffffffe>;
						trip = <0xa8>;
					};

					cpu15_cdev2 {
						cooling-device = <0xa7 0x1 0x1>;
						trip = <0xa9>;
					};
				};

				trips {

					cpu15-config {
						hysteresis = <0x1f40>;
						phandle = <0xa8>;
						temperature = <0x1a5e0>;
						type = "passive";
					};

					cpu15-config1 {
						hysteresis = <0x2710>;
						phandle = <0xa9>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-1-5-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x87 0xc>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-6-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x87 0xd>;

				cooling-maps {

					cpu16_cdev {
						cooling-device = <0xab 0x1 0x1>;
						trip = <0xaa>;
					};

					cpu16_cdev2 {
						cooling-device = <0xad 0x1 0x1>;
						trip = <0xac>;
					};
				};

				trips {

					cpu16-config {
						hysteresis = <0x1f40>;
						phandle = <0xaa>;
						temperature = <0x1a5e0>;
						type = "passive";
					};

					cpu16-config1 {
						hysteresis = <0x2710>;
						phandle = <0xac>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-1-6-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x87 0xd>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-7-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x87 0xe>;

				cooling-maps {

					cpu17_cdev {
						cooling-device = <0xab 0x1 0x1>;
						trip = <0xae>;
					};

					cpu17_cdev2 {
						cooling-device = <0xad 0x1 0x1>;
						trip = <0xaf>;
					};
				};

				trips {

					cpu17-config {
						hysteresis = <0x1f40>;
						phandle = <0xae>;
						temperature = <0x1a5e0>;
						type = "passive";
					};

					cpu17-config1 {
						hysteresis = <0x2710>;
						phandle = <0xaf>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-1-7-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x87 0xe>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpuss-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x87 0x5>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpuss-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x87 0x6>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cx-pe-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xc3>;

				cooling-maps {

					cx_pe_cdev_1 {
						cooling-device = <0xb4 0x0 0x0>;
						trip = <0xc4>;
					};

					cx_pe_cdev_2 {
						cooling-device = <0xb4 0x0 0x0>;
						trip = <0xc5>;
					};

					cx_pe_cdev_3 {
						cooling-device = <0xb4 0x0 0x0>;
						trip = <0xc6>;
					};

					cx_pe_cdev_4 {
						cooling-device = <0x7b 0x0 0x0>;
						trip = <0xc7>;
					};

					cx_pe_cdev_5 {
						cooling-device = <0xb4 0x0 0x0>;
						trip = <0xc8>;
					};
				};

				trips {

					cx-pe-config1 {
						hysteresis = <0x1>;
						phandle = <0xc4>;
						temperature = <0x1>;
						type = "passive";
					};

					cx-pe-config2 {
						hysteresis = <0x1>;
						phandle = <0xc5>;
						temperature = <0x2>;
						type = "passive";
					};

					cx-pe-config3 {
						hysteresis = <0x1>;
						phandle = <0xc6>;
						temperature = <0x3>;
						type = "passive";
					};

					cx-pe-config4 {
						hysteresis = <0x1>;
						phandle = <0xc7>;
						temperature = <0x4>;
						type = "passive";
					};

					cx-pe-config5 {
						hysteresis = <0x2>;
						phandle = <0xc8>;
						temperature = <0x5>;
						type = "passive";
					};
				};
			};

			ddr-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x79 0x7>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			gpuss-0-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x79 0x1>;

				cooling-maps {

					gpu_cdev {
						cooling-device = <0xb1 0xffffffff 0xffffffff>;
						trip = <0xb0>;
					};
				};

				trips {

					active-config0 {
						hysteresis = <0x0>;
						phandle = <0xb0>;
						temperature = <0x17318>;
						type = "passive";
					};
				};
			};

			gpuss-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x79 0x1>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			gpuss-1-step {
				polling-delay = <0x64>;
				polling-delay-passive = <0xa>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x79 0x2>;

				cooling-maps {

					gpu_cdev {
						cooling-device = <0xb1 0xffffffff 0xffffffff>;
						trip = <0xb2>;
					};
				};

				trips {

					active-config0 {
						hysteresis = <0x0>;
						phandle = <0xb2>;
						temperature = <0x17318>;
						type = "passive";
					};
				};
			};

			gpuss-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x79 0x2>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			mdmss-0-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x79 0x8>;

				cooling-maps {

					mdmss0_cdev0 {
						cooling-device = <0x7b 0x1 0x1>;
						trip = <0x81>;
					};

					mdmss0_cdev1 {
						cooling-device = <0x7b 0x2 0x2>;
						trip = <0x82>;
					};

					mdmss0_cdev2 {
						cooling-device = <0x7b 0x3 0x3>;
						trip = <0x83>;
					};
				};

				trips {

					mdmss0-trip0 {
						hysteresis = <0x3a98>;
						phandle = <0x81>;
						temperature = <0x17318>;
						type = "passive";
					};

					mdmss0-trip1 {
						hysteresis = <0x3a98>;
						phandle = <0x82>;
						temperature = <0x19a28>;
						type = "passive";
					};

					mdmss0-trip2 {
						hysteresis = <0x3a98>;
						phandle = <0x83>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			mdmss-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x79 0x8>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			mdmss-1-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x79 0x9>;

				cooling-maps {

					mdmss1_cdev0 {
						cooling-device = <0x7b 0x1 0x1>;
						trip = <0x7a>;
					};

					mdmss1_cdev1 {
						cooling-device = <0x7b 0x2 0x2>;
						trip = <0x7c>;
					};

					mdmss1_cdev2 {
						cooling-device = <0x7b 0x3 0x3>;
						trip = <0x7d>;
					};
				};

				trips {

					mdmss1-trip0 {
						hysteresis = <0x3a98>;
						phandle = <0x7a>;
						temperature = <0x17318>;
						type = "passive";
					};

					mdmss1-trip1 {
						hysteresis = <0x3a98>;
						phandle = <0x7c>;
						temperature = <0x19a28>;
						type = "passive";
					};

					mdmss1-trip2 {
						hysteresis = <0x3a98>;
						phandle = <0x7d>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			mdmss-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x79 0x9>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			mdmss-2-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x79 0xa>;

				cooling-maps {

					mdmss2_cdev0 {
						cooling-device = <0x7b 0x1 0x1>;
						trip = <0x7e>;
					};

					mdmss2_cdev1 {
						cooling-device = <0x7b 0x2 0x2>;
						trip = <0x7f>;
					};

					mdmss2_cdev2 {
						cooling-device = <0x7b 0x3 0x3>;
						trip = <0x80>;
					};
				};

				trips {

					mdmss2-trip0 {
						hysteresis = <0x3a98>;
						phandle = <0x7e>;
						temperature = <0x17318>;
						type = "passive";
					};

					mdmss2-trip1 {
						hysteresis = <0x3a98>;
						phandle = <0x7f>;
						temperature = <0x19a28>;
						type = "passive";
					};

					mdmss2-trip2 {
						hysteresis = <0x3a98>;
						phandle = <0x80>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			mdmss-2-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x79 0xa>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			mdmss-3-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x79 0xb>;

				cooling-maps {

					mdmss3_cdev0 {
						cooling-device = <0x7b 0x1 0x1>;
						trip = <0x84>;
					};

					mdmss3_cdev1 {
						cooling-device = <0x7b 0x2 0x2>;
						trip = <0x85>;
					};

					mdmss3_cdev2 {
						cooling-device = <0x7b 0x3 0x3>;
						trip = <0x86>;
					};
				};

				trips {

					mdmss3-trip0 {
						hysteresis = <0x3a98>;
						phandle = <0x84>;
						temperature = <0x17318>;
						type = "passive";
					};

					mdmss3-trip1 {
						hysteresis = <0x3a98>;
						phandle = <0x85>;
						temperature = <0x19a28>;
						type = "passive";
					};

					mdmss3-trip2 {
						hysteresis = <0x3a98>;
						phandle = <0x86>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			mdmss-3-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x79 0xb>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			modem-lte-pa1-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x78 0x0>;

				cooling-maps {

					modem_cdev0 {
						cooling-device = <0xb5 0x1 0x1>;
						trip = <0xb8>;
					};

					modem_cdev1 {
						cooling-device = <0xb5 0x2 0x2>;
						trip = <0xb9>;
					};

					modem_cdev2 {
						cooling-device = <0xb5 0x3 0x3>;
						trip = <0xba>;
					};
				};

				trips {

					modem-trip0 {
						hysteresis = <0xfa0>;
						phandle = <0xb8>;
						temperature = <0xb3b0>;
						type = "passive";
					};

					modem-trip1 {
						hysteresis = <0xfa0>;
						phandle = <0xb9>;
						temperature = <0xb798>;
						type = "passive";
					};

					modem-trip2 {
						hysteresis = <0xfa0>;
						phandle = <0xba>;
						temperature = <0xd2f0>;
						type = "passive";
					};
				};
			};

			modem-lte-pa2-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x78 0x1>;

				cooling-maps {

					modem_cdev0 {
						cooling-device = <0xbc 0x1 0x1>;
						trip = <0xbb>;
					};

					modem_cdev1 {
						cooling-device = <0xbc 0x2 0x2>;
						trip = <0xbd>;
					};

					modem_cdev2 {
						cooling-device = <0xbc 0x3 0x3>;
						trip = <0xbe>;
					};
				};

				trips {

					modem-pa-fr1-trip0 {
						hysteresis = <0xfa0>;
						phandle = <0xbb>;
						temperature = <0xb3b0>;
						type = "passive";
					};

					modem-pa-fr1-trip1 {
						hysteresis = <0xfa0>;
						phandle = <0xbd>;
						temperature = <0xb798>;
						type = "passive";
					};

					modem-pa-fr1-trip2 {
						hysteresis = <0x1388>;
						phandle = <0xbe>;
						temperature = <0xd6d8>;
						type = "passive";
					};
				};
			};

			modem-lte-sub6-pa1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x78 0x0>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-lte-sub6-pa2 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x78 0x1>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-mmw-pa1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x78 0x1a>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-mmw-pa2-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x78 0x1b>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-mmw-pa3-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x78 0x1c>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-mmw0-mod-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x78 0xe>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-mmw0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x78 0x6>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-mmw1-mod-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x78 0xf>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-mmw1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x78 0x7>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-mmw2-mod-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x78 0x10>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-mmw2-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x78 0x8>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-mmw3-mod-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x78 0x11>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-mmw3-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x78 0x9>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-skin-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x78 0xa>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-streamer-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x78 0xd>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-wifi-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x78 0x17>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			msm-skin-therm-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x78 0x1e>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mx-pe-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xbf>;

				cooling-maps {

					mx_pe_cdev_1 {
						cooling-device = <0xb4 0x0 0x0>;
						trip = <0xc0>;
					};

					mx_pe_cdev_2 {
						cooling-device = <0xb1 0x0 0x0>;
						trip = <0xc1>;
					};

					mx_pe_cdev_3 {
						cooling-device = <0x7b 0x0 0x0>;
						trip = <0xc2>;
					};
				};

				trips {

					mx-pe-config1 {
						hysteresis = <0x1>;
						phandle = <0xc0>;
						temperature = <0x1>;
						type = "passive";
					};

					mx-pe-config2 {
						hysteresis = <0x1>;
						phandle = <0xc1>;
						temperature = <0x2>;
						type = "passive";
					};

					mx-pe-config3 {
						hysteresis = <0x1>;
						phandle = <0xc2>;
						temperature = <0x3>;
						type = "passive";
					};
				};
			};

			nspss-0-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x79 0x3>;

				cooling-maps {

					cdsp-cdev {
						cooling-device = <0xb4 0x5 0x5>;
						trip = <0xb3>;
					};

					gpu_cdev {
						cooling-device = <0xb1 0xfffffffe 0xfffffffe>;
						trip = <0xb3>;
					};

					modem-pa-cdev {
						cooling-device = <0xb5 0x3 0x3>;
						trip = <0xb3>;
					};

					modem-tj-cdev {
						cooling-device = <0x7b 0x3 0x3>;
						trip = <0xb3>;
					};
				};

				trips {

					nspss0-trip {
						hysteresis = <0x1388>;
						phandle = <0xb3>;
						temperature = <0x186a0>;
						type = "passive";
					};
				};
			};

			nspss-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x79 0x3>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			nspss-1-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x79 0x4>;

				cooling-maps {

					cdsp-cdev {
						cooling-device = <0xb4 0x5 0x5>;
						trip = <0xb6>;
					};

					gpu_cdev {
						cooling-device = <0xb1 0xfffffffe 0xfffffffe>;
						trip = <0xb6>;
					};

					modem-pa-cdev {
						cooling-device = <0xb5 0x3 0x3>;
						trip = <0xb6>;
					};

					modem-tj-cdev {
						cooling-device = <0x7b 0x3 0x3>;
						trip = <0xb6>;
					};
				};

				trips {

					nspss1-trip {
						hysteresis = <0x1388>;
						phandle = <0xb6>;
						temperature = <0x186a0>;
						type = "passive";
					};
				};
			};

			nspss-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x79 0x4>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			nspss-2-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x79 0x5>;

				cooling-maps {

					cdsp-cdev {
						cooling-device = <0xb4 0x5 0x5>;
						trip = <0xb7>;
					};

					gpu_cdev {
						cooling-device = <0xb1 0xfffffffe 0xfffffffe>;
						trip = <0xb7>;
					};

					modem-pa-cdev {
						cooling-device = <0xb5 0x3 0x3>;
						trip = <0xb7>;
					};

					modem-tj-cdev {
						cooling-device = <0x7b 0x3 0x3>;
						trip = <0xb7>;
					};
				};

				trips {

					nspss2-trip {
						hysteresis = <0x1388>;
						phandle = <0xb7>;
						temperature = <0x186a0>;
						type = "passive";
					};
				};
			};

			nspss-2-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x79 0x5>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			video-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x79 0x6>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};
		};

		timer {
			clock-frequency = <0x124f800>;
			compatible = "arm,armv8-timer";
			interrupts = <0x1 0xd 0xff08 0x1 0xe 0xff08 0x1 0xb 0xff08 0x1 0xc 0xff08>;
			phandle = <0x2d6>;
		};

		timer@17c20000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			clock-frequency = <0x124f800>;
			compatible = "arm,armv7-timer-mem";
			phandle = <0x2d7>;
			ranges;
			reg = <0x17c20000 0x1000>;

			frame@17c21000 {
				frame-number = <0x0>;
				interrupts = <0x0 0x8 0x4 0x0 0x6 0x4>;
				reg = <0x17c21000 0x1000 0x17c22000 0x1000>;
			};

			frame@17c23000 {
				frame-number = <0x1>;
				interrupts = <0x0 0x9 0x4>;
				reg = <0x17c23000 0x1000>;
				status = "disabled";
			};

			frame@17c25000 {
				frame-number = <0x2>;
				interrupts = <0x0 0xa 0x4>;
				reg = <0x17c25000 0x1000>;
				status = "disabled";
			};

			frame@17c27000 {
				frame-number = <0x3>;
				interrupts = <0x0 0xb 0x4>;
				reg = <0x17c27000 0x1000>;
				status = "disabled";
			};

			frame@17c29000 {
				frame-number = <0x4>;
				interrupts = <0x0 0xc 0x4>;
				reg = <0x17c29000 0x1000>;
				status = "disabled";
			};

			frame@17c2b000 {
				frame-number = <0x5>;
				interrupts = <0x0 0xd 0x4>;
				reg = <0x17c2b000 0x1000>;
				status = "disabled";
			};

			frame@17c2d000 {
				frame-number = <0x6>;
				interrupts = <0x0 0xe 0x4>;
				reg = <0x17c2d000 0x1000>;
				status = "disabled";
			};
		};

		tmc@6048000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			arm,buffer-size = <0x400000>;
			arm,primecell-periphid = <0xbb961>;
			arm,scatter-gather;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-csr = <0x150>;
			coresight-ctis = <0x14f 0x14c>;
			coresight-name = "coresight-tmc-etr";
			cti-flush-trig-num = <0x3>;
			cti-reset-trig-num = <0x0>;
			interrupt-names = "byte-cntr-irq";
			interrupts = <0x0 0x10e 0x1>;
			iommus = <0x1a 0x4e0 0x0 0x1a 0x500 0x0>;
			phandle = <0x42a>;
			qcom,iommu-dma = "bypass";
			qcom,iommu-dma-addr-pool = <0x0 0xffc00000>;
			qcom,sw-usb;
			ranges;
			reg = <0x6048000 0x1000 0x6064000 0x15000>;
			reg-names = "tmc-base", "bam-base";

			in-ports {

				port {

					endpoint {
						phandle = <0x145>;
						remote-endpoint = <0x151>;
					};
				};
			};
		};

		tmc@6b05000 {
			arm,primecell-periphid = <0xbb961>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-csr = <0x14a>;
			coresight-ctis = <0x14b 0x14c>;
			coresight-name = "coresight-tmc-etf";
			cti-flush-trig-num = <0x1>;
			cti-reset-trig-num = <0x0>;
			phandle = <0x429>;
			reg = <0x6b05000 0x1000>;
			reg-names = "tmc-base";

			in-ports {

				port {

					endpoint {
						phandle = <0x159>;
						remote-endpoint = <0x14d>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x146>;
						remote-endpoint = <0x14e>;
					};
				};
			};
		};

		tpda@6004000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda";
			phandle = <0x440>;
			qcom,bc-elem-size = <0x19 0x20 0x1f 0x20>;
			qcom,cmb-elem-size = <0x6 0x40 0xc 0x20 0xd 0x40 0xe 0x40 0xf 0x40 0x14 0x40 0x16 0x20 0x17 0x20 0x18 0x20 0x1b 0x20 0x1c 0x20 0x1d 0x20 0x1f 0x40>;
			qcom,dsb-elem-size = <0x5 0x20 0x6 0x20 0x8 0x20 0x9 0x20 0xa 0x20 0xb 0x20 0xc 0x20 0x13 0x20 0x15 0x20 0x19 0x20 0x1a 0x20 0x1f 0x20>;
			qcom,tc-elem-size = <0x1f 0x20>;
			qcom,tpda-atid = <0x41>;
			reg = <0x6004000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@13 {
					reg = <0x13>;

					endpoint {
						phandle = <0x1c3>;
						remote-endpoint = <0x191>;
					};
				};

				port@14 {
					reg = <0x14>;

					endpoint {
						phandle = <0x1c5>;
						remote-endpoint = <0x192>;
					};
				};

				port@15 {
					reg = <0x15>;

					endpoint {
						phandle = <0x1e7>;
						remote-endpoint = <0x193>;
					};
				};

				port@16 {
					reg = <0x16>;

					endpoint {
						phandle = <0x1e9>;
						remote-endpoint = <0x194>;
					};
				};

				port@17 {
					reg = <0x17>;

					endpoint {
						phandle = <0x19e>;
						remote-endpoint = <0x195>;
					};
				};

				port@18 {
					reg = <0x18>;

					endpoint {
						phandle = <0x1a0>;
						remote-endpoint = <0x196>;
					};
				};

				port@19 {
					reg = <0x19>;

					endpoint {
						phandle = <0x1d1>;
						remote-endpoint = <0x197>;
					};
				};

				port@1a {
					reg = <0x1a>;

					endpoint {
						phandle = <0x1d0>;
						remote-endpoint = <0x198>;
					};
				};

				port@1b {
					reg = <0x1b>;

					endpoint {
						phandle = <0x19f>;
						remote-endpoint = <0x199>;
					};
				};

				port@1c {
					reg = <0x1c>;

					endpoint {
						phandle = <0x1d2>;
						remote-endpoint = <0x19a>;
					};
				};

				port@1d {
					reg = <0x1d>;

					endpoint {
						phandle = <0x19d>;
						remote-endpoint = <0x19b>;
					};
				};

				port@1f {
					reg = <0x1f>;

					endpoint {
						phandle = <0x1a1>;
						remote-endpoint = <0x19c>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x1b1>;
						remote-endpoint = <0x188>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0x1b3>;
						remote-endpoint = <0x189>;
					};
				};

				port@8 {
					reg = <0x8>;

					endpoint {
						phandle = <0x1b5>;
						remote-endpoint = <0x18a>;
					};
				};

				port@9 {
					reg = <0x9>;

					endpoint {
						phandle = <0x1b7>;
						remote-endpoint = <0x18b>;
					};
				};

				port@a {
					reg = <0xa>;

					endpoint {
						phandle = <0x1b9>;
						remote-endpoint = <0x18c>;
					};
				};

				port@c {
					reg = <0xc>;

					endpoint {
						phandle = <0x1bb>;
						remote-endpoint = <0x18d>;
					};
				};

				port@d {
					reg = <0xd>;

					endpoint {
						phandle = <0x1bd>;
						remote-endpoint = <0x18e>;
					};
				};

				port@e {
					reg = <0xe>;

					endpoint {
						phandle = <0x1bf>;
						remote-endpoint = <0x18f>;
					};
				};

				port@f {
					reg = <0xf>;

					endpoint {
						phandle = <0x1c1>;
						remote-endpoint = <0x190>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x184>;
						remote-endpoint = <0x187>;
					};
				};
			};
		};

		tpda@6803000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-modem";
			phandle = <0x43c>;
			qcom,cmb-elem-size = <0x0 0x40>;
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x43>;
			reg = <0x6803000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x181>;
						remote-endpoint = <0x17f>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x182>;
						remote-endpoint = <0x180>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x173>;
						remote-endpoint = <0x17e>;
					};
				};
			};
		};

		tpda@69c1000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-dl-south";
			phandle = <0x44b>;
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x4b>;
			reg = <0x69c1000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1ae>;
						remote-endpoint = <0x1ad>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1ab>;
						remote-endpoint = <0x1ac>;
					};
				};
			};
		};

		tpda@6ac0000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-dlct-2";
			phandle = <0x449>;
			qcom,cmb-elem-size = <0x10 0x20 0x11 0x20>;
			qcom,tpda-atid = <0x4f>;
			reg = <0x6ac0000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@10 {
					reg = <0x10>;

					endpoint {
						phandle = <0x1a5>;
						remote-endpoint = <0x1a8>;
					};
				};

				port@11 {
					reg = <0x11>;

					endpoint {
						phandle = <0x1a6>;
						remote-endpoint = <0x1a9>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1b0>;
						remote-endpoint = <0x1a7>;
					};
				};
			};
		};

		tpda@6b08000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-swao";
			phandle = <0x42e>;
			qcom,cmb-elem-size = <0x0 0x40 0x1 0x40 0x2 0x40 0x3 0x40>;
			qcom,dsb-elem-size = <0x4 0x20>;
			qcom,tpda-atid = <0x47>;
			reg = <0x6b08000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x160>;
						remote-endpoint = <0x15b>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x161>;
						remote-endpoint = <0x15c>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x162>;
						remote-endpoint = <0x15d>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x163>;
						remote-endpoint = <0x15e>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x164>;
						remote-endpoint = <0x15f>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x157>;
						remote-endpoint = <0x15a>;
					};
				};
			};
		};

		tpda@7863000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-apss";
			phandle = <0x452>;
			qcom,cmb-elem-size = <0x0 0x20 0x1 0x20 0x2 0x40>;
			qcom,dsb-elem-size = <0x3 0x20>;
			qcom,tpda-atid = <0x42>;
			reg = <0x7863000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1d8>;
						remote-endpoint = <0x1d4>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1d9>;
						remote-endpoint = <0x1d5>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x1da>;
						remote-endpoint = <0x1d6>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x1db>;
						remote-endpoint = <0x1d7>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x203>;
						remote-endpoint = <0x1d3>;
					};
				};
			};
		};

		tpdm@600f000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-spdm";
			phandle = <0x451>;
			reg = <0x600f000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x19a>;
						remote-endpoint = <0x1d2>;
					};
				};
			};
		};

		tpdm@6800000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-modem-0";
			phandle = <0x43d>;
			qcom,msr-fix-req;
			reg = <0x6800000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x17f>;
						remote-endpoint = <0x181>;
					};
				};
			};
		};

		tpdm@6801000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-modem-1";
			phandle = <0x43e>;
			qcom,msr-fix-req;
			reg = <0x6801000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x180>;
						remote-endpoint = <0x182>;
					};
				};
			};
		};

		tpdm@682c000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-gcc";
			phandle = <0x44f>;
			reg = <0x682c000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x198>;
						remote-endpoint = <0x1d0>;
					};
				};
			};
		};

		tpdm@6830000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-video";
			phandle = <0x1b2>;
			reg = <0x6830000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1e1>;
						remote-endpoint = <0x1e2>;
					};
				};
			};
		};

		tpdm@6840000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-vsense";
			phandle = <0x443>;
			reg = <0x6840000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x199>;
						remote-endpoint = <0x19f>;
					};
				};
			};
		};

		tpdm@6841000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-prng";
			phandle = <0x444>;
			reg = <0x6841000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x196>;
						remote-endpoint = <0x1a0>;
					};
				};
			};
		};

		tpdm@6844000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-lpass";
			phandle = <0x1b8>;
			qcom,msr-fix-req;
			reg = <0x6844000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1a3>;
						remote-endpoint = <0x1a4>;
					};
				};
			};
		};

		tpdm@684e000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-sdcc-1";
			phandle = <0x447>;
			qcom,cmb-msr-skip;
			reg = <0x684e000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x1a8>;
						remote-endpoint = <0x1a5>;
					};
				};
			};
		};

		tpdm@684f000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-sdcc-2";
			phandle = <0x448>;
			qcom,cmb-msr-skip;
			reg = <0x684f000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x1a9>;
						remote-endpoint = <0x1a6>;
					};
				};
			};
		};

		tpdm@6850000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-pimem";
			phandle = <0x445>;
			reg = <0x6850000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x19c>;
						remote-endpoint = <0x1a1>;
					};
				};
			};
		};

		tpdm@6859000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-sdcc-4";
			phandle = <0x441>;
			qcom,cmb-msr-skip;
			reg = <0x6859000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x19b>;
						remote-endpoint = <0x19d>;
					};
				};
			};
		};

		tpdm@6870000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dcc";
			phandle = <0x442>;
			qcom,hw-enable-check;
			reg = <0x6870000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x195>;
						remote-endpoint = <0x19e>;
					};
				};
			};
		};

		tpdm@6980000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-turing";
			phandle = <0x1e8>;
			qcom,msr-fix-req;
			reg = <0x6980000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1ec>;
						remote-endpoint = <0x1ef>;
					};
				};
			};
		};

		tpdm@69810000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-turing-llm";
			phandle = <0x1ea>;
			qcom,dummy-source;

			out-ports {

				port {

					endpoint {
						phandle = <0x1ed>;
						remote-endpoint = <0x1f0>;
					};
				};
			};
		};

		tpdm@69c0000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dl-south";
			phandle = <0x44c>;
			reg = <0x69c0000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1ad>;
						remote-endpoint = <0x1ae>;
					};
				};
			};
		};

		tpdm@69d0000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-qm";
			phandle = <0x450>;
			reg = <0x69d0000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x197>;
						remote-endpoint = <0x1d1>;
					};
				};
			};
		};

		tpdm@6b09000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-swao-prio-0";
			phandle = <0x42f>;
			reg = <0x6b09000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x15b>;
						remote-endpoint = <0x160>;
					};
				};
			};
		};

		tpdm@6b0a000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-swao-prio-1";
			phandle = <0x430>;
			reg = <0x6b0a000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x15c>;
						remote-endpoint = <0x161>;
					};
				};
			};
		};

		tpdm@6b0b000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-swao-prio-2";
			phandle = <0x431>;
			reg = <0x6b0b000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x15d>;
						remote-endpoint = <0x162>;
					};
				};
			};
		};

		tpdm@6b0c000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-swao-prio-3";
			phandle = <0x432>;
			reg = <0x6b0c000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x15e>;
						remote-endpoint = <0x163>;
					};
				};
			};
		};

		tpdm@6b0d000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-swao-1";
			phandle = <0x433>;
			qcom,msr-fix-req;
			reg = <0x6b0d000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x15f>;
						remote-endpoint = <0x164>;
					};
				};
			};
		};

		tpdm@6b46000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-lpass-lpi";
			phandle = <0x42b>;
			qcom,dummy-source;

			out-ports {

				port {

					endpoint {
						phandle = <0x155>;
						remote-endpoint = <0x152>;
					};
				};
			};
		};

		tpdm@6c08000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-mm";
			phandle = <0x1b6>;
			qcom,msr-fix-req;
			reg = <0x6c08000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1df>;
						remote-endpoint = <0x1e4>;
					};
				};
			};
		};

		tpdm@6c28000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dlct";
			phandle = <0x1c4>;
			reg = <0x6c28000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1cc>;
						remote-endpoint = <0x1ce>;
					};
				};
			};
		};

		tpdm@6c29000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-ipcc";
			phandle = <0x1c6>;
			reg = <0x6c29000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1cd>;
						remote-endpoint = <0x1cf>;
					};
				};
			};
		};

		tpdm@6c38000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-rdpm";
			phandle = <0x1c0>;
			reg = <0x6c38000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1fb>;
						remote-endpoint = <0x1fd>;
					};
				};
			};
		};

		tpdm@6c39000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-rdpm-mx";
			phandle = <0x1c2>;
			reg = <0x6c39000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1fc>;
						remote-endpoint = <0x1fe>;
					};
				};
			};
		};

		tpdm@6c60000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-mdss";
			phandle = <0x1b4>;
			reg = <0x6c60000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1de>;
						remote-endpoint = <0x1e3>;
					};
				};
			};
		};

		tpdm@6e00000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-ddr";
			phandle = <0x1bc>;
			qcom,msr-fix-req;
			reg = <0x6e00000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x1f3>;
						remote-endpoint = <0x1f8>;
					};
				};
			};
		};

		tpdm@6e01000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-shrm";
			phandle = <0x1be>;
			qcom,msr-fix-req;
			reg = <0x6e01000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x1f4>;
						remote-endpoint = <0x1f9>;
					};
				};
			};
		};

		tpdm@6e10000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-ddr-ch01";
			phandle = <0x1ba>;
			qcom,msr-fix-req;
			reg = <0x6e10000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1f6>;
						remote-endpoint = <0x1f7>;
					};
				};
			};
		};

		tpdm@7860000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-actpm";
			phandle = <0x455>;
			reg = <0x7860000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1d6>;
						remote-endpoint = <0x1da>;
					};
				};
			};
		};

		tpdm@7861000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-apss";
			phandle = <0x456>;
			reg = <0x7861000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1d7>;
						remote-endpoint = <0x1db>;
					};
				};
			};
		};

		tpdm@78a0000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-llm-silver";
			phandle = <0x453>;
			reg = <0x78a0000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1d4>;
						remote-endpoint = <0x1d8>;
					};
				};
			};
		};

		tpdm@78b0000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x1b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-llm-gold";
			phandle = <0x454>;
			reg = <0x78b0000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1d5>;
						remote-endpoint = <0x1d9>;
					};
				};
			};
		};

		tsens@c222000 {
			#thermal-sensor-cells = <0x1>;
			compatible = "qcom,tsens24xx";
			interrupt-names = "tsens-upper-lower", "tsens-critical", "tsens-0C";
			interrupts-extended = <0x1f 0x1a 0x4 0x1f 0x1c 0x4 0x1f 0x14 0x4>;
			phandle = <0x87>;
			reg = <0xc222000 0x8 0xc263000 0x1ff>;
			reg-names = "tsens_srot_physical", "tsens_tm_physical";
			tsens-reinit-wa;
		};

		tsens@c223000 {
			#thermal-sensor-cells = <0x1>;
			compatible = "qcom,tsens24xx";
			interrupt-names = "tsens-upper-lower", "tsens-critical", "tsens-0C";
			interrupts-extended = <0x1f 0x1b 0x4 0x1f 0x1d 0x4 0x1f 0x15 0x4>;
			phandle = <0x79>;
			reg = <0xc223000 0x8 0xc265000 0x1ff>;
			reg-names = "tsens_srot_physical", "tsens_tm_physical";
			tsens-reinit-wa;
		};

		turing_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-turing-etm0";
			qcom,inst-id = <0xd>;

			out-ports {

				port {

					endpoint {
						phandle = <0x1e6>;
						remote-endpoint = <0x1ff>;
					};
				};
			};
		};

		tz-log@0x146aa720 {
			compatible = "qcom,tz-log";
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			phandle = <0x2e7>;
			qcom,hyplog-enabled;
			reg = <0x146aa720 0x3000>;
		};

		ufshc@1d84000 {
			#reset-cells = <0x1>;
			bypass-g4-cfgready;
			clock-names = "core_clk", "bus_aggr_clk", "iface_clk", "core_clk_unipro", "core_clk_ice", "ref_clk", "tx_lane0_sync_clk", "rx_lane0_sync_clk", "rx_lane1_sync_clk";
			clocks = <0x24 0x7b 0x24 0x8 0x24 0x7a 0x24 0x87 0x24 0x7d 0x21 0x0 0x24 0x85 0x24 0x81 0x24 0x83>;
			compatible = "qcom,ufshc";
			dev-ref-clk-freq = <0x0>;
			dma-coherent;
			freq-table-hz = <0x47868c0 0x11e1a300 0x0 0x0 0x0 0x0 0x47868c0 0x11e1a300 0x47868c0 0x11e1a300 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			interconnect-names = "ufs-ddr", "cpu-ufs";
			interconnects = <0x43 0x31 0x1d 0x200 0x2e 0x2 0x2f 0x22d>;
			interrupts = <0x0 0x109 0x4>;
			iommus = <0x1a 0x80 0x0>;
			lanes-per-direction = <0x2>;
			phandle = <0x41>;
			phy-names = "ufsphy";
			phys = <0x42>;
			qcom,bus-vector-names = "MIN", "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1", "PWM_G1_L2", "PWM_G2_L2", "PWM_G3_L2", "PWM_G4_L2", "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1", "HS_RA_G4_L1", "HS_RA_G1_L2", "HS_RA_G2_L2", "HS_RA_G3_L2", "HS_RA_G4_L2", "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1", "HS_RB_G4_L1", "HS_RB_G1_L2", "HS_RB_G2_L2", "HS_RB_G3_L2", "HS_RB_G4_L2", "MAX";
			qcom,iommu-dma = "fastmap";
			qcom,ufs-bus-bw,name = "ufshc_mem";
			qcom,ufs-bus-bw,num-cases = <0x1a>;
			qcom,ufs-bus-bw,num-paths = <0x2>;
			qcom,ufs-bus-bw,vectors-KBps = <0x0 0x0 0x0 0x0 0x39a 0x0 0x3e8 0x0 0x734 0x0 0x3e8 0x0 0xe68 0x0 0x3e8 0x0 0x1cd0 0x0 0x3e8 0x0 0x734 0x0 0x3e8 0x0 0xe68 0x0 0x3e8 0x0 0x1cd0 0x0 0x3e8 0x0 0x39a0 0x0 0x3e8 0x0 0x1f334 0x0 0x3e8 0x0 0x3e667 0x0 0x3e8 0x0 0x200000 0x0 0x19000 0x0 0x400000 0x0 0x32000 0x0 0x3e667 0x0 0x3e8 0x0 0x7cccd 0x0 0x3e8 0x0 0x400000 0x0 0x32000 0x0 0x800000 0x0 0x64000 0x0 0x247ae 0x0 0x3e8 0x0 0x48ccd 0x0 0x3e8 0x0 0x200000 0x0 0x19000 0x0 0x400000 0x0 0x32000 0x0 0x48ccd 0x0 0x3e8 0x0 0x9199a 0x0 0x3e8 0x0 0x400000 0x0 0x32000 0x64000 0x800000 0x0 0x64000 0x64000 0x74a000 0x0 0x4b000 0x0>;
			reg = <0x1d84000 0x3000 0x1d88000 0x8000 0x1d90000 0x9000>;
			reg-names = "ufs_mem", "ufs_ice", "ufs_ice_hwkm";
			reset-gpios = <0x44 0xcc 0x1>;
			reset-names = "rst";
			resets = <0x24 0x9>;
			rpm-level = <0x3>;
			spm-level = <0x3>;
			status = "disabled";

			qos0 {
				mask = <0xf0>;
				vote = <0x3b>;
			};

			qos1 {
				mask = <0xf>;
				vote = <0x41>;
			};
		};

		ufsphy_mem@1d87000 {
			#phy-cells = <0x0>;
			clock-names = "ref_clk_src", "ref_clk", "ref_aux_clk";
			clocks = <0x21 0x0 0x24 0x79 0x24 0x7f>;
			lanes-per-direction = <0x2>;
			phandle = <0x42>;
			reg = <0x1d87000 0xe10>;
			reg-names = "phy_mem";
			resets = <0x41 0x0>;
			status = "disabled";
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0x1a 0x200f 0x0>;
			qcom,iommu-dma = "disabled";
			qcom,usb-audio-intr-num = <0x2>;
			qcom,usb-audio-stream-id = <0xf>;
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
			phandle = <0x423>;
		};
	};
};
