{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.0882,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.00716799,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0117953,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00795025,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00542364,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00795025,
	"finish__timing__setup__tns": -0.17064,
	"finish__timing__setup__ws": -0.0543507,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.423799,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.593334,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 6,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__design__io": 80,
	"finish__design__die__area": 8704.89,
	"finish__design__core__area": 7859.5,
	"finish__design__instance__count": 3260,
	"finish__design__instance__area": 3252.91,
	"finish__design__instance__count__stdcell": 3260,
	"finish__design__instance__area__stdcell": 3252.91,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 0.413883,
	"finish__design__instance__utilization__stdcell": 0.413883
}