

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-3860d9b353b66e89e1a9ca14f6569fffcf247a15_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      0 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
ecf241b15339c5364bd2323468b52560  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/stencil/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/stencil/main
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/stencil/main "
Parsing file _cuobjdump_complete_output_AwZQzg
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z24block2D_hybrid_coarsen_xffPfS_iii : hostFun 0x0x401496, fat_cubin_handle = 2
GPGPU-Sim PTX: allocating shared region for "sh_A0" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24block2D_hybrid_coarsen_xffPfS_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z24block2D_hybrid_coarsen_xffPfS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x170 (_2.ptx:82) @!%p13 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200 (_2.ptx:104) mov.f32 %f64, %f69;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x178 (_2.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x180 (_2.ptx:86) mad.lo.s32 %r33, %r3, %r6, %r1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x228 (_2.ptx:109) @!%p16 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b0 (_2.ptx:130) mov.f32 %f67, %f68;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x230 (_2.ptx:110) bra.uni BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_2.ptx:113) mad.lo.s32 %r58, %r3, %r6, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d0 (_2.ptx:134) @%p17 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_2.ptx:370) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x300 (_2.ptx:143) @!%p13 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_2.ptx:156) @!%p5 bra BB0_19;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x308 (_2.ptx:144) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_2.ptx:147) add.s32 %r75, %r273, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x348 (_2.ptx:156) @!%p5 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_2.ptx:251) @!%p16 bra BB0_21;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x350 (_2.ptx:157) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x358 (_2.ptx:160) add.s32 %r89, %r13, -1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x368 (_2.ptx:162) @%p21 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (_2.ptx:184) setp.eq.s32%p22, %r15, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x370 (_2.ptx:163) bra.uni BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b8 (_2.ptx:176) shl.b32 %r92, %r11, 1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3b0 (_2.ptx:173) bra.uni BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (_2.ptx:184) setp.eq.s32%p22, %r15, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3f0 (_2.ptx:185) @%p22 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x470 (_2.ptx:207) setp.eq.s32%p23, %r12, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3f8 (_2.ptx:186) bra.uni BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_2.ptx:199) shl.b32 %r111, %r11, 1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x438 (_2.ptx:196) bra.uni BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x470 (_2.ptx:207) setp.eq.s32%p23, %r12, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x478 (_2.ptx:208) @%p23 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (_2.ptx:229) mad.lo.s32 %r149, %r273, %r7, %r3;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x480 (_2.ptx:209) bra.uni BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_2.ptx:222) shl.b32 %r129, %r11, 1;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x4c0 (_2.ptx:219) bra.uni BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (_2.ptx:229) mad.lo.s32 %r149, %r273, %r7, %r3;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x590 (_2.ptx:251) @!%p16 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d8 (_2.ptx:264) @!%p4 bra BB0_32;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x598 (_2.ptx:252) bra.uni BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (_2.ptx:255) add.s32 %r168, %r273, 1;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x5d8 (_2.ptx:264) @!%p4 bra BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_2.ptx:359) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x5e0 (_2.ptx:265) bra.uni BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e8 (_2.ptx:268) add.s32 %r183, %r13, -1;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x5f8 (_2.ptx:270) @%p27 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_2.ptx:292) setp.eq.s32%p28, %r15, 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x600 (_2.ptx:271) bra.uni BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x648 (_2.ptx:284) shl.b32 %r186, %r11, 1;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x640 (_2.ptx:281) bra.uni BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_2.ptx:292) setp.eq.s32%p28, %r15, 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x680 (_2.ptx:293) @%p28 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (_2.ptx:315) shl.b32 %r228, %r11, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x688 (_2.ptx:294) bra.uni BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d0 (_2.ptx:307) shl.b32 %r207, %r11, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x6c8 (_2.ptx:304) bra.uni BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (_2.ptx:315) shl.b32 %r228, %r11, 1;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x718 (_2.ptx:318) @%p29 bra BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x788 (_2.ptx:338) mad.lo.s32 %r253, %r273, %r7, %r3;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x720 (_2.ptx:319) bra.uni BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x768 (_2.ptx:332) mad.lo.s32 %r235, %r228, %r15, %r19;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x760 (_2.ptx:329) bra.uni BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x788 (_2.ptx:338) mad.lo.s32 %r253, %r273, %r7, %r3;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x860 (_2.ptx:367) @%p30 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_2.ptx:370) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24block2D_hybrid_coarsen_xffPfS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24block2D_hybrid_coarsen_xffPfS_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_1.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_9w6E2q"
Running: cat _ptx_9w6E2q | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Hq4AvB
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Hq4AvB --output-file  /dev/null 2> _ptx_9w6E2qinfo"
GPGPU-Sim PTX: Kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' : regs=20, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_9w6E2q _ptx2_Hq4AvB _ptx_9w6E2qinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
CUDA accelerated 7 points stencil codes****
Original version by Li-Wen Chang <lchang20@illinois.edu> and I-Jui Sung<sung10@illinois.edu>
This version maintained by Chris Rodrigues  ***********

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 1: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 2585848
gpu_sim_insn = 28848876
gpu_ipc =      11.1564
gpu_tot_sim_cycle = 2807998
gpu_tot_sim_insn = 28848876
gpu_tot_ipc =      10.2738
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 612
partiton_reqs_in_parallel = 56888656
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      20.2595
partiton_reqs_in_parallel_util = 56888656
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 2585848
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 47008
partiton_replys_in_parallel_total    = 0
L2_BW  =       1.7231 GB/Sec
L2_BW_total  =       1.5868 GB/Sec
gpu_total_sim_rate=4793

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 579228
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.9107
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 576788
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 579228
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
4828, 4678, 4648, 4799, 4827, 4678, 4647, 4797, 
gpgpu_n_tot_thrd_icount = 33319424
gpgpu_n_tot_w_icount = 1041232
gpgpu_n_stall_shd_mem = 18934
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 31384
gpgpu_n_mem_write_global = 15120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 766208
gpgpu_n_store_insn = 476280
gpgpu_n_shmem_insn = 3155288
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17490
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24364	W0_Idle:3227188	W0_Scoreboard:139800054	W1:60480	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:408180	W32:572572
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 251072 {8:31384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2056320 {136:15120,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3542464 {40:7560,136:23824,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120960 {8:15120,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 48 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 40322 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 2807997 
mrq_lat_table:24647 	7406 	1649 	5636 	5739 	1565 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21569 	631 	0 	0 	16 	40 	190 	670 	1310 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21752 	8 	16 	0 	900 	0 	0 	0 	0 	16 	40 	190 	672 	1308 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	24441 	6943 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	4536 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1172 	0 	0 	0 	1 	2 	11 	15 	117 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]: 23.583334 23.500000 22.666666 22.666666 22.727272 22.727272 22.727272 22.727272 22.363636 22.363636 20.166666 20.166666 24.000000 24.000000 22.230770 22.230770 
dram[1]: 23.500000 23.500000 22.166666 22.166666 23.272728 23.272728 22.727272 22.727272 22.363636 22.363636 20.250000 20.250000 24.000000 24.000000 20.642857 24.000000 
dram[2]: 24.000000 24.000000 22.166666 22.166666 23.272728 23.272728 22.727272 22.727272 22.363636 22.363636 20.250000 20.250000 24.000000 24.000000 23.500000 23.500000 
dram[3]: 24.000000 24.000000 22.166666 22.166666 23.272728 23.272728 22.727272 22.727272 22.363636 22.363636 20.250000 20.250000 24.000000 24.000000 23.500000 23.500000 
dram[4]: 24.000000 24.000000 22.166666 22.166666 22.909090 22.909090 23.272728 23.272728 22.363636 22.363636 20.250000 20.250000 24.000000 24.000000 21.769230 21.769230 
dram[5]: 23.500000 23.500000 22.500000 22.500000 22.909090 22.909090 23.272728 23.272728 22.363636 22.363636 20.250000 20.250000 24.000000 24.000000 21.769230 21.769230 
dram[6]: 23.500000 23.500000 22.500000 22.500000 22.909090 22.909090 23.272728 23.272728 22.363636 22.363636 20.250000 20.250000 23.500000 23.500000 20.642857 22.230770 
dram[7]: 23.500000 23.500000 22.500000 22.500000 22.909090 22.909090 23.272728 23.272728 22.000000 22.000000 20.750000 20.750000 23.500000 23.500000 20.642857 20.642857 
dram[8]: 23.500000 23.500000 22.500000 22.500000 22.727272 22.727272 23.272728 23.272728 22.000000 22.000000 20.750000 20.750000 23.500000 23.500000 20.642857 20.642857 
dram[9]: 24.000000 24.000000 22.500000 22.500000 22.727272 22.727272 23.272728 23.272728 21.909090 21.909090 20.750000 20.750000 23.500000 23.500000 21.769230 20.214285 
dram[10]: 24.000000 24.000000 22.500000 22.500000 22.727272 22.727272 23.272728 23.272728 21.909090 21.909090 20.416666 20.416666 24.000000 24.000000 21.769230 21.769230 
average row locality = 46642/2070 = 22.532368
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       190       189       184       184       173       173       173       173       166       166       162       162       192       192       193       193 
dram[1]:       189       189       181       181       176       176       173       173       166       166       163       163       192       192       193       192 
dram[2]:       192       192       181       181       176       176       173       173       166       166       163       163       192       192       189       189 
dram[3]:       192       192       181       181       176       176       173       173       166       166       163       163       192       192       189       189 
dram[4]:       192       192       181       181       174       174       176       176       166       166       163       163       192       192       190       190 
dram[5]:       189       189       183       183       174       174       176       176       166       166       163       163       192       192       190       190 
dram[6]:       189       189       183       183       174       174       176       176       166       166       163       163       189       189       193       193 
dram[7]:       189       189       183       183       174       174       176       176       164       164       166       166       189       189       193       193 
dram[8]:       189       189       183       183       173       173       176       176       164       164       166       166       189       189       193       193 
dram[9]:       192       192       183       183       173       173       176       176       163       163       166       166       189       189       190       190 
dram[10]:       192       192       183       183       173       173       176       176       163       163       164       164       192       192       190       190 
total reads: 31522
bank skew: 193/162 = 1.19
chip skew: 2868/2864 = 1.00
number of total write accesses:
dram[0]:        93        93        88        88        77        77        77        77        80        80        80        80        96        96        96        96 
dram[1]:        93        93        85        85        80        80        77        77        80        80        80        80        96        96        96        96 
dram[2]:        96        96        85        85        80        80        77        77        80        80        80        80        96        96        93        93 
dram[3]:        96        96        85        85        80        80        77        77        80        80        80        80        96        96        93        93 
dram[4]:        96        96        85        85        78        78        80        80        80        80        80        80        96        96        93        93 
dram[5]:        93        93        87        87        78        78        80        80        80        80        80        80        96        96        93        93 
dram[6]:        93        93        87        87        78        78        80        80        80        80        80        80        93        93        96        96 
dram[7]:        93        93        87        87        78        78        80        80        78        78        83        83        93        93        96        96 
dram[8]:        93        93        87        87        77        77        80        80        78        78        83        83        93        93        96        96 
dram[9]:        96        96        87        87        77        77        80        80        78        78        83        83        93        93        93        93 
dram[10]:        96        96        87        87        77        77        80        80        78        78        81        81        96        96        93        93 
total reads: 15120
bank skew: 96/77 = 1.25
chip skew: 1376/1374 = 1.00
average mf latency per bank:
dram[0]:      53504     26567     53090     25311     56216     25674     56733     25771     56544     26178     55564     27063     50902     25686     53281     26397
dram[1]:      53876     26633     53682     26030     56136     25172     56769     25772     56078     26178     55511     26951     51056     25714     52615     26489
dram[2]:      53785     25985     53828     26032     55749     25173     56875     25792     56099     26178     54728     26952     51332     25651     53234     26801
dram[3]:      53381     25948     53753     26030     55678     25172     56764     25793     56210     26178     54591     27157     51496     25700     53566     26801
dram[4]:      53528     25903     53804     25973     55541     25912     56503     25165     56920     26178     54611     27160     50834     25737     53410     26706
dram[5]:      53358     26146     53641     25240     56464     25914     56533     25164     56460     26178     54498     27158     51137     25782     53392     26762
dram[6]:      53711     26101     53255     25240     56655     25912     56615     25165     55981     26178     54661     27203     51614     26379     53417     26469
dram[7]:      53654     26206     53326     25240     55824     25914     57057     25165     56337     26966     54579     26522     51739     26426     53089     26470
dram[8]:      53431     26336     53760     25240     56041     25633     57191     25164     56912     26968     54407     26523     51742     26480     53036     26470
dram[9]:      53170     25858     54554     25192     55975     25634     56201     25164     56839     26736     54564     26522     51542     26350     53004     27051
dram[10]:      53296     25912     53900     25317     55966     25671     56461     25165     56711     26737     54508     26971     51472     25816     53828     27099
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4801539 n_nop=4784221 n_act=189 n_pre=173 n_req=4239 n_rd=11460 n_write=5496 bw_util=0.007063
n_activity=69980 dram_eff=0.4846
bk0: 760a 4797696i bk1: 756a 4796917i bk2: 736a 4797868i bk3: 736a 4797141i bk4: 692a 4798244i bk5: 692a 4797582i bk6: 692a 4798286i bk7: 692a 4797570i bk8: 664a 4798169i bk9: 664a 4797513i bk10: 648a 4798186i bk11: 648a 4797529i bk12: 768a 4797498i bk13: 768a 4796814i bk14: 772a 4797574i bk15: 772a 4796759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00992161
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4801539 n_nop=4784223 n_act=188 n_pre=172 n_req=4239 n_rd=11460 n_write=5496 bw_util=0.007063
n_activity=69833 dram_eff=0.4856
bk0: 756a 4797688i bk1: 756a 4796982i bk2: 724a 4797951i bk3: 724a 4797221i bk4: 704a 4798024i bk5: 704a 4797465i bk6: 692a 4798223i bk7: 692a 4797593i bk8: 664a 4798215i bk9: 664a 4797506i bk10: 652a 4798249i bk11: 652a 4797557i bk12: 768a 4797555i bk13: 768a 4796823i bk14: 772a 4797563i bk15: 768a 4796830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00985663
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4801539 n_nop=4784231 n_act=186 n_pre=170 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.007061
n_activity=69962 dram_eff=0.4846
bk0: 768a 4797546i bk1: 768a 4796823i bk2: 724a 4798003i bk3: 724a 4797218i bk4: 704a 4798079i bk5: 704a 4797432i bk6: 692a 4798293i bk7: 692a 4797595i bk8: 664a 4798198i bk9: 664a 4797519i bk10: 652a 4798221i bk11: 652a 4797570i bk12: 768a 4797607i bk13: 768a 4796777i bk14: 756a 4797702i bk15: 756a 4796927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0097929
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4801539 n_nop=4784231 n_act=186 n_pre=170 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.007061
n_activity=69790 dram_eff=0.4858
bk0: 768a 4797575i bk1: 768a 4796780i bk2: 724a 4797999i bk3: 724a 4797244i bk4: 704a 4798086i bk5: 704a 4797483i bk6: 692a 4798324i bk7: 692a 4797589i bk8: 664a 4798230i bk9: 664a 4797513i bk10: 652a 4798076i bk11: 652a 4797579i bk12: 768a 4797490i bk13: 768a 4796835i bk14: 756a 4797752i bk15: 756a 4796888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00967232
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4801539 n_nop=4784203 n_act=188 n_pre=172 n_req=4244 n_rd=11472 n_write=5504 bw_util=0.007071
n_activity=69817 dram_eff=0.4863
bk0: 768a 4797533i bk1: 768a 4796871i bk2: 724a 4797996i bk3: 724a 4797236i bk4: 696a 4798183i bk5: 696a 4797537i bk6: 704a 4798007i bk7: 704a 4797476i bk8: 664a 4798203i bk9: 664a 4797476i bk10: 652a 4798164i bk11: 652a 4797556i bk12: 768a 4797582i bk13: 768a 4796860i bk14: 760a 4797755i bk15: 760a 4796880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00974771
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0xc03ec000, atomic=0 1 entries : 0x7ff12851dc30 :  mf: uid=644069, sid21:w04, part=5, addr=0xc03ec000, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (2807997), 

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03ec080, atomic=0 1 entries : 0x7ff1285d0ed0 :  mf: uid=644087, sid21:w04, part=5, addr=0xc03ec080, load , size=128, unknown  status = IN_PARTITION_DRAM (2807994), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4801539 n_nop=4784219 n_act=188 n_pre=172 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.007064
n_activity=70030 dram_eff=0.4844
bk0: 756a 4797738i bk1: 756a 4796916i bk2: 732a 4797802i bk3: 732a 4797166i bk4: 696a 4798153i bk5: 696a 4797511i bk6: 704a 4798050i bk7: 704a 4797468i bk8: 664a 4798264i bk9: 664a 4797513i bk10: 652a 4798259i bk11: 652a 4797507i bk12: 768a 4797647i bk13: 768a 4796858i bk14: 760a 4797673i bk15: 760a 4796957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00967169
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc03ec180, atomic=0 1 entries : 0x7ff140d91090 :  mf: uid=644088, sid22:w04, part=6, addr=0xc03ec180, load , size=128, unknown  status = IN_PARTITION_DRAM (2807997), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4801539 n_nop=4784217 n_act=189 n_pre=173 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.007064
n_activity=70149 dram_eff=0.4835
bk0: 756a 4797693i bk1: 756a 4796894i bk2: 732a 4797877i bk3: 732a 4797155i bk4: 696a 4798228i bk5: 696a 4797550i bk6: 704a 4798173i bk7: 704a 4797436i bk8: 664a 4798235i bk9: 664a 4797554i bk10: 652a 4798231i bk11: 652a 4797553i bk12: 756a 4797764i bk13: 756a 4796935i bk14: 772a 4797486i bk15: 772a 4796751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00959276
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03ecd80, atomic=0 1 entries : 0x7ff14305ed60 :  mf: uid=644083, sid24:w06, part=7, addr=0xc03ecd80, load , size=128, unknown  status = IN_PARTITION_DRAM (2807997), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4801539 n_nop=4784199 n_act=190 n_pre=174 n_req=4244 n_rd=11472 n_write=5504 bw_util=0.007071
n_activity=70223 dram_eff=0.4835
bk0: 756a 4797756i bk1: 756a 4796915i bk2: 732a 4797876i bk3: 732a 4797150i bk4: 696a 4798230i bk5: 696a 4797565i bk6: 704a 4798103i bk7: 704a 4797472i bk8: 656a 4798256i bk9: 656a 4797601i bk10: 664a 4797984i bk11: 664a 4797430i bk12: 756a 4797716i bk13: 756a 4796922i bk14: 772a 4797562i bk15: 772a 4796699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00967731
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc03ec380, atomic=0 1 entries : 0x7ff128677310 :  mf: uid=644084, sid22:w05, part=8, addr=0xc03ec380, load , size=128, unknown  status = IN_PARTITION_DRAM (2807997), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4801539 n_nop=4784215 n_act=190 n_pre=174 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.007064
n_activity=70247 dram_eff=0.4829
bk0: 756a 4797792i bk1: 756a 4796938i bk2: 732a 4797904i bk3: 732a 4797156i bk4: 692a 4798129i bk5: 692a 4797633i bk6: 704a 4797996i bk7: 704a 4797463i bk8: 656a 4798334i bk9: 656a 4797612i bk10: 664a 4798090i bk11: 664a 4797368i bk12: 756a 4797810i bk13: 756a 4796942i bk14: 772a 4797603i bk15: 772a 4796727i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00959942
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ec480, atomic=0 1 entries : 0x7ff12815a960 :  mf: uid=644079, sid21:w06, part=9, addr=0xc03ec480, load , size=128, unknown  status = IN_PARTITION_DRAM (2807994), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4801539 n_nop=4784225 n_act=189 n_pre=173 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.007061
n_activity=70021 dram_eff=0.4842
bk0: 768a 4797480i bk1: 768a 4796835i bk2: 732a 4797855i bk3: 732a 4797122i bk4: 692a 4798196i bk5: 692a 4797569i bk6: 704a 4798038i bk7: 704a 4797513i bk8: 652a 4798329i bk9: 652a 4797630i bk10: 664a 4798047i bk11: 664a 4797438i bk12: 756a 4797769i bk13: 756a 4796898i bk14: 760a 4797678i bk15: 760a 4796902i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00964524
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4801539 n_nop=4784211 n_act=188 n_pre=172 n_req=4242 n_rd=11464 n_write=5504 bw_util=0.007068
n_activity=70111 dram_eff=0.484
bk0: 768a 4797541i bk1: 768a 4796816i bk2: 732a 4797846i bk3: 732a 4797198i bk4: 692a 4798251i bk5: 692a 4797585i bk6: 704a 4798123i bk7: 704a 4797493i bk8: 652a 4798343i bk9: 652a 4797627i bk10: 656a 4798172i bk11: 656a 4797505i bk12: 768a 4797519i bk13: 768a 4796827i bk14: 760a 4797699i bk15: 760a 4796849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00965086

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2169, Miss = 1433, Miss_rate = 0.661, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[1]: Access = 2140, Miss = 1432, Miss_rate = 0.669, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[3]: Access = 2114, Miss = 1432, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2115, Miss = 1432, Miss_rate = 0.677, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[5]: Access = 2115, Miss = 1432, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2113, Miss = 1432, Miss_rate = 0.678, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[7]: Access = 2112, Miss = 1432, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2142, Miss = 1434, Miss_rate = 0.669, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[9]: Access = 2143, Miss = 1434, Miss_rate = 0.669, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[10]: Access = 2142, Miss = 1433, Miss_rate = 0.669, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[11]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[12]: Access = 2140, Miss = 1433, Miss_rate = 0.670, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[13]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 2144, Miss = 1434, Miss_rate = 0.669, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[15]: Access = 2144, Miss = 1434, Miss_rate = 0.669, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[16]: Access = 2142, Miss = 1433, Miss_rate = 0.669, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[17]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 2140, Miss = 1432, Miss_rate = 0.669, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[19]: Access = 2141, Miss = 1432, Miss_rate = 0.669, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 2144, Miss = 1433, Miss_rate = 0.668, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[21]: Access = 2144, Miss = 1433, Miss_rate = 0.668, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 47008
L2_total_cache_misses = 31522
L2_total_cache_miss_rate = 0.6706
L2_total_cache_pending_hits = 1068
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14100
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 900
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31384
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=151824
icnt_total_pkts_simt_to_mem=107488
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.56305
	minimum = 6
	maximum = 60
Network latency average = 8.9482
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 7.96368
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000363579
	minimum = 0.000288107 (at node 0)
	maximum = 0.00043042 (at node 3)
Accepted packet rate average = 0.000363579
	minimum = 0.000288107 (at node 0)
	maximum = 0.00043042 (at node 3)
Injected flit rate average = 0.00100281
	minimum = 0.000659358 (at node 0)
	maximum = 0.00135526 (at node 28)
Accepted flit rate average= 0.00100281
	minimum = 0.000929676 (at node 0)
	maximum = 0.00138601 (at node 3)
Injected packet length average = 2.75817
Accepted packet length average = 2.75817
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.56305 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Network latency average = 8.9482 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 7.96368 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000363579 (1 samples)
	minimum = 0.000288107 (1 samples)
	maximum = 0.00043042 (1 samples)
Accepted packet rate average = 0.000363579 (1 samples)
	minimum = 0.000288107 (1 samples)
	maximum = 0.00043042 (1 samples)
Injected flit rate average = 0.00100281 (1 samples)
	minimum = 0.000659358 (1 samples)
	maximum = 0.00135526 (1 samples)
Accepted flit rate average = 0.00100281 (1 samples)
	minimum = 0.000929676 (1 samples)
	maximum = 0.00138601 (1 samples)
Injected packet size average = 2.75817 (1 samples)
Accepted packet size average = 2.75817 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 40 min, 18 sec (6018 sec)
gpgpu_simulation_rate = 4793 (inst/sec)
gpgpu_simulation_rate = 466 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 2: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 84996
gpu_sim_insn = 28848876
gpu_ipc =     339.4145
gpu_tot_sim_cycle = 3115144
gpu_tot_sim_insn = 57697752
gpu_tot_ipc =      18.5217
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 673
partiton_reqs_in_parallel = 1869912
partiton_reqs_in_parallel_total    = 56888656
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      18.8622
partiton_reqs_in_parallel_util = 1869912
partiton_reqs_in_parallel_util_total    = 56888656
gpu_sim_cycle_parition_util = 84996
gpu_tot_sim_cycle_parition_util    = 2585848
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 47008
L2_BW  =      51.8593 GB/Sec
L2_BW_total  =       2.8453 GB/Sec
gpu_total_sim_rate=9215

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1158456
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3584
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.4554
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1952
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1156016
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3584
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1158456
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
9676, 9356, 9317, 9632, 9670, 9349, 9311, 9629, 
gpgpu_n_tot_thrd_icount = 66638848
gpgpu_n_tot_w_icount = 2082464
gpgpu_n_stall_shd_mem = 18979
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 62768
gpgpu_n_mem_write_global = 30240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1532416
gpgpu_n_store_insn = 952560
gpgpu_n_shmem_insn = 6310576
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17522
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51440	W0_Idle:3263661	W0_Scoreboard:142759461	W1:120960	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:816360	W32:1145144
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 502144 {8:62768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4112640 {136:30240,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7084928 {40:15120,136:47648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 241920 {8:30240,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 138 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 20370 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 3115143 
mrq_lat_table:49033 	8612 	2113 	13850 	10095 	2278 	55 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	48563 	19625 	0 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	50957 	417 	16 	0 	17273 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	51942 	10773 	81 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	19656 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1281 	26 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  3.425807  3.403846  3.435374  3.421769  3.517730  3.507143  3.743802  3.813559  3.436090  3.410448  3.128378  3.059211  4.254386  3.902439  3.685315  3.575342 
dram[1]:  3.540000  3.493421  3.676471  3.651852  3.389262  3.373333  3.492188  3.465116  3.626984  3.590551  3.355072  3.372263  3.975207  3.880000  3.456954  3.398693 
dram[2]:  3.439491  3.396226  3.514286  3.500000  3.416107  3.531469  3.576000  3.647541  3.407408  3.269504  3.172414  3.194444  4.298245  4.163793  3.654930  3.622378 
dram[3]:  3.519480  3.496774  3.492958  3.671642  3.281046  3.237180  3.639344  3.614754  3.712000  3.596899  3.276596  3.165517  4.165217  3.781250  3.622378  3.541096 
dram[4]:  3.426752  3.354037  3.613139  3.629630  3.378378  3.394558  3.538461  3.642857  3.326087  3.292857  3.436090  3.402985  4.136752  3.983471  3.678322  3.578231 
dram[5]:  3.516556  3.486842  3.298701  3.395973  3.220779  3.198718  3.791667  3.798319  3.523077  3.511450  3.292857  3.209790  3.958333  3.763780  3.645833  3.415584 
dram[6]:  3.393548  3.306250  3.673913  3.671533  3.278146  3.353741  3.511450  3.685484  3.395522  3.370370  3.323741  3.262411  4.205357  4.051724  3.442308  3.464516 
dram[7]:  3.428571  3.369427  3.384106  3.420000  3.271523  3.258278  3.717742  3.707317  3.527132  3.421053  3.364286  3.293706  4.160714  3.722222  3.736111  3.635135 
dram[8]:  3.467105  3.409091  3.664286  3.669065  3.258278  3.356164  3.672000  3.737705  3.488372  3.476923  3.420290  3.357143  4.200000  3.932773  3.379747  3.386076 
dram[9]:  3.493506  3.455128  3.459460  3.403974  3.426574  3.321918  3.648000  3.721312  3.417910  3.451128  3.263889  3.167785  4.131579  3.685039  3.791367  3.671329 
dram[10]:  3.474026  3.379747  3.541667  3.534722  3.324324  3.317568  3.531250  3.710744  3.619048  3.534884  3.485075  3.376812  4.059829  3.750000  3.389610  3.310127 
average row locality = 86037/24443 = 3.519903
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       351       351       328       327       332       329       302       301       302       302       309       312       318       314       349       346 
dram[1]:       351       351       329       324       335       336       300       300       301       301       310       310       314       317       346       344 
dram[2]:       354       354       322       322       338       336       299       298       303       305       308       308       320       316       345       345 
dram[3]:       356       356       326       324       335       337       298       296       307       307       310       308       312       316       343       343 
dram[4]:       352       354       328       324       334       334       305       304       303       305       306       306       316       315       349       349 
dram[5]:       351       350       331       332       332       334       302       299       304       305       309       307       309       311       349       350 
dram[6]:       347       350       334       330       330       330       304       302       302       302       311       309       309       308       355       355 
dram[7]:       349       350       333       337       331       329       305       302       303       303       313       313       306       308       355       355 
dram[8]:       348       347       337       336       329       328       303       301       299       301       315       313       304       308       353       354 
dram[9]:       354       355       333       335       329       325       301       300       305       306       312       315       311       309       350       349 
dram[10]:       351       351       334       334       329       328       299       297       304       304       313       313       311       314       347       348 
total reads: 56960
bank skew: 356/296 = 1.20
chip skew: 5192/5169 = 1.00
number of total write accesses:
dram[0]:       180       180       177       176       164       162       151       149       155       155       154       153       167       166       178       176 
dram[1]:       180       180       171       169       170       170       147       147       156       155       153       152       167       168       176       176 
dram[2]:       186       186       170       168       171       169       148       147       157       156       152       152       170       167       174       173 
dram[3]:       186       186       170       168       167       168       146       145       157       157       152       151       167       168       175       174 
dram[4]:       186       186       167       166       166       165       155       155       156       156       151       150       168       167       177       177 
dram[5]:       180       180       177       174       164       165       153       153       154       155       152       152       166       167       176       176 
dram[6]:       179       179       173       173       165       163       156       155       153       153       151       151       162       162       182       182 
dram[7]:       179       179       178       176       163       163       156       154       152       152       158       158       160       161       183       183 
dram[8]:       179       178       176       174       163       162       156       155       151       151       157       157       158       160       181       181 
dram[9]:       184       184       179       179       161       160       155       154       153       153       158       157       160       159       177       176 
dram[10]:       184       183       176       175       163       163       153       152       152       152       154       153       164       166       175       175 
total reads: 29077
bank skew: 186/145 = 1.28
chip skew: 2655/2637 = 1.01
average mf latency per bank:
dram[0]:      28663     14219     28842     13797     28600     13186     31449     14422     30895     14203     30059     14200     30373     15519     29366     14725
dram[1]:      28758     14255     28802     14156     28734     12847     31890     14522     30649     14233     30062     14291     30716     15377     29278     14782
dram[2]:      28832     13968     29352     14244     28316     12873     31951     14595     30467     14080     29885     14353     30316     15402     29072     14700
dram[3]:      28511     13898     29083     14193     28674     12874     32105     14730     30258     13990     29668     14492     31109     15400     29307     14730
dram[4]:      28802     13926     29171     14223     28266     13207     31587     14141     30967     14080     29982     14589     30396     15486     28882     14478
dram[5]:      28483     14022     28764     13579     28956     13209     31949     14358     30789     14110     29669     14491     31153     15641     28928     14509
dram[6]:      28941     14026     28618     13659     29111     13358     31649     14202     30738     14265     29690     14486     31048     15934     28894     14354
dram[7]:      28804     14080     28430     13395     28739     13386     31826     14233     30439     14454     29783     14135     31456     15998     28665     14328
dram[8]:      28738     14258     28549     13474     28740     13191     32039     14232     31027     14550     29636     14166     31731     16064     28850     14408
dram[9]:      28610     13927     29020     13343     28812     13327     31693     14295     30393     14149     29862     14106     31007     15988     28609     14691
dram[10]:      28838     14086     28790     13541     28695     13183     32121     14454     30459     14243     29533     14295     31355     15598     29328     14774
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4959363 n_nop=4923677 n_act=2219 n_pre=2203 n_req=7816 n_rd=20692 n_write=10572 bw_util=0.01261
n_activity=146985 dram_eff=0.4254
bk0: 1404a 4948518i bk1: 1404a 4947740i bk2: 1312a 4949074i bk3: 1308a 4948322i bk4: 1328a 4949348i bk5: 1316a 4948867i bk6: 1208a 4950369i bk7: 1204a 4949806i bk8: 1208a 4950007i bk9: 1208a 4949387i bk10: 1236a 4949495i bk11: 1248a 4948809i bk12: 1272a 4950220i bk13: 1256a 4949489i bk14: 1396a 4948942i bk15: 1384a 4948324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0175966
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7ff129769ae0 :  mf: uid=1285569, sid13:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (3115143), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4959363 n_nop=4923742 n_act=2207 n_pre=2191 n_req=7806 n_rd=20675 n_write=10548 bw_util=0.01259
n_activity=148223 dram_eff=0.4213
bk0: 1404a 4948570i bk1: 1404a 4947815i bk2: 1316a 4949407i bk3: 1296a 4948739i bk4: 1340a 4948780i bk5: 1343a 4948395i bk6: 1200a 4950375i bk7: 1200a 4949502i bk8: 1204a 4950361i bk9: 1204a 4949369i bk10: 1240a 4949948i bk11: 1240a 4949207i bk12: 1256a 4950177i bk13: 1268a 4949505i bk14: 1384a 4948869i bk15: 1376a 4948079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0176867
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4959363 n_nop=4923673 n_act=2215 n_pre=2199 n_req=7819 n_rd=20692 n_write=10584 bw_util=0.01261
n_activity=147009 dram_eff=0.4255
bk0: 1416a 4948211i bk1: 1416a 4947510i bk2: 1288a 4949332i bk3: 1288a 4948782i bk4: 1352a 4948691i bk5: 1344a 4948343i bk6: 1196a 4950665i bk7: 1192a 4949803i bk8: 1212a 4950164i bk9: 1220a 4949106i bk10: 1232a 4949567i bk11: 1232a 4949190i bk12: 1280a 4949978i bk13: 1264a 4949489i bk14: 1380a 4949195i bk15: 1380a 4948580i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0176
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4959363 n_nop=4923715 n_act=2210 n_pre=2194 n_req=7811 n_rd=20696 n_write=10548 bw_util=0.0126
n_activity=147723 dram_eff=0.423
bk0: 1424a 4948376i bk1: 1424a 4947548i bk2: 1304a 4949125i bk3: 1296a 4948825i bk4: 1340a 4948909i bk5: 1348a 4948260i bk6: 1192a 4950390i bk7: 1184a 4949671i bk8: 1228a 4950196i bk9: 1228a 4949350i bk10: 1240a 4949758i bk11: 1232a 4949015i bk12: 1248a 4950166i bk13: 1264a 4949272i bk14: 1372a 4949105i bk15: 1372a 4948357i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0173442
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4959363 n_nop=4923623 n_act=2214 n_pre=2198 n_req=7832 n_rd=20736 n_write=10592 bw_util=0.01263
n_activity=148263 dram_eff=0.4226
bk0: 1408a 4948513i bk1: 1416a 4947634i bk2: 1312a 4949731i bk3: 1296a 4948675i bk4: 1336a 4948800i bk5: 1336a 4948634i bk6: 1220a 4949971i bk7: 1216a 4949363i bk8: 1212a 4949995i bk9: 1220a 4949082i bk10: 1224a 4949954i bk11: 1224a 4949415i bk12: 1264a 4950165i bk13: 1260a 4949309i bk14: 1396a 4949025i bk15: 1396a 4948233i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0173008
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc01ef480, atomic=0 1 entries : 0x7ff1289d57c0 :  mf: uid=1285568, sid13:w10, part=5, addr=0xc01ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (3115143), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4959363 n_nop=4923616 n_act=2244 n_pre=2228 n_req=7819 n_rd=20699 n_write=10576 bw_util=0.01261
n_activity=148703 dram_eff=0.4206
bk0: 1404a 4948691i bk1: 1400a 4947960i bk2: 1324a 4949068i bk3: 1328a 4948327i bk4: 1328a 4949217i bk5: 1335a 4948346i bk6: 1208a 4950110i bk7: 1196a 4949761i bk8: 1216a 4950110i bk9: 1220a 4949470i bk10: 1236a 4949806i bk11: 1228a 4949161i bk12: 1236a 4950215i bk13: 1244a 4949229i bk14: 1396a 4949121i bk15: 1400a 4948183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0173442
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4959363 n_nop=4923649 n_act=2231 n_pre=2215 n_req=7817 n_rd=20712 n_write=10556 bw_util=0.01261
n_activity=148239 dram_eff=0.4219
bk0: 1388a 4948620i bk1: 1400a 4947867i bk2: 1336a 4949370i bk3: 1320a 4948713i bk4: 1320a 4949331i bk5: 1320a 4948869i bk6: 1216a 4950190i bk7: 1208a 4949761i bk8: 1208a 4949995i bk9: 1208a 4949497i bk10: 1244a 4949765i bk11: 1236a 4949269i bk12: 1236a 4950561i bk13: 1232a 4949810i bk14: 1420a 4948527i bk15: 1420a 4947731i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0172171
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4959363 n_nop=4923519 n_act=2236 n_pre=2220 n_req=7847 n_rd=20768 n_write=10620 bw_util=0.01266
n_activity=148674 dram_eff=0.4222
bk0: 1396a 4948695i bk1: 1400a 4947723i bk2: 1332a 4949045i bk3: 1348a 4948210i bk4: 1324a 4949265i bk5: 1316a 4948782i bk6: 1220a 4950069i bk7: 1208a 4949788i bk8: 1212a 4950246i bk9: 1212a 4949473i bk10: 1252a 4949525i bk11: 1252a 4948727i bk12: 1224a 4950443i bk13: 1232a 4949257i bk14: 1420a 4948911i bk15: 1420a 4947952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0172111
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4959363 n_nop=4923697 n_act=2211 n_pre=2195 n_req=7815 n_rd=20704 n_write=10556 bw_util=0.01261
n_activity=147422 dram_eff=0.4241
bk0: 1392a 4948891i bk1: 1388a 4947877i bk2: 1348a 4948971i bk3: 1344a 4948608i bk4: 1316a 4949037i bk5: 1312a 4948475i bk6: 1212a 4949988i bk7: 1204a 4949864i bk8: 1196a 4950320i bk9: 1204a 4949805i bk10: 1260a 4949748i bk11: 1252a 4948958i bk12: 1216a 4950577i bk13: 1232a 4949794i bk14: 1412a 4948366i bk15: 1416a 4947736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0172744
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc01ef880, atomic=0 1 entries : 0x7ff129830500 :  mf: uid=1285567, sid15:w08, part=9, addr=0xc01ef880, load , size=128, unknown  status = IN_PARTITION_DRAM (3115141), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4959363 n_nop=4923571 n_act=2228 n_pre=2212 n_req=7838 n_rd=20756 n_write=10596 bw_util=0.01264
n_activity=148234 dram_eff=0.423
bk0: 1416a 4948407i bk1: 1420a 4947731i bk2: 1332a 4948893i bk3: 1340a 4947810i bk4: 1316a 4949384i bk5: 1300a 4948877i bk6: 1204a 4950109i bk7: 1200a 4949730i bk8: 1220a 4950100i bk9: 1224a 4949341i bk10: 1248a 4949615i bk11: 1260a 4948724i bk12: 1244a 4950523i bk13: 1236a 4949318i bk14: 1400a 4949196i bk15: 1396a 4948351i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0174147
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4959363 n_nop=4923653 n_act=2229 n_pre=2213 n_req=7817 n_rd=20708 n_write=10560 bw_util=0.01261
n_activity=147610 dram_eff=0.4237
bk0: 1404a 4948432i bk1: 1404a 4947572i bk2: 1336a 4948848i bk3: 1336a 4948487i bk4: 1316a 4949222i bk5: 1312a 4948279i bk6: 1196a 4950181i bk7: 1188a 4949781i bk8: 1216a 4950346i bk9: 1216a 4949506i bk10: 1252a 4949815i bk11: 1252a 4949131i bk12: 1244a 4950348i bk13: 1256a 4949265i bk14: 1388a 4948802i bk15: 1392a 4947860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0175099

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4282, Miss = 2591, Miss_rate = 0.605, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[1]: Access = 4252, Miss = 2582, Miss_rate = 0.607, Pending_hits = 97, Reservation_fails = 0
L2_cache_bank[2]: Access = 4254, Miss = 2586, Miss_rate = 0.608, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[3]: Access = 4228, Miss = 2583, Miss_rate = 0.611, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[4]: Access = 4230, Miss = 2589, Miss_rate = 0.612, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[5]: Access = 4229, Miss = 2584, Miss_rate = 0.611, Pending_hits = 100, Reservation_fails = 0
L2_cache_bank[6]: Access = 4225, Miss = 2587, Miss_rate = 0.612, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[7]: Access = 4225, Miss = 2587, Miss_rate = 0.612, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[8]: Access = 4257, Miss = 2593, Miss_rate = 0.609, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[9]: Access = 4258, Miss = 2591, Miss_rate = 0.609, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[10]: Access = 4256, Miss = 2587, Miss_rate = 0.608, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[11]: Access = 4254, Miss = 2588, Miss_rate = 0.608, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[12]: Access = 4252, Miss = 2592, Miss_rate = 0.610, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[13]: Access = 4254, Miss = 2586, Miss_rate = 0.608, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[14]: Access = 4260, Miss = 2595, Miss_rate = 0.609, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[15]: Access = 4260, Miss = 2597, Miss_rate = 0.610, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[16]: Access = 4255, Miss = 2588, Miss_rate = 0.608, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[17]: Access = 4253, Miss = 2588, Miss_rate = 0.609, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[18]: Access = 4253, Miss = 2595, Miss_rate = 0.610, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[19]: Access = 4255, Miss = 2594, Miss_rate = 0.610, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[20]: Access = 4260, Miss = 2588, Miss_rate = 0.608, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[21]: Access = 4260, Miss = 2589, Miss_rate = 0.608, Pending_hits = 108, Reservation_fails = 0
L2_total_cache_accesses = 93512
L2_total_cache_misses = 56960
L2_total_cache_miss_rate = 0.6091
L2_total_cache_pending_hits = 2392
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31691
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2224
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 28853
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28089
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62768
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30240
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=301184
icnt_total_pkts_simt_to_mem=214472
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.35291
	minimum = 6
	maximum = 41
Network latency average = 8.25617
	minimum = 6
	maximum = 41
Slowest packet = 102841
Flit latency average = 6.64778
	minimum = 6
	maximum = 37
Slowest flit = 283813
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0109427
	minimum = 0.00865928 (at node 0)
	maximum = 0.0129889 (at node 11)
Accepted packet rate average = 0.0109427
	minimum = 0.00865928 (at node 0)
	maximum = 0.0129889 (at node 11)
Injected flit rate average = 0.0301597
	minimum = 0.019954 (at node 0)
	maximum = 0.0399786 (at node 42)
Accepted flit rate average= 0.0301597
	minimum = 0.0277662 (at node 0)
	maximum = 0.0416493 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.95798 (2 samples)
	minimum = 6 (2 samples)
	maximum = 50.5 (2 samples)
Network latency average = 8.60219 (2 samples)
	minimum = 6 (2 samples)
	maximum = 50.5 (2 samples)
Flit latency average = 7.30573 (2 samples)
	minimum = 6 (2 samples)
	maximum = 48.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00565314 (2 samples)
	minimum = 0.00447369 (2 samples)
	maximum = 0.00670967 (2 samples)
Accepted packet rate average = 0.00565314 (2 samples)
	minimum = 0.00447369 (2 samples)
	maximum = 0.00670967 (2 samples)
Injected flit rate average = 0.0155813 (2 samples)
	minimum = 0.0103067 (2 samples)
	maximum = 0.0206669 (2 samples)
Accepted flit rate average = 0.0155813 (2 samples)
	minimum = 0.0143479 (2 samples)
	maximum = 0.0215176 (2 samples)
Injected packet size average = 2.75621 (2 samples)
Accepted packet size average = 2.75621 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 44 min, 21 sec (6261 sec)
gpgpu_simulation_rate = 9215 (inst/sec)
gpgpu_simulation_rate = 497 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 3: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 40884
gpu_sim_insn = 28848876
gpu_ipc =     705.6275
gpu_tot_sim_cycle = 3378178
gpu_tot_sim_insn = 86546628
gpu_tot_ipc =      25.6193
gpu_tot_issued_cta = 192
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1886
partiton_reqs_in_parallel = 899448
partiton_reqs_in_parallel_total    = 58758568
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      17.6598
partiton_reqs_in_parallel_util = 899448
partiton_reqs_in_parallel_util_total    = 58758568
gpu_sim_cycle_parition_util = 40884
gpu_tot_sim_cycle_parition_util    = 2670844
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 93512
L2_BW  =     107.8132 GB/Sec
L2_BW_total  =       3.9285 GB/Sec
gpu_total_sim_rate=13457

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1737684
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5376
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.3036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3744
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1735244
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5376
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1737684
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
14503, 13998, 13964, 14451, 14497, 13999, 13958, 14442, 
gpgpu_n_tot_thrd_icount = 99958272
gpgpu_n_tot_w_icount = 3123696
gpgpu_n_stall_shd_mem = 19042
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 94152
gpgpu_n_mem_write_global = 45360
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2298624
gpgpu_n_store_insn = 1428840
gpgpu_n_shmem_insn = 9465864
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 38
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17560
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:81105	W0_Idle:3278115	W0_Scoreboard:144014956	W1:181440	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1224540	W32:1717716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 753216 {8:94152,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6168960 {136:45360,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10627392 {40:22680,136:71472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 362880 {8:45360,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 407 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 13659 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 3378177 
mrq_lat_table:70273 	12420 	4289 	18324 	15274 	6081 	1417 	443 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	76117 	38479 	96 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	79060 	1284 	19 	0 	34804 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	78010 	15963 	207 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	34776 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1339 	49 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  4.072539  4.036082  4.269663  4.142076  4.357576  4.327273  4.769231  4.781690  4.160494  4.166667  3.889535  3.752809  5.296552  4.739130  4.435754  4.104712 
dram[1]:  4.164021  4.153439  4.502994  4.428571  4.211429  4.157303  4.299363  4.326923  4.421052  4.370130  4.078788  4.116564  4.910256  4.757764  4.103627  3.974747 
dram[2]:  4.091837  4.040404  4.352941  4.222857  4.358823  4.317647  4.490066  4.567567  4.193750  4.048193  3.912281  3.894737  5.436620  5.046052  4.365169  4.189189 
dram[3]:  4.192708  4.155440  4.185393  4.352941  4.065934  3.967742  4.547297  4.450331  4.496689  4.348387  4.072289  3.964706  5.140940  4.746913  4.320225  4.214286 
dram[4]:  4.128866  4.081633  4.354651  4.358823  4.202312  4.137143  4.496774  4.565790  4.085366  3.935673  4.294872  4.173913  5.303448  4.923077  4.454023  4.139785 
dram[5]:  4.235294  4.236559  4.000000  4.108696  3.972528  3.983516  4.779310  4.719178  4.299363  4.320513  4.097561  3.982143  4.891026  4.658536  4.318436  4.000000 
dram[6]:  4.030928  3.979695  4.485207  4.291429  4.033520  3.988889  4.448718  4.569536  4.091464  4.054545  4.078788  4.000000  5.267606  5.013423  4.320652  4.082474 
dram[7]:  4.202127  4.104167  4.097826  4.069892  4.005556  3.972376  4.702703  4.582781  4.309678  4.149068  4.181818  4.113772  5.246479  4.727848  4.491526  4.264865 
dram[8]:  4.271739  4.131579  4.396552  4.381503  4.062500  4.039773  4.620000  4.644295  4.217949  4.251613  4.168674  4.168674  5.020270  4.721519  3.974874  3.867647 
dram[9]:  4.230367  4.117347  4.206704  4.125683  4.151163  4.040000  4.626667  4.637584  4.208861  4.169811  4.058824  3.965517  5.237762  4.493976  4.520231  4.206522 
dram[10]:  4.182292  4.035176  4.323864  4.171271  4.074286  4.068965  4.379747  4.624161  4.313725  4.285714  4.287500  4.176829  5.026316  4.734568  4.052356  3.802956 
average row locality = 128554/29930 = 4.295156
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       512       509       492       490       481       476       458       455       443       442       443       443       499       494       517       508 
dram[1]:       513       511       493       485       489       490       452       452       441       441       447       444       496       497       514       509 
dram[2]:       519       517       482       481       493       487       454       452       441       442       443       440       502       497       509       506 
dram[3]:       522       519       487       482       491       490       449       448       448       445       450       447       495       498       503       501 
dram[4]:       518       517       489       483       485       482       463       460       440       442       444       445       499       497       509       505 
dram[5]:       519       515       492       491       482       484       459       455       444       443       447       444       492       493       507       506 
dram[6]:       510       512       494       488       481       477       461       457       440       438       447       448       488       486       517       514 
dram[7]:       517       515       491       494       480       478       463       459       442       441       454       451       484       486       517       512 
dram[8]:       513       512       500       495       478       474       460       458       434       435       456       454       482       485       513       511 
dram[9]:       524       523       490       492       477       471       460       457       441       439       454       454       488       485       513       506 
dram[10]:       519       519       496       491       476       471       458       455       436       436       456       454       494       496       506       504 
total reads: 84370
bank skew: 524/434 = 1.21
chip skew: 7684/7658 = 1.00
number of total write accesses:
dram[0]:       274       274       268       268       238       238       224       224       231       233       226       225       269       269       277       276 
dram[1]:       274       274       259       259       248       250       223       223       231       232       226       227       270       269       278       278 
dram[2]:       283       283       258       258       248       247       224       224       230       230       226       226       270       270       268       269 
dram[3]:       283       283       258       258       249       248       224       224       231       229       226       227       271       271       266       266 
dram[4]:       283       283       260       259       242       242       234       234       230       231       226       227       270       271       266       265 
dram[5]:       273       273       264       265       241       241       234       234       231       231       225       225       271       271       266       266 
dram[6]:       272       272       264       263       241       241       233       233       231       231       226       228       260       261       278       278 
dram[7]:       273       273       263       263       241       241       233       233       226       227       236       236       261       261       278       277 
dram[8]:       273       273       265       263       237       237       233       234       224       224       236       238       261       261       278       278 
dram[9]:       284       284       263       264       237       236       234       234       224       224       236       236       261       261       269       268 
dram[10]:       284       284       265       264       237       237       234       234       224       224       230       231       270       271       268       268 
total reads: 44186
bank skew: 284/223 = 1.27
chip skew: 4025/4011 = 1.00
average mf latency per bank:
dram[0]:      19464      9718     19267      9233     19830      9146     20994      9637     21051      9694     20902      9959     19288      9844     19593      9880
dram[1]:      19504      9719     19253      9459     19790      8862     21223      9697     20945      9721     20781      9915     19395      9816     19400      9844
dram[2]:      19514      9505     19618      9523     19552      8934     21171      9687     20989      9737     20648      9988     19348      9780     19522      9902
dram[3]:      19297      9468     19466      9516     19553      8886     21285      9747     20778      9707     20376      9945     19562      9773     19843     10005
dram[4]:      19446      9475     19380      9471     19541      9178     20951      9432     21317      9721     20550      9975     19238      9799     19705      9967
dram[5]:      19198      9506     19432      9167     19965      9168     21082      9499     20992      9707     20454     10018     19503      9866     19747      9961
dram[6]:      19567      9540     19244      9227     20061      9249     21082      9486     20945      9779     20481      9932     19657     10105     19618      9808
dram[7]:      19352      9528     19371      9156     19792      9236     21185      9459     20835      9923     20430      9766     19783     10126     19499      9844
dram[8]:      19369      9612     19246      9143     19879      9168     21325      9458     21320     10057     20313      9696     19839     10158     19578      9844
dram[9]:      19151      9378     19834      9149     19874      9220     20930      9472     21033      9872     20440      9724     19605     10111     19381     10040
dram[10]:      19314      9443     19397      9207     19903      9220     21087      9499     21145      9917     20204      9800     19602      9842     19881     10085
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5035277 n_nop=4983161 n_act=2714 n_pre=2698 n_req=11676 n_rd=30648 n_write=16056 bw_util=0.01855
n_activity=201422 dram_eff=0.4637
bk0: 2048a 5018154i bk1: 2036a 5017890i bk2: 1968a 5019432i bk3: 1960a 5018508i bk4: 1924a 5020001i bk5: 1904a 5019361i bk6: 1832a 5021187i bk7: 1820a 5020293i bk8: 1772a 5020576i bk9: 1768a 5019766i bk10: 1772a 5020341i bk11: 1772a 5020114i bk12: 1996a 5019436i bk13: 1976a 5018800i bk14: 2068a 5018081i bk15: 2032a 5017979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.0369298
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5035277 n_nop=4983071 n_act=2721 n_pre=2705 n_req=11695 n_rd=30696 n_write=16084 bw_util=0.01858
n_activity=203617 dram_eff=0.4595
bk0: 2052a 5018382i bk1: 2044a 5018150i bk2: 1972a 5019236i bk3: 1940a 5018533i bk4: 1956a 5019044i bk5: 1960a 5018316i bk6: 1808a 5020940i bk7: 1808a 5020512i bk8: 1764a 5021251i bk9: 1764a 5020120i bk10: 1788a 5020884i bk11: 1776a 5020140i bk12: 1984a 5019124i bk13: 1988a 5018482i bk14: 2056a 5018375i bk15: 2036a 5017927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.0356185
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7ff12a601cc0 :  mf: uid=1928197, sid21:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (3378177), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5035277 n_nop=4983176 n_act=2702 n_pre=2687 n_req=11679 n_rd=30660 n_write=16052 bw_util=0.01855
n_activity=201173 dram_eff=0.4644
bk0: 2076a 5017990i bk1: 2068a 5017166i bk2: 1928a 5019787i bk3: 1924a 5019316i bk4: 1972a 5019182i bk5: 1948a 5018882i bk6: 1816a 5021010i bk7: 1808a 5019956i bk8: 1764a 5021164i bk9: 1768a 5019804i bk10: 1772a 5020448i bk11: 1760a 5020576i bk12: 2008a 5019340i bk13: 1988a 5018649i bk14: 2036a 5018321i bk15: 2024a 5017977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0371223
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5035277 n_nop=4983111 n_act=2713 n_pre=2697 n_req=11689 n_rd=30700 n_write=16056 bw_util=0.01857
n_activity=202837 dram_eff=0.461
bk0: 2088a 5017877i bk1: 2076a 5017451i bk2: 1948a 5019025i bk3: 1928a 5018696i bk4: 1964a 5018982i bk5: 1960a 5018959i bk6: 1796a 5021043i bk7: 1792a 5020633i bk8: 1792a 5021425i bk9: 1780a 5020446i bk10: 1800a 5020750i bk11: 1788a 5019724i bk12: 1980a 5019229i bk13: 1992a 5018165i bk14: 2012a 5018879i bk15: 2004a 5018672i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0358489
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7ff12a436690 :  mf: uid=1928199, sid21:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (3378177), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5035277 n_nop=4983095 n_act=2700 n_pre=2684 n_req=11701 n_rd=30710 n_write=16088 bw_util=0.01859
n_activity=203265 dram_eff=0.4605
bk0: 2072a 5018456i bk1: 2068a 5017835i bk2: 1956a 5019550i bk3: 1930a 5019311i bk4: 1940a 5019375i bk5: 1928a 5019124i bk6: 1852a 5020307i bk7: 1840a 5019552i bk8: 1760a 5021044i bk9: 1768a 5019865i bk10: 1776a 5020818i bk11: 1780a 5020512i bk12: 1996a 5019475i bk13: 1988a 5018502i bk14: 2036a 5018997i bk15: 2020a 5017751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0358056
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5035277 n_nop=4983081 n_act=2738 n_pre=2722 n_req=11684 n_rd=30692 n_write=16044 bw_util=0.01856
n_activity=203626 dram_eff=0.459
bk0: 2076a 5018495i bk1: 2060a 5018162i bk2: 1968a 5019058i bk3: 1964a 5018504i bk4: 1928a 5019849i bk5: 1936a 5019384i bk6: 1836a 5020854i bk7: 1820a 5020578i bk8: 1776a 5021123i bk9: 1772a 5020023i bk10: 1788a 5020930i bk11: 1776a 5020190i bk12: 1968a 5019311i bk13: 1972a 5018671i bk14: 2028a 5018969i bk15: 2024a 5018137i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0349343
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5035277 n_nop=4983147 n_act=2733 n_pre=2717 n_req=11670 n_rd=30632 n_write=16048 bw_util=0.01854
n_activity=203490 dram_eff=0.4588
bk0: 2040a 5018732i bk1: 2048a 5018407i bk2: 1976a 5019357i bk3: 1952a 5018991i bk4: 1924a 5019909i bk5: 1908a 5019423i bk6: 1844a 5020981i bk7: 1828a 5020425i bk8: 1760a 5020838i bk9: 1752a 5020460i bk10: 1788a 5020564i bk11: 1792a 5020556i bk12: 1952a 5019836i bk13: 1944a 5018893i bk14: 2068a 5018032i bk15: 2056a 5016942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0348877
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5035277 n_nop=4983029 n_act=2720 n_pre=2704 n_req=11706 n_rd=30736 n_write=16088 bw_util=0.0186
n_activity=203337 dram_eff=0.4606
bk0: 2068a 5018464i bk1: 2060a 5017818i bk2: 1964a 5019111i bk3: 1976a 5018488i bk4: 1920a 5019880i bk5: 1912a 5019897i bk6: 1852a 5020683i bk7: 1836a 5020186i bk8: 1768a 5020981i bk9: 1764a 5019802i bk10: 1816a 5020443i bk11: 1804a 5019581i bk12: 1936a 5020050i bk13: 1944a 5018720i bk14: 2068a 5018673i bk15: 2048a 5018258i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0360391
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5035277 n_nop=4983145 n_act=2724 n_pre=2708 n_req=11675 n_rd=30640 n_write=16060 bw_util=0.01855
n_activity=202634 dram_eff=0.4609
bk0: 2052a 5018990i bk1: 2048a 5018137i bk2: 2000a 5018996i bk3: 1980a 5018983i bk4: 1912a 5019851i bk5: 1896a 5019047i bk6: 1840a 5020741i bk7: 1832a 5020674i bk8: 1736a 5021361i bk9: 1740a 5021244i bk10: 1824a 5020475i bk11: 1816a 5020115i bk12: 1928a 5019711i bk13: 1940a 5018842i bk14: 2052a 5017694i bk15: 2044a 5017760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0346017
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ff12a63d630 :  mf: uid=1928201, sid21:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (3378177), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5035277 n_nop=4983098 n_act=2722 n_pre=2706 n_req=11689 n_rd=30695 n_write=16056 bw_util=0.01857
n_activity=202585 dram_eff=0.4615
bk0: 2096a 5017761i bk1: 2092a 5017207i bk2: 1960a 5019075i bk3: 1967a 5018213i bk4: 1908a 5019737i bk5: 1884a 5019582i bk6: 1840a 5020591i bk7: 1828a 5019944i bk8: 1764a 5021427i bk9: 1756a 5020186i bk10: 1816a 5020263i bk11: 1816a 5019739i bk12: 1952a 5019640i bk13: 1940a 5018893i bk14: 2052a 5018892i bk15: 2024a 5018376i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.0357744
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5035277 n_nop=4983039 n_act=2743 n_pre=2727 n_req=11692 n_rd=30668 n_write=16100 bw_util=0.01858
n_activity=202755 dram_eff=0.4613
bk0: 2076a 5018229i bk1: 2076a 5017439i bk2: 1984a 5018866i bk3: 1964a 5018828i bk4: 1904a 5019914i bk5: 1884a 5018928i bk6: 1832a 5020314i bk7: 1820a 5020537i bk8: 1744a 5021433i bk9: 1744a 5020554i bk10: 1824a 5020446i bk11: 1816a 5020032i bk12: 1976a 5019536i bk13: 1984a 5018336i bk14: 2024a 5018559i bk15: 2016a 5017479i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0363855

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6395, Miss = 3845, Miss_rate = 0.601, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[1]: Access = 6364, Miss = 3817, Miss_rate = 0.600, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[2]: Access = 6367, Miss = 3845, Miss_rate = 0.604, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[3]: Access = 6342, Miss = 3829, Miss_rate = 0.604, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[4]: Access = 6345, Miss = 3843, Miss_rate = 0.606, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[5]: Access = 6344, Miss = 3822, Miss_rate = 0.602, Pending_hits = 291, Reservation_fails = 0
L2_cache_bank[6]: Access = 6338, Miss = 3845, Miss_rate = 0.607, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[7]: Access = 6337, Miss = 3830, Miss_rate = 0.604, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[8]: Access = 6371, Miss = 3847, Miss_rate = 0.604, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[9]: Access = 6373, Miss = 3831, Miss_rate = 0.601, Pending_hits = 328, Reservation_fails = 0
L2_cache_bank[10]: Access = 6370, Miss = 3842, Miss_rate = 0.603, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[11]: Access = 6367, Miss = 3831, Miss_rate = 0.602, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[12]: Access = 6364, Miss = 3838, Miss_rate = 0.603, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[13]: Access = 6367, Miss = 3820, Miss_rate = 0.600, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[14]: Access = 6376, Miss = 3848, Miss_rate = 0.604, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[15]: Access = 6376, Miss = 3836, Miss_rate = 0.602, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[16]: Access = 6369, Miss = 3836, Miss_rate = 0.602, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[17]: Access = 6366, Miss = 3824, Miss_rate = 0.601, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[18]: Access = 6365, Miss = 3847, Miss_rate = 0.604, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[19]: Access = 6368, Miss = 3827, Miss_rate = 0.601, Pending_hits = 294, Reservation_fails = 1
L2_cache_bank[20]: Access = 6376, Miss = 3841, Miss_rate = 0.602, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[21]: Access = 6376, Miss = 3826, Miss_rate = 0.600, Pending_hits = 293, Reservation_fails = 0
L2_total_cache_accesses = 140016
L2_total_cache_misses = 84370
L2_total_cache_miss_rate = 0.6026
L2_total_cache_pending_hits = 4481
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46602
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 43237
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 41115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 94152
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45360
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=450544
icnt_total_pkts_simt_to_mem=321456
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.66654
	minimum = 6
	maximum = 53
Network latency average = 8.49795
	minimum = 6
	maximum = 49
Slowest packet = 189676
Flit latency average = 6.9531
	minimum = 6
	maximum = 45
Slowest flit = 522877
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0227498
	minimum = 0.0180026 (at node 0)
	maximum = 0.0270039 (at node 19)
Accepted packet rate average = 0.0227498
	minimum = 0.0180026 (at node 0)
	maximum = 0.0270039 (at node 19)
Injected flit rate average = 0.0627019
	minimum = 0.0414842 (at node 0)
	maximum = 0.0831152 (at node 42)
Accepted flit rate average= 0.0627019
	minimum = 0.0577257 (at node 0)
	maximum = 0.0865886 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.86083 (3 samples)
	minimum = 6 (3 samples)
	maximum = 51.3333 (3 samples)
Network latency average = 8.56744 (3 samples)
	minimum = 6 (3 samples)
	maximum = 50 (3 samples)
Flit latency average = 7.18819 (3 samples)
	minimum = 6 (3 samples)
	maximum = 47.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.011352 (3 samples)
	minimum = 0.00898333 (3 samples)
	maximum = 0.0134744 (3 samples)
Accepted packet rate average = 0.011352 (3 samples)
	minimum = 0.00898333 (3 samples)
	maximum = 0.0134744 (3 samples)
Injected flit rate average = 0.0312881 (3 samples)
	minimum = 0.0206992 (3 samples)
	maximum = 0.041483 (3 samples)
Accepted flit rate average = 0.0312881 (3 samples)
	minimum = 0.0288072 (3 samples)
	maximum = 0.0432079 (3 samples)
Injected packet size average = 2.75617 (3 samples)
Accepted packet size average = 2.75617 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 47 min, 11 sec (6431 sec)
gpgpu_simulation_rate = 13457 (inst/sec)
gpgpu_simulation_rate = 525 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 4: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 4 
gpu_sim_cycle = 41946
gpu_sim_insn = 28848876
gpu_ipc =     687.7623
gpu_tot_sim_cycle = 3642274
gpu_tot_sim_insn = 115395504
gpu_tot_ipc =      31.6823
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 2081
partiton_reqs_in_parallel = 922812
partiton_reqs_in_parallel_total    = 59658016
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      16.6327
partiton_reqs_in_parallel_util = 922812
partiton_reqs_in_parallel_util_total    = 59658016
gpu_sim_cycle_parition_util = 41946
gpu_tot_sim_cycle_parition_util    = 2711728
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 140016
L2_BW  =     105.0836 GB/Sec
L2_BW_total  =       4.8539 GB/Sec
gpu_total_sim_rate=17481

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2316912
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7168
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.2277
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5536
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2314472
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7168
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2316912
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
19330, 18627, 18611, 19272, 19327, 18636, 18609, 19263, 4836, 4639, 4655, 4830, 
gpgpu_n_tot_thrd_icount = 133277696
gpgpu_n_tot_w_icount = 4164928
gpgpu_n_stall_shd_mem = 19083
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 125536
gpgpu_n_mem_write_global = 60480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3064832
gpgpu_n_store_insn = 1905120
gpgpu_n_shmem_insn = 12621152
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 57
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17582
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:110240	W0_Idle:3293936	W0_Scoreboard:145296885	W1:241920	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1632720	W32:2290288
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1004288 {8:125536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8225280 {136:60480,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14169856 {40:30240,136:95296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 483840 {8:60480,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 10309 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 3642273 
mrq_lat_table:91972 	15428 	6488 	24496 	22565 	11087 	3180 	1077 	59 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	99769 	61195 	232 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	111025 	2630 	23 	0 	47992 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	104741 	20582 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	49896 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1388 	83 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  4.241107  4.163424  4.191235  4.285714  4.451327  4.241526  4.685279  4.600000  4.339535  4.480769  3.987180  3.903766  4.961353  4.798122  4.400000  4.192157 
dram[1]:  4.162791  4.187500  4.493506  4.557522  4.200000  4.186992  4.206422  4.265116  4.454545  4.631841  3.953587  4.078603  4.876191  4.723502  4.182879  4.115385 
dram[2]:  4.380000  4.354582  4.333333  4.539823  4.611607  4.351695  4.376191  4.325472  4.310185  4.334884  4.004292  3.974359  5.049020  4.975728  4.283401  4.271255 
dram[3]:  4.255814  4.244186  4.354430  4.668182  4.191057  4.055118  4.373206  4.432039  4.575610  4.410378  3.987234  3.991453  4.758140  4.750000  4.420168  4.375000 
dram[4]:  4.307086  4.286274  4.476191  4.489083  4.288136  4.221757  4.469194  4.607843  4.246575  4.198198  4.433333  4.375587  5.059114  4.927885  4.521368  4.216000 
dram[5]:  4.218750  4.269841  4.268293  4.444915  4.085020  4.160494  4.865285  4.675000  4.512077  4.421801  4.078603  3.978632  4.722222  4.640909  4.532189  4.236948 
dram[6]:  4.183594  4.191406  4.593886  4.567686  4.060484  4.127572  4.524038  4.483253  4.189189  4.256881  4.151111  4.047619  5.005000  5.096939  4.659483  4.244094 
dram[7]:  4.210938  4.219608  4.212852  4.383333  4.191667  4.097959  4.762626  4.718593  4.454106  4.449275  4.248889  4.161572  4.911330  4.970149  4.720524  4.464730 
dram[8]:  4.261905  4.207843  4.560345  4.638766  4.111111  4.198312  4.563107  4.761421  4.291080  4.485294  4.129310  4.248889  4.950249  4.821256  4.190661  4.041353 
dram[9]:  4.347826  4.210728  4.192000  4.303279  4.358078  4.203390  4.700000  4.661692  4.475728  4.423077  4.120690  3.983333  4.955446  4.641860  4.577586  4.306122 
dram[10]:  4.294117  4.244186  4.504273  4.426160  4.154167  4.116183  4.424528  4.746193  4.366667  4.562189  4.194690  4.242153  4.913462  4.785047  4.153543  3.885609 
average row locality = 176354/40286 = 4.377551
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       701       698       684       682       668       663       615       612       613       612       617       617       675       670       704       695 
dram[1]:       702       700       682       674       679       680       609       609       611       611       621       618       672       673       701       696 
dram[2]:       711       709       671       670       683       677       611       609       611       612       617       614       678       673       694       691 
dram[3]:       714       711       676       671       681       680       606       605       618       615       623       620       671       674       688       686 
dram[4]:       710       709       678       672       672       669       623       620       610       612       617       618       675       673       694       690 
dram[5]:       708       704       684       683       669       671       619       615       614       613       620       617       668       669       692       691 
dram[6]:       699       701       686       680       667       663       621       617       610       608       620       621       661       659       705       702 
dram[7]:       706       704       683       686       666       664       623       619       610       609       630       627       657       659       705       700 
dram[8]:       702       701       692       687       663       659       620       618       602       603       632       630       655       658       701       699 
dram[9]:       716       715       682       684       662       656       620       617       610       608       630       630       661       658       698       691 
dram[10]:       711       711       688       683       661       656       618       615       605       605       630       628       670       672       691       689 
total reads: 115874
bank skew: 716/602 = 1.19
chip skew: 10548/10520 = 1.00
number of total write accesses:
dram[0]:       372       372       368       368       338       338       308       308       320       320       316       316       352       352       374       374 
dram[1]:       372       372       356       356       350       350       308       308       320       320       316       316       352       352       374       374 
dram[2]:       384       384       356       356       350       350       308       308       320       320       316       316       352       352       364       364 
dram[3]:       384       384       356       356       350       350       308       308       320       320       314       314       352       352       364       364 
dram[4]:       384       384       356       356       340       340       320       320       320       320       314       314       352       352       364       364 
dram[5]:       372       372       366       366       340       340       320       320       320       320       314       314       352       352       364       364 
dram[6]:       372       372       366       366       340       340       320       320       320       320       314       314       340       340       376       376 
dram[7]:       372       372       366       366       340       340       320       320       312       312       326       326       340       340       376       376 
dram[8]:       372       372       366       366       336       336       320       320       312       312       326       326       340       340       376       376 
dram[9]:       384       384       366       366       336       336       320       320       312       312       326       326       340       340       364       364 
dram[10]:       384       384       366       366       336       336       320       320       312       312       318       318       352       352       364       364 
total reads: 60480
bank skew: 384/308 = 1.25
chip skew: 5504/5496 = 1.00
average mf latency per bank:
dram[0]:      14332      7174     13995      6728     14245      6586     15582      7171     15281      7083     15063      7194     14496      7410     14503      7306
dram[1]:      14365      7177     14023      6894     14247      6427     15691      7197     15192      7089     15001      7185     14581      7396     14365      7301
dram[2]:      14367      7019     14210      6922     14099      6445     15689      7200     15202      7082     14881      7217     14573      7378     14409      7334
dram[3]:      14220      6996     14127      6918     14108      6427     15742      7233     15114      7059     14775      7238     14720      7386     14578      7369
dram[4]:      14311      6997     14113      6899     14112      6646     15555      7022     15431      7082     14864      7256     14477      7403     14506      7341
dram[5]:      14151      7022     14067      6668     14379      6636     15628      7059     15245      7074     14791      7262     14662      7443     14527      7349
dram[6]:      14361      7031     13941      6687     14457      6682     15618      7044     15186      7112     14832      7244     14762      7617     14499      7267
dram[7]:      14255      7038     13999      6650     14258      6676     15705      7029     15170      7258     14820      7103     14855      7634     14413      7278
dram[8]:      14247      7093     13990      6643     14302      6612     15790      7036     15423      7305     14749      7079     14886      7654     14451      7286
dram[9]:      14141      6948     14326      6649     14291      6632     15522      7044     15244      7175     14828      7081     14741      7620     14344      7426
dram[10]:      14237      6985     14080      6689     14307      6642     15626      7059     15293      7201     14695      7158     14726      7432     14658      7455
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5113163 n_nop=5041727 n_act=3682 n_pre=3666 n_req=16022 n_rd=42104 n_write=21984 bw_util=0.02507
n_activity=264444 dram_eff=0.4847
bk0: 2804a 5088433i bk1: 2792a 5088289i bk2: 2736a 5089900i bk3: 2728a 5089201i bk4: 2672a 5091208i bk5: 2652a 5090036i bk6: 2460a 5092963i bk7: 2448a 5091670i bk8: 2452a 5092339i bk9: 2448a 5091489i bk10: 2468a 5091322i bk11: 2468a 5091180i bk12: 2700a 5091057i bk13: 2680a 5090536i bk14: 2816a 5088642i bk15: 2780a 5088698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0620012
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5113163 n_nop=5041613 n_act=3715 n_pre=3699 n_req=16034 n_rd=42152 n_write=21984 bw_util=0.02509
n_activity=266852 dram_eff=0.4807
bk0: 2808a 5088900i bk1: 2800a 5088574i bk2: 2728a 5089818i bk3: 2696a 5089252i bk4: 2716a 5089875i bk5: 2720a 5089273i bk6: 2436a 5092801i bk7: 2436a 5092224i bk8: 2444a 5093107i bk9: 2444a 5091501i bk10: 2484a 5092411i bk11: 2472a 5091353i bk12: 2688a 5090860i bk13: 2692a 5090163i bk14: 2804a 5088766i bk15: 2784a 5088479i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0597669
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5113163 n_nop=5041759 n_act=3648 n_pre=3632 n_req=16031 n_rd=42124 n_write=22000 bw_util=0.02508
n_activity=263674 dram_eff=0.4864
bk0: 2844a 5087921i bk1: 2836a 5087446i bk2: 2684a 5090399i bk3: 2680a 5090044i bk4: 2732a 5089891i bk5: 2708a 5089497i bk6: 2444a 5092269i bk7: 2436a 5091092i bk8: 2444a 5092566i bk9: 2448a 5091897i bk10: 2468a 5091866i bk11: 2456a 5091907i bk12: 2712a 5090804i bk13: 2692a 5090215i bk14: 2776a 5088897i bk15: 2764a 5088629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0622169
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5113163 n_nop=5041673 n_act=3683 n_pre=3667 n_req=16035 n_rd=42156 n_write=21984 bw_util=0.02509
n_activity=265949 dram_eff=0.4823
bk0: 2856a 5088675i bk1: 2844a 5087677i bk2: 2704a 5089969i bk3: 2684a 5089565i bk4: 2724a 5089493i bk5: 2720a 5089917i bk6: 2424a 5092695i bk7: 2420a 5092448i bk8: 2472a 5092969i bk9: 2460a 5091386i bk10: 2492a 5092470i bk11: 2480a 5091120i bk12: 2684a 5090404i bk13: 2696a 5089727i bk14: 2752a 5089492i bk15: 2744a 5089228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0591747
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ff12ad93fe0 :  mf: uid=2572020, sid27:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (3642273), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5113163 n_nop=5041777 n_act=3618 n_pre=3602 n_req=16042 n_rd=42166 n_write=22000 bw_util=0.0251
n_activity=266028 dram_eff=0.4824
bk0: 2840a 5089419i bk1: 2836a 5088018i bk2: 2712a 5090326i bk3: 2688a 5089972i bk4: 2688a 5090152i bk5: 2674a 5089967i bk6: 2492a 5091622i bk7: 2480a 5091083i bk8: 2440a 5092604i bk9: 2448a 5091232i bk10: 2468a 5092786i bk11: 2472a 5091823i bk12: 2700a 5091275i bk13: 2692a 5089962i bk14: 2776a 5089751i bk15: 2760a 5088144i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0597589
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5113163 n_nop=5041703 n_act=3672 n_pre=3656 n_req=16033 n_rd=42148 n_write=21984 bw_util=0.02509
n_activity=266275 dram_eff=0.4817
bk0: 2832a 5089341i bk1: 2816a 5088630i bk2: 2736a 5089778i bk3: 2732a 5089164i bk4: 2676a 5090357i bk5: 2684a 5090123i bk6: 2476a 5092763i bk7: 2460a 5092401i bk8: 2456a 5092824i bk9: 2452a 5091200i bk10: 2480a 5092858i bk11: 2468a 5091469i bk12: 2672a 5090969i bk13: 2676a 5090533i bk14: 2768a 5089834i bk15: 2764a 5088918i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0593983
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5113163 n_nop=5041803 n_act=3656 n_pre=3640 n_req=16016 n_rd=42080 n_write=21984 bw_util=0.02506
n_activity=265936 dram_eff=0.4818
bk0: 2796a 5089433i bk1: 2804a 5088989i bk2: 2744a 5089899i bk3: 2720a 5089397i bk4: 2668a 5090198i bk5: 2652a 5089899i bk6: 2484a 5092592i bk7: 2468a 5091643i bk8: 2440a 5092560i bk9: 2432a 5091922i bk10: 2480a 5092387i bk11: 2484a 5091856i bk12: 2644a 5091311i bk13: 2636a 5090463i bk14: 2820a 5088974i bk15: 2808a 5087537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0581824
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5113163 n_nop=5041723 n_act=3624 n_pre=3608 n_req=16052 n_rd=42192 n_write=22016 bw_util=0.02511
n_activity=265526 dram_eff=0.4836
bk0: 2824a 5088693i bk1: 2816a 5088044i bk2: 2732a 5089444i bk3: 2744a 5088989i bk4: 2664a 5090845i bk5: 2656a 5090620i bk6: 2492a 5092624i bk7: 2476a 5092032i bk8: 2440a 5092465i bk9: 2436a 5091455i bk10: 2520a 5091870i bk11: 2508a 5090932i bk12: 2628a 5092104i bk13: 2636a 5090663i bk14: 2820a 5089501i bk15: 2800a 5088719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0598907
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7ff12ade7540 :  mf: uid=2572019, sid27:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (3642269), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5113163 n_nop=5041799 n_act=3654 n_pre=3638 n_req=16018 n_rd=42088 n_write=21984 bw_util=0.02506
n_activity=265369 dram_eff=0.4829
bk0: 2808a 5089596i bk1: 2804a 5088516i bk2: 2768a 5089726i bk3: 2748a 5089567i bk4: 2652a 5090315i bk5: 2636a 5089819i bk6: 2480a 5092672i bk7: 2472a 5092219i bk8: 2408a 5093066i bk9: 2412a 5093188i bk10: 2528a 5091513i bk11: 2520a 5091425i bk12: 2620a 5091805i bk13: 2632a 5090590i bk14: 2804a 5088674i bk15: 2796a 5088444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.056846
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5113163 n_nop=5041735 n_act=3654 n_pre=3638 n_req=16034 n_rd=42152 n_write=21984 bw_util=0.02509
n_activity=265252 dram_eff=0.4836
bk0: 2864a 5087865i bk1: 2860a 5087447i bk2: 2728a 5088939i bk3: 2736a 5088318i bk4: 2648a 5090766i bk5: 2624a 5090578i bk6: 2480a 5092345i bk7: 2468a 5091671i bk8: 2440a 5093252i bk9: 2432a 5091723i bk10: 2520a 5091716i bk11: 2520a 5090951i bk12: 2644a 5091719i bk13: 2632a 5090722i bk14: 2792a 5089834i bk15: 2764a 5088488i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0594329
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5113163 n_nop=5041669 n_act=3681 n_pre=3665 n_req=16037 n_rd=42132 n_write=22016 bw_util=0.02509
n_activity=265452 dram_eff=0.4833
bk0: 2844a 5088992i bk1: 2844a 5088076i bk2: 2752a 5089579i bk3: 2732a 5089117i bk4: 2644a 5090685i bk5: 2624a 5089741i bk6: 2472a 5092202i bk7: 2460a 5092371i bk8: 2420a 5092950i bk9: 2420a 5092164i bk10: 2520a 5091720i bk11: 2512a 5091368i bk12: 2680a 5091289i bk13: 2688a 5090036i bk14: 2764a 5089415i bk15: 2756a 5088298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0605259

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8508, Miss = 5277, Miss_rate = 0.620, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[1]: Access = 8476, Miss = 5249, Miss_rate = 0.619, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[2]: Access = 8480, Miss = 5277, Miss_rate = 0.622, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[3]: Access = 8456, Miss = 5261, Miss_rate = 0.622, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[4]: Access = 8460, Miss = 5276, Miss_rate = 0.624, Pending_hits = 100, Reservation_fails = 0
L2_cache_bank[5]: Access = 8458, Miss = 5255, Miss_rate = 0.621, Pending_hits = 546, Reservation_fails = 0
L2_cache_bank[6]: Access = 8450, Miss = 5277, Miss_rate = 0.624, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[7]: Access = 8450, Miss = 5262, Miss_rate = 0.623, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[8]: Access = 8486, Miss = 5279, Miss_rate = 0.622, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[9]: Access = 8488, Miss = 5263, Miss_rate = 0.620, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[10]: Access = 8484, Miss = 5274, Miss_rate = 0.622, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[11]: Access = 8480, Miss = 5263, Miss_rate = 0.621, Pending_hits = 560, Reservation_fails = 0
L2_cache_bank[12]: Access = 8476, Miss = 5269, Miss_rate = 0.622, Pending_hits = 97, Reservation_fails = 0
L2_cache_bank[13]: Access = 8480, Miss = 5251, Miss_rate = 0.619, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[14]: Access = 8492, Miss = 5280, Miss_rate = 0.622, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[15]: Access = 8492, Miss = 5268, Miss_rate = 0.620, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[16]: Access = 8482, Miss = 5267, Miss_rate = 0.621, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[17]: Access = 8478, Miss = 5255, Miss_rate = 0.620, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[18]: Access = 8478, Miss = 5279, Miss_rate = 0.623, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[19]: Access = 8482, Miss = 5259, Miss_rate = 0.620, Pending_hits = 550, Reservation_fails = 1
L2_cache_bank[20]: Access = 8492, Miss = 5274, Miss_rate = 0.621, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[21]: Access = 8492, Miss = 5259, Miss_rate = 0.619, Pending_hits = 548, Reservation_fails = 0
L2_total_cache_accesses = 186520
L2_total_cache_misses = 115874
L2_total_cache_miss_rate = 0.6212
L2_total_cache_pending_hits = 7254
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58829
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 59621
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56235
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 125536
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 60480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=599904
icnt_total_pkts_simt_to_mem=428440
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56666
	minimum = 6
	maximum = 44
Network latency average = 8.42235
	minimum = 6
	maximum = 39
Slowest packet = 318338
Flit latency average = 6.84839
	minimum = 6
	maximum = 35
Slowest flit = 877712
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0221738
	minimum = 0.0175468 (at node 5)
	maximum = 0.0263202 (at node 0)
Accepted packet rate average = 0.0221738
	minimum = 0.0175468 (at node 5)
	maximum = 0.0263202 (at node 0)
Injected flit rate average = 0.0611143
	minimum = 0.0404339 (at node 5)
	maximum = 0.0810108 (at node 42)
Accepted flit rate average= 0.0611143
	minimum = 0.0562642 (at node 5)
	maximum = 0.0843962 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.78729 (4 samples)
	minimum = 6 (4 samples)
	maximum = 49.5 (4 samples)
Network latency average = 8.53117 (4 samples)
	minimum = 6 (4 samples)
	maximum = 47.25 (4 samples)
Flit latency average = 7.10324 (4 samples)
	minimum = 6 (4 samples)
	maximum = 44.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0140575 (4 samples)
	minimum = 0.0111242 (4 samples)
	maximum = 0.0166859 (4 samples)
Accepted packet rate average = 0.0140575 (4 samples)
	minimum = 0.0111242 (4 samples)
	maximum = 0.0166859 (4 samples)
Injected flit rate average = 0.0387447 (4 samples)
	minimum = 0.0256329 (4 samples)
	maximum = 0.051365 (4 samples)
Accepted flit rate average = 0.0387447 (4 samples)
	minimum = 0.0356714 (4 samples)
	maximum = 0.053505 (4 samples)
Injected packet size average = 2.75616 (4 samples)
Accepted packet size average = 2.75616 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 50 min, 1 sec (6601 sec)
gpgpu_simulation_rate = 17481 (inst/sec)
gpgpu_simulation_rate = 551 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 5: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 5 
gpu_sim_cycle = 41444
gpu_sim_insn = 28848876
gpu_ipc =     696.0930
gpu_tot_sim_cycle = 3905868
gpu_tot_sim_insn = 144244380
gpu_tot_ipc =      36.9302
gpu_tot_issued_cta = 320
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 3004
partiton_reqs_in_parallel = 911768
partiton_reqs_in_parallel_total    = 60580828
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      15.7436
partiton_reqs_in_parallel_util = 911768
partiton_reqs_in_parallel_util_total    = 60580828
gpu_sim_cycle_parition_util = 41444
gpu_tot_sim_cycle_parition_util    = 2753674
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 186520
L2_BW  =     106.3564 GB/Sec
L2_BW_total  =       5.6548 GB/Sec
gpu_total_sim_rate=21468

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2896140
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8960
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1821
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2893700
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8960
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2896140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
24157, 23268, 23258, 24090, 24154, 23277, 23256, 24073, 4836, 4639, 4655, 4830, 
gpgpu_n_tot_thrd_icount = 166597120
gpgpu_n_tot_w_icount = 5206160
gpgpu_n_stall_shd_mem = 19117
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 156920
gpgpu_n_mem_write_global = 75600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3831040
gpgpu_n_store_insn = 2381400
gpgpu_n_shmem_insn = 15776440
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 286720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 75
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17598
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:139887	W0_Idle:3309054	W0_Scoreboard:146532497	W1:302400	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2040900	W32:2862860
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1255360 {8:156920,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10281600 {136:75600,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17712320 {40:37800,136:119120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 604800 {8:75600,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 8295 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 3905867 
mrq_lat_table:117599 	19928 	9013 	28816 	27292 	14338 	4481 	1429 	80 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	129468 	77945 	287 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	148007 	3808 	28 	0 	56328 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	130253 	26352 	343 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	65016 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1468 	85 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  5.000000  4.916364  4.849817  4.988679  5.126531  4.944664  5.380734  5.342466  5.126087  5.282511  4.589844  4.501916  5.742358  5.670996  5.193916  4.934546 
dram[1]:  4.808511  4.835714  5.154150  5.268293  4.867424  4.889734  4.924051  4.944915  5.207964  5.449074  4.627451  4.726908  5.754386  5.587234  4.782456  4.715278 
dram[2]:  5.160448  5.095941  5.031128  5.252033  5.348548  5.031373  5.149780  5.096070  5.095238  5.121739  4.685259  4.618110  5.936937  5.861607  5.056604  4.970260 
dram[3]:  4.985611  4.974820  5.050584  5.387500  4.856604  4.710623  5.060870  5.078603  5.192983  5.025532  4.627451  4.670635  5.626609  5.615385  5.015038  5.007519 
dram[4]:  5.043796  4.985559  5.179283  5.196787  4.880309  4.925781  5.258772  5.411765  4.983051  4.887967  5.149123  5.086580  5.950226  5.809734  5.317461  4.948148 
dram[5]:  4.934783  4.992647  5.000000  5.152344  4.705224  4.784091  5.584112  5.389140  5.130435  4.995763  4.765182  4.658730  5.542373  5.409091  5.126437  4.826715 
dram[6]:  4.902174  4.874101  5.266932  5.285141  4.750943  4.826923  5.320000  5.278761  4.800000  4.871369  4.843621  4.693227  5.885321  5.876147  5.389764  4.949275 
dram[7]:  4.963504  4.974359  4.940075  5.084615  4.857143  4.757576  5.525346  5.481651  5.017241  4.970086  4.958848  4.827309  5.684444  5.744395  5.326848  5.033210 
dram[8]:  4.948905  4.891697  5.269841  5.356275  4.803846  4.901575  5.363229  5.579439  4.940171  5.096916  4.828000  4.958848  5.831050  5.688889  4.892473  4.732639 
dram[9]:  5.121771  4.971326  4.992424  5.116279  5.032258  4.870588  5.461187  5.422727  5.215247  5.160000  4.820000  4.634615  5.727679  5.446808  5.333333  5.007491 
dram[10]:  5.065934  4.974820  5.171875  5.092664  4.852140  4.813953  5.168831  5.463303  5.012987  5.169643  4.849594  4.901235  5.796460  5.655172  4.809352  4.525424 
average row locality = 222978/43788 = 5.092217
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       890       887       868       866       841       836       788       785       779       778       779       779       867       862       896       887 
dram[1]:       891       889       863       855       855       856       782       782       777       777       784       781       864       865       893       888 
dram[2]:       903       901       852       851       859       853       784       782       777       778       780       777       870       865       883       880 
dram[3]:       906       903       857       852       857       856       779       778       784       781       786       783       863       866       877       875 
dram[4]:       902       901       859       853       846       843       799       796       776       778       780       781       867       865       883       879 
dram[5]:       897       893       867       866       843       845       795       791       780       779       783       780       860       861       881       880 
dram[6]:       888       890       869       863       841       837       797       793       776       774       783       784       850       848       897       894 
dram[7]:       895       893       866       869       840       838       799       795       774       773       796       793       846       848       897       892 
dram[8]:       891       890       875       870       836       832       796       794       766       767       798       796       844       847       893       891 
dram[9]:       908       907       865       867       835       829       796       793       773       771       796       796       850       847       887       880 
dram[10]:       903       903       871       866       834       829       794       791       768       768       794       792       862       864       880       878 
total reads: 147378
bank skew: 908/766 = 1.19
chip skew: 13414/13384 = 1.00
number of total write accesses:
dram[0]:       465       465       456       456       415       415       385       385       400       400       396       396       448       448       470       470 
dram[1]:       465       465       441       441       430       430       385       385       400       400       396       396       448       448       470       470 
dram[2]:       480       480       441       441       430       430       385       385       400       400       396       396       448       448       457       457 
dram[3]:       480       480       441       441       430       430       385       385       400       400       394       394       448       448       457       457 
dram[4]:       480       480       441       441       418       418       400       400       400       400       394       394       448       448       457       457 
dram[5]:       465       465       453       453       418       418       400       400       400       400       394       394       448       448       457       457 
dram[6]:       465       465       453       453       418       418       400       400       400       400       394       394       433       433       472       472 
dram[7]:       465       465       453       453       418       418       400       400       390       390       409       409       433       433       472       472 
dram[8]:       465       465       453       453       413       413       400       400       390       390       409       409       433       433       472       472 
dram[9]:       480       480       453       453       413       413       400       400       390       390       409       409       433       433       457       457 
dram[10]:       480       480       453       453       413       413       400       400       390       390       399       399       448       448       457       457 
total reads: 75600
bank skew: 480/385 = 1.25
chip skew: 6880/6870 = 1.00
average mf latency per bank:
dram[0]:      11402      5724     11172      5390     11461      5316     12316      5686     12145      5651     12013      5758     11376      5828     11499      5802
dram[1]:      11429      5728     11215      5526     11462      5194     12385      5703     12069      5654     11964      5746     11436      5822     11384      5799
dram[2]:      11428      5602     11340      5544     11351      5205     12389      5706     12077      5650     11858      5767     11444      5807     11431      5833
dram[3]:      11318      5585     11285      5541     11353      5194     12416      5726     12026      5635     11784      5789     11543      5815     11549      5855
dram[4]:      11382      5583     11277      5527     11351      5363     12288      5567     12256      5650     11839      5801     11362      5826     11507      5838
dram[5]:      11274      5610     11242      5350     11559      5358     12335      5590     12120      5645     11789      5804     11490      5853     11518      5845
dram[6]:      11420      5615     11146      5362     11616      5386     12332      5581     12062      5668     11821      5795     11573      5987     11503      5781
dram[7]:      11352      5622     11186      5339     11454      5383     12406      5571     12069      5794     11809      5677     11637      6001     11434      5788
dram[8]:      11337      5663     11197      5334     11493      5331     12466      5575     12247      5824     11758      5661     11655      6015     11455      5793
dram[9]:      11259      5551     11444      5335     11481      5344     12254      5580     12138      5732     11815      5663     11557      5988     11387      5906
dram[10]:      11324      5577     11261      5366     11492      5351     12330      5590     12162      5748     11729      5730     11544      5848     11619      5928
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5190117 n_nop=5101125 n_act=3988 n_pre=3972 n_req=20258 n_rd=53552 n_write=27480 bw_util=0.03123
n_activity=321340 dram_eff=0.5043
bk0: 3560a 5158950i bk1: 3548a 5158819i bk2: 3472a 5160565i bk3: 3464a 5159695i bk4: 3364a 5162187i bk5: 3344a 5161251i bk6: 3152a 5163730i bk7: 3140a 5162909i bk8: 3116a 5163364i bk9: 3112a 5162334i bk10: 3116a 5162177i bk11: 3116a 5162855i bk12: 3468a 5160997i bk13: 3448a 5160443i bk14: 3584a 5158621i bk15: 3548a 5158564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.077067
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7ff12b70ca10 :  mf: uid=3214664, sid07:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (3905867), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5190117 n_nop=5100961 n_act=4043 n_pre=4027 n_req=20272 n_rd=53606 n_write=27480 bw_util=0.03125
n_activity=324110 dram_eff=0.5004
bk0: 3564a 5159405i bk1: 3556a 5159370i bk2: 3452a 5160637i bk3: 3418a 5159923i bk4: 3420a 5160441i bk5: 3424a 5160205i bk6: 3128a 5163749i bk7: 3128a 5163396i bk8: 3108a 5164214i bk9: 3108a 5162906i bk10: 3136a 5163177i bk11: 3124a 5162416i bk12: 3456a 5160888i bk13: 3460a 5160452i bk14: 3572a 5158478i bk15: 3552a 5158861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0755129
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5190117 n_nop=5101177 n_act=3940 n_pre=3924 n_req=20269 n_rd=53580 n_write=27496 bw_util=0.03124
n_activity=320432 dram_eff=0.506
bk0: 3612a 5158140i bk1: 3604a 5157440i bk2: 3408a 5160884i bk3: 3404a 5160886i bk4: 3436a 5160742i bk5: 3412a 5160453i bk6: 3136a 5163405i bk7: 3128a 5162395i bk8: 3108a 5163605i bk9: 3112a 5162545i bk10: 3120a 5162884i bk11: 3108a 5163126i bk12: 3480a 5160837i bk13: 3460a 5160450i bk14: 3532a 5158850i bk15: 3520a 5158891i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0776094
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5190117 n_nop=5101003 n_act=4019 n_pre=4003 n_req=20273 n_rd=53612 n_write=27480 bw_util=0.03125
n_activity=322799 dram_eff=0.5024
bk0: 3624a 5158914i bk1: 3612a 5158059i bk2: 3428a 5160703i bk3: 3408a 5160154i bk4: 3428a 5160570i bk5: 3424a 5160847i bk6: 3116a 5163408i bk7: 3112a 5163184i bk8: 3136a 5163680i bk9: 3124a 5162523i bk10: 3144a 5163539i bk11: 3132a 5162062i bk12: 3452a 5160381i bk13: 3464a 5159635i bk14: 3508a 5159200i bk15: 3500a 5159543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0746268
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5190117 n_nop=5101157 n_act=3920 n_pre=3904 n_req=20284 n_rd=53632 n_write=27504 bw_util=0.03127
n_activity=323293 dram_eff=0.5019
bk0: 3608a 5159505i bk1: 3604a 5158666i bk2: 3436a 5161453i bk3: 3412a 5161088i bk4: 3384a 5161137i bk5: 3372a 5161300i bk6: 3196a 5163209i bk7: 3184a 5161897i bk8: 3104a 5163415i bk9: 3112a 5162290i bk10: 3120a 5163985i bk11: 3124a 5162778i bk12: 3468a 5161216i bk13: 3460a 5160287i bk14: 3532a 5159617i bk15: 3516a 5158728i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0742509
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7ff12b481a20 :  mf: uid=3214662, sid07:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (3905867), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5190117 n_nop=5101017 n_act=4016 n_pre=4000 n_req=20271 n_rd=53604 n_write=27480 bw_util=0.03125
n_activity=323142 dram_eff=0.5018
bk0: 3588a 5159394i bk1: 3572a 5159438i bk2: 3468a 5160607i bk3: 3464a 5159749i bk4: 3372a 5161184i bk5: 3380a 5161152i bk6: 3180a 5163710i bk7: 3164a 5162752i bk8: 3120a 5163650i bk9: 3116a 5161908i bk10: 3132a 5163717i bk11: 3120a 5162621i bk12: 3440a 5161023i bk13: 3444a 5160654i bk14: 3524a 5159823i bk15: 3520a 5159665i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0750382
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5190117 n_nop=5101165 n_act=3976 n_pre=3960 n_req=20254 n_rd=53536 n_write=27480 bw_util=0.03122
n_activity=322973 dram_eff=0.5017
bk0: 3552a 5159883i bk1: 3560a 5159382i bk2: 3476a 5160916i bk3: 3452a 5160109i bk4: 3364a 5161015i bk5: 3348a 5161148i bk6: 3188a 5163158i bk7: 3172a 5162661i bk8: 3104a 5163240i bk9: 3096a 5162984i bk10: 3132a 5163475i bk11: 3136a 5163107i bk12: 3400a 5161544i bk13: 3392a 5160790i bk14: 3588a 5158375i bk15: 3576a 5157777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0732053
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7ff12b499780 :  mf: uid=3214663, sid07:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (3905863), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5190117 n_nop=5101025 n_act=3966 n_pre=3950 n_req=20294 n_rd=53656 n_write=27520 bw_util=0.03128
n_activity=322684 dram_eff=0.5031
bk0: 3580a 5159158i bk1: 3572a 5158633i bk2: 3464a 5160253i bk3: 3476a 5159691i bk4: 3360a 5161488i bk5: 3352a 5161525i bk6: 3196a 5163385i bk7: 3180a 5163094i bk8: 3096a 5163411i bk9: 3092a 5162126i bk10: 3184a 5162803i bk11: 3172a 5161978i bk12: 3384a 5161623i bk13: 3392a 5160928i bk14: 3588a 5159333i bk15: 3568a 5158838i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0762274
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5190117 n_nop=5101177 n_act=3966 n_pre=3950 n_req=20256 n_rd=53544 n_write=27480 bw_util=0.03122
n_activity=322335 dram_eff=0.5027
bk0: 3564a 5159925i bk1: 3560a 5159172i bk2: 3500a 5160102i bk3: 3480a 5160469i bk4: 3344a 5161622i bk5: 3328a 5161134i bk6: 3184a 5163519i bk7: 3176a 5163148i bk8: 3064a 5163843i bk9: 3068a 5164328i bk10: 3192a 5162511i bk11: 3184a 5162823i bk12: 3376a 5162005i bk13: 3388a 5160727i bk14: 3572a 5158544i bk15: 3564a 5157875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0727219
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5190117 n_nop=5101153 n_act=3950 n_pre=3934 n_req=20270 n_rd=53600 n_write=27480 bw_util=0.03124
n_activity=322113 dram_eff=0.5034
bk0: 3632a 5158165i bk1: 3628a 5157915i bk2: 3460a 5159683i bk3: 3468a 5159129i bk4: 3340a 5162093i bk5: 3316a 5161628i bk6: 3184a 5163323i bk7: 3172a 5162369i bk8: 3092a 5163995i bk9: 3084a 5162632i bk10: 3184a 5162602i bk11: 3184a 5161930i bk12: 3400a 5161692i bk13: 3388a 5161270i bk14: 3548a 5159712i bk15: 3520a 5159011i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.075106
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5190117 n_nop=5101015 n_act=4005 n_pre=3989 n_req=20277 n_rd=53588 n_write=27520 bw_util=0.03125
n_activity=322232 dram_eff=0.5034
bk0: 3612a 5159307i bk1: 3612a 5158736i bk2: 3484a 5160209i bk3: 3464a 5159345i bk4: 3336a 5161149i bk5: 3316a 5160856i bk6: 3176a 5163117i bk7: 3164a 5162899i bk8: 3072a 5163561i bk9: 3072a 5163771i bk10: 3176a 5162633i bk11: 3168a 5162369i bk12: 3448a 5161309i bk13: 3456a 5160050i bk14: 3520a 5159423i bk15: 3512a 5158530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0750467

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10621, Miss = 6708, Miss_rate = 0.632, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[1]: Access = 10588, Miss = 6680, Miss_rate = 0.631, Pending_hits = 735, Reservation_fails = 0
L2_cache_bank[2]: Access = 10593, Miss = 6709, Miss_rate = 0.633, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[3]: Access = 10570, Miss = 6693, Miss_rate = 0.633, Pending_hits = 730, Reservation_fails = 0
L2_cache_bank[4]: Access = 10575, Miss = 6708, Miss_rate = 0.634, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[5]: Access = 10573, Miss = 6687, Miss_rate = 0.632, Pending_hits = 739, Reservation_fails = 0
L2_cache_bank[6]: Access = 10563, Miss = 6709, Miss_rate = 0.635, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[7]: Access = 10562, Miss = 6694, Miss_rate = 0.634, Pending_hits = 741, Reservation_fails = 0
L2_cache_bank[8]: Access = 10600, Miss = 6712, Miss_rate = 0.633, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[9]: Access = 10603, Miss = 6696, Miss_rate = 0.632, Pending_hits = 772, Reservation_fails = 0
L2_cache_bank[10]: Access = 10598, Miss = 6706, Miss_rate = 0.633, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[11]: Access = 10593, Miss = 6695, Miss_rate = 0.632, Pending_hits = 753, Reservation_fails = 0
L2_cache_bank[12]: Access = 10588, Miss = 6701, Miss_rate = 0.633, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[13]: Access = 10593, Miss = 6683, Miss_rate = 0.631, Pending_hits = 740, Reservation_fails = 0
L2_cache_bank[14]: Access = 10608, Miss = 6713, Miss_rate = 0.633, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[15]: Access = 10608, Miss = 6701, Miss_rate = 0.632, Pending_hits = 741, Reservation_fails = 0
L2_cache_bank[16]: Access = 10596, Miss = 6699, Miss_rate = 0.632, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[17]: Access = 10591, Miss = 6687, Miss_rate = 0.631, Pending_hits = 728, Reservation_fails = 0
L2_cache_bank[18]: Access = 10590, Miss = 6710, Miss_rate = 0.634, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[19]: Access = 10595, Miss = 6690, Miss_rate = 0.631, Pending_hits = 740, Reservation_fails = 1
L2_cache_bank[20]: Access = 10608, Miss = 6706, Miss_rate = 0.632, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[21]: Access = 10608, Miss = 6691, Miss_rate = 0.631, Pending_hits = 734, Reservation_fails = 0
L2_total_cache_accesses = 233024
L2_total_cache_misses = 147378
L2_total_cache_miss_rate = 0.6325
L2_total_cache_pending_hits = 9923
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 71160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9755
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 76005
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 71355
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 156920
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 75600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=749264
icnt_total_pkts_simt_to_mem=535424
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.64772
	minimum = 6
	maximum = 48
Network latency average = 8.44883
	minimum = 6
	maximum = 48
Slowest packet = 374964
Flit latency average = 6.88604
	minimum = 6
	maximum = 48
Slowest flit = 1044235
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0224424
	minimum = 0.0177593 (at node 0)
	maximum = 0.026639 (at node 7)
Accepted packet rate average = 0.0224424
	minimum = 0.0177593 (at node 0)
	maximum = 0.026639 (at node 7)
Injected flit rate average = 0.0618546
	minimum = 0.0409237 (at node 0)
	maximum = 0.0819921 (at node 42)
Accepted flit rate average= 0.0618546
	minimum = 0.0569457 (at node 0)
	maximum = 0.0854185 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.75938 (5 samples)
	minimum = 6 (5 samples)
	maximum = 49.2 (5 samples)
Network latency average = 8.5147 (5 samples)
	minimum = 6 (5 samples)
	maximum = 47.4 (5 samples)
Flit latency average = 7.0598 (5 samples)
	minimum = 6 (5 samples)
	maximum = 45 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0157345 (5 samples)
	minimum = 0.0124512 (5 samples)
	maximum = 0.0186765 (5 samples)
Accepted packet rate average = 0.0157345 (5 samples)
	minimum = 0.0124512 (5 samples)
	maximum = 0.0186765 (5 samples)
Injected flit rate average = 0.0433667 (5 samples)
	minimum = 0.028691 (5 samples)
	maximum = 0.0574904 (5 samples)
Accepted flit rate average = 0.0433667 (5 samples)
	minimum = 0.0399263 (5 samples)
	maximum = 0.0598877 (5 samples)
Injected packet size average = 2.75616 (5 samples)
Accepted packet size average = 2.75616 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 51 min, 59 sec (6719 sec)
gpgpu_simulation_rate = 21468 (inst/sec)
gpgpu_simulation_rate = 581 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 6: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 41619
gpu_sim_insn = 28848876
gpu_ipc =     693.1660
gpu_tot_sim_cycle = 4169637
gpu_tot_sim_insn = 173093256
gpu_tot_ipc =      41.5128
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 4005
partiton_reqs_in_parallel = 915618
partiton_reqs_in_parallel_total    = 61492596
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      14.9673
partiton_reqs_in_parallel_util = 915618
partiton_reqs_in_parallel_util_total    = 61492596
gpu_sim_cycle_parition_util = 41619
gpu_tot_sim_cycle_parition_util    = 2795118
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 233024
L2_BW  =     105.9092 GB/Sec
L2_BW_total  =       6.3542 GB/Sec
gpu_total_sim_rate=25309

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3475368
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10752
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1518
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3472928
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10752
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3475368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
28986, 27904, 27905, 28913, 28981, 27920, 27903, 28892, 4836, 4639, 4655, 4830, 
gpgpu_n_tot_thrd_icount = 199916544
gpgpu_n_tot_w_icount = 6247392
gpgpu_n_stall_shd_mem = 19147
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 188304
gpgpu_n_mem_write_global = 90720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4597248
gpgpu_n_store_insn = 2857680
gpgpu_n_shmem_insn = 18931728
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 344064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 91
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17612
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:169002	W0_Idle:3325552	W0_Scoreboard:147784368	W1:362880	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2449080	W32:3435432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1506432 {8:188304,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12337920 {136:90720,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21254784 {40:45360,136:142944,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 725760 {8:90720,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 6953 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 4169636 
mrq_lat_table:140508 	22558 	11032 	34752 	34399 	18457 	5953 	1856 	85 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	155059 	98803 	342 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	185127 	4898 	31 	0 	64618 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	156059 	31858 	415 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1547 	89 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  4.828908  4.763848  4.618911  4.749262  4.781931  4.650456  5.061151  4.996441  4.961805  5.045937  4.445483  4.377301  5.067742  5.185431  4.849557  4.711815 
dram[1]:  4.627119  4.595506  4.734328  4.931250  4.537572  4.580175  4.717172  4.548701  4.886986  5.024648  4.419753  4.522152  5.279461  5.061290  4.675214  4.595506 
dram[2]:  4.885965  4.837681  4.701492  4.740964  4.934169  4.708709  4.821306  4.717172  4.837288  4.760000  4.518987  4.411765  5.299663  5.144262  4.678261  4.563739 
dram[3]:  4.755682  4.693820  4.553314  4.831288  4.504298  4.475783  4.722973  4.767918  4.717105  4.571885  4.468750  4.390769  5.154605  4.984127  4.814371  4.723529 
dram[4]:  4.854651  4.809798  4.897833  4.849231  4.578635  4.638554  4.894558  4.867796  4.753334  4.651466  4.893471  4.814189  5.343537  5.429066  4.950920  4.626437 
dram[5]:  4.751445  4.739884  4.729412  4.840362  4.502924  4.616766  5.199275  5.021053  4.766667  4.827703  4.544586  4.520635  5.196013  5.032155  4.783383  4.616046 
dram[6]:  4.698276  4.731214  4.984520  4.845922  4.533923  4.562500  5.006968  4.907534  4.614887  4.730897  4.633117  4.547771  5.161616  5.297578  5.058282  4.702857 
dram[7]:  4.718391  4.753623  4.604585  4.680233  4.726154  4.485380  5.013937  4.948276  4.607843  4.430818  4.652866  4.673077  5.096667  5.003268  4.835777  4.657224 
dram[8]:  4.761628  4.637394  4.838323  4.926606  4.511834  4.473529  5.110320  4.979167  4.768707  4.723906  4.529412  4.682693  5.023026  4.872612  4.713467  4.563889 
dram[9]:  4.914956  4.827089  4.779762  4.843373  4.822785  4.613982  5.074205  5.154676  4.845361  4.740741  4.579937  4.551402  5.161616  4.967533  5.024845  4.780416 
dram[10]:  4.871720  4.720339  4.826347  4.797015  4.573574  4.517857  4.996516  5.110714  4.762712  4.878472  4.616613  4.685065  5.308475  5.107492  4.629310  4.457064 
average row locality = 269602/56414 = 4.778991
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1079      1076      1060      1058      1028      1023       945       942       949       948       953       953      1043      1038      1083      1074 
dram[1]:      1080      1078      1052      1044      1045      1046       939       939       947       947       958       955      1040      1041      1080      1075 
dram[2]:      1095      1093      1041      1040      1049      1043       941       939       947       948       954       951      1046      1041      1068      1065 
dram[3]:      1098      1095      1046      1041      1047      1046       936       935       954       951       959       956      1039      1042      1062      1060 
dram[4]:      1094      1093      1048      1042      1033      1030       959       956       946       948       953       954      1043      1041      1068      1064 
dram[5]:      1086      1082      1059      1058      1030      1032       955       951       950       949       956       953      1036      1037      1066      1065 
dram[6]:      1077      1079      1061      1055      1027      1023       957       953       946       944       956       957      1023      1021      1085      1082 
dram[7]:      1084      1082      1058      1061      1026      1024       959       955       942       941       972       969      1019      1021      1085      1080 
dram[8]:      1080      1079      1067      1062      1021      1017       956       954       934       935       974       972      1017      1020      1081      1079 
dram[9]:      1100      1099      1057      1059      1020      1014       956       953       942       940       972       972      1023      1020      1072      1065 
dram[10]:      1095      1095      1063      1058      1019      1014       954       951       937       937       968       966      1038      1040      1065      1063 
total reads: 178882
bank skew: 1100/934 = 1.18
chip skew: 16278/16246 = 1.00
number of total write accesses:
dram[0]:       558       558       552       552       507       507       462       462       480       480       474       474       528       528       561       561 
dram[1]:       558       558       534       534       525       525       462       462       480       480       474       474       528       528       561       561 
dram[2]:       576       576       534       534       525       525       462       462       480       480       474       474       528       528       546       546 
dram[3]:       576       576       534       534       525       525       462       462       480       480       471       471       528       528       546       546 
dram[4]:       576       576       534       534       510       510       480       480       480       480       471       471       528       528       546       546 
dram[5]:       558       558       549       549       510       510       480       480       480       480       471       471       528       528       546       546 
dram[6]:       558       558       549       549       510       510       480       480       480       480       471       471       510       510       564       564 
dram[7]:       558       558       549       549       510       510       480       480       468       468       489       489       510       510       564       564 
dram[8]:       558       558       549       549       504       504       480       480       468       468       489       489       510       510       564       564 
dram[9]:       576       576       549       549       504       504       480       480       468       468       489       489       510       510       546       546 
dram[10]:       576       576       549       549       504       504       480       480       468       468       477       477       528       528       546       546 
total reads: 90720
bank skew: 576/462 = 1.25
chip skew: 8256/8244 = 1.00
average mf latency per bank:
dram[0]:       9482      4775      9222      4465      9423      4386     10311      4776     10065      4701      9938      4782      9566      4914      9599      4854
dram[1]:       9505      4780      9267      4578      9427      4291     10359      4789     10000      4703      9906      4773      9613      4910      9500      4852
dram[2]:       9503      4675      9356      4590      9341      4298     10366      4790     10006      4700      9812      4789      9626      4898      9535      4879
dram[3]:       9415      4661      9317      4588      9340      4291     10380      4805      9975      4691      9770      4815      9702      4906      9626      4896
dram[4]:       9463      4659      9312      4578      9343      4431     10282      4674     10153      4700      9807      4824      9554      4915      9597      4882
dram[5]:       9384      4684      9274      4430      9511      4428     10315      4690     10047      4697      9770      4825      9654      4934      9604      4890
dram[6]:       9495      4687      9197      4439      9561      4449     10315      4684      9993      4712      9796      4821      9730      5048      9594      4837
dram[7]:       9447      4695      9227      4423      9426      4447     10379      4677     10009      4822      9786      4720      9778      5061      9537      4841
dram[8]:       9430      4727      9247      4420      9458      4402     10426      4680     10144      4843      9746      4710      9792      5071      9549      4845
dram[9]:       9368      4636      9438      4419      9447      4412     10248      4683     10057      4766      9791      4711      9716      5049      9503      4940
dram[10]:       9417      4655      9294      4444      9455      4417     10309      4690     10070      4778      9729      4769      9701      4932      9687      4958
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5267396 n_nop=5159236 n_act=5096 n_pre=5080 n_req=24496 n_rd=65008 n_write=32976 bw_util=0.0372
n_activity=382757 dram_eff=0.512
bk0: 4316a 5228802i bk1: 4304a 5228263i bk2: 4240a 5229649i bk3: 4232a 5229802i bk4: 4112a 5232054i bk5: 4092a 5231314i bk6: 3780a 5234578i bk7: 3768a 5234054i bk8: 3796a 5234168i bk9: 3792a 5233215i bk10: 3812a 5232972i bk11: 3812a 5233513i bk12: 4172a 5230740i bk13: 4152a 5230433i bk14: 4332a 5227931i bk15: 4296a 5228341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.095133
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7ff12bf901a0 :  mf: uid=3857308, sid17:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (4169636), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5267396 n_nop=5158996 n_act=5189 n_pre=5173 n_req=24510 n_rd=65062 n_write=32976 bw_util=0.03722
n_activity=386593 dram_eff=0.5072
bk0: 4320a 5229442i bk1: 4312a 5228997i bk2: 4208a 5230323i bk3: 4176a 5230114i bk4: 4180a 5230018i bk5: 4182a 5229848i bk6: 3756a 5234414i bk7: 3756a 5234256i bk8: 3788a 5234878i bk9: 3788a 5233625i bk10: 3832a 5233724i bk11: 3820a 5233201i bk12: 4160a 5231312i bk13: 4164a 5230937i bk14: 4320a 5228118i bk15: 4300a 5228825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0946242
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5267396 n_nop=5159112 n_act=5128 n_pre=5112 n_req=24511 n_rd=65044 n_write=33000 bw_util=0.03723
n_activity=382580 dram_eff=0.5125
bk0: 4380a 5227754i bk1: 4372a 5226891i bk2: 4164a 5230130i bk3: 4160a 5230687i bk4: 4196a 5230178i bk5: 4172a 5230277i bk6: 3764a 5234474i bk7: 3756a 5233449i bk8: 3788a 5234304i bk9: 3792a 5233475i bk10: 3816a 5233525i bk11: 3804a 5233656i bk12: 4184a 5231102i bk13: 4164a 5230487i bk14: 4272a 5228679i bk15: 4260a 5228569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0975634
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5267396 n_nop=5158918 n_act=5225 n_pre=5209 n_req=24511 n_rd=65068 n_write=32976 bw_util=0.03723
n_activity=384972 dram_eff=0.5094
bk0: 4392a 5228682i bk1: 4380a 5227792i bk2: 4184a 5229986i bk3: 4164a 5229951i bk4: 4188a 5229764i bk5: 4184a 5230846i bk6: 3744a 5234172i bk7: 3740a 5234208i bk8: 3816a 5234015i bk9: 3804a 5233090i bk10: 3836a 5234342i bk11: 3824a 5232501i bk12: 4156a 5230731i bk13: 4168a 5229674i bk14: 4248a 5229088i bk15: 4240a 5229260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0940677
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5267396 n_nop=5159228 n_act=5048 n_pre=5032 n_req=24522 n_rd=65088 n_write=33000 bw_util=0.03724
n_activity=385543 dram_eff=0.5088
bk0: 4376a 5229217i bk1: 4372a 5228429i bk2: 4192a 5231086i bk3: 4168a 5231186i bk4: 4132a 5230968i bk5: 4120a 5231510i bk6: 3836a 5233595i bk7: 3824a 5232385i bk8: 3784a 5234341i bk9: 3792a 5233263i bk10: 3812a 5234954i bk11: 3816a 5233510i bk12: 4172a 5231655i bk13: 4164a 5230678i bk14: 4272a 5229475i bk15: 4256a 5228688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0923811
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc01ef480, atomic=0 1 entries : 0x7ff12bd7eb00 :  mf: uid=3857306, sid17:w10, part=5, addr=0xc01ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (4169631), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5267396 n_nop=5159128 n_act=5124 n_pre=5108 n_req=24509 n_rd=65060 n_write=32976 bw_util=0.03722
n_activity=384661 dram_eff=0.5097
bk0: 4344a 5229234i bk1: 4328a 5228960i bk2: 4236a 5230129i bk3: 4232a 5229525i bk4: 4120a 5230601i bk5: 4128a 5231091i bk6: 3820a 5234222i bk7: 3804a 5233367i bk8: 3800a 5233796i bk9: 3796a 5232511i bk10: 3824a 5233967i bk11: 3812a 5233021i bk12: 4144a 5231019i bk13: 4148a 5230879i bk14: 4264a 5229592i bk15: 4260a 5229527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0935648
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5267396 n_nop=5159260 n_act=5096 n_pre=5080 n_req=24490 n_rd=64984 n_write=32976 bw_util=0.03719
n_activity=384768 dram_eff=0.5092
bk0: 4308a 5229419i bk1: 4316a 5228570i bk2: 4244a 5230450i bk3: 4220a 5229644i bk4: 4108a 5230620i bk5: 4092a 5231116i bk6: 3828a 5233343i bk7: 3812a 5233346i bk8: 3784a 5234091i bk9: 3776a 5233952i bk10: 3824a 5234244i bk11: 3828a 5233587i bk12: 4092a 5231832i bk13: 4084a 5231057i bk14: 4340a 5228736i bk15: 4328a 5227301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0919141
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc01ef680, atomic=0 1 entries : 0x7ff1293ff310 :  mf: uid=3857307, sid17:w11, part=7, addr=0xc01ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (4169635), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5267396 n_nop=5158916 n_act=5180 n_pre=5164 n_req=24534 n_rd=65112 n_write=33024 bw_util=0.03726
n_activity=384664 dram_eff=0.5102
bk0: 4336a 5228464i bk1: 4328a 5228036i bk2: 4232a 5229703i bk3: 4244a 5228923i bk4: 4104a 5231491i bk5: 4096a 5231584i bk6: 3836a 5234223i bk7: 3820a 5233550i bk8: 3768a 5233896i bk9: 3764a 5232248i bk10: 3888a 5233546i bk11: 3876a 5232889i bk12: 4076a 5231655i bk13: 4084a 5230948i bk14: 4340a 5228479i bk15: 4320a 5228201i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.094447
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5267396 n_nop=5159128 n_act=5158 n_pre=5142 n_req=24492 n_rd=64992 n_write=32976 bw_util=0.0372
n_activity=384954 dram_eff=0.509
bk0: 4320a 5229893i bk1: 4316a 5228575i bk2: 4268a 5229824i bk3: 4248a 5230282i bk4: 4084a 5231434i bk5: 4068a 5231335i bk6: 3824a 5233920i bk7: 3816a 5233216i bk8: 3736a 5234594i bk9: 3740a 5235070i bk10: 3896a 5232991i bk11: 3888a 5233519i bk12: 4068a 5232006i bk13: 4080a 5230625i bk14: 4324a 5228079i bk15: 4316a 5227841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0912624
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5267396 n_nop=5159272 n_act=5054 n_pre=5038 n_req=24508 n_rd=65056 n_write=32976 bw_util=0.03722
n_activity=383671 dram_eff=0.511
bk0: 4400a 5227790i bk1: 4396a 5227084i bk2: 4228a 5229262i bk3: 4236a 5228722i bk4: 4080a 5232010i bk5: 4056a 5232063i bk6: 3824a 5233747i bk7: 3812a 5233551i bk8: 3768a 5234727i bk9: 3760a 5233354i bk10: 3888a 5232848i bk11: 3888a 5232783i bk12: 4092a 5231934i bk13: 4080a 5231667i bk14: 4288a 5229606i bk15: 4260a 5229195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0935223
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5267396 n_nop=5159102 n_act=5117 n_pre=5101 n_req=24519 n_rd=65052 n_write=33024 bw_util=0.03724
n_activity=384280 dram_eff=0.5104
bk0: 4380a 5228975i bk1: 4380a 5227972i bk2: 4252a 5229423i bk3: 4232a 5228725i bk4: 4076a 5230721i bk5: 4056a 5230755i bk6: 3816a 5234298i bk7: 3804a 5233658i bk8: 3748a 5234304i bk9: 3748a 5234715i bk10: 3872a 5233241i bk11: 3864a 5233110i bk12: 4152a 5231843i bk13: 4160a 5230277i bk14: 4260a 5229250i bk15: 4252a 5228096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0940307

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12734, Miss = 8140, Miss_rate = 0.639, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[1]: Access = 12700, Miss = 8112, Miss_rate = 0.639, Pending_hits = 948, Reservation_fails = 0
L2_cache_bank[2]: Access = 12706, Miss = 8141, Miss_rate = 0.641, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[3]: Access = 12684, Miss = 8125, Miss_rate = 0.641, Pending_hits = 947, Reservation_fails = 0
L2_cache_bank[4]: Access = 12690, Miss = 8141, Miss_rate = 0.642, Pending_hits = 213, Reservation_fails = 0
L2_cache_bank[5]: Access = 12687, Miss = 8120, Miss_rate = 0.640, Pending_hits = 954, Reservation_fails = 0
L2_cache_bank[6]: Access = 12675, Miss = 8141, Miss_rate = 0.642, Pending_hits = 218, Reservation_fails = 0
L2_cache_bank[7]: Access = 12675, Miss = 8126, Miss_rate = 0.641, Pending_hits = 966, Reservation_fails = 0
L2_cache_bank[8]: Access = 12715, Miss = 8144, Miss_rate = 0.641, Pending_hits = 239, Reservation_fails = 0
L2_cache_bank[9]: Access = 12718, Miss = 8128, Miss_rate = 0.639, Pending_hits = 989, Reservation_fails = 0
L2_cache_bank[10]: Access = 12712, Miss = 8138, Miss_rate = 0.640, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[11]: Access = 12706, Miss = 8127, Miss_rate = 0.640, Pending_hits = 961, Reservation_fails = 0
L2_cache_bank[12]: Access = 12700, Miss = 8132, Miss_rate = 0.640, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[13]: Access = 12706, Miss = 8114, Miss_rate = 0.639, Pending_hits = 957, Reservation_fails = 0
L2_cache_bank[14]: Access = 12724, Miss = 8145, Miss_rate = 0.640, Pending_hits = 219, Reservation_fails = 0
L2_cache_bank[15]: Access = 12724, Miss = 8133, Miss_rate = 0.639, Pending_hits = 960, Reservation_fails = 0
L2_cache_bank[16]: Access = 12709, Miss = 8130, Miss_rate = 0.640, Pending_hits = 224, Reservation_fails = 0
L2_cache_bank[17]: Access = 12703, Miss = 8118, Miss_rate = 0.639, Pending_hits = 950, Reservation_fails = 0
L2_cache_bank[18]: Access = 12703, Miss = 8142, Miss_rate = 0.641, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[19]: Access = 12709, Miss = 8122, Miss_rate = 0.639, Pending_hits = 958, Reservation_fails = 1
L2_cache_bank[20]: Access = 12724, Miss = 8139, Miss_rate = 0.640, Pending_hits = 211, Reservation_fails = 0
L2_cache_bank[21]: Access = 12724, Miss = 8124, Miss_rate = 0.638, Pending_hits = 948, Reservation_fails = 0
L2_total_cache_accesses = 279528
L2_total_cache_misses = 178882
L2_total_cache_miss_rate = 0.6399
L2_total_cache_pending_hits = 13000
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 83083
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12832
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 92389
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 86475
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 188304
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 90720
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=898624
icnt_total_pkts_simt_to_mem=642408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57932
	minimum = 6
	maximum = 50
Network latency average = 8.36551
	minimum = 6
	maximum = 39
Slowest packet = 466928
Flit latency average = 6.7614
	minimum = 6
	maximum = 35
Slowest flit = 1287799
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.022348
	minimum = 0.0176847 (at node 0)
	maximum = 0.026527 (at node 15)
Accepted packet rate average = 0.022348
	minimum = 0.0176847 (at node 0)
	maximum = 0.026527 (at node 15)
Injected flit rate average = 0.0615945
	minimum = 0.0407516 (at node 0)
	maximum = 0.0816474 (at node 42)
Accepted flit rate average= 0.0615945
	minimum = 0.0567062 (at node 0)
	maximum = 0.0850593 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.72937 (6 samples)
	minimum = 6 (6 samples)
	maximum = 49.3333 (6 samples)
Network latency average = 8.48983 (6 samples)
	minimum = 6 (6 samples)
	maximum = 46 (6 samples)
Flit latency average = 7.01007 (6 samples)
	minimum = 6 (6 samples)
	maximum = 43.3333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0168367 (6 samples)
	minimum = 0.0133235 (6 samples)
	maximum = 0.0199849 (6 samples)
Accepted packet rate average = 0.0168367 (6 samples)
	minimum = 0.0133235 (6 samples)
	maximum = 0.0199849 (6 samples)
Injected flit rate average = 0.0464046 (6 samples)
	minimum = 0.0307011 (6 samples)
	maximum = 0.0615166 (6 samples)
Accepted flit rate average = 0.0464046 (6 samples)
	minimum = 0.0427229 (6 samples)
	maximum = 0.064083 (6 samples)
Injected packet size average = 2.75616 (6 samples)
Accepted packet size average = 2.75616 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 53 min, 59 sec (6839 sec)
gpgpu_simulation_rate = 25309 (inst/sec)
gpgpu_simulation_rate = 609 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 7: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 7 
gpu_sim_cycle = 41518
gpu_sim_insn = 28848876
gpu_ipc =     694.8522
gpu_tot_sim_cycle = 4433305
gpu_tot_sim_insn = 201942132
gpu_tot_ipc =      45.5511
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 4776
partiton_reqs_in_parallel = 913396
partiton_reqs_in_parallel_total    = 62408214
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      14.2832
partiton_reqs_in_parallel_util = 913396
partiton_reqs_in_parallel_util_total    = 62408214
gpu_sim_cycle_parition_util = 41518
gpu_tot_sim_cycle_parition_util    = 2836737
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 279528
L2_BW  =     106.1668 GB/Sec
L2_BW_total  =       6.9706 GB/Sec
gpu_total_sim_rate=29023

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4054596
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 12544
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1301
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10912
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4052156
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12544
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4054596
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
33813, 32537, 32552, 33728, 33813, 32553, 32553, 33717, 9671, 9282, 9311, 6029, 
gpgpu_n_tot_thrd_icount = 233235968
gpgpu_n_tot_w_icount = 7288624
gpgpu_n_stall_shd_mem = 19177
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 219688
gpgpu_n_mem_write_global = 105840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 5363456
gpgpu_n_store_insn = 3333960
gpgpu_n_shmem_insn = 22087016
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 401408
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 108
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:198450	W0_Idle:3340707	W0_Scoreboard:149019654	W1:423360	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2857260	W32:4008004
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1757504 {8:219688,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14394240 {136:105840,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 24797248 {40:52920,136:166768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 846720 {8:105840,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 5994 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 4433304 
mrq_lat_table:166022 	26981 	13657 	39046 	39091 	21751 	7287 	2271 	118 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	184752 	115557 	399 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	222034 	6162 	38 	0 	72944 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	181751 	37476 	489 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	15120 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1628 	91 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  5.375350  5.307479  5.078167  5.213296  5.250000  5.114943  5.579124  5.513333  5.602007  5.693878  4.865889  4.795977  5.633333  5.757764  5.381616  5.239782 
dram[1]:  5.133690  5.047369  5.216901  5.423530  5.002740  5.046961  5.159375  4.957958  5.449512  5.558139  4.869186  4.976191  5.892064  5.593373  5.089710  4.984456 
dram[2]:  5.441667  5.361644  5.128134  5.168540  5.414201  5.181818  5.366883  5.257962  5.467320  5.348243  4.943787  4.834783  5.911111  5.749226  5.194520  5.075067 
dram[3]:  5.274194  5.210106  5.057534  5.320809  4.940540  4.911290  5.198738  5.179245  5.169231  5.020958  4.920588  4.840580  5.760870  5.579579  5.192307  5.102703 
dram[4]:  5.379121  5.303523  5.325648  5.277937  5.099432  5.164265  5.415336  5.423077  5.274448  5.166667  5.394822  5.312102  5.958333  6.088525  5.511628  5.141304 
dram[5]:  5.262295  5.251366  5.245810  5.332386  4.882834  4.997214  5.693603  5.477273  5.156923  5.218069  5.030120  4.976120  5.769470  5.564565  5.189041  4.968504 
dram[6]:  5.209239  5.186487  5.449275  5.339031  5.082386  5.085470  5.569079  5.430868  5.036145  5.154321  5.122699  5.033133  5.725552  5.905538  5.566092  5.198925 
dram[7]:  5.256831  5.294766  5.114441  5.193370  5.137931  4.866485  5.575658  5.472492  5.051988  4.813411  5.150602  5.141566  5.659375  5.527439  5.249322  5.070866 
dram[8]:  5.274725  5.090186  5.357955  5.420749  5.056980  4.988732  5.677852  5.504886  5.186120  5.140625  5.020528  5.181818  5.653125  5.457831  5.182306  5.028646 
dram[9]:  5.470752  5.378082  5.299435  5.365714  5.295522  5.080460  5.602649  5.725424  5.395425  5.285256  5.044248  5.014663  5.689655  5.490909  5.555555  5.272981 
dram[10]:  5.396694  5.237968  5.346591  5.317280  5.094828  5.037037  5.522876  5.604651  5.176101  5.292604  5.105740  5.177914  5.961415  5.746130  5.088710  4.911688 
average row locality = 316226/59934 = 5.276237
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1268      1265      1244      1242      1201      1196      1118      1115      1115      1114      1115      1115      1235      1230      1275      1266 
dram[1]:      1269      1267      1233      1225      1221      1222      1112      1112      1113      1113      1121      1118      1232      1233      1272      1267 
dram[2]:      1287      1285      1222      1221      1225      1219      1114      1112      1113      1114      1117      1114      1238      1233      1257      1254 
dram[3]:      1290      1287      1227      1222      1223      1222      1109      1108      1120      1117      1122      1119      1231      1234      1251      1249 
dram[4]:      1286      1285      1229      1223      1207      1204      1135      1132      1112      1114      1116      1117      1235      1233      1257      1253 
dram[5]:      1275      1271      1242      1241      1204      1206      1131      1127      1116      1115      1119      1116      1228      1229      1255      1254 
dram[6]:      1266      1268      1244      1238      1201      1197      1133      1129      1112      1110      1119      1120      1212      1210      1277      1274 
dram[7]:      1273      1271      1241      1244      1200      1198      1135      1131      1106      1105      1138      1135      1208      1210      1277      1272 
dram[8]:      1269      1268      1250      1245      1194      1190      1132      1130      1098      1099      1140      1138      1206      1209      1273      1271 
dram[9]:      1292      1291      1240      1242      1193      1187      1132      1129      1105      1103      1138      1138      1212      1209      1261      1254 
dram[10]:      1287      1287      1246      1241      1192      1187      1130      1127      1100      1100      1132      1130      1230      1232      1254      1252 
total reads: 210386
bank skew: 1292/1098 = 1.18
chip skew: 19144/19110 = 1.00
number of total write accesses:
dram[0]:       651       651       640       640       584       584       539       539       560       560       554       554       624       624       657       657 
dram[1]:       651       651       619       619       605       605       539       539       560       560       554       554       624       624       657       657 
dram[2]:       672       672       619       619       605       605       539       539       560       560       554       554       624       624       639       639 
dram[3]:       672       672       619       619       605       605       539       539       560       560       551       551       624       624       639       639 
dram[4]:       672       672       619       619       588       588       560       560       560       560       551       551       624       624       639       639 
dram[5]:       651       651       636       636       588       588       560       560       560       560       551       551       624       624       639       639 
dram[6]:       651       651       636       636       588       588       560       560       560       560       551       551       603       603       660       660 
dram[7]:       651       651       636       636       588       588       560       560       546       546       572       572       603       603       660       660 
dram[8]:       651       651       636       636       581       581       560       560       546       546       572       572       603       603       660       660 
dram[9]:       672       672       636       636       581       581       560       560       546       546       572       572       603       603       639       639 
dram[10]:       672       672       636       636       581       581       560       560       546       546       558       558       624       624       639       639 
total reads: 105840
bank skew: 672/539 = 1.25
chip skew: 9632/9618 = 1.00
average mf latency per bank:
dram[0]:       8125      4105      7928      3852      8140      3803      8794      4088      8624      4043      8534      4121      8123      4184      8206      4160
dram[1]:       8146      4110      7973      3950      8142      3722      8829      4098      8566      4044      8505      4111      8160      4182      8119      4159
dram[2]:       8143      4019      8041      3960      8071      3727      8837      4098      8571      4042      8422      4123      8176      4172      8154      4185
dram[3]:       8070      4009      8012      3958      8069      3722      8845      4110      8552      4035      8388      4146      8235      4179      8227      4197
dram[4]:       8108      4006      8009      3950      8069      3840      8768      4001      8696      4042      8414      4153      8113      4186      8207      4187
dram[5]:       8047      4029      7978      3826      8210      3839      8792      4012      8609      4040      8385      4153      8192      4201      8212      4194
dram[6]:       8135      4031      7913      3832      8251      3853      8794      4008      8560      4051      8407      4152      8257      4296      8205      4149
dram[7]:       8100      4038      7936      3821      8135      3852      8850      4003      8579      4147      8398      4064      8295      4308      8156      4152
dram[8]:       8082      4065      7959      3818      8164      3813      8887      4005      8687      4164      8365      4056      8305      4315      8163      4155
dram[9]:       8032      3989      8117      3816      8153      3821      8737      4007      8625      4102      8402      4057      8246      4297      8130      4236
dram[10]:       8069      4003      7998      3838      8159      3825      8786      4012      8632      4111      8355      4109      8233      4200      8282      4251
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5344487 n_nop=5218779 n_act=5398 n_pre=5382 n_req=28732 n_rd=76456 n_write=38472 bw_util=0.04301
n_activity=438839 dram_eff=0.5238
bk0: 5072a 5298863i bk1: 5060a 5298782i bk2: 4976a 5300019i bk3: 4968a 5300263i bk4: 4804a 5303220i bk5: 4784a 5302380i bk6: 4472a 5305133i bk7: 4460a 5304982i bk8: 4460a 5305297i bk9: 4456a 5304339i bk10: 4460a 5303978i bk11: 4460a 5304762i bk12: 4940a 5300867i bk13: 4920a 5300350i bk14: 5100a 5297606i bk15: 5064a 5298704i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.110656
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5344487 n_nop=5218453 n_act=5529 n_pre=5513 n_req=28748 n_rd=76520 n_write=38472 bw_util=0.04303
n_activity=443536 dram_eff=0.5185
bk0: 5076a 5299605i bk1: 5068a 5299376i bk2: 4932a 5301450i bk3: 4900a 5301156i bk4: 4884a 5300768i bk5: 4888a 5301150i bk6: 4448a 5305267i bk7: 4448a 5304943i bk8: 4452a 5305908i bk9: 4452a 5304730i bk10: 4484a 5304832i bk11: 4472a 5304472i bk12: 4928a 5301459i bk13: 4932a 5301596i bk14: 5088a 5298212i bk15: 5068a 5298816i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.109609
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7ff1532004c0 :  mf: uid=4499950, sid25:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (4433299), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5344487 n_nop=5218647 n_act=5430 n_pre=5414 n_req=28749 n_rd=76500 n_write=38496 bw_util=0.04303
n_activity=439539 dram_eff=0.5233
bk0: 5148a 5297971i bk1: 5140a 5297396i bk2: 4888a 5300764i bk3: 4884a 5301524i bk4: 4900a 5300938i bk5: 4876a 5301668i bk6: 4456a 5305395i bk7: 4448a 5304566i bk8: 4452a 5305781i bk9: 4456a 5304810i bk10: 4468a 5304355i bk11: 4456a 5304854i bk12: 4952a 5300647i bk13: 4932a 5301120i bk14: 5028a 5298979i bk15: 5016a 5298830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.113209
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5344487 n_nop=5218369 n_act=5569 n_pre=5553 n_req=28749 n_rd=76524 n_write=38472 bw_util=0.04303
n_activity=441861 dram_eff=0.5205
bk0: 5160a 5298222i bk1: 5148a 5298000i bk2: 4908a 5300940i bk3: 4888a 5300833i bk4: 4892a 5300873i bk5: 4888a 5301947i bk6: 4436a 5304843i bk7: 4432a 5304861i bk8: 4480a 5304859i bk9: 4468a 5304568i bk10: 4488a 5305591i bk11: 4476a 5303991i bk12: 4924a 5300459i bk13: 4936a 5299908i bk14: 5004a 5299253i bk15: 4996a 5299744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.109462
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7ff12062b140 :  mf: uid=4499951, sid25:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (4433303), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5344487 n_nop=5218755 n_act=5346 n_pre=5330 n_req=28764 n_rd=76552 n_write=38504 bw_util=0.04306
n_activity=442363 dram_eff=0.5202
bk0: 5144a 5299429i bk1: 5140a 5298935i bk2: 4916a 5301939i bk3: 4892a 5301974i bk4: 4828a 5302127i bk5: 4816a 5303061i bk6: 4540a 5304797i bk7: 4528a 5303358i bk8: 4448a 5305527i bk9: 4456a 5304418i bk10: 4464a 5305762i bk11: 4468a 5304995i bk12: 4940a 5301528i bk13: 4932a 5300963i bk14: 5028a 5299370i bk15: 5012a 5299143i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.106974
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5344487 n_nop=5218543 n_act=5486 n_pre=5470 n_req=28747 n_rd=76516 n_write=38472 bw_util=0.04303
n_activity=441713 dram_eff=0.5206
bk0: 5100a 5299182i bk1: 5084a 5299831i bk2: 4968a 5301232i bk3: 4964a 5300290i bk4: 4816a 5301780i bk5: 4824a 5302281i bk6: 4524a 5304830i bk7: 4508a 5304188i bk8: 4464a 5304631i bk9: 4460a 5303613i bk10: 4476a 5305368i bk11: 4464a 5304128i bk12: 4912a 5301164i bk13: 4916a 5301002i bk14: 5020a 5299450i bk15: 5016a 5299693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.108577
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5344487 n_nop=5218771 n_act=5410 n_pre=5394 n_req=28728 n_rd=76440 n_write=38472 bw_util=0.043
n_activity=441756 dram_eff=0.5203
bk0: 5064a 5300042i bk1: 5072a 5299202i bk2: 4976a 5301190i bk3: 4952a 5300433i bk4: 4804a 5301703i bk5: 4788a 5302626i bk6: 4532a 5304769i bk7: 4516a 5304514i bk8: 4448a 5304833i bk9: 4440a 5304771i bk10: 4476a 5304972i bk11: 4480a 5304835i bk12: 4848a 5302162i bk13: 4840a 5301805i bk14: 5108a 5298817i bk15: 5096a 5297708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.106302
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5344487 n_nop=5218363 n_act=5518 n_pre=5502 n_req=28776 n_rd=76576 n_write=38528 bw_util=0.04307
n_activity=441477 dram_eff=0.5214
bk0: 5092a 5298616i bk1: 5084a 5298919i bk2: 4964a 5300443i bk3: 4976a 5300090i bk4: 4800a 5302590i bk5: 4792a 5302206i bk6: 4540a 5305080i bk7: 4524a 5304671i bk8: 4424a 5305435i bk9: 4420a 5303246i bk10: 4552a 5304474i bk11: 4540a 5304128i bk12: 4832a 5301531i bk13: 4840a 5301170i bk14: 5108a 5298816i bk15: 5088a 5298396i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.10897
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5344487 n_nop=5218647 n_act=5468 n_pre=5452 n_req=28730 n_rd=76448 n_write=38472 bw_util=0.04301
n_activity=442136 dram_eff=0.5198
bk0: 5076a 5299877i bk1: 5072a 5299209i bk2: 5000a 5300929i bk3: 4980a 5300914i bk4: 4776a 5302724i bk5: 4760a 5303126i bk6: 4528a 5305186i bk7: 4520a 5304393i bk8: 4392a 5305920i bk9: 4396a 5306406i bk10: 4560a 5303688i bk11: 4552a 5304685i bk12: 4824a 5302599i bk13: 4836a 5301259i bk14: 5092a 5298108i bk15: 5084a 5297916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.106304
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ff1205f0180 :  mf: uid=4499952, sid25:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (4433304), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5344487 n_nop=5218817 n_act=5356 n_pre=5340 n_req=28744 n_rd=76502 n_write=38472 bw_util=0.04303
n_activity=440901 dram_eff=0.5215
bk0: 5168a 5298296i bk1: 5164a 5297534i bk2: 4960a 5300364i bk3: 4966a 5299290i bk4: 4772a 5303271i bk5: 4748a 5303534i bk6: 4528a 5304895i bk7: 4516a 5304950i bk8: 4420a 5306369i bk9: 4412a 5304764i bk10: 4552a 5303593i bk11: 4552a 5304168i bk12: 4848a 5301750i bk13: 4836a 5302093i bk14: 5044a 5299829i bk15: 5016a 5299363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.108677
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5344487 n_nop=5218617 n_act=5425 n_pre=5409 n_req=28759 n_rd=76508 n_write=38528 bw_util=0.04305
n_activity=441540 dram_eff=0.5211
bk0: 5148a 5299391i bk1: 5148a 5298540i bk2: 4984a 5300512i bk3: 4964a 5299732i bk4: 4768a 5301720i bk5: 4748a 5302456i bk6: 4520a 5305316i bk7: 4508a 5304382i bk8: 4400a 5305562i bk9: 4400a 5305801i bk10: 4528a 5304164i bk11: 4520a 5304421i bk12: 4920a 5301882i bk13: 4928a 5300456i bk14: 5016a 5299299i bk15: 5008a 5298506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.108612

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14847, Miss = 9571, Miss_rate = 0.645, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[1]: Access = 14812, Miss = 9543, Miss_rate = 0.644, Pending_hits = 1143, Reservation_fails = 0
L2_cache_bank[2]: Access = 14819, Miss = 9573, Miss_rate = 0.646, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[3]: Access = 14798, Miss = 9557, Miss_rate = 0.646, Pending_hits = 1145, Reservation_fails = 0
L2_cache_bank[4]: Access = 14805, Miss = 9573, Miss_rate = 0.647, Pending_hits = 260, Reservation_fails = 0
L2_cache_bank[5]: Access = 14802, Miss = 9552, Miss_rate = 0.645, Pending_hits = 1141, Reservation_fails = 0
L2_cache_bank[6]: Access = 14788, Miss = 9573, Miss_rate = 0.647, Pending_hits = 271, Reservation_fails = 0
L2_cache_bank[7]: Access = 14787, Miss = 9558, Miss_rate = 0.646, Pending_hits = 1167, Reservation_fails = 0
L2_cache_bank[8]: Access = 14829, Miss = 9577, Miss_rate = 0.646, Pending_hits = 288, Reservation_fails = 0
L2_cache_bank[9]: Access = 14833, Miss = 9561, Miss_rate = 0.645, Pending_hits = 1181, Reservation_fails = 0
L2_cache_bank[10]: Access = 14826, Miss = 9570, Miss_rate = 0.645, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[11]: Access = 14819, Miss = 9559, Miss_rate = 0.645, Pending_hits = 1152, Reservation_fails = 0
L2_cache_bank[12]: Access = 14812, Miss = 9564, Miss_rate = 0.646, Pending_hits = 271, Reservation_fails = 0
L2_cache_bank[13]: Access = 14819, Miss = 9546, Miss_rate = 0.644, Pending_hits = 1151, Reservation_fails = 0
L2_cache_bank[14]: Access = 14840, Miss = 9578, Miss_rate = 0.645, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[15]: Access = 14840, Miss = 9566, Miss_rate = 0.645, Pending_hits = 1161, Reservation_fails = 0
L2_cache_bank[16]: Access = 14823, Miss = 9562, Miss_rate = 0.645, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[17]: Access = 14816, Miss = 9550, Miss_rate = 0.645, Pending_hits = 1136, Reservation_fails = 0
L2_cache_bank[18]: Access = 14815, Miss = 9573, Miss_rate = 0.646, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[19]: Access = 14822, Miss = 9553, Miss_rate = 0.645, Pending_hits = 1151, Reservation_fails = 1
L2_cache_bank[20]: Access = 14840, Miss = 9571, Miss_rate = 0.645, Pending_hits = 257, Reservation_fails = 0
L2_cache_bank[21]: Access = 14840, Miss = 9556, Miss_rate = 0.644, Pending_hits = 1140, Reservation_fails = 0
L2_total_cache_accesses = 326032
L2_total_cache_misses = 210386
L2_total_cache_miss_rate = 0.6453
L2_total_cache_pending_hits = 15674
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 95409
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 108773
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 101595
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 219688
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 105840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=1047984
icnt_total_pkts_simt_to_mem=749392
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.62302
	minimum = 6
	maximum = 43
Network latency average = 8.43111
	minimum = 6
	maximum = 42
Slowest packet = 559796
Flit latency average = 6.87082
	minimum = 6
	maximum = 38
Slowest flit = 1546600
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0224024
	minimum = 0.0177277 (at node 1)
	maximum = 0.0265915 (at node 23)
Accepted packet rate average = 0.0224024
	minimum = 0.0177277 (at node 1)
	maximum = 0.0265915 (at node 23)
Injected flit rate average = 0.0617443
	minimum = 0.0408507 (at node 1)
	maximum = 0.081846 (at node 42)
Accepted flit rate average= 0.0617443
	minimum = 0.0568442 (at node 1)
	maximum = 0.0852663 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.71417 (7 samples)
	minimum = 6 (7 samples)
	maximum = 48.4286 (7 samples)
Network latency average = 8.48145 (7 samples)
	minimum = 6 (7 samples)
	maximum = 45.4286 (7 samples)
Flit latency average = 6.99017 (7 samples)
	minimum = 6 (7 samples)
	maximum = 42.5714 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0176318 (7 samples)
	minimum = 0.0139526 (7 samples)
	maximum = 0.0209287 (7 samples)
Accepted packet rate average = 0.0176318 (7 samples)
	minimum = 0.0139526 (7 samples)
	maximum = 0.0209287 (7 samples)
Injected flit rate average = 0.048596 (7 samples)
	minimum = 0.0321511 (7 samples)
	maximum = 0.0644208 (7 samples)
Accepted flit rate average = 0.048596 (7 samples)
	minimum = 0.0447403 (7 samples)
	maximum = 0.0671092 (7 samples)
Injected packet size average = 2.75616 (7 samples)
Accepted packet size average = 2.75616 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 55 min, 58 sec (6958 sec)
gpgpu_simulation_rate = 29023 (inst/sec)
gpgpu_simulation_rate = 637 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 8: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 8 
gpu_sim_cycle = 39556
gpu_sim_insn = 28848876
gpu_ipc =     729.3173
gpu_tot_sim_cycle = 4695011
gpu_tot_sim_insn = 230791008
gpu_tot_ipc =      49.1567
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 5178
partiton_reqs_in_parallel = 870232
partiton_reqs_in_parallel_total    = 63321610
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.6724
partiton_reqs_in_parallel_util = 870232
partiton_reqs_in_parallel_util_total    = 63321610
gpu_sim_cycle_parition_util = 39556
gpu_tot_sim_cycle_parition_util    = 2878255
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 326032
L2_BW  =     111.4328 GB/Sec
L2_BW_total  =       7.5208 GB/Sec
gpu_total_sim_rate=32620

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4633824
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1138
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12704
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4631384
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4633824
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
38639, 37175, 37198, 38545, 38639, 37192, 37199, 38527, 9671, 9282, 9311, 6029, 
gpgpu_n_tot_thrd_icount = 266555392
gpgpu_n_tot_w_icount = 8329856
gpgpu_n_stall_shd_mem = 19210
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 251072
gpgpu_n_mem_write_global = 120960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6129664
gpgpu_n_store_insn = 3810240
gpgpu_n_shmem_insn = 25242304
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 141
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:228150	W0_Idle:3356314	W0_Scoreboard:150168509	W1:483840	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:3265440	W32:4580576
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2008576 {8:251072,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16450560 {136:120960,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28339712 {40:60480,136:190592,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 967680 {8:120960,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 5273 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 4695010 
mrq_lat_table:185385 	29543 	15801 	44587 	46250 	27169 	10337 	3644 	132 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	213409 	133389 	414 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	265832 	8330 	59 	0 	73460 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	208418 	42130 	552 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	30240 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1706 	92 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  5.355231  5.322034  5.183771  5.279805  5.238579  5.121891  5.418338  5.425287  5.547550  5.560694  4.900510  4.743210  5.670241  5.844875  5.351089  5.203310 
dram[1]:  5.218009  5.140187  5.243243  5.368687  5.014252  4.911628  5.294944  5.080863  5.541787  5.672566  4.805486  4.920716  5.866667  5.575198  5.144522  4.981900 
dram[2]:  5.480488  5.409638  5.241975  5.226601  5.451031  5.272500  5.360795  5.236111  5.494286  5.329640  4.994805  4.873096  5.883333  5.773224  5.081967  4.936219 
dram[3]:  5.357143  5.250000  5.054632  5.281095  4.936916  4.934579  5.331445  5.283708  5.287671  5.125000  4.843829  4.824121  5.690027  5.563158  5.201923  4.981567 
dram[4]:  5.399038  5.357995  5.447570  5.323308  5.033980  5.088452  5.360111  5.396648  5.353760  5.200000  5.446023  5.372549  5.858726  5.935393  5.398010  5.060748 
dram[5]:  5.307693  5.272727  5.282927  5.332512  4.872941  4.900709  5.764179  5.634503  5.136000  5.245232  5.092838  4.966321  5.697297  5.579365  5.149644  4.936219 
dram[6]:  5.235714  5.215640  5.573265  5.473418  4.992754  5.068796  5.619186  5.433803  5.166667  5.217391  5.203252  5.177897  5.551075  5.730556  5.407317  5.077981 
dram[7]:  5.302885  5.336562  5.167065  5.211538  5.139304  4.902613  5.592485  5.564841  4.955614  4.730673  5.242667  5.179420  5.555256  5.530831  5.216471  4.993228 
dram[8]:  5.267942  5.130536  5.435000  5.436090  4.848700  4.862233  5.682353  5.561960  5.264624  5.223757  5.151833  5.242667  5.579946  5.440633  5.110855  4.913333 
dram[9]:  5.452785  5.346793  5.356436  5.361386  5.324676  5.034483  5.551724  5.690266  5.243094  5.152174  5.173684  5.041026  5.736111  5.557951  5.435000  5.196643 
dram[10]:  5.467153  5.324645  5.371287  5.399003  5.071782  4.997555  5.545977  5.618076  5.200550  5.332395  5.083770  5.173333  5.893855  5.677419  5.063084  4.821826 
average row locality = 362850/68766 = 5.276590
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1457      1454      1436      1434      1388      1383      1275      1272      1285      1284      1289      1289      1411      1406      1462      1453 
dram[1]:      1458      1456      1422      1414      1411      1412      1269      1269      1283      1283      1295      1292      1408      1409      1459      1454 
dram[2]:      1479      1477      1411      1410      1415      1409      1271      1269      1283      1284      1291      1288      1414      1409      1442      1439 
dram[3]:      1482      1479      1416      1411      1413      1412      1266      1265      1290      1287      1295      1292      1407      1410      1436      1434 
dram[4]:      1478      1477      1418      1412      1394      1391      1295      1292      1282      1284      1289      1290      1411      1409      1442      1438 
dram[5]:      1464      1460      1434      1433      1391      1393      1291      1287      1286      1285      1292      1289      1404      1405      1440      1439 
dram[6]:      1455      1457      1436      1430      1387      1383      1293      1289      1282      1280      1292      1293      1385      1383      1465      1462 
dram[7]:      1462      1460      1433      1436      1386      1384      1295      1291      1274      1273      1314      1311      1381      1383      1465      1460 
dram[8]:      1458      1457      1442      1437      1379      1375      1292      1290      1266      1267      1316      1314      1379      1382      1461      1459 
dram[9]:      1484      1483      1432      1434      1378      1372      1292      1289      1274      1272      1314      1314      1385      1382      1446      1439 
dram[10]:      1479      1479      1438      1433      1377      1372      1290      1287      1269      1269      1306      1304      1406      1408      1439      1437 
total reads: 241890
bank skew: 1484/1265 = 1.17
chip skew: 22008/21972 = 1.00
number of total write accesses:
dram[0]:       744       744       736       736       676       676       616       616       640       640       632       632       704       704       748       748 
dram[1]:       744       744       712       712       700       700       616       616       640       640       632       632       704       704       748       748 
dram[2]:       768       768       712       712       700       700       616       616       640       640       632       632       704       704       728       728 
dram[3]:       768       768       712       712       700       700       616       616       640       640       628       628       704       704       728       728 
dram[4]:       768       768       712       712       680       680       640       640       640       640       628       628       704       704       728       728 
dram[5]:       744       744       732       732       680       680       640       640       640       640       628       628       704       704       728       728 
dram[6]:       744       744       732       732       680       680       640       640       640       640       628       628       680       680       752       752 
dram[7]:       744       744       732       732       680       680       640       640       624       624       652       652       680       680       752       752 
dram[8]:       744       744       732       732       672       672       640       640       624       624       652       652       680       680       752       752 
dram[9]:       768       768       732       732       672       672       640       640       624       624       652       652       680       680       728       728 
dram[10]:       768       768       732       732       672       672       640       640       624       624       636       636       704       704       728       728 
total reads: 120960
bank skew: 768/616 = 1.25
chip skew: 11008/10992 = 1.00
average mf latency per bank:
dram[0]:       7113      3607      6906      3370      7070      3316      7734      3608      7534      3546      7445      3609      7168      3704      7203      3663
dram[1]:       7132      3612      6949      3455      7073      3248      7761      3616      7483      3547      7424      3602      7199      3703      7125      3662
dram[2]:       7129      3532      7003      3463      7013      3252      7769      3617      7486      3545      7349      3611      7217      3695      7153      3684
dram[3]:       7066      3523      6980      3461      7011      3248      7773      3626      7474      3540      7327      3635      7266      3700      7214      3694
dram[4]:       7098      3521      6978      3455      7013      3351      7708      3531      7595      3546      7347      3641      7160      3707      7199      3686
dram[5]:       7048      3542      6947      3346      7135      3351      7727      3540      7522      3545      7323      3640      7226      3719      7203      3692
dram[6]:       7121      3543      6892      3350      7171      3362      7729      3536      7476      3552      7343      3640      7286      3803      7197      3653
dram[7]:       7094      3550      6910      3342      7071      3362      7780      3533      7497      3639      7335      3563      7318      3814      7154      3655
dram[8]:       7076      3573      6935      3340      7095      3327      7810      3534      7586      3651      7307      3556      7325      3820      7159      3658
dram[9]:       7034      3507      7066      3338      7085      3333      7679      3536      7533      3596      7338      3557      7276      3804      7133      3729
dram[10]:       7064      3518      6966      3356      7090      3337      7721      3539      7536      3603      7301      3604      7263      3719      7263      3742
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5417935 n_nop=5273655 n_act=6208 n_pre=6192 n_req=32970 n_rd=87912 n_write=43968 bw_util=0.04868
n_activity=497800 dram_eff=0.5299
bk0: 5828a 5365100i bk1: 5816a 5365193i bk2: 5744a 5366219i bk3: 5736a 5366495i bk4: 5552a 5369065i bk5: 5532a 5368903i bk6: 5100a 5371908i bk7: 5088a 5372475i bk8: 5140a 5371578i bk9: 5136a 5371339i bk10: 5156a 5370651i bk11: 5156a 5372074i bk12: 5644a 5367777i bk13: 5624a 5367823i bk14: 5848a 5363618i bk15: 5812a 5364828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.140583
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5417935 n_nop=5273369 n_act=6319 n_pre=6303 n_req=32986 n_rd=87976 n_write=43968 bw_util=0.04871
n_activity=502997 dram_eff=0.5246
bk0: 5832a 5365639i bk1: 5824a 5365912i bk2: 5688a 5367494i bk3: 5656a 5367299i bk4: 5644a 5366850i bk5: 5648a 5367380i bk6: 5076a 5372488i bk7: 5076a 5372085i bk8: 5132a 5372991i bk9: 5132a 5372183i bk10: 5180a 5371753i bk11: 5168a 5371611i bk12: 5632a 5368260i bk13: 5636a 5368738i bk14: 5836a 5364435i bk15: 5816a 5365366i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.137479
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5417935 n_nop=5273551 n_act=6218 n_pre=6202 n_req=32991 n_rd=87964 n_write=44000 bw_util=0.04871
n_activity=498704 dram_eff=0.5292
bk0: 5916a 5363951i bk1: 5908a 5363700i bk2: 5644a 5367133i bk3: 5640a 5368022i bk4: 5660a 5367004i bk5: 5636a 5368380i bk6: 5084a 5372487i bk7: 5076a 5372179i bk8: 5132a 5373007i bk9: 5136a 5371902i bk10: 5164a 5371142i bk11: 5152a 5372154i bk12: 5656a 5367192i bk13: 5636a 5368366i bk14: 5768a 5364718i bk15: 5756a 5364823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.142515
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5417935 n_nop=5273257 n_act=6373 n_pre=6357 n_req=32987 n_rd=87980 n_write=43968 bw_util=0.04871
n_activity=500548 dram_eff=0.5272
bk0: 5928a 5364245i bk1: 5916a 5363973i bk2: 5664a 5367244i bk3: 5644a 5366727i bk4: 5652a 5366703i bk5: 5648a 5368049i bk6: 5064a 5371562i bk7: 5060a 5372682i bk8: 5160a 5371767i bk9: 5148a 5371836i bk10: 5180a 5372398i bk11: 5168a 5371414i bk12: 5628a 5366619i bk13: 5640a 5367185i bk14: 5744a 5365150i bk15: 5736a 5366139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.138589
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ff153831410 :  mf: uid=5142595, sid03:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (4695008), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5417935 n_nop=5273647 n_act=6148 n_pre=6132 n_req=33002 n_rd=88008 n_write=44000 bw_util=0.04873
n_activity=501655 dram_eff=0.5263
bk0: 5912a 5365231i bk1: 5908a 5364969i bk2: 5672a 5368232i bk3: 5648a 5368385i bk4: 5576a 5368213i bk5: 5564a 5369545i bk6: 5180a 5371677i bk7: 5168a 5370597i bk8: 5128a 5372218i bk9: 5136a 5371410i bk10: 5156a 5372805i bk11: 5160a 5372887i bk12: 5644a 5368340i bk13: 5636a 5368044i bk14: 5768a 5365238i bk15: 5752a 5364995i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.136969
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5417935 n_nop=5273435 n_act=6288 n_pre=6272 n_req=32985 n_rd=87972 n_write=43968 bw_util=0.0487
n_activity=500628 dram_eff=0.5271
bk0: 5856a 5364748i bk1: 5840a 5366360i bk2: 5736a 5367213i bk3: 5732a 5366403i bk4: 5564a 5367833i bk5: 5572a 5368614i bk6: 5164a 5371884i bk7: 5148a 5371766i bk8: 5144a 5371609i bk9: 5140a 5370675i bk10: 5168a 5372682i bk11: 5156a 5371883i bk12: 5616a 5367709i bk13: 5620a 5367989i bk14: 5760a 5365123i bk15: 5756a 5365963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.138659
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5417935 n_nop=5273687 n_act=6204 n_pre=6188 n_req=32964 n_rd=87888 n_write=43968 bw_util=0.04867
n_activity=500509 dram_eff=0.5269
bk0: 5820a 5365664i bk1: 5828a 5365457i bk2: 5744a 5366954i bk3: 5720a 5366825i bk4: 5548a 5367753i bk5: 5532a 5369404i bk6: 5172a 5371970i bk7: 5156a 5371495i bk8: 5128a 5371887i bk9: 5120a 5371681i bk10: 5168a 5371955i bk11: 5172a 5372527i bk12: 5540a 5368952i bk13: 5532a 5368893i bk14: 5860a 5364335i bk15: 5848a 5363457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.135515
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5417935 n_nop=5273227 n_act=6330 n_pre=6314 n_req=33016 n_rd=88032 n_write=44032 bw_util=0.04875
n_activity=499910 dram_eff=0.5284
bk0: 5848a 5364481i bk1: 5840a 5365398i bk2: 5732a 5366327i bk3: 5744a 5365977i bk4: 5544a 5368605i bk5: 5536a 5368796i bk6: 5180a 5371770i bk7: 5164a 5371713i bk8: 5096a 5372187i bk9: 5092a 5369868i bk10: 5256a 5371306i bk11: 5244a 5371496i bk12: 5524a 5368338i bk13: 5532a 5368150i bk14: 5860a 5364976i bk15: 5840a 5364320i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.138874
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7ff129548d30 :  mf: uid=5142596, sid03:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (4695010), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5417935 n_nop=5273517 n_act=6286 n_pre=6270 n_req=32966 n_rd=87894 n_write=43968 bw_util=0.04868
n_activity=500865 dram_eff=0.5265
bk0: 5832a 5365418i bk1: 5828a 5365748i bk2: 5768a 5366665i bk3: 5748a 5367077i bk4: 5516a 5368511i bk5: 5498a 5369609i bk6: 5168a 5372199i bk7: 5160a 5371639i bk8: 5064a 5372899i bk9: 5068a 5373864i bk10: 5264a 5370663i bk11: 5256a 5372254i bk12: 5516a 5369483i bk13: 5528a 5368440i bk14: 5844a 5364018i bk15: 5836a 5363676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.135151
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5417935 n_nop=5273687 n_act=6168 n_pre=6152 n_req=32982 n_rd=87960 n_write=43968 bw_util=0.0487
n_activity=499584 dram_eff=0.5282
bk0: 5936a 5364031i bk1: 5932a 5363490i bk2: 5728a 5366491i bk3: 5736a 5365051i bk4: 5512a 5369478i bk5: 5488a 5370177i bk6: 5168a 5372000i bk7: 5156a 5372333i bk8: 5096a 5373179i bk9: 5088a 5372055i bk10: 5256a 5370565i bk11: 5256a 5371442i bk12: 5540a 5368788i bk13: 5528a 5369285i bk14: 5784a 5366071i bk15: 5756a 5365645i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.137071
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ff14154dcb0 :  mf: uid=5142594, sid03:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (4695005), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5417935 n_nop=5273497 n_act=6225 n_pre=6209 n_req=33001 n_rd=87972 n_write=44032 bw_util=0.04873
n_activity=500764 dram_eff=0.5272
bk0: 5916a 5365283i bk1: 5916a 5364614i bk2: 5752a 5366648i bk3: 5732a 5365836i bk4: 5508a 5368206i bk5: 5488a 5368794i bk6: 5160a 5372492i bk7: 5148a 5371573i bk8: 5076a 5372597i bk9: 5076a 5373276i bk10: 5224a 5371326i bk11: 5216a 5371385i bk12: 5624a 5368214i bk13: 5632a 5367372i bk14: 5756a 5365194i bk15: 5748a 5364692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.138104

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16960, Miss = 11003, Miss_rate = 0.649, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[1]: Access = 16924, Miss = 10975, Miss_rate = 0.648, Pending_hits = 1153, Reservation_fails = 0
L2_cache_bank[2]: Access = 16932, Miss = 11005, Miss_rate = 0.650, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[3]: Access = 16912, Miss = 10989, Miss_rate = 0.650, Pending_hits = 1156, Reservation_fails = 0
L2_cache_bank[4]: Access = 16920, Miss = 11006, Miss_rate = 0.650, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[5]: Access = 16916, Miss = 10985, Miss_rate = 0.649, Pending_hits = 1150, Reservation_fails = 0
L2_cache_bank[6]: Access = 16900, Miss = 11005, Miss_rate = 0.651, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[7]: Access = 16900, Miss = 10990, Miss_rate = 0.650, Pending_hits = 1179, Reservation_fails = 0
L2_cache_bank[8]: Access = 16944, Miss = 11009, Miss_rate = 0.650, Pending_hits = 293, Reservation_fails = 0
L2_cache_bank[9]: Access = 16948, Miss = 10993, Miss_rate = 0.649, Pending_hits = 1195, Reservation_fails = 0
L2_cache_bank[10]: Access = 16940, Miss = 11002, Miss_rate = 0.649, Pending_hits = 293, Reservation_fails = 0
L2_cache_bank[11]: Access = 16932, Miss = 10991, Miss_rate = 0.649, Pending_hits = 1163, Reservation_fails = 0
L2_cache_bank[12]: Access = 16924, Miss = 10995, Miss_rate = 0.650, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[13]: Access = 16932, Miss = 10977, Miss_rate = 0.648, Pending_hits = 1158, Reservation_fails = 0
L2_cache_bank[14]: Access = 16956, Miss = 11010, Miss_rate = 0.649, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[15]: Access = 16956, Miss = 10998, Miss_rate = 0.649, Pending_hits = 1173, Reservation_fails = 0
L2_cache_bank[16]: Access = 16936, Miss = 10993, Miss_rate = 0.649, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[17]: Access = 16928, Miss = 10981, Miss_rate = 0.649, Pending_hits = 1142, Reservation_fails = 0
L2_cache_bank[18]: Access = 16928, Miss = 11005, Miss_rate = 0.650, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[19]: Access = 16936, Miss = 10985, Miss_rate = 0.649, Pending_hits = 1162, Reservation_fails = 1
L2_cache_bank[20]: Access = 16956, Miss = 11004, Miss_rate = 0.649, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[21]: Access = 16956, Miss = 10989, Miss_rate = 0.648, Pending_hits = 1148, Reservation_fails = 0
L2_total_cache_accesses = 372536
L2_total_cache_misses = 241890
L2_total_cache_miss_rate = 0.6493
L2_total_cache_pending_hits = 15841
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 110242
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 125157
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 116715
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 251072
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 120960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1197344
icnt_total_pkts_simt_to_mem=856376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53327
	minimum = 6
	maximum = 59
Network latency average = 8.40778
	minimum = 6
	maximum = 54
Slowest packet = 653159
Flit latency average = 6.86618
	minimum = 6
	maximum = 50
Slowest flit = 1800339
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235136
	minimum = 0.018607 (at node 0)
	maximum = 0.0279105 (at node 3)
Accepted packet rate average = 0.0235136
	minimum = 0.018607 (at node 0)
	maximum = 0.0279105 (at node 3)
Injected flit rate average = 0.064807
	minimum = 0.042877 (at node 0)
	maximum = 0.0859057 (at node 42)
Accepted flit rate average= 0.064807
	minimum = 0.0596638 (at node 0)
	maximum = 0.0894956 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.69156 (8 samples)
	minimum = 6 (8 samples)
	maximum = 49.75 (8 samples)
Network latency average = 8.47224 (8 samples)
	minimum = 6 (8 samples)
	maximum = 46.5 (8 samples)
Flit latency average = 6.97467 (8 samples)
	minimum = 6 (8 samples)
	maximum = 43.5 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.018367 (8 samples)
	minimum = 0.0145344 (8 samples)
	maximum = 0.0218014 (8 samples)
Accepted packet rate average = 0.018367 (8 samples)
	minimum = 0.0145344 (8 samples)
	maximum = 0.0218014 (8 samples)
Injected flit rate average = 0.0506224 (8 samples)
	minimum = 0.0334918 (8 samples)
	maximum = 0.0671064 (8 samples)
Accepted flit rate average = 0.0506224 (8 samples)
	minimum = 0.0466057 (8 samples)
	maximum = 0.0699075 (8 samples)
Injected packet size average = 2.75616 (8 samples)
Accepted packet size average = 2.75616 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 57 min, 55 sec (7075 sec)
gpgpu_simulation_rate = 32620 (inst/sec)
gpgpu_simulation_rate = 663 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 9: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 9 
gpu_sim_cycle = 38984
gpu_sim_insn = 28848876
gpu_ipc =     740.0184
gpu_tot_sim_cycle = 4956145
gpu_tot_sim_insn = 259639884
gpu_tot_ipc =      52.3875
gpu_tot_issued_cta = 576
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 5685
partiton_reqs_in_parallel = 857648
partiton_reqs_in_parallel_total    = 64191842
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.1250
partiton_reqs_in_parallel_util = 857648
partiton_reqs_in_parallel_util_total    = 64191842
gpu_sim_cycle_parition_util = 38984
gpu_tot_sim_cycle_parition_util    = 2917811
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 372536
L2_BW  =     113.0678 GB/Sec
L2_BW_total  =       8.0139 GB/Sec
gpu_total_sim_rate=36091

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5213052
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 16128
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1012
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14496
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5210612
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 16128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5213052
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
43465, 41817, 41844, 43360, 43465, 41840, 41845, 43339, 9671, 9282, 9311, 6029, 
gpgpu_n_tot_thrd_icount = 299874816
gpgpu_n_tot_w_icount = 9371088
gpgpu_n_stall_shd_mem = 19248
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 282456
gpgpu_n_mem_write_global = 136080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6895872
gpgpu_n_store_insn = 4286520
gpgpu_n_shmem_insn = 28397592
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 516096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 179
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:258569	W0_Idle:3371468	W0_Scoreboard:151297122	W1:544320	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:3673620	W32:5153148
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2259648 {8:282456,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18506880 {136:136080,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31882176 {40:68040,136:214416,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1088640 {8:136080,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 4712 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 4956144 
mrq_lat_table:207476 	33734 	18413 	49128 	51342 	31294 	13129 	4735 	221 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	246573 	146699 	444 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	309776 	10360 	72 	0 	73976 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	234650 	47205 	629 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	45360 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1781 	94 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  5.869977  5.835294  5.644342  5.745883  5.713580  5.590799  5.947222  5.922438  6.064246  6.078432  5.353961  5.187050  6.241559  6.394667  5.850117  5.695652 
dram[1]:  5.723502  5.640909  5.700713  5.834146  5.479167  5.369615  5.817439  5.589005  6.025000  6.161932  5.254237  5.377171  6.451613  6.140665  5.581656  5.413043 
dram[2]:  6.007109  5.932084  5.701671  5.685714  5.942356  5.754258  5.887053  5.754717  6.008310  5.833333  5.455919  5.327586  6.467742  6.318421  5.560091  5.406181 
dram[3]:  5.875000  5.761364  5.503448  5.742788  5.396355  5.394077  5.825137  5.775068  5.756614  5.586118  5.295844  5.275610  6.231169  6.096447  5.635945  5.407080 
dram[4]:  5.920561  5.877030  5.916049  5.786925  5.498818  5.557416  5.889785  5.897574  5.827957  5.665796  5.934066  5.856369  6.408000  6.489189  5.894231  5.538462 
dram[5]:  5.817757  5.781395  5.745283  5.797619  5.327981  5.357143  6.320809  6.184136  5.597938  5.713158  5.560411  5.427135  6.239583  6.114796  5.580865  5.382418 
dram[6]:  5.743055  5.721198  6.079801  5.946210  5.456470  5.538278  6.166197  5.969945  5.602067  5.655353  5.677166  5.650131  6.111979  6.270053  5.908019  5.560000 
dram[7]:  5.813084  5.849412  5.623557  5.669767  5.612591  5.361111  6.137255  6.108939  5.404040  5.166667  5.723514  5.657289  6.085714  6.059432  5.654627  5.446623 
dram[8]:  5.776744  5.630385  5.932039  5.905569  5.301843  5.317130  6.233618  6.106145  5.700535  5.657825  5.626904  5.723514  6.144357  5.964376  5.595078  5.362661 
dram[9]:  5.976470  5.863741  5.822967  5.827751  5.808081  5.501199  6.094707  6.242857  5.704000  5.608924  5.650510  5.509950  6.275401  6.056848  5.903846  5.682135 
dram[10]:  5.992908  5.841014  5.837321  5.867470  5.539759  5.461905  6.089137  6.166667  5.630607  5.767568  5.550761  5.645995  6.481081  6.217617  5.515766  5.262366 
average row locality = 409474/71020 = 5.765615
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1646      1643      1620      1618      1561      1556      1448      1445      1451      1450      1451      1451      1603      1598      1654      1645 
dram[1]:      1647      1645      1603      1595      1587      1588      1442      1442      1449      1449      1458      1455      1600      1601      1651      1646 
dram[2]:      1671      1669      1592      1591      1591      1585      1444      1442      1449      1450      1454      1451      1606      1601      1631      1628 
dram[3]:      1674      1671      1597      1592      1589      1588      1439      1438      1456      1453      1458      1455      1599      1602      1625      1623 
dram[4]:      1670      1669      1599      1593      1568      1565      1471      1468      1448      1450      1452      1453      1603      1601      1631      1627 
dram[5]:      1653      1649      1617      1616      1565      1567      1467      1463      1452      1451      1455      1452      1596      1597      1629      1628 
dram[6]:      1644      1646      1619      1613      1561      1557      1469      1465      1448      1446      1455      1456      1574      1572      1657      1654 
dram[7]:      1651      1649      1616      1619      1560      1558      1471      1467      1438      1437      1480      1477      1570      1572      1657      1652 
dram[8]:      1647      1646      1625      1620      1552      1548      1468      1466      1430      1431      1482      1480      1568      1571      1653      1651 
dram[9]:      1676      1675      1615      1617      1551      1545      1468      1465      1437      1435      1480      1480      1574      1571      1635      1628 
dram[10]:      1671      1671      1621      1616      1550      1545      1466      1463      1432      1432      1470      1468      1598      1600      1628      1626 
total reads: 273394
bank skew: 1676/1430 = 1.17
chip skew: 24874/24836 = 1.00
number of total write accesses:
dram[0]:       837       837       824       824       753       753       693       693       720       720       712       712       800       800       844       844 
dram[1]:       837       837       797       797       780       780       693       693       720       720       712       712       800       800       844       844 
dram[2]:       864       864       797       797       780       780       693       693       720       720       712       712       800       800       821       821 
dram[3]:       864       864       797       797       780       780       693       693       720       720       708       708       800       800       821       821 
dram[4]:       864       864       797       797       758       758       720       720       720       720       708       708       800       800       821       821 
dram[5]:       837       837       819       819       758       758       720       720       720       720       708       708       800       800       821       821 
dram[6]:       837       837       819       819       758       758       720       720       720       720       708       708       773       773       848       848 
dram[7]:       837       837       819       819       758       758       720       720       702       702       735       735       773       773       848       848 
dram[8]:       837       837       819       819       749       749       720       720       702       702       735       735       773       773       848       848 
dram[9]:       864       864       819       819       749       749       720       720       702       702       735       735       773       773       821       821 
dram[10]:       864       864       819       819       749       749       720       720       702       702       717       717       800       800       821       821 
total reads: 136080
bank skew: 864/693 = 1.25
chip skew: 12384/12366 = 1.00
average mf latency per bank:
dram[0]:       6331      3222      6163      3020      6331      2981      6858      3212      6705      3169      6636      3229      6336      3285      6397      3264
dram[1]:       6348      3226      6204      3096      6332      2921      6879      3218      6659      3169      6617      3222      6362      3285      6328      3263
dram[2]:       6344      3155      6249      3102      6280      2924      6887      3219      6662      3168      6549      3229      6380      3277      6356      3284
dram[3]:       6290      3148      6229      3101      6277      2921      6888      3226      6655      3164      6530      3250      6420      3282      6407      3292
dram[4]:       6316      3146      6229      3095      6278      3012      6833      3143      6759      3168      6545      3255      6328      3288      6397      3286
dram[5]:       6275      3165      6202      3000      6385      3012      6849      3150      6695      3168      6525      3254      6385      3298      6399      3292
dram[6]:       6337      3166      6153      3003      6417      3021      6852      3147      6653      3173      6542      3255      6438      3372      6395      3257
dram[7]:       6315      3172      6169      2997      6327      3021      6898      3145      6674      3251      6535      3186      6464      3381      6357      3258
dram[8]:       6298      3192      6194      2995      6349      2990      6923      3146      6751      3261      6511      3181      6470      3386      6360      3261
dram[9]:       6261      3134      6308      2993      6340      2994      6807      3147      6709      3215      6537      3181      6429      3372      6340      3324
dram[10]:       6287      3144      6221      3009      6343      2997      6844      3150      6710      3220      6508      3224      6417      3298      6452      3335
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0xc03ef280, atomic=0 1 entries : 0x7ff128e7cf30 :  mf: uid=5785238, sid13:w09, part=0, addr=0xc03ef280, load , size=128, unknown  status = IN_PARTITION_DRAM (4956139), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5490321 n_nop=5328701 n_act=6406 n_pre=6390 n_req=37206 n_rd=99360 n_write=49464 bw_util=0.05421
n_activity=553554 dram_eff=0.5377
bk0: 6584a 5430942i bk1: 6572a 5431360i bk2: 6480a 5431968i bk3: 6472a 5432520i bk4: 6244a 5435774i bk5: 6224a 5435528i bk6: 5792a 5438223i bk7: 5780a 5439485i bk8: 5804a 5438066i bk9: 5800a 5438113i bk10: 5804a 5437033i bk11: 5804a 5439387i bk12: 6412a 5433320i bk13: 6392a 5433966i bk14: 6616a 5429131i bk15: 6580a 5430394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.165105
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5490321 n_nop=5328391 n_act=6525 n_pre=6509 n_req=37224 n_rd=99432 n_write=49464 bw_util=0.05424
n_activity=558981 dram_eff=0.5327
bk0: 6588a 5431553i bk1: 6580a 5432069i bk2: 6412a 5433655i bk3: 6380a 5433627i bk4: 6348a 5433244i bk5: 6352a 5434340i bk6: 5768a 5439039i bk7: 5768a 5438780i bk8: 5796a 5439792i bk9: 5796a 5438955i bk10: 5832a 5438998i bk11: 5820a 5438917i bk12: 6400a 5434139i bk13: 6404a 5435034i bk14: 6604a 5429700i bk15: 6584a 5431008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.161372
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7ff1214e9f70 :  mf: uid=5785240, sid13:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (4956144), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5490321 n_nop=5328595 n_act=6414 n_pre=6398 n_req=37229 n_rd=99418 n_write=49496 bw_util=0.05425
n_activity=554924 dram_eff=0.5367
bk0: 6684a 5429304i bk1: 6676a 5429866i bk2: 6368a 5432934i bk3: 6362a 5434293i bk4: 6364a 5433875i bk5: 6340a 5435125i bk6: 5776a 5439076i bk7: 5768a 5439064i bk8: 5796a 5439494i bk9: 5800a 5438634i bk10: 5816a 5437687i bk11: 5804a 5439579i bk12: 6424a 5433055i bk13: 6404a 5434435i bk14: 6524a 5430761i bk15: 6512a 5430781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.166041
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5490321 n_nop=5328263 n_act=6587 n_pre=6571 n_req=37225 n_rd=99436 n_write=49464 bw_util=0.05424
n_activity=556372 dram_eff=0.5353
bk0: 6696a 5429759i bk1: 6684a 5429954i bk2: 6388a 5433349i bk3: 6368a 5432732i bk4: 6356a 5433593i bk5: 6352a 5434868i bk6: 5756a 5438072i bk7: 5752a 5439115i bk8: 5824a 5438359i bk9: 5812a 5438972i bk10: 5832a 5439325i bk11: 5820a 5438670i bk12: 6396a 5432175i bk13: 6408a 5432938i bk14: 6500a 5430520i bk15: 6492a 5431844i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.161893
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5490321 n_nop=5328657 n_act=6352 n_pre=6336 n_req=37244 n_rd=99472 n_write=49504 bw_util=0.05427
n_activity=557672 dram_eff=0.5343
bk0: 6680a 5430753i bk1: 6676a 5430860i bk2: 6396a 5434378i bk3: 6372a 5434721i bk4: 6272a 5435204i bk5: 6260a 5436435i bk6: 5884a 5438119i bk7: 5872a 5437736i bk8: 5792a 5438553i bk9: 5800a 5438048i bk10: 5808a 5439903i bk11: 5812a 5440186i bk12: 6412a 5433722i bk13: 6404a 5434026i bk14: 6524a 5430769i bk15: 6508a 5430515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.159306
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5490321 n_nop=5328453 n_act=6496 n_pre=6480 n_req=37223 n_rd=99428 n_write=49464 bw_util=0.05424
n_activity=556539 dram_eff=0.5351
bk0: 6612a 5430467i bk1: 6596a 5432709i bk2: 6468a 5433393i bk3: 6464a 5432510i bk4: 6260a 5434395i bk5: 6268a 5435764i bk6: 5868a 5438302i bk7: 5852a 5438500i bk8: 5808a 5438239i bk9: 5804a 5437469i bk10: 5820a 5439317i bk11: 5808a 5438795i bk12: 6384a 5433072i bk13: 6388a 5433707i bk14: 6516a 5430653i bk15: 6512a 5432222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.161988
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5490321 n_nop=5328717 n_act=6406 n_pre=6390 n_req=37202 n_rd=99344 n_write=49464 bw_util=0.05421
n_activity=556690 dram_eff=0.5346
bk0: 6576a 5431327i bk1: 6584a 5431424i bk2: 6476a 5433230i bk3: 6452a 5433040i bk4: 6244a 5434768i bk5: 6228a 5436252i bk6: 5876a 5438405i bk7: 5860a 5438171i bk8: 5792a 5438437i bk9: 5784a 5438427i bk10: 5820a 5438887i bk11: 5824a 5439672i bk12: 6296a 5434586i bk13: 6288a 5435172i bk14: 6628a 5429641i bk15: 6616a 5429044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.159194
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5490321 n_nop=5328229 n_act=6538 n_pre=6522 n_req=37258 n_rd=99496 n_write=49536 bw_util=0.05429
n_activity=556466 dram_eff=0.5356
bk0: 6604a 5430430i bk1: 6596a 5431903i bk2: 6464a 5432492i bk3: 6476a 5432148i bk4: 6240a 5435122i bk5: 6232a 5435828i bk6: 5884a 5438333i bk7: 5868a 5438390i bk8: 5752a 5439348i bk9: 5748a 5436722i bk10: 5920a 5437653i bk11: 5908a 5438354i bk12: 6280a 5433729i bk13: 6288a 5433892i bk14: 6628a 5430346i bk15: 6608a 5429948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.162027
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5490321 n_nop=5328541 n_act=6490 n_pre=6474 n_req=37204 n_rd=99352 n_write=49464 bw_util=0.05421
n_activity=556922 dram_eff=0.5344
bk0: 6588a 5431212i bk1: 6584a 5431980i bk2: 6500a 5432566i bk3: 6480a 5433347i bk4: 6208a 5435117i bk5: 6192a 5436149i bk6: 5872a 5438309i bk7: 5864a 5438103i bk8: 5720a 5439245i bk9: 5724a 5440815i bk10: 5928a 5437317i bk11: 5920a 5438747i bk12: 6272a 5435359i bk13: 6284a 5434371i bk14: 6612a 5429068i bk15: 6604a 5429148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.159067
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ff121457e70 :  mf: uid=5785239, sid13:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (4956142), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5490321 n_nop=5328717 n_act=6374 n_pre=6358 n_req=37218 n_rd=99408 n_write=49464 bw_util=0.05423
n_activity=555390 dram_eff=0.5361
bk0: 6704a 5429647i bk1: 6700a 5429281i bk2: 6460a 5432491i bk3: 6468a 5431056i bk4: 6204a 5436065i bk5: 6180a 5436834i bk6: 5872a 5438484i bk7: 5860a 5438633i bk8: 5748a 5440229i bk9: 5740a 5438961i bk10: 5920a 5437302i bk11: 5920a 5438454i bk12: 6296a 5434793i bk13: 6284a 5435395i bk14: 6540a 5431712i bk15: 6512a 5431588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.161546
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5490321 n_nop=5328507 n_act=6433 n_pre=6417 n_req=37241 n_rd=99428 n_write=49536 bw_util=0.05426
n_activity=557090 dram_eff=0.5348
bk0: 6684a 5430782i bk1: 6684a 5430321i bk2: 6484a 5432836i bk3: 6464a 5432111i bk4: 6200a 5435182i bk5: 6180a 5435927i bk6: 5864a 5438488i bk7: 5852a 5438162i bk8: 5728a 5439072i bk9: 5728a 5440115i bk10: 5880a 5438229i bk11: 5872a 5438225i bk12: 6392a 5433980i bk13: 6400a 5433606i bk14: 6512a 5430721i bk15: 6504a 5430596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.162716

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19073, Miss = 12434, Miss_rate = 0.652, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[1]: Access = 19036, Miss = 12406, Miss_rate = 0.652, Pending_hits = 1156, Reservation_fails = 0
L2_cache_bank[2]: Access = 19045, Miss = 12437, Miss_rate = 0.653, Pending_hits = 271, Reservation_fails = 0
L2_cache_bank[3]: Access = 19026, Miss = 12421, Miss_rate = 0.653, Pending_hits = 1160, Reservation_fails = 0
L2_cache_bank[4]: Access = 19035, Miss = 12438, Miss_rate = 0.653, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[5]: Access = 19031, Miss = 12417, Miss_rate = 0.652, Pending_hits = 1153, Reservation_fails = 0
L2_cache_bank[6]: Access = 19013, Miss = 12437, Miss_rate = 0.654, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[7]: Access = 19012, Miss = 12422, Miss_rate = 0.653, Pending_hits = 1182, Reservation_fails = 0
L2_cache_bank[8]: Access = 19058, Miss = 12442, Miss_rate = 0.653, Pending_hits = 297, Reservation_fails = 0
L2_cache_bank[9]: Access = 19063, Miss = 12426, Miss_rate = 0.652, Pending_hits = 1199, Reservation_fails = 0
L2_cache_bank[10]: Access = 19054, Miss = 12434, Miss_rate = 0.653, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[11]: Access = 19045, Miss = 12423, Miss_rate = 0.652, Pending_hits = 1166, Reservation_fails = 0
L2_cache_bank[12]: Access = 19036, Miss = 12427, Miss_rate = 0.653, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[13]: Access = 19045, Miss = 12409, Miss_rate = 0.652, Pending_hits = 1163, Reservation_fails = 0
L2_cache_bank[14]: Access = 19072, Miss = 12443, Miss_rate = 0.652, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[15]: Access = 19072, Miss = 12431, Miss_rate = 0.652, Pending_hits = 1177, Reservation_fails = 0
L2_cache_bank[16]: Access = 19050, Miss = 12425, Miss_rate = 0.652, Pending_hits = 282, Reservation_fails = 0
L2_cache_bank[17]: Access = 19041, Miss = 12413, Miss_rate = 0.652, Pending_hits = 1145, Reservation_fails = 0
L2_cache_bank[18]: Access = 19040, Miss = 12436, Miss_rate = 0.653, Pending_hits = 280, Reservation_fails = 0
L2_cache_bank[19]: Access = 19049, Miss = 12416, Miss_rate = 0.652, Pending_hits = 1166, Reservation_fails = 1
L2_cache_bank[20]: Access = 19072, Miss = 12436, Miss_rate = 0.652, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[21]: Access = 19072, Miss = 12421, Miss_rate = 0.651, Pending_hits = 1151, Reservation_fails = 0
L2_total_cache_accesses = 419040
L2_total_cache_misses = 273394
L2_total_cache_miss_rate = 0.6524
L2_total_cache_pending_hits = 15919
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125164
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15751
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 141541
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 131835
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 282456
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 136080
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=1346704
icnt_total_pkts_simt_to_mem=963360
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57762
	minimum = 6
	maximum = 57
Network latency average = 8.45352
	minimum = 6
	maximum = 51
Slowest packet = 746156
Flit latency average = 6.92511
	minimum = 6
	maximum = 47
Slowest flit = 2056732
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238586
	minimum = 0.01888 (at node 0)
	maximum = 0.02832 (at node 11)
Accepted packet rate average = 0.0238586
	minimum = 0.01888 (at node 0)
	maximum = 0.02832 (at node 11)
Injected flit rate average = 0.0657579
	minimum = 0.0435061 (at node 0)
	maximum = 0.0871662 (at node 42)
Accepted flit rate average= 0.0657579
	minimum = 0.0605392 (at node 0)
	maximum = 0.0908088 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.6789 (9 samples)
	minimum = 6 (9 samples)
	maximum = 50.5556 (9 samples)
Network latency average = 8.47016 (9 samples)
	minimum = 6 (9 samples)
	maximum = 47 (9 samples)
Flit latency average = 6.96917 (9 samples)
	minimum = 6 (9 samples)
	maximum = 43.8889 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0189772 (9 samples)
	minimum = 0.0150173 (9 samples)
	maximum = 0.0225257 (9 samples)
Accepted packet rate average = 0.0189772 (9 samples)
	minimum = 0.0150173 (9 samples)
	maximum = 0.0225257 (9 samples)
Injected flit rate average = 0.0523041 (9 samples)
	minimum = 0.0346045 (9 samples)
	maximum = 0.0693353 (9 samples)
Accepted flit rate average = 0.0523041 (9 samples)
	minimum = 0.0481539 (9 samples)
	maximum = 0.0722299 (9 samples)
Injected packet size average = 2.75615 (9 samples)
Accepted packet size average = 2.75615 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 59 min, 54 sec (7194 sec)
gpgpu_simulation_rate = 36091 (inst/sec)
gpgpu_simulation_rate = 688 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 10: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 39528
gpu_sim_insn = 28848876
gpu_ipc =     729.8339
gpu_tot_sim_cycle = 5217823
gpu_tot_sim_insn = 288488760
gpu_tot_ipc =      55.2891
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 6061
partiton_reqs_in_parallel = 869616
partiton_reqs_in_parallel_total    = 65049490
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.6334
partiton_reqs_in_parallel_util = 869616
partiton_reqs_in_parallel_util_total    = 65049490
gpu_sim_cycle_parition_util = 39528
gpu_tot_sim_cycle_parition_util    = 2956795
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 419040
L2_BW  =     111.5117 GB/Sec
L2_BW_total  =       8.4568 GB/Sec
gpu_total_sim_rate=39470

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5792280
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 17920
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0911
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 16288
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5789840
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 17920
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5792280
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
48291, 46458, 46490, 48183, 48291, 46479, 46491, 48154, 9671, 9282, 9311, 6029, 
gpgpu_n_tot_thrd_icount = 333194240
gpgpu_n_tot_w_icount = 10412320
gpgpu_n_stall_shd_mem = 19281
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 313840
gpgpu_n_mem_write_global = 151200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7662080
gpgpu_n_store_insn = 4762800
gpgpu_n_shmem_insn = 31552880
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 573440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 212
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:288712	W0_Idle:3386892	W0_Scoreboard:152444713	W1:604800	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4081800	W32:5725720
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2510720 {8:313840,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20563200 {136:151200,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 35424640 {40:75600,136:238240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1209600 {8:151200,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 4263 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 5217822 
mrq_lat_table:227299 	36203 	20484 	54753 	58373 	36653 	16182 	5912 	237 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	275235 	164525 	460 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	353659 	12454 	82 	0 	74492 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	261182 	51970 	714 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	60480 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1859 	95 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  5.772443  5.718427  5.632990  5.675676  5.649238  5.565591  5.764563  5.743341  5.933824  5.916871  5.378619  5.094937  6.212617  6.289100  5.795407  5.681725 
dram[1]:  5.691358  5.663934  5.622642  5.713675  5.282868  5.232742  5.878412  5.640476  6.017413  6.108586  5.197425  5.213362  6.308789  5.930804  5.534930  5.323077 
dram[2]:  5.856846  5.816495  5.695096  5.680851  5.811816  5.578948  5.740920  5.627079  5.914425  5.761905  5.421525  5.215983  6.323040  6.222482  5.441118  5.287379 
dram[3]:  5.887500  5.808642  5.517526  5.611344  5.276342  5.295409  5.827586  5.754258  5.776190  5.595843  5.184549  5.144989  6.145833  5.919822  5.551021  5.287938 
dram[4]:  5.782787  5.792608  5.885714  5.746236  5.393375  5.353909  5.760664  5.822542  5.757143  5.614849  5.950617  5.795673  6.212617  6.251765  5.632231  5.358268 
dram[5]:  5.751037  5.648980  5.698745  5.769068  5.288618  5.250000  6.255155  6.165394  5.580645  5.709906  5.484091  5.250545  6.181818  6.043280  5.503030  5.328767 
dram[6]:  5.732365  5.689301  6.017660  5.849463  5.421712  5.357438  6.118388  5.885922  5.636364  5.684706  5.611628  5.613954  5.758315  5.993072  5.730453  5.350000 
dram[7]:  5.746888  5.778706  5.568507  5.609054  5.511677  5.293878  6.092732  6.067500  5.278761  5.074468  5.615909  5.558558  6.144550  6.091549  5.581162  5.335893 
dram[8]:  5.691358  5.563380  5.862661  5.915401  5.174699  5.146000  6.241645  6.065000  5.828432  5.705036  5.532438  5.667431  5.942660  5.842342  5.463654  5.223684 
dram[9]:  5.855072  5.711111  5.718487  5.675000  5.775785  5.503212  5.995062  6.154822  5.561771  5.480460  5.603175  5.430769  6.168646  5.976959  5.808511  5.501010 
dram[10]:  5.943158  5.881250  5.804255  5.855914  5.331263  5.244898  6.080201  6.149746  5.709832  5.669048  5.407982  5.513575  6.274232  6.050114  5.467872  5.242774 
average row locality = 456098/80288 = 5.680774
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1835      1832      1812      1810      1748      1743      1605      1602      1621      1620      1625      1625      1779      1774      1841      1832 
dram[1]:      1836      1834      1792      1784      1777      1778      1599      1599      1619      1619      1632      1629      1776      1777      1838      1833 
dram[2]:      1863      1861      1781      1780      1781      1775      1601      1599      1619      1620      1628      1625      1782      1777      1816      1813 
dram[3]:      1866      1863      1786      1781      1779      1778      1596      1595      1626      1623      1631      1628      1775      1778      1810      1808 
dram[4]:      1862      1861      1788      1782      1755      1752      1631      1628      1618      1620      1625      1626      1779      1777      1816      1812 
dram[5]:      1842      1838      1809      1808      1752      1754      1627      1623      1622      1621      1628      1625      1772      1773      1814      1813 
dram[6]:      1833      1835      1811      1805      1747      1743      1629      1625      1618      1616      1628      1629      1747      1745      1845      1842 
dram[7]:      1840      1838      1808      1811      1746      1744      1631      1627      1606      1605      1656      1653      1743      1745      1845      1840 
dram[8]:      1836      1835      1817      1812      1737      1733      1628      1626      1598      1599      1658      1656      1741      1744      1841      1839 
dram[9]:      1868      1867      1807      1809      1736      1730      1628      1625      1606      1604      1656      1656      1747      1744      1820      1813 
dram[10]:      1863      1863      1813      1808      1735      1730      1626      1623      1601      1601      1644      1642      1774      1776      1813      1811 
total reads: 304898
bank skew: 1868/1595 = 1.17
chip skew: 27738/27698 = 1.00
number of total write accesses:
dram[0]:       930       930       920       920       845       845       770       770       800       800       790       790       880       880       935       935 
dram[1]:       930       930       890       890       875       875       770       770       800       800       790       790       880       880       935       935 
dram[2]:       960       960       890       890       875       875       770       770       800       800       790       790       880       880       910       910 
dram[3]:       960       960       890       890       875       875       770       770       800       800       785       785       880       880       910       910 
dram[4]:       960       960       890       890       850       850       800       800       800       800       785       785       880       880       910       910 
dram[5]:       930       930       915       915       850       850       800       800       800       800       785       785       880       880       910       910 
dram[6]:       930       930       915       915       850       850       800       800       800       800       785       785       850       850       940       940 
dram[7]:       930       930       915       915       850       850       800       800       780       780       815       815       850       850       940       940 
dram[8]:       930       930       915       915       840       840       800       800       780       780       815       815       850       850       940       940 
dram[9]:       960       960       915       915       840       840       800       800       780       780       815       815       850       850       910       910 
dram[10]:       960       960       915       915       840       840       800       800       780       780       795       795       880       880       910       910 
total reads: 151200
bank skew: 960/770 = 1.25
chip skew: 13760/13740 = 1.00
average mf latency per bank:
dram[0]:       5708      2916      5537      2724      5673      2683      6204      2916      6037      2865      5968      2915      5748      2991      5780      2959
dram[1]:       5724      2920      5575      2792      5676      2630      6221      2922      5995      2864      5952      2909      5772      2990      5717      2958
dram[2]:       5720      2856      5613      2797      5630      2632      6230      2923      5997      2864      5890      2915      5789      2984      5740      2976
dram[3]:       5672      2849      5597      2796      5627      2630      6229      2929      5993      2860      5878      2937      5824      2988      5785      2983
dram[4]:       5695      2847      5597      2792      5629      2711      6181      2854      6084      2864      5890      2941      5742      2993      5776      2978
dram[5]:       5660      2865      5570      2706      5725      2712      6193      2860      6028      2863      5873      2940      5791      3002      5778      2983
dram[6]:       5713      2866      5527      2708      5753      2720      6197      2858      5989      2868      5889      2941      5841      3069      5775      2952
dram[7]:       5695      2871      5540      2703      5673      2719      6239      2856      6010      2939      5882      2878      5864      3078      5740      2953
dram[8]:       5678      2889      5565      2702      5692      2692      6261      2856      6076      2947      5861      2875      5868      3082      5742      2955
dram[9]:       5646      2838      5664      2699      5684      2695      6156      2857      6039      2905      5884      2875      5833      3070      5727      3012
dram[10]:       5669      2845      5588      2714      5687      2698      6188      2859      6038      2909      5859      2913      5821      3003      5826      3022
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5563717 n_nop=5383489 n_act=7234 n_pre=7218 n_req=41444 n_rd=110816 n_write=54960 bw_util=0.05959
n_activity=612355 dram_eff=0.5414
bk0: 7340a 5497069i bk1: 7328a 5497388i bk2: 7248a 5497745i bk3: 7240a 5498548i bk4: 6992a 5501709i bk5: 6972a 5501779i bk6: 6420a 5504948i bk7: 6408a 5506400i bk8: 6484a 5504793i bk9: 6480a 5504930i bk10: 6500a 5504168i bk11: 6500a 5506367i bk12: 7116a 5499591i bk13: 7096a 5500541i bk14: 7364a 5494732i bk15: 7328a 5496369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.19236
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5563717 n_nop=5383147 n_act=7369 n_pre=7353 n_req=41462 n_rd=110888 n_write=54960 bw_util=0.05962
n_activity=618806 dram_eff=0.536
bk0: 7344a 5497794i bk1: 7336a 5498515i bk2: 7168a 5499096i bk3: 7136a 5499877i bk4: 7108a 5499026i bk5: 7112a 5499994i bk6: 6396a 5506533i bk7: 6396a 5506015i bk8: 6476a 5506686i bk9: 6476a 5506115i bk10: 6528a 5506033i bk11: 6516a 5505972i bk12: 7104a 5500791i bk13: 7108a 5501391i bk14: 7352a 5495074i bk15: 7332a 5497028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.188619
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5563717 n_nop=5383301 n_act=7274 n_pre=7258 n_req=41471 n_rd=110884 n_write=55000 bw_util=0.05963
n_activity=614304 dram_eff=0.5401
bk0: 7452a 5494996i bk1: 7444a 5495978i bk2: 7124a 5498662i bk3: 7120a 5500483i bk4: 7124a 5499786i bk5: 7100a 5501574i bk6: 6404a 5506189i bk7: 6396a 5506674i bk8: 6476a 5506366i bk9: 6480a 5505631i bk10: 6512a 5504834i bk11: 6500a 5506911i bk12: 7128a 5499620i bk13: 7108a 5501505i bk14: 7264a 5496658i bk15: 7252a 5496636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.192166
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5563717 n_nop=5383039 n_act=7421 n_pre=7405 n_req=41463 n_rd=110892 n_write=54960 bw_util=0.05962
n_activity=615771 dram_eff=0.5387
bk0: 7464a 5495801i bk1: 7452a 5496619i bk2: 7144a 5499464i bk3: 7124a 5498607i bk4: 7116a 5499316i bk5: 7112a 5500946i bk6: 6384a 5505174i bk7: 6380a 5506572i bk8: 6504a 5504941i bk9: 6492a 5506192i bk10: 6524a 5506019i bk11: 6512a 5505467i bk12: 7100a 5498701i bk13: 7112a 5499630i bk14: 7240a 5496426i bk15: 7232a 5497802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.188858
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ff121d492b0 :  mf: uid=6427883, sid19:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (5217820), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5563717 n_nop=5383365 n_act=7220 n_pre=7204 n_req=41482 n_rd=110928 n_write=55000 bw_util=0.05965
n_activity=617005 dram_eff=0.5378
bk0: 7448a 5496476i bk1: 7444a 5497001i bk2: 7152a 5500108i bk3: 7128a 5500656i bk4: 7020a 5501249i bk5: 7008a 5502524i bk6: 6524a 5505001i bk7: 6512a 5505222i bk8: 6472a 5505400i bk9: 6480a 5504831i bk10: 6500a 5506980i bk11: 6504a 5507443i bk12: 7116a 5500068i bk13: 7108a 5500410i bk14: 7264a 5496561i bk15: 7248a 5496551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.185111
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5563717 n_nop=5383245 n_act=7322 n_pre=7306 n_req=41461 n_rd=110884 n_write=54960 bw_util=0.05962
n_activity=616123 dram_eff=0.5383
bk0: 7368a 5496573i bk1: 7352a 5498696i bk2: 7236a 5499560i bk3: 7232a 5498211i bk4: 7008a 5499924i bk5: 7016a 5501789i bk6: 6508a 5505186i bk7: 6492a 5505600i bk8: 6488a 5504861i bk9: 6484a 5504661i bk10: 6512a 5506345i bk11: 6500a 5506205i bk12: 7088a 5500237i bk13: 7092a 5500704i bk14: 7256a 5496665i bk15: 7252a 5498353i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.187668
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc01eea80, atomic=0 1 entries : 0x7ff121be4030 :  mf: uid=6427882, sid19:w09, part=6, addr=0xc01eea80, load , size=128, unknown  status = IN_PARTITION_DRAM (5217817), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5563717 n_nop=5383457 n_act=7262 n_pre=7246 n_req=41438 n_rd=110792 n_write=54960 bw_util=0.05958
n_activity=615652 dram_eff=0.5385
bk0: 7332a 5497182i bk1: 7340a 5497754i bk2: 7244a 5498962i bk3: 7220a 5499048i bk4: 6988a 5500930i bk5: 6972a 5502379i bk6: 6516a 5505390i bk7: 6500a 5505087i bk8: 6472a 5505691i bk9: 6464a 5505466i bk10: 6512a 5505540i bk11: 6516a 5506607i bk12: 6988a 5500776i bk13: 6980a 5501943i bk14: 7380a 5495387i bk15: 7368a 5494684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.185541
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5563717 n_nop=5383001 n_act=7370 n_pre=7354 n_req=41498 n_rd=110952 n_write=55040 bw_util=0.05967
n_activity=615438 dram_eff=0.5394
bk0: 7360a 5496608i bk1: 7352a 5498031i bk2: 7232a 5498182i bk3: 7244a 5497956i bk4: 6984a 5500879i bk5: 6976a 5502096i bk6: 6524a 5505583i bk7: 6508a 5505687i bk8: 6424a 5505790i bk9: 6420a 5503427i bk10: 6624a 5504117i bk11: 6612a 5505299i bk12: 6972a 5500333i bk13: 6980a 5500946i bk14: 7380a 5496379i bk15: 7360a 5495865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.18899
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7ff121cc93d0 :  mf: uid=6427884, sid19:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (5217822), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5563717 n_nop=5383322 n_act=7326 n_pre=7310 n_req=41440 n_rd=110799 n_write=54960 bw_util=0.05959
n_activity=616476 dram_eff=0.5378
bk0: 7344a 5497193i bk1: 7340a 5498030i bk2: 7268a 5498481i bk3: 7248a 5499419i bk4: 6948a 5500806i bk5: 6931a 5502297i bk6: 6512a 5505073i bk7: 6504a 5505147i bk8: 6392a 5506336i bk9: 6396a 5508072i bk10: 6632a 5504196i bk11: 6624a 5505815i bk12: 6964a 5501809i bk13: 6976a 5501263i bk14: 7364a 5494727i bk15: 7356a 5495425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.185522
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5563717 n_nop=5383457 n_act=7226 n_pre=7210 n_req=41456 n_rd=110864 n_write=54960 bw_util=0.05961
n_activity=614641 dram_eff=0.5396
bk0: 7472a 5495217i bk1: 7468a 5495219i bk2: 7228a 5498077i bk3: 7236a 5496748i bk4: 6944a 5502372i bk5: 6920a 5503303i bk6: 6512a 5505596i bk7: 6500a 5506153i bk8: 6424a 5506407i bk9: 6416a 5505689i bk10: 6624a 5503804i bk11: 6624a 5505853i bk12: 6988a 5501142i bk13: 6976a 5502338i bk14: 7280a 5497482i bk15: 7252a 5497672i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.188172
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5563717 n_nop=5383271 n_act=7265 n_pre=7249 n_req=41483 n_rd=110892 n_write=55040 bw_util=0.05965
n_activity=616771 dram_eff=0.5381
bk0: 7452a 5496529i bk1: 7452a 5497061i bk2: 7252a 5498631i bk3: 7232a 5498123i bk4: 6940a 5501190i bk5: 6920a 5502083i bk6: 6504a 5505570i bk7: 6492a 5505622i bk8: 6404a 5506442i bk9: 6404a 5507246i bk10: 6576a 5505045i bk11: 6568a 5505464i bk12: 7096a 5500500i bk13: 7104a 5500242i bk14: 7252a 5496599i bk15: 7244a 5496746i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.18977

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21186, Miss = 13866, Miss_rate = 0.654, Pending_hits = 308, Reservation_fails = 0
L2_cache_bank[1]: Access = 21148, Miss = 13838, Miss_rate = 0.654, Pending_hits = 1163, Reservation_fails = 0
L2_cache_bank[2]: Access = 21158, Miss = 13869, Miss_rate = 0.655, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[3]: Access = 21140, Miss = 13853, Miss_rate = 0.655, Pending_hits = 1169, Reservation_fails = 0
L2_cache_bank[4]: Access = 21150, Miss = 13871, Miss_rate = 0.656, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[5]: Access = 21145, Miss = 13850, Miss_rate = 0.655, Pending_hits = 1163, Reservation_fails = 0
L2_cache_bank[6]: Access = 21125, Miss = 13869, Miss_rate = 0.657, Pending_hits = 285, Reservation_fails = 0
L2_cache_bank[7]: Access = 21125, Miss = 13854, Miss_rate = 0.656, Pending_hits = 1189, Reservation_fails = 0
L2_cache_bank[8]: Access = 21173, Miss = 13874, Miss_rate = 0.655, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[9]: Access = 21178, Miss = 13858, Miss_rate = 0.654, Pending_hits = 1210, Reservation_fails = 0
L2_cache_bank[10]: Access = 21168, Miss = 13866, Miss_rate = 0.655, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[11]: Access = 21158, Miss = 13855, Miss_rate = 0.655, Pending_hits = 1174, Reservation_fails = 0
L2_cache_bank[12]: Access = 21148, Miss = 13858, Miss_rate = 0.655, Pending_hits = 285, Reservation_fails = 0
L2_cache_bank[13]: Access = 21158, Miss = 13840, Miss_rate = 0.654, Pending_hits = 1174, Reservation_fails = 0
L2_cache_bank[14]: Access = 21188, Miss = 13875, Miss_rate = 0.655, Pending_hits = 284, Reservation_fails = 0
L2_cache_bank[15]: Access = 21188, Miss = 13863, Miss_rate = 0.654, Pending_hits = 1187, Reservation_fails = 0
L2_cache_bank[16]: Access = 21163, Miss = 13856, Miss_rate = 0.655, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[17]: Access = 21153, Miss = 13844, Miss_rate = 0.654, Pending_hits = 1155, Reservation_fails = 0
L2_cache_bank[18]: Access = 21153, Miss = 13868, Miss_rate = 0.656, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[19]: Access = 21163, Miss = 13848, Miss_rate = 0.654, Pending_hits = 1173, Reservation_fails = 1
L2_cache_bank[20]: Access = 21188, Miss = 13869, Miss_rate = 0.655, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[21]: Access = 21188, Miss = 13854, Miss_rate = 0.654, Pending_hits = 1160, Reservation_fails = 0
L2_total_cache_accesses = 465544
L2_total_cache_misses = 304898
L2_total_cache_miss_rate = 0.6549
L2_total_cache_pending_hits = 16089
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 139994
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15921
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 157925
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 146955
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 313840
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 151200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1496064
icnt_total_pkts_simt_to_mem=1070344
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.51957
	minimum = 6
	maximum = 68
Network latency average = 8.39354
	minimum = 6
	maximum = 57
Slowest packet = 839158
Flit latency average = 6.85154
	minimum = 6
	maximum = 53
Slowest flit = 2312990
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235302
	minimum = 0.0186202 (at node 0)
	maximum = 0.0279303 (at node 19)
Accepted packet rate average = 0.0235302
	minimum = 0.0186202 (at node 0)
	maximum = 0.0279303 (at node 19)
Injected flit rate average = 0.0648529
	minimum = 0.0429074 (at node 0)
	maximum = 0.0859666 (at node 42)
Accepted flit rate average= 0.0648529
	minimum = 0.059706 (at node 0)
	maximum = 0.089559 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.66297 (10 samples)
	minimum = 6 (10 samples)
	maximum = 52.3 (10 samples)
Network latency average = 8.4625 (10 samples)
	minimum = 6 (10 samples)
	maximum = 48 (10 samples)
Flit latency average = 6.9574 (10 samples)
	minimum = 6 (10 samples)
	maximum = 44.8 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0194325 (10 samples)
	minimum = 0.0153776 (10 samples)
	maximum = 0.0230662 (10 samples)
Accepted packet rate average = 0.0194325 (10 samples)
	minimum = 0.0153776 (10 samples)
	maximum = 0.0230662 (10 samples)
Injected flit rate average = 0.053559 (10 samples)
	minimum = 0.0354348 (10 samples)
	maximum = 0.0709984 (10 samples)
Accepted flit rate average = 0.053559 (10 samples)
	minimum = 0.0493091 (10 samples)
	maximum = 0.0739628 (10 samples)
Injected packet size average = 2.75615 (10 samples)
Accepted packet size average = 2.75615 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 1 min, 49 sec (7309 sec)
gpgpu_simulation_rate = 39470 (inst/sec)
gpgpu_simulation_rate = 713 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 11: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 11 
gpu_sim_cycle = 38997
gpu_sim_insn = 28848876
gpu_ipc =     739.7717
gpu_tot_sim_cycle = 5478970
gpu_tot_sim_insn = 317337636
gpu_tot_ipc =      57.9192
gpu_tot_issued_cta = 704
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 6530
partiton_reqs_in_parallel = 857934
partiton_reqs_in_parallel_total    = 65919106
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.1879
partiton_reqs_in_parallel_util = 857934
partiton_reqs_in_parallel_util_total    = 65919106
gpu_sim_cycle_parition_util = 38997
gpu_tot_sim_cycle_parition_util    = 2996323
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 465544
L2_BW  =     113.0301 GB/Sec
L2_BW_total  =       8.8582 GB/Sec
gpu_total_sim_rate=42750

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6371508
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0828
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6369068
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 19712
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6371508
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
53116, 51091, 51137, 52995, 53122, 51114, 51141, 52975, 14503, 13923, 13971, 10859, 
gpgpu_n_tot_thrd_icount = 366513664
gpgpu_n_tot_w_icount = 11453552
gpgpu_n_stall_shd_mem = 19319
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 345224
gpgpu_n_mem_write_global = 166320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 8428288
gpgpu_n_store_insn = 5239080
gpgpu_n_shmem_insn = 34708168
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 630784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 250
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:319034	W0_Idle:3401938	W0_Scoreboard:153572621	W1:665280	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4489980	W32:6298292
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2761792 {8:345224,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22619520 {136:166320,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38967104 {40:83160,136:262064,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1330560 {8:166320,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 3896 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 5478969 
mrq_lat_table:248553 	40188 	22977 	59264 	63853 	41213 	19208 	7121 	343 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	307671 	178554 	499 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	397452 	14642 	89 	0 	75008 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	287540 	56903 	807 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	75600 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1934 	97 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  6.205703  6.149495  6.020040  6.064646  6.048936  5.962185  6.176471  6.154930  6.365155  6.347619  5.763557  5.467078  6.697727  6.747706  6.189899  6.073559 
dram[1]:  6.120482  6.092000  6.004073  6.099585  5.668616  5.615830  6.326087  6.076566  6.421687  6.515893  5.575314  5.592437  6.767816  6.374459  5.897881  5.701492 
dram[2]:  6.297571  6.255533  6.080745  6.066116  6.222222  5.979424  6.152582  6.034562  6.345238  6.185615  5.810044  5.595789  6.812933  6.678005  5.818182  5.680529 
dram[3]:  6.329268  6.246988  5.895792  5.993877  5.661479  5.681641  6.243437  6.167453  6.142529  5.957589  5.562761  5.521830  6.598655  6.362851  5.909449  5.639098 
dram[4]:  6.220000  6.230461  6.277185  6.133612  5.783401  5.742455  6.177011  6.241860  6.152425  6.004505  6.362110  6.200934  6.697727  6.739130  6.016000  5.732824 
dram[5]:  6.182186  6.075697  6.085366  6.158436  5.673956  5.633136  6.724311  6.631188  5.968680  6.075171  5.876106  5.632697  6.636569  6.492274  5.882583  5.702087 
dram[6]:  6.163968  6.118474  6.415418  6.242171  5.814286  5.747475  6.580883  6.308235  6.027149  6.077626  6.009050  6.011312  6.191398  6.436242  6.146000  5.727612 
dram[7]:  6.178138  6.211812  5.950298  5.992000  5.908714  5.680639  6.553658  6.527980  5.627409  5.416495  6.017699  5.958333  6.594037  6.538636  5.966990  5.713222 
dram[8]:  6.120482  5.986248  6.254167  6.309474  5.554028  5.524462  6.710000  6.525548  6.193853  6.067130  5.930283  6.071429  6.384444  6.279476  5.868069  5.596715 
dram[9]:  6.294950  6.143984  6.106122  6.060729  6.183807  5.899581  6.451923  6.619753  5.943439  5.833333  6.004415  5.824411  6.618391  6.419643  6.197531  5.880626 
dram[10]:  6.388090  6.323171  6.219917  6.248434  5.718624  5.628743  6.541463  6.614815  6.069445  6.027586  5.796976  5.907489  6.732265  6.498896  5.869141  5.634146 
average row locality = 502722/82570 = 6.088434
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2024      2021      1996      1994      1921      1916      1778      1775      1787      1786      1787      1787      1971      1966      2033      2024 
dram[1]:      2025      2023      1973      1965      1953      1954      1772      1772      1785      1785      1795      1792      1968      1969      2030      2025 
dram[2]:      2055      2053      1962      1961      1957      1951      1774      1772      1785      1786      1791      1788      1974      1969      2005      2002 
dram[3]:      2058      2055      1967      1962      1955      1954      1769      1768      1792      1789      1794      1791      1967      1970      1999      1997 
dram[4]:      2054      2053      1969      1963      1929      1926      1807      1804      1784      1786      1788      1789      1971      1969      2005      2001 
dram[5]:      2031      2027      1992      1991      1926      1928      1803      1799      1788      1787      1791      1788      1964      1965      2003      2002 
dram[6]:      2022      2024      1994      1988      1921      1917      1805      1801      1784      1782      1791      1792      1936      1934      2037      2034 
dram[7]:      2029      2027      1991      1994      1920      1918      1807      1803      1770      1769      1822      1819      1932      1934      2037      2032 
dram[8]:      2025      2024      2000      1995      1910      1906      1804      1802      1762      1763      1824      1822      1930      1933      2033      2031 
dram[9]:      2060      2059      1990      1992      1909      1903      1804      1801      1769      1767      1822      1822      1936      1933      2009      2002 
dram[10]:      2055      2055      1996      1991      1908      1903      1802      1799      1764      1764      1808      1806      1966      1968      2002      2000 
total reads: 336402
bank skew: 2060/1762 = 1.17
chip skew: 30604/30562 = 1.00
number of total write accesses:
dram[0]:      1023      1023      1008      1008       922       922       847       847       880       880       870       870       976       976      1031      1031 
dram[1]:      1023      1023       975       975       955       955       847       847       880       880       870       870       976       976      1031      1031 
dram[2]:      1056      1056       975       975       955       955       847       847       880       880       870       870       976       976      1003      1003 
dram[3]:      1056      1056       975       975       955       955       847       847       880       880       865       865       976       976      1003      1003 
dram[4]:      1056      1056       975       975       928       928       880       880       880       880       865       865       976       976      1003      1003 
dram[5]:      1023      1023      1002      1002       928       928       880       880       880       880       865       865       976       976      1003      1003 
dram[6]:      1023      1023      1002      1002       928       928       880       880       880       880       865       865       943       943      1036      1036 
dram[7]:      1023      1023      1002      1002       928       928       880       880       858       858       898       898       943       943      1036      1036 
dram[8]:      1023      1023      1002      1002       917       917       880       880       858       858       898       898       943       943      1036      1036 
dram[9]:      1056      1056      1002      1002       917       917       880       880       858       858       898       898       943       943      1003      1003 
dram[10]:      1056      1056      1002      1002       917       917       880       880       858       858       876       876       976       976      1003      1003 
total reads: 166320
bank skew: 1056/847 = 1.25
chip skew: 15136/15114 = 1.00
average mf latency per bank:
dram[0]:       5201      2666      5056      2498      5195      2466      5635      2659      5501      2621      5444      2669      5208      2719      5257      2700
dram[1]:       5215      2670      5093      2559      5196      2419      5649      2664      5462      2620      5430      2663      5229      2719      5200      2700
dram[2]:       5211      2612      5125      2564      5155      2420      5658      2664      5464      2619      5372      2668      5246      2713      5222      2717
dram[3]:       5168      2606      5111      2563      5152      2418      5655      2670      5462      2616      5361      2687      5276      2717      5262      2723
dram[4]:       5188      2604      5111      2559      5152      2491      5614      2603      5542      2620      5370      2691      5203      2722      5255      2718
dram[5]:       5158      2620      5088      2482      5240      2492      5624      2607      5492      2619      5356      2690      5246      2729      5256      2723
dram[6]:       5205      2621      5050      2484      5265      2499      5628      2606      5456      2623      5370      2692      5291      2790      5254      2695
dram[7]:       5189      2626      5061      2480      5191      2499      5666      2604      5477      2688      5364      2634      5310      2797      5223      2696
dram[8]:       5174      2642      5084      2479      5209      2473      5686      2605      5535      2695      5345      2631      5315      2801      5224      2697
dram[9]:       5145      2596      5174      2476      5201      2476      5591      2605      5505      2658      5366      2631      5283      2790      5211      2749
dram[10]:       5164      2602      5105      2489      5204      2479      5619      2607      5503      2662      5344      2667      5273      2730      5300      2759
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5636127 n_nop=5438547 n_act=7438 n_pre=7422 n_req=45680 n_rd=122264 n_write=60456 bw_util=0.06484
n_activity=668037 dram_eff=0.547
bk0: 8096a 5562866i bk1: 8084a 5563735i bk2: 7984a 5563677i bk3: 7976a 5564572i bk4: 7684a 5568428i bk5: 7664a 5568589i bk6: 7112a 5571473i bk7: 7100a 5573339i bk8: 7148a 5571453i bk9: 7144a 5571580i bk10: 7148a 5571061i bk11: 7148a 5573164i bk12: 7884a 5565388i bk13: 7864a 5566184i bk14: 8132a 5560000i bk15: 8096a 5562356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.217656
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7ff122245a00 :  mf: uid=7070527, sid27:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (5478968), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5636127 n_nop=5438189 n_act=7577 n_pre=7561 n_req=45700 n_rd=122344 n_write=60456 bw_util=0.06487
n_activity=674416 dram_eff=0.5421
bk0: 8100a 5563380i bk1: 8092a 5564739i bk2: 7892a 5565182i bk3: 7860a 5566220i bk4: 7812a 5565730i bk5: 7816a 5566705i bk6: 7088a 5573291i bk7: 7088a 5572994i bk8: 7140a 5573428i bk9: 7140a 5572638i bk10: 7180a 5572715i bk11: 7168a 5572938i bk12: 7872a 5566319i bk13: 7876a 5567355i bk14: 8120a 5560307i bk15: 8100a 5562402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.212223
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7ff1223b4540 :  mf: uid=7070525, sid01:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (5478964), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5636127 n_nop=5438355 n_act=7476 n_pre=7460 n_req=45709 n_rd=122340 n_write=60496 bw_util=0.06488
n_activity=670048 dram_eff=0.5457
bk0: 8220a 5560648i bk1: 8212a 5562234i bk2: 7848a 5564521i bk3: 7844a 5567048i bk4: 7828a 5566585i bk5: 7804a 5568290i bk6: 7096a 5572638i bk7: 7088a 5573491i bk8: 7140a 5572793i bk9: 7144a 5572520i bk10: 7164a 5571656i bk11: 7152a 5573925i bk12: 7896a 5565262i bk13: 7876a 5567302i bk14: 8020a 5562166i bk15: 8008a 5562378i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.216773
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5636127 n_nop=5438061 n_act=7639 n_pre=7623 n_req=45701 n_rd=122348 n_write=60456 bw_util=0.06487
n_activity=671509 dram_eff=0.5445
bk0: 8232a 5561262i bk1: 8220a 5562593i bk2: 7868a 5565541i bk3: 7848a 5564857i bk4: 7820a 5565857i bk5: 7816a 5567521i bk6: 7076a 5571915i bk7: 7072a 5573221i bk8: 7168a 5571408i bk9: 7156a 5572802i bk10: 7176a 5573109i bk11: 7164a 5572353i bk12: 7868a 5564337i bk13: 7880a 5565733i bk14: 7996a 5562074i bk15: 7988a 5563545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.213182
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7ff1408cede0 :  mf: uid=7070528, sid01:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (5478969), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5636127 n_nop=5438397 n_act=7426 n_pre=7410 n_req=45724 n_rd=122390 n_write=60504 bw_util=0.0649
n_activity=672503 dram_eff=0.5439
bk0: 8216a 5561911i bk1: 8212a 5563167i bk2: 7876a 5566333i bk3: 7850a 5566679i bk4: 7716a 5568016i bk5: 7704a 5569230i bk6: 7228a 5571181i bk7: 7216a 5571928i bk8: 7136a 5571841i bk9: 7144a 5571536i bk10: 7152a 5573914i bk11: 7156a 5574768i bk12: 7884a 5565194i bk13: 7876a 5566154i bk14: 8020a 5562046i bk15: 8004a 5562427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.20993
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5636127 n_nop=5438287 n_act=7530 n_pre=7514 n_req=45699 n_rd=122340 n_write=60456 bw_util=0.06487
n_activity=671915 dram_eff=0.5441
bk0: 8124a 5562393i bk1: 8108a 5564996i bk2: 7968a 5565742i bk3: 7964a 5564992i bk4: 7704a 5566784i bk5: 7712a 5568745i bk6: 7212a 5571829i bk7: 7196a 5572384i bk8: 7152a 5571316i bk9: 7148a 5570944i bk10: 7164a 5572982i bk11: 7152a 5573379i bk12: 7856a 5565735i bk13: 7860a 5566447i bk14: 8012a 5562450i bk15: 8008a 5564420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.212123
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5636127 n_nop=5438503 n_act=7468 n_pre=7452 n_req=45676 n_rd=122248 n_write=60456 bw_util=0.06483
n_activity=671333 dram_eff=0.5443
bk0: 8088a 5562871i bk1: 8096a 5563785i bk2: 7976a 5565181i bk3: 7952a 5564723i bk4: 7684a 5567770i bk5: 7668a 5569382i bk6: 7220a 5571859i bk7: 7204a 5571809i bk8: 7136a 5572223i bk9: 7128a 5572074i bk10: 7164a 5572463i bk11: 7168a 5573539i bk12: 7744a 5565976i bk13: 7736a 5567832i bk14: 8148a 5560867i bk15: 8136a 5560158i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.211341
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7ff1402d9af0 :  mf: uid=7070526, sid27:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (5478966), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5636127 n_nop=5438023 n_act=7580 n_pre=7564 n_req=45740 n_rd=122416 n_write=60544 bw_util=0.06492
n_activity=670938 dram_eff=0.5454
bk0: 8116a 5562278i bk1: 8108a 5564311i bk2: 7964a 5564381i bk3: 7976a 5564660i bk4: 7680a 5567554i bk5: 7672a 5568835i bk6: 7228a 5571879i bk7: 7212a 5572077i bk8: 7080a 5572133i bk9: 7076a 5570198i bk10: 7288a 5570722i bk11: 7276a 5571888i bk12: 7728a 5566230i bk13: 7736a 5566688i bk14: 8148a 5561890i bk15: 8128a 5561451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.213015
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5636127 n_nop=5438363 n_act=7534 n_pre=7518 n_req=45678 n_rd=122256 n_write=60456 bw_util=0.06484
n_activity=672251 dram_eff=0.5436
bk0: 8100a 5562982i bk1: 8096a 5564121i bk2: 8000a 5564468i bk3: 7980a 5565730i bk4: 7640a 5567775i bk5: 7624a 5569128i bk6: 7216a 5571236i bk7: 7208a 5571961i bk8: 7048a 5572876i bk9: 7052a 5574866i bk10: 7296a 5571135i bk11: 7288a 5572608i bk12: 7720a 5567347i bk13: 7732a 5567260i bk14: 8132a 5559680i bk15: 8124a 5560644i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.210318
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5636127 n_nop=5438507 n_act=7434 n_pre=7418 n_req=45692 n_rd=122312 n_write=60456 bw_util=0.06486
n_activity=670293 dram_eff=0.5453
bk0: 8240a 5560779i bk1: 8236a 5561423i bk2: 7960a 5563946i bk3: 7968a 5562661i bk4: 7636a 5569125i bk5: 7612a 5570235i bk6: 7216a 5572237i bk7: 7204a 5572805i bk8: 7076a 5572847i bk9: 7068a 5572724i bk10: 7288a 5570416i bk11: 7288a 5572625i bk12: 7744a 5566932i bk13: 7732a 5567899i bk14: 8036a 5563178i bk15: 8008a 5563271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.212513
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5636127 n_nop=5438313 n_act=7469 n_pre=7453 n_req=45723 n_rd=122348 n_write=60544 bw_util=0.0649
n_activity=672477 dram_eff=0.5439
bk0: 8220a 5562146i bk1: 8220a 5563091i bk2: 7984a 5564710i bk3: 7964a 5564243i bk4: 7632a 5568185i bk5: 7612a 5569070i bk6: 7208a 5572090i bk7: 7196a 5572241i bk8: 7056a 5572855i bk9: 7056a 5573805i bk10: 7232a 5571821i bk11: 7224a 5572488i bk12: 7864a 5565926i bk13: 7872a 5566006i bk14: 8008a 5562166i bk15: 8000a 5562267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.213346

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23299, Miss = 15297, Miss_rate = 0.657, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[1]: Access = 23260, Miss = 15269, Miss_rate = 0.656, Pending_hits = 1166, Reservation_fails = 0
L2_cache_bank[2]: Access = 23271, Miss = 15301, Miss_rate = 0.658, Pending_hits = 280, Reservation_fails = 0
L2_cache_bank[3]: Access = 23254, Miss = 15285, Miss_rate = 0.657, Pending_hits = 1172, Reservation_fails = 0
L2_cache_bank[4]: Access = 23265, Miss = 15303, Miss_rate = 0.658, Pending_hits = 281, Reservation_fails = 0
L2_cache_bank[5]: Access = 23260, Miss = 15282, Miss_rate = 0.657, Pending_hits = 1166, Reservation_fails = 0
L2_cache_bank[6]: Access = 23238, Miss = 15301, Miss_rate = 0.658, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[7]: Access = 23237, Miss = 15286, Miss_rate = 0.658, Pending_hits = 1192, Reservation_fails = 0
L2_cache_bank[8]: Access = 23287, Miss = 15307, Miss_rate = 0.657, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[9]: Access = 23293, Miss = 15291, Miss_rate = 0.656, Pending_hits = 1212, Reservation_fails = 0
L2_cache_bank[10]: Access = 23282, Miss = 15298, Miss_rate = 0.657, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[11]: Access = 23271, Miss = 15287, Miss_rate = 0.657, Pending_hits = 1178, Reservation_fails = 0
L2_cache_bank[12]: Access = 23260, Miss = 15290, Miss_rate = 0.657, Pending_hits = 288, Reservation_fails = 0
L2_cache_bank[13]: Access = 23271, Miss = 15272, Miss_rate = 0.656, Pending_hits = 1178, Reservation_fails = 0
L2_cache_bank[14]: Access = 23304, Miss = 15308, Miss_rate = 0.657, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[15]: Access = 23304, Miss = 15296, Miss_rate = 0.656, Pending_hits = 1190, Reservation_fails = 0
L2_cache_bank[16]: Access = 23277, Miss = 15288, Miss_rate = 0.657, Pending_hits = 290, Reservation_fails = 0
L2_cache_bank[17]: Access = 23266, Miss = 15276, Miss_rate = 0.657, Pending_hits = 1158, Reservation_fails = 0
L2_cache_bank[18]: Access = 23265, Miss = 15299, Miss_rate = 0.658, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[19]: Access = 23276, Miss = 15279, Miss_rate = 0.656, Pending_hits = 1175, Reservation_fails = 1
L2_cache_bank[20]: Access = 23304, Miss = 15301, Miss_rate = 0.657, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[21]: Access = 23304, Miss = 15286, Miss_rate = 0.656, Pending_hits = 1163, Reservation_fails = 0
L2_total_cache_accesses = 512048
L2_total_cache_misses = 336402
L2_total_cache_miss_rate = 0.6570
L2_total_cache_pending_hits = 16150
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 154933
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15982
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 174309
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 162075
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 345224
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 166320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1645424
icnt_total_pkts_simt_to_mem=1177328
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58504
	minimum = 6
	maximum = 50
Network latency average = 8.45785
	minimum = 6
	maximum = 50
Slowest packet = 1009950
Flit latency average = 6.92582
	minimum = 6
	maximum = 46
Slowest flit = 2783771
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238507
	minimum = 0.0188737 (at node 5)
	maximum = 0.0283106 (at node 0)
Accepted packet rate average = 0.0238507
	minimum = 0.0188737 (at node 5)
	maximum = 0.0283106 (at node 0)
Injected flit rate average = 0.065736
	minimum = 0.0434916 (at node 5)
	maximum = 0.0871371 (at node 42)
Accepted flit rate average= 0.065736
	minimum = 0.060519 (at node 5)
	maximum = 0.0907785 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.65588 (11 samples)
	minimum = 6 (11 samples)
	maximum = 52.0909 (11 samples)
Network latency average = 8.46207 (11 samples)
	minimum = 6 (11 samples)
	maximum = 48.1818 (11 samples)
Flit latency average = 6.95453 (11 samples)
	minimum = 6 (11 samples)
	maximum = 44.9091 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.0198342 (11 samples)
	minimum = 0.0156954 (11 samples)
	maximum = 0.0235429 (11 samples)
Accepted packet rate average = 0.0198342 (11 samples)
	minimum = 0.0156954 (11 samples)
	maximum = 0.0235429 (11 samples)
Injected flit rate average = 0.054666 (11 samples)
	minimum = 0.0361672 (11 samples)
	maximum = 0.0724655 (11 samples)
Accepted flit rate average = 0.054666 (11 samples)
	minimum = 0.0503282 (11 samples)
	maximum = 0.0754915 (11 samples)
Injected packet size average = 2.75615 (11 samples)
Accepted packet size average = 2.75615 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 3 min, 43 sec (7423 sec)
gpgpu_simulation_rate = 42750 (inst/sec)
gpgpu_simulation_rate = 738 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 12: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 12 
gpu_sim_cycle = 39373
gpu_sim_insn = 28848876
gpu_ipc =     732.7071
gpu_tot_sim_cycle = 5740493
gpu_tot_sim_insn = 346186512
gpu_tot_ipc =      60.3061
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 6984
partiton_reqs_in_parallel = 866206
partiton_reqs_in_parallel_total    = 66777040
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.7835
partiton_reqs_in_parallel_util = 866206
partiton_reqs_in_parallel_util_total    = 66777040
gpu_sim_cycle_parition_util = 39373
gpu_tot_sim_cycle_parition_util    = 3035320
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 512048
L2_BW  =     111.9507 GB/Sec
L2_BW_total  =       9.2225 GB/Sec
gpu_total_sim_rate=45931

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6950736
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 21504
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0759
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19872
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6948296
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 21504
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6950736
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
57942, 55732, 55783, 57802, 57948, 55753, 55787, 57785, 14503, 13923, 13971, 10859, 
gpgpu_n_tot_thrd_icount = 399833088
gpgpu_n_tot_w_icount = 12494784
gpgpu_n_stall_shd_mem = 19354
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 376608
gpgpu_n_mem_write_global = 181440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9194496
gpgpu_n_store_insn = 5715360
gpgpu_n_shmem_insn = 37863456
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 688128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 285
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:348830	W0_Idle:3417352	W0_Scoreboard:154715362	W1:725760	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4898160	W32:6870864
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3012864 {8:376608,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24675840 {136:181440,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 42509568 {40:90720,136:285888,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1451520 {8:181440,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 3590 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 5740492 
mrq_lat_table:268047 	42666 	25189 	64973 	71039 	46418 	22050 	8598 	364 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	336442 	196273 	513 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	441319 	16740 	112 	0 	75524 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	314084 	61666 	884 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	90720 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2011 	98 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  6.153419  6.036298  6.085028  6.149533  5.980843  5.925856  6.095949  6.050848  6.410989  6.311688  5.659533  5.397031  6.523422  6.566735  6.000000  5.899115 
dram[1]:  5.989209  5.921708  6.037383  6.011194  5.553043  5.450512  6.229258  6.006316  6.350762  6.434878  5.472795  5.467167  6.694561  6.288802  5.951872  5.728522 
dram[2]:  6.271218  6.233027  6.131429  6.141222  5.986891  5.801818  6.126609  5.943750  6.364629  6.164905  5.745562  5.553435  6.651452  6.479757  5.648881  5.529511 
dram[3]:  6.053381  6.026596  5.830018  5.874088  5.546875  5.525951  6.209150  6.087607  6.100209  5.981557  5.562141  5.524715  6.515275  6.278431  5.850000  5.606164 
dram[4]:  6.246324  6.255985  6.215800  6.086957  5.681159  5.645045  6.162105  6.194915  6.186837  6.000000  6.283550  6.139535  6.470707  6.479757  5.881721  5.613014 
dram[5]:  5.978495  5.886926  6.055351  6.144195  5.665461  5.568384  6.539150  6.457964  5.847695  5.940937  5.847083  5.625969  6.576132  6.419679  5.784832  5.586030 
dram[6]:  6.071168  6.009025  6.303263  6.220114  5.644404  5.606822  6.386463  6.123690  6.147679  6.143460  5.918534  5.969199  6.111328  6.304435  6.030576  5.639730 
dram[7]:  6.151291  6.113761  5.954628  6.014652  5.875940  5.628829  6.390830  6.424176  5.646366  5.390244  6.036511  5.981891  6.524008  6.474120  5.811092  5.570715 
dram[8]:  6.032609  5.892035  6.161049  6.209830  5.453427  5.408377  6.556054  6.338395  6.190065  5.972917  5.816406  5.893069  6.283702  6.214712  5.844677  5.504934 
dram[9]:  6.200364  6.044405  6.096654  6.033088  6.166998  5.908397  6.274678  6.448123  5.865306  5.698413  6.000000  5.858268  6.518750  6.366599  6.018315  5.722513 
dram[10]:  6.259668  6.202555  6.107807  6.155722  5.577338  5.441125  6.436123  6.415385  6.027311  5.891171  5.689922  5.786982  6.607438  6.374502  5.855357  5.544839 
average row locality = 549346/91486 = 6.004700
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2213      2210      2188      2186      2108      2103      1935      1932      1957      1956      1961      1961      2147      2142      2220      2211 
dram[1]:      2214      2212      2162      2154      2143      2144      1929      1929      1955      1955      1969      1966      2144      2145      2217      2212 
dram[2]:      2247      2245      2151      2150      2147      2141      1931      1929      1955      1956      1965      1962      2150      2145      2190      2187 
dram[3]:      2250      2247      2156      2151      2145      2144      1926      1925      1962      1959      1967      1964      2143      2146      2184      2182 
dram[4]:      2246      2245      2158      2152      2116      2113      1967      1964      1954      1956      1961      1962      2147      2145      2190      2186 
dram[5]:      2220      2216      2184      2183      2113      2115      1963      1959      1958      1957      1964      1961      2140      2141      2188      2187 
dram[6]:      2211      2213      2186      2180      2107      2103      1965      1961      1954      1952      1964      1965      2109      2107      2225      2222 
dram[7]:      2218      2216      2183      2186      2106      2104      1967      1963      1938      1937      1998      1995      2105      2107      2225      2220 
dram[8]:      2214      2213      2192      2187      2095      2091      1964      1962      1930      1931      2000      1998      2103      2106      2221      2219 
dram[9]:      2252      2251      2182      2184      2094      2088      1964      1961      1938      1936      1998      1998      2109      2106      2194      2187 
dram[10]:      2247      2247      2188      2183      2093      2088      1962      1959      1933      1933      1982      1980      2142      2144      2187      2185 
total reads: 367906
bank skew: 2252/1925 = 1.17
chip skew: 33468/33424 = 1.00
number of total write accesses:
dram[0]:      1116      1116      1104      1104      1014      1014       924       924       960       960       948       948      1056      1056      1122      1122 
dram[1]:      1116      1116      1068      1068      1050      1050       924       924       960       960       948       948      1056      1056      1122      1122 
dram[2]:      1152      1152      1068      1068      1050      1050       924       924       960       960       948       948      1056      1056      1092      1092 
dram[3]:      1152      1152      1068      1068      1050      1050       924       924       960       960       942       942      1056      1056      1092      1092 
dram[4]:      1152      1152      1068      1068      1020      1020       960       960       960       960       942       942      1056      1056      1092      1092 
dram[5]:      1116      1116      1098      1098      1020      1020       960       960       960       960       942       942      1056      1056      1092      1092 
dram[6]:      1116      1116      1098      1098      1020      1020       960       960       960       960       942       942      1020      1020      1128      1128 
dram[7]:      1116      1116      1098      1098      1020      1020       960       960       936       936       978       978      1020      1020      1128      1128 
dram[8]:      1116      1116      1098      1098      1008      1008       960       960       936       936       978       978      1020      1020      1128      1128 
dram[9]:      1152      1152      1098      1098      1008      1008       960       960       936       936       978       978      1020      1020      1092      1092 
dram[10]:      1152      1152      1098      1098      1008      1008       960       960       936       936       954       954      1056      1056      1092      1092 
total reads: 181440
bank skew: 1152/924 = 1.25
chip skew: 16512/16488 = 1.00
average mf latency per bank:
dram[0]:       4779      2459      4633      2298      4750      2264      5192      2459      5049      2415      4993      2457      4811      2520      4839      2494
dram[1]:       4792      2462      4668      2354      4752      2222      5204      2464      5013      2414      4981      2452      4829      2520      4786      2493
dram[2]:       4789      2409      4696      2358      4715      2223      5212      2464      5015      2414      4928      2457      4846      2514      4805      2509
dram[3]:       4749      2404      4684      2358      4712      2221      5209      2469      5014      2411      4920      2475      4873      2518      4841      2514
dram[4]:       4768      2402      4684      2355      4713      2288      5172      2407      5087      2415      4928      2478      4806      2522      4836      2510
dram[5]:       4741      2417      4661      2283      4793      2289      5181      2411      5042      2414      4916      2477      4844      2529      4836      2515
dram[6]:       4782      2418      4626      2285      4816      2295      5185      2410      5008      2417      4928      2479      4887      2585      4834      2489
dram[7]:       4769      2423      4637      2282      4749      2295      5220      2408      5028      2477      4922      2426      4905      2592      4806      2489
dram[8]:       4755      2437      4659      2281      4765      2272      5237      2409      5080      2482      4905      2424      4908      2596      4806      2491
dram[9]:       4729      2395      4740      2278      4758      2274      5150      2409      5052      2448      4924      2424      4880      2585      4795      2538
dram[10]:       4746      2401      4677      2290      4761      2277      5176      2410      5049      2452      4906      2457      4870      2530      4876      2547
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5709236 n_nop=5493124 n_act=8228 n_pre=8212 n_req=49918 n_rd=133720 n_write=65952 bw_util=0.06995
n_activity=727771 dram_eff=0.5487
bk0: 8852a 5628728i bk1: 8840a 5629662i bk2: 8752a 5629444i bk3: 8744a 5630702i bk4: 8432a 5634889i bk5: 8412a 5635377i bk6: 7740a 5638469i bk7: 7728a 5640679i bk8: 7828a 5638537i bk9: 7824a 5638764i bk10: 7844a 5637747i bk11: 7844a 5640232i bk12: 8588a 5632261i bk13: 8568a 5632883i bk14: 8880a 5626011i bk15: 8844a 5627892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.244201
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5709236 n_nop=5492718 n_act=8391 n_pre=8375 n_req=49938 n_rd=133800 n_write=65952 bw_util=0.06998
n_activity=734266 dram_eff=0.5441
bk0: 8856a 5629481i bk1: 8848a 5630698i bk2: 8648a 5631128i bk3: 8616a 5632424i bk4: 8572a 5631313i bk5: 8576a 5632480i bk6: 7716a 5640154i bk7: 7716a 5640147i bk8: 7820a 5640400i bk9: 7820a 5640016i bk10: 7876a 5639431i bk11: 7864a 5639831i bk12: 8576a 5632950i bk13: 8580a 5633983i bk14: 8868a 5626635i bk15: 8848a 5628695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.237692
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5709236 n_nop=5492892 n_act=8278 n_pre=8262 n_req=49951 n_rd=133804 n_write=66000 bw_util=0.06999
n_activity=729538 dram_eff=0.5478
bk0: 8988a 5626568i bk1: 8980a 5628523i bk2: 8604a 5630652i bk3: 8600a 5633307i bk4: 8588a 5632650i bk5: 8564a 5634769i bk6: 7724a 5639838i bk7: 7716a 5640825i bk8: 7820a 5639692i bk9: 7824a 5639684i bk10: 7860a 5638587i bk11: 7848a 5640800i bk12: 8600a 5631589i bk13: 8580a 5633986i bk14: 8760a 5627649i bk15: 8748a 5628122i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.242395
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5709236 n_nop=5492558 n_act=8469 n_pre=8453 n_req=49939 n_rd=133804 n_write=65952 bw_util=0.06998
n_activity=731184 dram_eff=0.5464
bk0: 9000a 5626747i bk1: 8988a 5628061i bk2: 8624a 5631394i bk3: 8604a 5630749i bk4: 8580a 5631483i bk5: 8576a 5633155i bk6: 7704a 5638931i bk7: 7700a 5640732i bk8: 7848a 5638247i bk9: 7836a 5639948i bk10: 7868a 5639815i bk11: 7856a 5639425i bk12: 8572a 5630305i bk13: 8584a 5632299i bk14: 8736a 5627781i bk15: 8728a 5629687i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.239917
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ff122a38a80 :  mf: uid=7713172, sid07:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (5740492), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5709236 n_nop=5492981 n_act=8212 n_pre=8196 n_req=49962 n_rd=133847 n_write=66000 bw_util=0.07001
n_activity=732006 dram_eff=0.546
bk0: 8984a 5627554i bk1: 8980a 5629313i bk2: 8632a 5632396i bk3: 8608a 5632699i bk4: 8464a 5633902i bk5: 8451a 5635630i bk6: 7868a 5638192i bk7: 7856a 5639309i bk8: 7816a 5638821i bk9: 7824a 5638710i bk10: 7844a 5640848i bk11: 7848a 5642152i bk12: 8588a 5631384i bk13: 8580a 5632704i bk14: 8760a 5627838i bk15: 8744a 5628165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.237046
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5709236 n_nop=5492792 n_act=8356 n_pre=8340 n_req=49937 n_rd=133796 n_write=65952 bw_util=0.06997
n_activity=731442 dram_eff=0.5462
bk0: 8880a 5628166i bk1: 8864a 5630711i bk2: 8736a 5631612i bk3: 8732a 5630666i bk4: 8452a 5632680i bk5: 8460a 5634968i bk6: 7852a 5638516i bk7: 7836a 5639547i bk8: 7832a 5637816i bk9: 7828a 5637822i bk10: 7856a 5639430i bk11: 7844a 5640487i bk12: 8560a 5632270i bk13: 8564a 5632905i bk14: 8752a 5628353i bk15: 8748a 5630174i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.238851
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5709236 n_nop=5493044 n_act=8280 n_pre=8264 n_req=49912 n_rd=133696 n_write=65952 bw_util=0.06994
n_activity=730395 dram_eff=0.5467
bk0: 8844a 5628715i bk1: 8852a 5629238i bk2: 8744a 5630779i bk3: 8720a 5630532i bk4: 8428a 5633572i bk5: 8412a 5635677i bk6: 7860a 5638264i bk7: 7844a 5638801i bk8: 7816a 5639091i bk9: 7808a 5639227i bk10: 7856a 5639541i bk11: 7860a 5640442i bk12: 8436a 5632443i bk13: 8428a 5634912i bk14: 8900a 5626507i bk15: 8888a 5625698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.238502
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5709236 n_nop=5492620 n_act=8356 n_pre=8340 n_req=49980 n_rd=133872 n_write=66048 bw_util=0.07003
n_activity=729789 dram_eff=0.5479
bk0: 8872a 5628608i bk1: 8864a 5630326i bk2: 8732a 5630145i bk3: 8744a 5630439i bk4: 8424a 5633491i bk5: 8416a 5635028i bk6: 7868a 5638752i bk7: 7852a 5639333i bk8: 7752a 5638857i bk9: 7748a 5637307i bk10: 7992a 5637114i bk11: 7980a 5639108i bk12: 8420a 5632918i bk13: 8428a 5633699i bk14: 8900a 5627577i bk15: 8880a 5627373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.240995
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5709236 n_nop=5492856 n_act=8370 n_pre=8354 n_req=49914 n_rd=133704 n_write=65952 bw_util=0.06994
n_activity=731819 dram_eff=0.5456
bk0: 8856a 5629051i bk1: 8852a 5630185i bk2: 8768a 5630423i bk3: 8748a 5631573i bk4: 8380a 5633796i bk5: 8364a 5635056i bk6: 7856a 5637987i bk7: 7848a 5638909i bk8: 7720a 5639841i bk9: 7724a 5641925i bk10: 8000a 5637936i bk11: 7992a 5639532i bk12: 8412a 5634074i bk13: 8424a 5634292i bk14: 8884a 5625653i bk15: 8876a 5626485i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.236018
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5709236 n_nop=5493076 n_act=8228 n_pre=8212 n_req=49930 n_rd=133768 n_write=65952 bw_util=0.06996
n_activity=729341 dram_eff=0.5477
bk0: 9008a 5626761i bk1: 9004a 5626907i bk2: 8728a 5629309i bk3: 8736a 5628562i bk4: 8376a 5635681i bk5: 8352a 5636936i bk6: 7856a 5638989i bk7: 7844a 5639898i bk8: 7752a 5639522i bk9: 7744a 5639357i bk10: 7992a 5636865i bk11: 7992a 5639603i bk12: 8436a 5633646i bk13: 8424a 5634932i bk14: 8776a 5629413i bk15: 8748a 5629251i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.239003
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5709236 n_nop=5492754 n_act=8319 n_pre=8303 n_req=49965 n_rd=133812 n_write=66048 bw_util=0.07001
n_activity=732338 dram_eff=0.5458
bk0: 8988a 5627638i bk1: 8988a 5628874i bk2: 8752a 5630313i bk3: 8732a 5629984i bk4: 8372a 5634261i bk5: 8352a 5635044i bk6: 7848a 5638764i bk7: 7836a 5639228i bk8: 7732a 5639988i bk9: 7732a 5640754i bk10: 7928a 5638320i bk11: 7920a 5639409i bk12: 8568a 5632297i bk13: 8576a 5632628i bk14: 8748a 5628437i bk15: 8740a 5628260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.238471

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25412, Miss = 16729, Miss_rate = 0.658, Pending_hits = 316, Reservation_fails = 0
L2_cache_bank[1]: Access = 25372, Miss = 16701, Miss_rate = 0.658, Pending_hits = 1173, Reservation_fails = 0
L2_cache_bank[2]: Access = 25384, Miss = 16733, Miss_rate = 0.659, Pending_hits = 285, Reservation_fails = 0
L2_cache_bank[3]: Access = 25368, Miss = 16717, Miss_rate = 0.659, Pending_hits = 1179, Reservation_fails = 0
L2_cache_bank[4]: Access = 25380, Miss = 16736, Miss_rate = 0.659, Pending_hits = 288, Reservation_fails = 0
L2_cache_bank[5]: Access = 25374, Miss = 16715, Miss_rate = 0.659, Pending_hits = 1175, Reservation_fails = 0
L2_cache_bank[6]: Access = 25350, Miss = 16733, Miss_rate = 0.660, Pending_hits = 293, Reservation_fails = 0
L2_cache_bank[7]: Access = 25350, Miss = 16718, Miss_rate = 0.659, Pending_hits = 1199, Reservation_fails = 0
L2_cache_bank[8]: Access = 25402, Miss = 16739, Miss_rate = 0.659, Pending_hits = 311, Reservation_fails = 0
L2_cache_bank[9]: Access = 25408, Miss = 16723, Miss_rate = 0.658, Pending_hits = 1220, Reservation_fails = 0
L2_cache_bank[10]: Access = 25396, Miss = 16730, Miss_rate = 0.659, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[11]: Access = 25384, Miss = 16719, Miss_rate = 0.659, Pending_hits = 1187, Reservation_fails = 0
L2_cache_bank[12]: Access = 25372, Miss = 16721, Miss_rate = 0.659, Pending_hits = 293, Reservation_fails = 0
L2_cache_bank[13]: Access = 25384, Miss = 16703, Miss_rate = 0.658, Pending_hits = 1184, Reservation_fails = 0
L2_cache_bank[14]: Access = 25420, Miss = 16740, Miss_rate = 0.659, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[15]: Access = 25420, Miss = 16728, Miss_rate = 0.658, Pending_hits = 1197, Reservation_fails = 0
L2_cache_bank[16]: Access = 25390, Miss = 16719, Miss_rate = 0.658, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[17]: Access = 25378, Miss = 16707, Miss_rate = 0.658, Pending_hits = 1165, Reservation_fails = 0
L2_cache_bank[18]: Access = 25378, Miss = 16731, Miss_rate = 0.659, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[19]: Access = 25390, Miss = 16711, Miss_rate = 0.658, Pending_hits = 1181, Reservation_fails = 1
L2_cache_bank[20]: Access = 25420, Miss = 16734, Miss_rate = 0.658, Pending_hits = 284, Reservation_fails = 0
L2_cache_bank[21]: Access = 25420, Miss = 16719, Miss_rate = 0.658, Pending_hits = 1172, Reservation_fails = 0
L2_total_cache_accesses = 558552
L2_total_cache_misses = 367906
L2_total_cache_miss_rate = 0.6587
L2_total_cache_pending_hits = 16299
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 169784
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 190693
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 177195
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 376608
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181440
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=1794784
icnt_total_pkts_simt_to_mem=1284312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54337
	minimum = 6
	maximum = 49
Network latency average = 8.41648
	minimum = 6
	maximum = 46
Slowest packet = 1025211
Flit latency average = 6.87902
	minimum = 6
	maximum = 42
Slowest flit = 2825779
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236229
	minimum = 0.0186935 (at node 0)
	maximum = 0.0280402 (at node 7)
Accepted packet rate average = 0.0236229
	minimum = 0.0186935 (at node 0)
	maximum = 0.0280402 (at node 7)
Injected flit rate average = 0.0651082
	minimum = 0.0430763 (at node 0)
	maximum = 0.086305 (at node 42)
Accepted flit rate average= 0.0651082
	minimum = 0.0599411 (at node 0)
	maximum = 0.0899116 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.64651 (12 samples)
	minimum = 6 (12 samples)
	maximum = 51.8333 (12 samples)
Network latency average = 8.45827 (12 samples)
	minimum = 6 (12 samples)
	maximum = 48 (12 samples)
Flit latency average = 6.94824 (12 samples)
	minimum = 6 (12 samples)
	maximum = 44.6667 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.0201499 (12 samples)
	minimum = 0.0159452 (12 samples)
	maximum = 0.0239177 (12 samples)
Accepted packet rate average = 0.0201499 (12 samples)
	minimum = 0.0159452 (12 samples)
	maximum = 0.0239177 (12 samples)
Injected flit rate average = 0.0555362 (12 samples)
	minimum = 0.036743 (12 samples)
	maximum = 0.0736188 (12 samples)
Accepted flit rate average = 0.0555362 (12 samples)
	minimum = 0.0511292 (12 samples)
	maximum = 0.0766932 (12 samples)
Injected packet size average = 2.75615 (12 samples)
Accepted packet size average = 2.75615 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 5 min, 37 sec (7537 sec)
gpgpu_simulation_rate = 45931 (inst/sec)
gpgpu_simulation_rate = 761 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 13: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 13 
gpu_sim_cycle = 38902
gpu_sim_insn = 28848876
gpu_ipc =     741.5782
gpu_tot_sim_cycle = 6001545
gpu_tot_sim_insn = 375035388
gpu_tot_ipc =      62.4898
gpu_tot_issued_cta = 832
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 7415
partiton_reqs_in_parallel = 855844
partiton_reqs_in_parallel_total    = 67643246
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.4136
partiton_reqs_in_parallel_util = 855844
partiton_reqs_in_parallel_util_total    = 67643246
gpu_sim_cycle_parition_util = 38902
gpu_tot_sim_cycle_parition_util    = 3074693
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 558552
L2_BW  =     113.3061 GB/Sec
L2_BW_total  =       9.5558 GB/Sec
gpu_total_sim_rate=49017

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7529964
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 23296
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0701
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7527524
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7529964
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
62768, 60371, 60429, 62617, 62774, 60395, 60433, 62596, 14503, 13923, 13971, 10859, 
gpgpu_n_tot_thrd_icount = 433152512
gpgpu_n_tot_w_icount = 13536016
gpgpu_n_stall_shd_mem = 19385
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 407992
gpgpu_n_mem_write_global = 196560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9960704
gpgpu_n_store_insn = 6191640
gpgpu_n_shmem_insn = 41018744
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 745472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 316
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:378866	W0_Idle:3432213	W0_Scoreboard:155842557	W1:786240	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:5306340	W32:7443436
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3263936 {8:407992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26732160 {136:196560,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46052032 {40:98280,136:309712,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572480 {8:196560,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 3331 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 6001544 
mrq_lat_table:289096 	46493 	27686 	69384 	76689 	51115 	25235 	9800 	470 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	368646 	210534 	552 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	12 	485057 	18980 	119 	0 	76040 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	340405 	66640 	973 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	105840 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2086 	100 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  6.529837  6.408526  6.421622  6.488160  6.326454  6.270019  6.477083  6.430642  6.787554  6.684989  5.990494  5.718693  6.940358  6.985972  6.335079  6.232358 
dram[1]:  6.359155  6.289198  6.367942  6.341818  5.885665  5.778894  6.616205  6.384774  6.725532  6.812500  5.798165  5.792661  7.118367  6.696737  6.285962  6.036667 
dram[2]:  6.655235  6.615799  6.465677  6.475836  6.335780  6.144385  6.509434  6.319756  6.739872  6.533058  6.080925  5.882463  7.072875  6.895257  5.969849  5.847291 
dram[3]:  6.428571  6.401042  6.155203  6.201067  5.879046  5.857386  6.595745  6.469728  6.439024  6.317365  5.891589  5.853160  6.904951  6.660306  6.177083  5.926667 
dram[4]:  6.629497  6.639640  6.551595  6.419889  6.017762  5.980566  6.549383  6.583851  6.556016  6.336673  6.637131  6.488660  6.885602  6.895257  6.230769  5.953177 
dram[5]:  6.347368  6.252595  6.388489  6.479927  6.001773  5.900697  6.941048  6.857451  6.179688  6.275794  6.186640  5.958333  6.968000  6.806641  6.109777  5.905473 
dram[6]:  6.444643  6.379858  6.642991  6.558226  5.980531  5.941901  6.782516  6.510246  6.488707  6.484600  6.260437  6.312625  6.509542  6.710630  6.387719  5.983552 
dram[7]:  6.527076  6.488330  6.284956  6.346428  6.220994  5.964664  6.786780  6.821888  5.969348  5.705128  6.386138  6.330059  6.910750  6.859155  6.139966  5.893031 
dram[8]:  6.404255  6.258232  6.520146  6.546961  5.781034  5.734589  6.958425  6.733051  6.529412  6.306288  6.158397  6.237911  6.689588  6.617476  6.195911  5.844051 
dram[9]:  6.581105  6.419130  6.431159  6.365592  6.521401  6.254206  6.666667  6.846983  6.192843  6.021276  6.348425  6.201923  6.904858  6.748515  6.371428  6.045840 
dram[10]:  6.643243  6.583929  6.465455  6.491773  5.910053  5.768966  6.834409  6.813305  6.359918  6.220000  6.024621  6.125241  7.028226  6.785992  6.182292  5.882645 
average row locality = 595970/93692 = 6.360949
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2402      2399      2372      2370      2281      2276      2108      2105      2123      2122      2123      2123      2339      2334      2412      2403 
dram[1]:      2403      2401      2343      2335      2319      2320      2102      2102      2121      2121      2132      2129      2336      2337      2409      2404 
dram[2]:      2439      2437      2332      2331      2323      2317      2104      2102      2121      2122      2128      2125      2342      2337      2379      2376 
dram[3]:      2442      2439      2337      2332      2321      2320      2099      2098      2128      2125      2130      2127      2335      2338      2373      2371 
dram[4]:      2438      2437      2339      2333      2290      2287      2143      2140      2120      2122      2124      2125      2339      2337      2379      2375 
dram[5]:      2409      2405      2367      2366      2287      2289      2139      2135      2124      2123      2127      2124      2332      2333      2377      2376 
dram[6]:      2400      2402      2369      2363      2281      2277      2141      2137      2120      2118      2127      2128      2298      2296      2417      2414 
dram[7]:      2407      2405      2366      2369      2280      2278      2143      2139      2102      2101      2164      2161      2294      2296      2417      2412 
dram[8]:      2403      2402      2375      2370      2268      2264      2140      2138      2094      2095      2166      2164      2292      2295      2413      2411 
dram[9]:      2444      2443      2365      2367      2267      2261      2140      2137      2101      2099      2164      2164      2298      2295      2383      2376 
dram[10]:      2439      2439      2371      2366      2266      2261      2138      2135      2096      2096      2146      2144      2334      2336      2376      2374 
total reads: 399410
bank skew: 2444/2094 = 1.17
chip skew: 36334/36288 = 1.00
number of total write accesses:
dram[0]:      1209      1209      1192      1192      1091      1091      1001      1001      1040      1040      1028      1028      1152      1152      1218      1218 
dram[1]:      1209      1209      1153      1153      1130      1130      1001      1001      1040      1040      1028      1028      1152      1152      1218      1218 
dram[2]:      1248      1248      1153      1153      1130      1130      1001      1001      1040      1040      1028      1028      1152      1152      1185      1185 
dram[3]:      1248      1248      1153      1153      1130      1130      1001      1001      1040      1040      1022      1022      1152      1152      1185      1185 
dram[4]:      1248      1248      1153      1153      1098      1098      1040      1040      1040      1040      1022      1022      1152      1152      1185      1185 
dram[5]:      1209      1209      1185      1185      1098      1098      1040      1040      1040      1040      1022      1022      1152      1152      1185      1185 
dram[6]:      1209      1209      1185      1185      1098      1098      1040      1040      1040      1040      1022      1022      1113      1113      1224      1224 
dram[7]:      1209      1209      1185      1185      1098      1098      1040      1040      1014      1014      1061      1061      1113      1113      1224      1224 
dram[8]:      1209      1209      1185      1185      1085      1085      1040      1040      1014      1014      1061      1061      1113      1113      1224      1224 
dram[9]:      1248      1248      1185      1185      1085      1085      1040      1040      1014      1014      1061      1061      1113      1113      1185      1185 
dram[10]:      1248      1248      1185      1185      1085      1085      1040      1040      1014      1014      1035      1035      1152      1152      1185      1185 
total reads: 196560
bank skew: 1248/1001 = 1.25
chip skew: 17888/17862 = 1.00
average mf latency per bank:
dram[0]:       4424      2284      4297      2140      4415      2113      4793      2278      4673      2244      4626      2285      4432      2330      4472      2313
dram[1]:       4435      2287      4330      2192      4416      2074      4803      2283      4640      2243      4615      2280      4449      2330      4423      2312
dram[2]:       4432      2238      4355      2196      4382      2074      4811      2283      4642      2243      4565      2284      4465      2325      4442      2327
dram[3]:       4396      2233      4345      2195      4380      2073      4807      2287      4642      2241      4558      2300      4489      2328      4475      2332
dram[4]:       4413      2231      4345      2192      4380      2135      4774      2231      4708      2244      4564      2303      4428      2332      4470      2328
dram[5]:       4389      2246      4324      2126      4453      2136      4782      2234      4667      2243      4553      2302      4463      2338      4471      2333
dram[6]:       4426      2246      4292      2128      4474      2140      4786      2233      4635      2246      4564      2305      4502      2389      4469      2309
dram[7]:       4415      2251      4302      2125      4412      2141      4819      2232      4655      2301      4559      2255      4517      2396      4443      2309
dram[8]:       4401      2264      4323      2124      4427      2119      4834      2232      4702      2306      4543      2253      4520      2399      4443      2310
dram[9]:       4377      2225      4397      2122      4420      2121      4754      2233      4679      2276      4561      2253      4495      2389      4434      2354
dram[10]:       4393      2230      4339      2133      4423      2123      4778      2234      4675      2279      4545      2284      4486      2339      4507      2363
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5781470 n_nop=5548018 n_act=8426 n_pre=8410 n_req=54154 n_rd=145168 n_write=71448 bw_util=0.07493
n_activity=783621 dram_eff=0.5529
bk0: 9608a 5694458i bk1: 9596a 5695644i bk2: 9488a 5695260i bk3: 9480a 5696740i bk4: 9124a 5701688i bk5: 9104a 5701899i bk6: 8432a 5705119i bk7: 8420a 5707653i bk8: 8492a 5704927i bk9: 8488a 5705465i bk10: 8492a 5704661i bk11: 8492a 5706827i bk12: 9356a 5697781i bk13: 9336a 5698640i bk14: 9648a 5691140i bk15: 9612a 5693166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.268569
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5781470 n_nop=5547600 n_act=8591 n_pre=8575 n_req=54176 n_rd=145256 n_write=71448 bw_util=0.07497
n_activity=789951 dram_eff=0.5487
bk0: 9612a 5695112i bk1: 9604a 5696653i bk2: 9372a 5696925i bk3: 9340a 5698784i bk4: 9276a 5697738i bk5: 9280a 5698611i bk6: 8408a 5706479i bk7: 8408a 5706633i bk8: 8484a 5706855i bk9: 8484a 5706612i bk10: 8528a 5705940i bk11: 8516a 5706624i bk12: 9344a 5698414i bk13: 9348a 5699353i bk14: 9636a 5691749i bk15: 9616a 5694181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.262634
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7ff12315fee0 :  mf: uid=8355815, sid17:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (6001542), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5781470 n_nop=5547778 n_act=8476 n_pre=8460 n_req=54189 n_rd=145260 n_write=71496 bw_util=0.07498
n_activity=784709 dram_eff=0.5524
bk0: 9756a 5691926i bk1: 9748a 5694249i bk2: 9328a 5696554i bk3: 9324a 5699254i bk4: 9292a 5699047i bk5: 9268a 5701223i bk6: 8416a 5706224i bk7: 8408a 5707317i bk8: 8484a 5706174i bk9: 8488a 5706171i bk10: 8512a 5704872i bk11: 8500a 5707202i bk12: 9368a 5696613i bk13: 9348a 5699712i bk14: 9516a 5692775i bk15: 9504a 5693479i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.266153
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5781470 n_nop=5547428 n_act=8675 n_pre=8659 n_req=54177 n_rd=145260 n_write=71448 bw_util=0.07497
n_activity=787035 dram_eff=0.5507
bk0: 9768a 5692051i bk1: 9756a 5694132i bk2: 9348a 5697426i bk3: 9328a 5696839i bk4: 9284a 5697856i bk5: 9280a 5699688i bk6: 8396a 5705235i bk7: 8392a 5707399i bk8: 8512a 5704451i bk9: 8500a 5706750i bk10: 8520a 5706357i bk11: 8508a 5706708i bk12: 9340a 5695654i bk13: 9352a 5698027i bk14: 9492a 5693241i bk15: 9484a 5695590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.263607
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7ff150b46fb0 :  mf: uid=8355814, sid17:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (6001539), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5781470 n_nop=5547854 n_act=8408 n_pre=8392 n_req=54204 n_rd=145312 n_write=71504 bw_util=0.075
n_activity=787538 dram_eff=0.5506
bk0: 9752a 5692717i bk1: 9748a 5695086i bk2: 9356a 5698149i bk3: 9332a 5698983i bk4: 9160a 5699898i bk5: 9148a 5701945i bk6: 8572a 5704439i bk7: 8560a 5705833i bk8: 8480a 5705183i bk9: 8488a 5705100i bk10: 8496a 5707801i bk11: 8500a 5708813i bk12: 9356a 5696673i bk13: 9348a 5698232i bk14: 9516a 5693251i bk15: 9500a 5693825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.259955
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5781470 n_nop=5547662 n_act=8562 n_pre=8546 n_req=54175 n_rd=145252 n_write=71448 bw_util=0.07496
n_activity=787451 dram_eff=0.5504
bk0: 9636a 5693774i bk1: 9620a 5697005i bk2: 9468a 5697931i bk3: 9464a 5696584i bk4: 9148a 5699194i bk5: 9156a 5701461i bk6: 8556a 5704919i bk7: 8540a 5706215i bk8: 8496a 5704059i bk9: 8492a 5704547i bk10: 8508a 5705876i bk11: 8496a 5707551i bk12: 9328a 5697712i bk13: 9332a 5698653i bk14: 9508a 5693672i bk15: 9504a 5696071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.26267
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5781470 n_nop=5547930 n_act=8478 n_pre=8462 n_req=54150 n_rd=145152 n_write=71448 bw_util=0.07493
n_activity=786144 dram_eff=0.551
bk0: 9600a 5693937i bk1: 9608a 5695228i bk2: 9476a 5696567i bk3: 9452a 5696657i bk4: 9124a 5700009i bk5: 9108a 5702227i bk6: 8564a 5703977i bk7: 8548a 5705696i bk8: 8480a 5705455i bk9: 8472a 5705816i bk10: 8508a 5705909i bk11: 8512a 5707201i bk12: 9192a 5697508i bk13: 9184a 5701131i bk14: 9668a 5692059i bk15: 9656a 5691193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.262045
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5781470 n_nop=5547474 n_act=8562 n_pre=8546 n_req=54222 n_rd=145336 n_write=71552 bw_util=0.07503
n_activity=785243 dram_eff=0.5524
bk0: 9628a 5694238i bk1: 9620a 5696278i bk2: 9464a 5695990i bk3: 9476a 5696409i bk4: 9120a 5699786i bk5: 9112a 5701467i bk6: 8572a 5705150i bk7: 8556a 5705909i bk8: 8408a 5705233i bk9: 8404a 5703869i bk10: 8656a 5703101i bk11: 8644a 5705878i bk12: 9176a 5698531i bk13: 9184a 5699420i bk14: 9668a 5692836i bk15: 9648a 5692997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.265234
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5781470 n_nop=5547746 n_act=8566 n_pre=8550 n_req=54152 n_rd=145160 n_write=71448 bw_util=0.07493
n_activity=787689 dram_eff=0.55
bk0: 9612a 5694645i bk1: 9608a 5696203i bk2: 9500a 5696384i bk3: 9480a 5697821i bk4: 9072a 5700563i bk5: 9056a 5701760i bk6: 8560a 5703673i bk7: 8552a 5705431i bk8: 8376a 5706087i bk9: 8380a 5708733i bk10: 8664a 5704474i bk11: 8656a 5705717i bk12: 9168a 5699245i bk13: 9180a 5700425i bk14: 9652a 5690851i bk15: 9644a 5692069i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.260405
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ff1416cffa0 :  mf: uid=8355816, sid17:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (6001544), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5781470 n_nop=5547960 n_act=8432 n_pre=8416 n_req=54166 n_rd=145214 n_write=71448 bw_util=0.07495
n_activity=785099 dram_eff=0.5519
bk0: 9776a 5692659i bk1: 9772a 5692970i bk2: 9460a 5695000i bk3: 9466a 5695043i bk4: 9068a 5702357i bk5: 9044a 5703517i bk6: 8560a 5705140i bk7: 8548a 5706503i bk8: 8404a 5705820i bk9: 8396a 5706023i bk10: 8656a 5703116i bk11: 8656a 5706282i bk12: 9192a 5699341i bk13: 9180a 5700698i bk14: 9532a 5694604i bk15: 9504a 5694708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.263106
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5781470 n_nop=5547632 n_act=8517 n_pre=8501 n_req=54205 n_rd=145268 n_write=71552 bw_util=0.07501
n_activity=788161 dram_eff=0.5502
bk0: 9756a 5692894i bk1: 9756a 5695082i bk2: 9484a 5696167i bk3: 9464a 5695936i bk4: 9064a 5700396i bk5: 9044a 5701626i bk6: 8552a 5704819i bk7: 8540a 5705880i bk8: 8384a 5706298i bk9: 8384a 5707339i bk10: 8584a 5704923i bk11: 8576a 5705876i bk12: 9336a 5697414i bk13: 9344a 5698619i bk14: 9504a 5693426i bk15: 9496a 5693667i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.262602

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27525, Miss = 18160, Miss_rate = 0.660, Pending_hits = 319, Reservation_fails = 0
L2_cache_bank[1]: Access = 27484, Miss = 18132, Miss_rate = 0.660, Pending_hits = 1176, Reservation_fails = 0
L2_cache_bank[2]: Access = 27497, Miss = 18165, Miss_rate = 0.661, Pending_hits = 288, Reservation_fails = 0
L2_cache_bank[3]: Access = 27482, Miss = 18149, Miss_rate = 0.660, Pending_hits = 1183, Reservation_fails = 0
L2_cache_bank[4]: Access = 27495, Miss = 18168, Miss_rate = 0.661, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[5]: Access = 27489, Miss = 18147, Miss_rate = 0.660, Pending_hits = 1179, Reservation_fails = 0
L2_cache_bank[6]: Access = 27463, Miss = 18165, Miss_rate = 0.661, Pending_hits = 297, Reservation_fails = 0
L2_cache_bank[7]: Access = 27462, Miss = 18150, Miss_rate = 0.661, Pending_hits = 1203, Reservation_fails = 0
L2_cache_bank[8]: Access = 27516, Miss = 18172, Miss_rate = 0.660, Pending_hits = 314, Reservation_fails = 0
L2_cache_bank[9]: Access = 27523, Miss = 18156, Miss_rate = 0.660, Pending_hits = 1223, Reservation_fails = 0
L2_cache_bank[10]: Access = 27510, Miss = 18162, Miss_rate = 0.660, Pending_hits = 317, Reservation_fails = 0
L2_cache_bank[11]: Access = 27497, Miss = 18151, Miss_rate = 0.660, Pending_hits = 1192, Reservation_fails = 0
L2_cache_bank[12]: Access = 27484, Miss = 18153, Miss_rate = 0.660, Pending_hits = 297, Reservation_fails = 0
L2_cache_bank[13]: Access = 27497, Miss = 18135, Miss_rate = 0.660, Pending_hits = 1188, Reservation_fails = 0
L2_cache_bank[14]: Access = 27536, Miss = 18173, Miss_rate = 0.660, Pending_hits = 297, Reservation_fails = 0
L2_cache_bank[15]: Access = 27536, Miss = 18161, Miss_rate = 0.660, Pending_hits = 1200, Reservation_fails = 0
L2_cache_bank[16]: Access = 27504, Miss = 18151, Miss_rate = 0.660, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[17]: Access = 27491, Miss = 18139, Miss_rate = 0.660, Pending_hits = 1168, Reservation_fails = 0
L2_cache_bank[18]: Access = 27490, Miss = 18162, Miss_rate = 0.661, Pending_hits = 297, Reservation_fails = 0
L2_cache_bank[19]: Access = 27503, Miss = 18142, Miss_rate = 0.660, Pending_hits = 1184, Reservation_fails = 1
L2_cache_bank[20]: Access = 27536, Miss = 18166, Miss_rate = 0.660, Pending_hits = 288, Reservation_fails = 0
L2_cache_bank[21]: Access = 27536, Miss = 18151, Miss_rate = 0.659, Pending_hits = 1175, Reservation_fails = 0
L2_total_cache_accesses = 605056
L2_total_cache_misses = 399410
L2_total_cache_miss_rate = 0.6601
L2_total_cache_pending_hits = 16376
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 184707
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16208
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 207077
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 192315
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 407992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=1944144
icnt_total_pkts_simt_to_mem=1391296
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57705
	minimum = 6
	maximum = 55
Network latency average = 8.4498
	minimum = 6
	maximum = 47
Slowest packet = 1118151
Flit latency average = 6.92038
	minimum = 6
	maximum = 43
Slowest flit = 3212496
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239089
	minimum = 0.0189198 (at node 0)
	maximum = 0.0283797 (at node 15)
Accepted packet rate average = 0.0239089
	minimum = 0.0189198 (at node 0)
	maximum = 0.0283797 (at node 15)
Injected flit rate average = 0.0658965
	minimum = 0.0435979 (at node 0)
	maximum = 0.0873499 (at node 42)
Accepted flit rate average= 0.0658965
	minimum = 0.0606668 (at node 0)
	maximum = 0.0910002 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.64116 (13 samples)
	minimum = 6 (13 samples)
	maximum = 52.0769 (13 samples)
Network latency average = 8.45762 (13 samples)
	minimum = 6 (13 samples)
	maximum = 47.9231 (13 samples)
Flit latency average = 6.9461 (13 samples)
	minimum = 6 (13 samples)
	maximum = 44.5385 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.020439 (13 samples)
	minimum = 0.0161741 (13 samples)
	maximum = 0.0242609 (13 samples)
Accepted packet rate average = 0.020439 (13 samples)
	minimum = 0.0161741 (13 samples)
	maximum = 0.0242609 (13 samples)
Injected flit rate average = 0.0563331 (13 samples)
	minimum = 0.0372703 (13 samples)
	maximum = 0.0746751 (13 samples)
Accepted flit rate average = 0.0563331 (13 samples)
	minimum = 0.0518629 (13 samples)
	maximum = 0.0777937 (13 samples)
Injected packet size average = 2.75615 (13 samples)
Accepted packet size average = 2.75615 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 7 min, 31 sec (7651 sec)
gpgpu_simulation_rate = 49017 (inst/sec)
gpgpu_simulation_rate = 784 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 14: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 14 
gpu_sim_cycle = 39475
gpu_sim_insn = 28848876
gpu_ipc =     730.8138
gpu_tot_sim_cycle = 6263170
gpu_tot_sim_insn = 403884264
gpu_tot_ipc =      64.4856
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 7678
partiton_reqs_in_parallel = 868450
partiton_reqs_in_parallel_total    = 68499090
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.0755
partiton_reqs_in_parallel_util = 868450
partiton_reqs_in_parallel_util_total    = 68499090
gpu_sim_cycle_parition_util = 39475
gpu_tot_sim_cycle_parition_util    = 3113595
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 605056
L2_BW  =     111.6614 GB/Sec
L2_BW_total  =       9.8604 GB/Sec
gpu_total_sim_rate=52000

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8109192
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 25088
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0651
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23456
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8106752
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 25088
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8109192
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
67595, 65007, 65076, 67426, 67601, 65025, 65080, 67402, 19334, 18553, 18629, 12057, 
gpgpu_n_tot_thrd_icount = 466471936
gpgpu_n_tot_w_icount = 14577248
gpgpu_n_stall_shd_mem = 19418
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 439376
gpgpu_n_mem_write_global = 211680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10726912
gpgpu_n_store_insn = 6667920
gpgpu_n_shmem_insn = 44174032
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 802816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 349
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:408824	W0_Idle:3447850	W0_Scoreboard:156989292	W1:846720	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:5714520	W32:8016008
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3515008 {8:439376,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28788480 {136:211680,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49594496 {40:105840,136:333536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1693440 {8:211680,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 3109 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 6263169 
mrq_lat_table:308622 	49081 	29848 	75103 	83841 	56249 	28263 	11092 	493 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	397442 	228222 	572 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	13 	528873 	21134 	136 	0 	76556 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	367111 	71236 	1055 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	120960 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2163 	101 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  6.371522  6.204147  6.304419  6.384743  6.219761  6.127731  6.428846  6.361905  6.718504  6.599613  5.897747  5.671667  6.887867  6.955390  6.173776  6.063764 
dram[1]:  6.300971  6.297735  6.224053  6.200658  5.744616  5.599700  6.530333  6.249063  6.662109  6.767857  5.744108  5.700669  6.998131  6.593310  6.188590  5.891239 
dram[2]:  6.473941  6.545305  6.417377  6.448630  6.199005  5.990369  6.458414  6.237383  6.572254  6.389513  6.042553  5.780985  6.931608  6.723519  5.841705  5.766917 
dram[3]:  6.354632  6.289557  5.996820  6.095469  5.738863  5.650529  6.615079  6.446808  6.376866  6.220401  5.845361  5.731872  6.732014  6.560421  6.180645  5.856269 
dram[4]:  6.557756  6.545305  6.451282  6.354132  5.886035  5.761006  6.482955  6.514286  6.433962  6.237660  6.645792  6.532692  6.763538  6.699463  5.996875  5.826748 
dram[5]:  6.290323  6.106583  6.274510  6.355960  5.853035  5.710280  6.949187  6.816367  6.162455  6.250916  6.091398  5.785349  6.812386  6.692307  6.040945  5.819423 
dram[6]:  6.420792  6.319805  6.567522  6.557265  5.869984  5.798413  6.617021  6.398876  6.397748  6.370093  6.248162  6.296296  6.389180  6.499112  6.165094  5.830357 
dram[7]:  6.390164  6.314425  6.142400  6.216828  6.123953  5.893548  6.832335  6.810757  5.898246  5.639262  6.306159  6.188612  6.822761  6.801115  6.041603  5.767305 
dram[8]:  6.321429  6.189189  6.413333  6.437186  5.688088  5.611455  6.909091  6.624031  6.450000  6.271028  6.036395  6.107018  6.573741  6.440141  5.998468  5.673913 
dram[9]:  6.429725  6.285940  6.271242  6.233766  6.478571  6.191453  6.615087  6.752964  6.079566  5.946903  6.249551  6.075044  6.842991  6.724265  6.176849  5.872894 
dram[10]:  6.592040  6.516394  6.343235  6.409015  5.766296  5.589506  6.768317  6.775794  6.298311  6.193727  5.949740  6.040493  6.891345  6.626549  5.992188  5.678518 
average row locality = 642594/102722 = 6.255661
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2591      2588      2564      2562      2468      2463      2265      2262      2293      2292      2297      2297      2515      2510      2599      2590 
dram[1]:      2592      2590      2532      2524      2509      2510      2259      2259      2291      2291      2306      2303      2512      2513      2596      2591 
dram[2]:      2631      2629      2521      2520      2513      2507      2261      2259      2291      2292      2302      2299      2518      2513      2564      2561 
dram[3]:      2634      2631      2526      2521      2511      2510      2256      2255      2298      2295      2303      2300      2511      2514      2558      2556 
dram[4]:      2630      2629      2528      2522      2477      2474      2303      2300      2290      2292      2297      2298      2515      2513      2564      2560 
dram[5]:      2598      2594      2559      2558      2474      2476      2299      2295      2294      2293      2300      2297      2508      2509      2562      2561 
dram[6]:      2589      2591      2561      2555      2467      2463      2301      2297      2290      2288      2300      2301      2471      2469      2605      2602 
dram[7]:      2596      2594      2558      2561      2466      2464      2303      2299      2270      2269      2340      2337      2467      2469      2605      2600 
dram[8]:      2592      2591      2567      2562      2453      2449      2300      2298      2262      2263      2342      2340      2465      2468      2601      2599 
dram[9]:      2636      2635      2557      2559      2452      2446      2300      2297      2270      2268      2340      2340      2471      2468      2568      2561 
dram[10]:      2631      2631      2563      2558      2451      2446      2298      2295      2265      2265      2320      2318      2510      2512      2561      2559 
total reads: 430914
bank skew: 2636/2255 = 1.17
chip skew: 39198/39150 = 1.00
number of total write accesses:
dram[0]:      1302      1302      1288      1288      1183      1183      1078      1078      1120      1120      1106      1106      1232      1232      1309      1309 
dram[1]:      1302      1302      1246      1246      1225      1225      1078      1078      1120      1120      1106      1106      1232      1232      1309      1309 
dram[2]:      1344      1344      1246      1246      1225      1225      1078      1078      1120      1120      1106      1106      1232      1232      1274      1274 
dram[3]:      1344      1344      1246      1246      1225      1225      1078      1078      1120      1120      1099      1099      1232      1232      1274      1274 
dram[4]:      1344      1344      1246      1246      1190      1190      1120      1120      1120      1120      1099      1099      1232      1232      1274      1274 
dram[5]:      1302      1302      1281      1281      1190      1190      1120      1120      1120      1120      1099      1099      1232      1232      1274      1274 
dram[6]:      1302      1302      1281      1281      1190      1190      1120      1120      1120      1120      1099      1099      1190      1190      1316      1316 
dram[7]:      1302      1302      1281      1281      1190      1190      1120      1120      1092      1092      1141      1141      1190      1190      1316      1316 
dram[8]:      1302      1302      1281      1281      1176      1176      1120      1120      1092      1092      1141      1141      1190      1190      1316      1316 
dram[9]:      1344      1344      1281      1281      1176      1176      1120      1120      1092      1092      1141      1141      1190      1190      1274      1274 
dram[10]:      1344      1344      1281      1281      1176      1176      1120      1120      1092      1092      1113      1113      1232      1232      1274      1274 
total reads: 211680
bank skew: 1344/1078 = 1.25
chip skew: 19264/19236 = 1.00
average mf latency per bank:
dram[0]:       4120      2134      3993      1996      4094      1967      4473      2134      4348      2096      4301      2132      4146      2186      4170      2164
dram[1]:       4130      2138      4024      2044      4096      1932      4482      2139      4317      2095      4291      2127      4161      2186      4124      2163
dram[2]:       4128      2092      4046      2048      4065      1932      4490      2139      4319      2094      4245      2131      4176      2182      4141      2177
dram[3]:       4094      2088      4037      2047      4062      1931      4485      2142      4320      2093      4240      2147      4198      2185      4171      2181
dram[4]:       4110      2086      4037      2044      4064      1988      4456      2090      4380      2095      4245      2150      4141      2188      4167      2178
dram[5]:       4088      2099      4017      1983      4131      1990      4462      2093      4342      2095      4236      2149      4173      2193      4168      2182
dram[6]:       4122      2100      3987      1985      4151      1994      4466      2092      4312      2097      4246      2151      4210      2241      4166      2160
dram[7]:       4111      2104      3996      1982      4093      1994      4496      2091      4331      2149      4242      2106      4224      2248      4142      2160
dram[8]:       4098      2116      4016      1982      4107      1974      4511      2091      4374      2153      4227      2104      4227      2250      4142      2161
dram[9]:       4076      2080      4084      1979      4101      1976      4436      2091      4352      2124      4243      2104      4204      2242      4134      2202
dram[10]:       4091      2085      4031      1989      4103      1978      4458      2092      4348      2127      4229      2132      4195      2195      4202      2210
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5854768 n_nop=5602736 n_act=9240 n_pre=9224 n_req=58392 n_rd=156624 n_write=76944 bw_util=0.07979
n_activity=842955 dram_eff=0.5542
bk0: 10364a 5760272i bk1: 10352a 5761554i bk2: 10256a 5761036i bk3: 10248a 5762894i bk4: 9872a 5767470i bk5: 9852a 5768266i bk6: 9060a 5772350i bk7: 9048a 5774528i bk8: 9172a 5771761i bk9: 9168a 5772322i bk10: 9188a 5771281i bk11: 9188a 5774215i bk12: 10060a 5764561i bk13: 10040a 5765928i bk14: 10396a 5757095i bk15: 10360a 5759166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.293972
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5854768 n_nop=5602294 n_act=9417 n_pre=9401 n_req=58414 n_rd=156712 n_write=76944 bw_util=0.07982
n_activity=849140 dram_eff=0.5503
bk0: 10368a 5761112i bk1: 10360a 5762673i bk2: 10128a 5762811i bk3: 10096a 5764812i bk4: 10036a 5763719i bk5: 10040a 5764465i bk6: 9036a 5773655i bk7: 9036a 5773989i bk8: 9164a 5773792i bk9: 9164a 5773988i bk10: 9224a 5772726i bk11: 9212a 5773268i bk12: 10048a 5764704i bk13: 10052a 5765936i bk14: 10384a 5757467i bk15: 10364a 5760175i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.286272
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5854768 n_nop=5602468 n_act=9296 n_pre=9280 n_req=58431 n_rd=156724 n_write=77000 bw_util=0.07984
n_activity=844280 dram_eff=0.5537
bk0: 10524a 5757313i bk1: 10516a 5760157i bk2: 10084a 5762630i bk3: 10080a 5765566i bk4: 10052a 5764952i bk5: 10028a 5767256i bk6: 9044a 5773183i bk7: 9036a 5774348i bk8: 9164a 5772792i bk9: 9168a 5773285i bk10: 9208a 5772151i bk11: 9196a 5774213i bk12: 10072a 5763185i bk13: 10052a 5766484i bk14: 10256a 5758670i bk15: 10244a 5759743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.291299
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5854768 n_nop=5602126 n_act=9499 n_pre=9483 n_req=58415 n_rd=156716 n_write=76944 bw_util=0.07982
n_activity=846171 dram_eff=0.5523
bk0: 10536a 5757910i bk1: 10524a 5760036i bk2: 10104a 5763291i bk3: 10084a 5763022i bk4: 10044a 5763895i bk5: 10040a 5765533i bk6: 9024a 5772354i bk7: 9020a 5774909i bk8: 9192a 5771092i bk9: 9180a 5773645i bk10: 9212a 5773182i bk11: 9200a 5773667i bk12: 10044a 5761651i bk13: 10056a 5764478i bk14: 10232a 5759304i bk15: 10224a 5761884i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.287671
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ff1510865c0 :  mf: uid=8998460, sid23:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (6263169), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5854768 n_nop=5602574 n_act=9222 n_pre=9206 n_req=58442 n_rd=156766 n_write=77000 bw_util=0.07985
n_activity=847044 dram_eff=0.552
bk0: 10520a 5758581i bk1: 10516a 5760764i bk2: 10112a 5764315i bk3: 10088a 5765071i bk4: 9908a 5765514i bk5: 9894a 5767771i bk6: 9212a 5771182i bk7: 9200a 5772456i bk8: 9160a 5772010i bk9: 9168a 5772089i bk10: 9188a 5774730i bk11: 9192a 5776390i bk12: 10060a 5763145i bk13: 10052a 5764916i bk14: 10256a 5758745i bk15: 10240a 5760135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.28688
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5854768 n_nop=5602368 n_act=9382 n_pre=9366 n_req=58413 n_rd=156708 n_write=76944 bw_util=0.07982
n_activity=847065 dram_eff=0.5517
bk0: 10392a 5759952i bk1: 10376a 5763163i bk2: 10236a 5763373i bk3: 10232a 5762690i bk4: 9896a 5765154i bk5: 9904a 5767412i bk6: 9196a 5772106i bk7: 9180a 5773462i bk8: 9176a 5770943i bk9: 9172a 5771509i bk10: 9200a 5772237i bk11: 9188a 5774479i bk12: 10032a 5764012i bk13: 10036a 5765930i bk14: 10248a 5759746i bk15: 10244a 5762486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.286829
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5854768 n_nop=5602656 n_act=9292 n_pre=9276 n_req=58386 n_rd=156600 n_write=76944 bw_util=0.07978
n_activity=845252 dram_eff=0.5526
bk0: 10356a 5759757i bk1: 10364a 5761499i bk2: 10244a 5762477i bk3: 10220a 5763058i bk4: 9868a 5765967i bk5: 9852a 5768201i bk6: 9204a 5770743i bk7: 9188a 5772581i bk8: 9160a 5772356i bk9: 9152a 5772922i bk10: 9200a 5772747i bk11: 9204a 5774720i bk12: 9884a 5764306i bk13: 9876a 5767828i bk14: 10420a 5757735i bk15: 10408a 5756901i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.286779
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5854768 n_nop=5602192 n_act=9372 n_pre=9356 n_req=58462 n_rd=156792 n_write=77056 bw_util=0.07988
n_activity=844391 dram_eff=0.5539
bk0: 10384a 5760204i bk1: 10376a 5762313i bk2: 10232a 5761479i bk3: 10244a 5762473i bk4: 9864a 5766090i bk5: 9856a 5767981i bk6: 9212a 5772133i bk7: 9196a 5773219i bk8: 9080a 5772229i bk9: 9076a 5770385i bk10: 9360a 5769356i bk11: 9348a 5772966i bk12: 9868a 5765342i bk13: 9876a 5766699i bk14: 10420a 5758821i bk15: 10400a 5759168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.290037
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7ff123927080 :  mf: uid=8998458, sid23:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (6263164), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5854768 n_nop=5602420 n_act=9406 n_pre=9390 n_req=58388 n_rd=156608 n_write=76944 bw_util=0.07978
n_activity=847177 dram_eff=0.5514
bk0: 10368a 5760590i bk1: 10364a 5762406i bk2: 10268a 5762198i bk3: 10248a 5763859i bk4: 9812a 5766825i bk5: 9796a 5768123i bk6: 9200a 5770696i bk7: 9192a 5772344i bk8: 9048a 5773175i bk9: 9052a 5776061i bk10: 9368a 5771297i bk11: 9360a 5772917i bk12: 9860a 5765628i bk13: 9872a 5767319i bk14: 10404a 5756351i bk15: 10396a 5757835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.282908
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5854768 n_nop=5602668 n_act=9250 n_pre=9234 n_req=58404 n_rd=156672 n_write=76944 bw_util=0.0798
n_activity=843986 dram_eff=0.5536
bk0: 10544a 5758536i bk1: 10540a 5758746i bk2: 10228a 5760338i bk3: 10236a 5761152i bk4: 9808a 5768674i bk5: 9784a 5770234i bk6: 9200a 5772026i bk7: 9188a 5773778i bk8: 9080a 5772460i bk9: 9072a 5773331i bk10: 9360a 5769470i bk11: 9360a 5773160i bk12: 9884a 5766045i bk13: 9872a 5767894i bk14: 10272a 5760505i bk15: 10244a 5760638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.287717
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ff151753e50 :  mf: uid=8998459, sid23:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (6263168), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5854768 n_nop=5602302 n_act=9347 n_pre=9331 n_req=58447 n_rd=156732 n_write=77056 bw_util=0.07986
n_activity=847499 dram_eff=0.5517
bk0: 10524a 5758718i bk1: 10524a 5760899i bk2: 10252a 5762124i bk3: 10232a 5762015i bk4: 9804a 5766722i bk5: 9784a 5767750i bk6: 9192a 5771727i bk7: 9180a 5773271i bk8: 9060a 5773482i bk9: 9060a 5774592i bk10: 9280a 5771449i bk11: 9272a 5772906i bk12: 10040a 5763794i bk13: 10048a 5765505i bk14: 10244a 5759122i bk15: 10236a 5759484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.28616

========= L2 cache stats =========
L2_cache_bank[0]: Access = 29638, Miss = 19592, Miss_rate = 0.661, Pending_hits = 324, Reservation_fails = 0
L2_cache_bank[1]: Access = 29596, Miss = 19564, Miss_rate = 0.661, Pending_hits = 1183, Reservation_fails = 0
L2_cache_bank[2]: Access = 29610, Miss = 19597, Miss_rate = 0.662, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[3]: Access = 29596, Miss = 19581, Miss_rate = 0.662, Pending_hits = 1195, Reservation_fails = 0
L2_cache_bank[4]: Access = 29610, Miss = 19601, Miss_rate = 0.662, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[5]: Access = 29603, Miss = 19580, Miss_rate = 0.661, Pending_hits = 1190, Reservation_fails = 0
L2_cache_bank[6]: Access = 29575, Miss = 19597, Miss_rate = 0.663, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[7]: Access = 29575, Miss = 19582, Miss_rate = 0.662, Pending_hits = 1211, Reservation_fails = 0
L2_cache_bank[8]: Access = 29631, Miss = 19604, Miss_rate = 0.662, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[9]: Access = 29638, Miss = 19588, Miss_rate = 0.661, Pending_hits = 1232, Reservation_fails = 0
L2_cache_bank[10]: Access = 29624, Miss = 19594, Miss_rate = 0.661, Pending_hits = 322, Reservation_fails = 0
L2_cache_bank[11]: Access = 29610, Miss = 19583, Miss_rate = 0.661, Pending_hits = 1200, Reservation_fails = 0
L2_cache_bank[12]: Access = 29596, Miss = 19584, Miss_rate = 0.662, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[13]: Access = 29610, Miss = 19566, Miss_rate = 0.661, Pending_hits = 1200, Reservation_fails = 0
L2_cache_bank[14]: Access = 29652, Miss = 19605, Miss_rate = 0.661, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[15]: Access = 29652, Miss = 19593, Miss_rate = 0.661, Pending_hits = 1211, Reservation_fails = 0
L2_cache_bank[16]: Access = 29617, Miss = 19582, Miss_rate = 0.661, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[17]: Access = 29603, Miss = 19570, Miss_rate = 0.661, Pending_hits = 1176, Reservation_fails = 0
L2_cache_bank[18]: Access = 29603, Miss = 19594, Miss_rate = 0.662, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[19]: Access = 29617, Miss = 19574, Miss_rate = 0.661, Pending_hits = 1192, Reservation_fails = 1
L2_cache_bank[20]: Access = 29652, Miss = 19599, Miss_rate = 0.661, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[21]: Access = 29652, Miss = 19584, Miss_rate = 0.660, Pending_hits = 1188, Reservation_fails = 0
L2_total_cache_accesses = 651560
L2_total_cache_misses = 430914
L2_total_cache_miss_rate = 0.6614
L2_total_cache_pending_hits = 16543
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 199540
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16375
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 223461
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207435
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 439376
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 211680
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=2093504
icnt_total_pkts_simt_to_mem=1498280
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53101
	minimum = 6
	maximum = 50
Network latency average = 8.40583
	minimum = 6
	maximum = 48
Slowest packet = 1211231
Flit latency average = 6.85978
	minimum = 6
	maximum = 44
Slowest flit = 3421368
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235618
	minimum = 0.0186452 (at node 1)
	maximum = 0.0279678 (at node 23)
Accepted packet rate average = 0.0235618
	minimum = 0.0186452 (at node 1)
	maximum = 0.0279678 (at node 23)
Injected flit rate average = 0.06494
	minimum = 0.042965 (at node 1)
	maximum = 0.086082 (at node 42)
Accepted flit rate average= 0.06494
	minimum = 0.0597862 (at node 1)
	maximum = 0.0896793 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.6333 (14 samples)
	minimum = 6 (14 samples)
	maximum = 51.9286 (14 samples)
Network latency average = 8.45392 (14 samples)
	minimum = 6 (14 samples)
	maximum = 47.9286 (14 samples)
Flit latency average = 6.93993 (14 samples)
	minimum = 6 (14 samples)
	maximum = 44.5 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.0206621 (14 samples)
	minimum = 0.0163506 (14 samples)
	maximum = 0.0245257 (14 samples)
Accepted packet rate average = 0.0206621 (14 samples)
	minimum = 0.0163506 (14 samples)
	maximum = 0.0245257 (14 samples)
Injected flit rate average = 0.0569479 (14 samples)
	minimum = 0.0376771 (14 samples)
	maximum = 0.0754899 (14 samples)
Accepted flit rate average = 0.0569479 (14 samples)
	minimum = 0.0524289 (14 samples)
	maximum = 0.0786427 (14 samples)
Injected packet size average = 2.75615 (14 samples)
Accepted packet size average = 2.75615 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 9 min, 27 sec (7767 sec)
gpgpu_simulation_rate = 52000 (inst/sec)
gpgpu_simulation_rate = 806 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 15: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 15 
gpu_sim_cycle = 38828
gpu_sim_insn = 28848876
gpu_ipc =     742.9916
gpu_tot_sim_cycle = 6524148
gpu_tot_sim_insn = 432733140
gpu_tot_ipc =      66.3279
gpu_tot_issued_cta = 960
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 8251
partiton_reqs_in_parallel = 854216
partiton_reqs_in_parallel_total    = 69367540
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.7634
partiton_reqs_in_parallel_util = 854216
partiton_reqs_in_parallel_util_total    = 69367540
gpu_sim_cycle_parition_util = 38828
gpu_tot_sim_cycle_parition_util    = 3153070
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 651560
L2_BW  =     113.5221 GB/Sec
L2_BW_total  =      10.1416 GB/Sec
gpu_total_sim_rate=54901

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8688420
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 26880
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0607
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25248
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8685980
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 26880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8688420
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
72422, 69646, 69723, 72245, 72428, 69673, 69727, 72210, 19334, 18553, 18629, 12057, 
gpgpu_n_tot_thrd_icount = 499791360
gpgpu_n_tot_w_icount = 15618480
gpgpu_n_stall_shd_mem = 19463
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 470760
gpgpu_n_mem_write_global = 226800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 11493120
gpgpu_n_store_insn = 7144200
gpgpu_n_shmem_insn = 47329320
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 860160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 394
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:439319	W0_Idle:3463106	W0_Scoreboard:158114341	W1:907200	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6122700	W32:8588580
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3766080 {8:470760,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30844800 {136:226800,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 53136960 {40:113400,136:357360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1814400 {8:226800,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 2916 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 6524147 
mrq_lat_table:330241 	53156 	32408 	79405 	89153 	60765 	31279 	12244 	565 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	430221 	241924 	595 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	16 	573181 	23304 	159 	0 	76556 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	393248 	76405 	1133 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	136080 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2238 	103 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  6.701445  6.528952  6.598400  6.680713  6.523411  6.429043  6.766479  6.697761  7.050097  6.901887  6.188455  5.955883  7.257194  7.327273  6.465331  6.353566 
dram[1]:  6.628572  6.625397  6.512077  6.488746  6.036309  5.886431  6.871647  6.581651  6.965714  7.073501  6.031353  5.986885  7.371115  6.929553  6.480680  6.176991 
dram[2]:  6.809904  6.883683  6.710483  6.742475  6.504886  6.290221  6.797348  6.569597  6.900000  6.687386  6.338542  6.069883  7.301989  7.087873  6.121842  6.027819 
dram[3]:  6.686521  6.619565  6.279938  6.381329  6.030211  5.938988  6.959223  6.785985  6.673953  6.514235  6.136364  6.019835  7.071930  6.895727  6.468554  6.137313 
dram[4]:  6.896440  6.883683  6.744574  6.645799  6.181388  6.052550  6.825603  6.858209  6.732965  6.532143  6.957935  6.842105  7.128975  7.063047  6.280488  6.106825 
dram[5]:  6.617089  6.427692  6.565495  6.648867  6.147567  6.000000  7.306163  7.169922  6.455027  6.545617  6.389474  6.075125  7.154529  7.031414  6.325653  6.099259 
dram[6]:  6.752427  6.648089  6.887772  6.854758  6.165615  6.092044  6.964015  6.739450  6.671533  6.643636  6.550360  6.599638  6.740171  6.830156  6.455522  6.113372 
dram[7]:  6.720257  6.642289  6.430360  6.506329  6.427631  6.190174  7.185547  7.163743  6.181818  5.916256  6.613475  6.493032  7.161818  7.139493  6.329323  6.048921 
dram[8]:  6.649682  6.513260  6.728758  6.753695  5.976888  5.898021  7.264822  6.971537  6.721495  6.540000  6.336163  6.408935  6.907018  6.769760  6.285501  5.953258 
dram[9]:  6.763867  6.615504  6.562300  6.523809  6.791594  6.496644  6.962121  7.104449  6.365725  6.208621  6.555360  6.376069  7.182149  7.060932  6.463950  6.153961 
dram[10]:  6.931707  6.853698  6.656958  6.725041  6.057813  5.875569  7.120155  7.128155  6.589744  6.482883  6.244482  6.337931  7.261261  6.987868  6.275915  5.955137 
average row locality = 689218/104966 = 6.566107
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2780      2777      2748      2746      2641      2636      2438      2435      2459      2458      2459      2459      2707      2702      2791      2782 
dram[1]:      2781      2779      2713      2705      2685      2686      2432      2432      2457      2457      2469      2466      2704      2705      2788      2783 
dram[2]:      2823      2821      2702      2701      2689      2683      2434      2432      2457      2458      2465      2462      2710      2705      2753      2750 
dram[3]:      2826      2823      2707      2702      2687      2686      2429      2428      2464      2461      2466      2463      2703      2706      2747      2745 
dram[4]:      2822      2821      2709      2703      2651      2648      2479      2476      2456      2458      2460      2461      2707      2705      2753      2749 
dram[5]:      2787      2783      2742      2741      2648      2650      2475      2471      2460      2459      2463      2460      2700      2701      2751      2750 
dram[6]:      2778      2780      2744      2738      2641      2637      2477      2473      2456      2454      2463      2464      2660      2658      2797      2794 
dram[7]:      2785      2783      2741      2744      2640      2638      2479      2475      2434      2433      2506      2503      2656      2658      2797      2792 
dram[8]:      2781      2780      2750      2745      2626      2622      2476      2474      2426      2427      2508      2506      2654      2657      2793      2791 
dram[9]:      2828      2827      2740      2742      2625      2619      2476      2473      2433      2431      2506      2506      2660      2657      2757      2750 
dram[10]:      2823      2823      2746      2741      2624      2619      2474      2471      2428      2428      2484      2482      2702      2704      2750      2748 
total reads: 462418
bank skew: 2828/2426 = 1.17
chip skew: 42064/42014 = 1.00
number of total write accesses:
dram[0]:      1395      1395      1376      1376      1260      1260      1155      1155      1200      1200      1186      1186      1328      1328      1405      1405 
dram[1]:      1395      1395      1331      1331      1305      1305      1155      1155      1200      1200      1186      1186      1328      1328      1405      1405 
dram[2]:      1440      1440      1331      1331      1305      1305      1155      1155      1200      1200      1186      1186      1328      1328      1367      1367 
dram[3]:      1440      1440      1331      1331      1305      1305      1155      1155      1200      1200      1179      1179      1328      1328      1367      1367 
dram[4]:      1440      1440      1331      1331      1268      1268      1200      1200      1200      1200      1179      1179      1328      1328      1367      1367 
dram[5]:      1395      1395      1368      1368      1268      1268      1200      1200      1200      1200      1179      1179      1328      1328      1367      1367 
dram[6]:      1395      1395      1368      1368      1268      1268      1200      1200      1200      1200      1179      1179      1283      1283      1412      1412 
dram[7]:      1395      1395      1368      1368      1268      1268      1200      1200      1170      1170      1224      1224      1283      1283      1412      1412 
dram[8]:      1395      1395      1368      1368      1253      1253      1200      1200      1170      1170      1224      1224      1283      1283      1412      1412 
dram[9]:      1440      1440      1368      1368      1253      1253      1200      1200      1170      1170      1224      1224      1283      1283      1367      1367 
dram[10]:      1440      1440      1368      1368      1253      1253      1200      1200      1170      1170      1194      1194      1328      1328      1367      1367 
total reads: 226800
bank skew: 1440/1155 = 1.25
chip skew: 20640/20610 = 1.00
average mf latency per bank:
dram[0]:       3856      2005      3744      1879      3847      1856      4177      2001      4071      1970      4030      2005      3865      2045      3899      2030
dram[1]:       3867      2008      3774      1924      3848      1822      4185      2005      4042      1969      4020      2000      3880      2045      3856      2030
dram[2]:       3864      1966      3794      1927      3819      1823      4192      2005      4043      1968      3976      2004      3894      2041      3873      2042
dram[3]:       3833      1962      3786      1926      3816      1822      4188      2008      4045      1967      3972      2018      3914      2045      3900      2046
dram[4]:       3847      1959      3786      1924      3817      1875      4161      1960      4100      1969      3976      2021      3861      2047      3897      2043
dram[5]:       3827      1972      3768      1867      3880      1876      4167      1962      4065      1969      3968      2019      3890      2052      3897      2047
dram[6]:       3859      1973      3741      1869      3898      1880      4171      1961      4037      1971      3977      2022      3925      2096      3896      2027
dram[7]:       3849      1977      3748      1867      3844      1880      4199      1960      4056      2020      3973      1979      3938      2102      3873      2027
dram[8]:       3836      1988      3768      1866      3857      1861      4212      1960      4094      2023      3959      1977      3940      2105      3873      2028
dram[9]:       3816      1955      3830      1864      3851      1863      4142      1961      4076      1997      3974      1978      3919      2097      3866      2066
dram[10]:       3830      1959      3781      1873      3853      1864      4163      1961      4072      1999      3961      2004      3911      2053      3929      2073
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5926865 n_nop=5657489 n_act=9440 n_pre=9424 n_req=62628 n_rd=168072 n_write=82440 bw_util=0.08453
n_activity=898712 dram_eff=0.5575
bk0: 11120a 5825777i bk1: 11108a 5827188i bk2: 10992a 5826868i bk3: 10984a 5829121i bk4: 10564a 5833976i bk5: 10544a 5834326i bk6: 9752a 5838637i bk7: 9740a 5841084i bk8: 9836a 5838230i bk9: 9832a 5838482i bk10: 9836a 5837340i bk11: 9836a 5840884i bk12: 10828a 5830041i bk13: 10808a 5831411i bk14: 11164a 5822170i bk15: 11128a 5824388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.315863
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5926865 n_nop=5657031 n_act=9621 n_pre=9605 n_req=62652 n_rd=168168 n_write=82440 bw_util=0.08457
n_activity=904681 dram_eff=0.554
bk0: 11124a 5826455i bk1: 11116a 5828294i bk2: 10852a 5828664i bk3: 10820a 5830826i bk4: 10740a 5829866i bk5: 10744a 5830772i bk6: 9728a 5840342i bk7: 9728a 5840577i bk8: 9828a 5839925i bk9: 9828a 5840337i bk10: 9876a 5839343i bk11: 9864a 5839784i bk12: 10816a 5829731i bk13: 10820a 5831307i bk14: 11152a 5822688i bk15: 11132a 5825817i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.307809
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5926865 n_nop=5657209 n_act=9498 n_pre=9482 n_req=62669 n_rd=168180 n_write=82496 bw_util=0.08459
n_activity=899717 dram_eff=0.5572
bk0: 11292a 5822223i bk1: 11284a 5825596i bk2: 10808a 5828287i bk3: 10804a 5831501i bk4: 10756a 5831306i bk5: 10732a 5833839i bk6: 9736a 5839141i bk7: 9728a 5840952i bk8: 9828a 5838822i bk9: 9832a 5839583i bk10: 9860a 5838551i bk11: 9848a 5841335i bk12: 10840a 5828501i bk13: 10820a 5832234i bk14: 11012a 5824029i bk15: 11000a 5824990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.31207
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5926865 n_nop=5656859 n_act=9705 n_pre=9689 n_req=62653 n_rd=168172 n_write=82440 bw_util=0.08457
n_activity=901808 dram_eff=0.5558
bk0: 11304a 5823219i bk1: 11292a 5825603i bk2: 10828a 5829129i bk3: 10808a 5828938i bk4: 10748a 5830235i bk5: 10744a 5832103i bk6: 9716a 5838663i bk7: 9712a 5841301i bk8: 9856a 5837145i bk9: 9844a 5839817i bk10: 9864a 5839864i bk11: 9852a 5840417i bk12: 10812a 5827387i bk13: 10824a 5829661i bk14: 10988a 5824468i bk15: 10980a 5826843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.309338
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5926865 n_nop=5657297 n_act=9424 n_pre=9408 n_req=62684 n_rd=168232 n_write=82504 bw_util=0.08461
n_activity=902743 dram_eff=0.5555
bk0: 11288a 5823498i bk1: 11284a 5826543i bk2: 10836a 5829985i bk3: 10812a 5831013i bk4: 10604a 5832110i bk5: 10592a 5834324i bk6: 9916a 5836867i bk7: 9904a 5838681i bk8: 9824a 5838141i bk9: 9832a 5838377i bk10: 9840a 5841330i bk11: 9844a 5843263i bk12: 10828a 5828521i bk13: 10820a 5830503i bk14: 11012a 5824116i bk15: 10996a 5825513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.307952
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5926865 n_nop=5657101 n_act=9588 n_pre=9572 n_req=62651 n_rd=168164 n_write=82440 bw_util=0.08457
n_activity=902656 dram_eff=0.5553
bk0: 11148a 5825193i bk1: 11132a 5828868i bk2: 10968a 5829353i bk3: 10964a 5828227i bk4: 10592a 5831361i bk5: 10600a 5833918i bk6: 9900a 5838309i bk7: 9884a 5839823i bk8: 9840a 5837248i bk9: 9836a 5838058i bk10: 9852a 5838655i bk11: 9840a 5841151i bk12: 10800a 5829474i bk13: 10804a 5831641i bk14: 11004a 5825118i bk15: 11000a 5827946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.307701
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5926865 n_nop=5657389 n_act=9498 n_pre=9482 n_req=62624 n_rd=168056 n_write=82440 bw_util=0.08453
n_activity=900903 dram_eff=0.5561
bk0: 11112a 5825112i bk1: 11120a 5827316i bk2: 10976a 5828098i bk3: 10952a 5828881i bk4: 10564a 5832054i bk5: 10548a 5834973i bk6: 9908a 5836501i bk7: 9892a 5838986i bk8: 9824a 5838424i bk9: 9816a 5839345i bk10: 9852a 5839059i bk11: 9856a 5841294i bk12: 10640a 5829469i bk13: 10632a 5833509i bk14: 11188a 5823067i bk15: 11176a 5822267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.309147
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5926865 n_nop=5656909 n_act=9578 n_pre=9562 n_req=62704 n_rd=168256 n_write=82560 bw_util=0.08464
n_activity=899916 dram_eff=0.5574
bk0: 11140a 5825526i bk1: 11132a 5828165i bk2: 10964a 5827205i bk3: 10976a 5828436i bk4: 10560a 5832282i bk5: 10552a 5834587i bk6: 9916a 5838337i bk7: 9900a 5839570i bk8: 9736a 5838441i bk9: 9732a 5836627i bk10: 10024a 5835488i bk11: 10012a 5839292i bk12: 10624a 5830528i bk13: 10632a 5832171i bk14: 11188a 5823958i bk15: 11168a 5824268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.311566
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5926865 n_nop=5657153 n_act=9612 n_pre=9596 n_req=62626 n_rd=168064 n_write=82440 bw_util=0.08453
n_activity=902749 dram_eff=0.555
bk0: 11124a 5826144i bk1: 11120a 5828146i bk2: 11000a 5827913i bk3: 10980a 5829682i bk4: 10504a 5833428i bk5: 10488a 5834523i bk6: 9904a 5836649i bk7: 9896a 5838665i bk8: 9704a 5839430i bk9: 9708a 5842691i bk10: 10032a 5837327i bk11: 10024a 5839325i bk12: 10616a 5830496i bk13: 10628a 5832796i bk14: 11172a 5821303i bk15: 11164a 5823396i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.304197
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ff118154920 :  mf: uid=9641104, sid05:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (6524147), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5926865 n_nop=5657406 n_act=9458 n_pre=9442 n_req=62640 n_rd=168119 n_write=82440 bw_util=0.08455
n_activity=899814 dram_eff=0.5569
bk0: 11312a 5823866i bk1: 11308a 5824502i bk2: 10960a 5826557i bk3: 10967a 5827161i bk4: 10500a 5835250i bk5: 10476a 5836833i bk6: 9904a 5838295i bk7: 9892a 5840185i bk8: 9732a 5838571i bk9: 9724a 5839454i bk10: 10024a 5835301i bk11: 10024a 5839737i bk12: 10640a 5831443i bk13: 10628a 5833571i bk14: 11028a 5825491i bk15: 11000a 5826344i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.309173
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5926865 n_nop=5657043 n_act=9545 n_pre=9529 n_req=62687 n_rd=168188 n_write=82560 bw_util=0.08461
n_activity=903059 dram_eff=0.5553
bk0: 11292a 5824069i bk1: 11292a 5826583i bk2: 10984a 5827675i bk3: 10964a 5827914i bk4: 10496a 5833395i bk5: 10476a 5834226i bk6: 9896a 5837441i bk7: 9884a 5839220i bk8: 9712a 5839621i bk9: 9712a 5841481i bk10: 9936a 5837914i bk11: 9928a 5839529i bk12: 10808a 5828973i bk13: 10816a 5830949i bk14: 11000a 5824757i bk15: 10992a 5825097i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.306465

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31751, Miss = 21023, Miss_rate = 0.662, Pending_hits = 328, Reservation_fails = 0
L2_cache_bank[1]: Access = 31708, Miss = 20995, Miss_rate = 0.662, Pending_hits = 1187, Reservation_fails = 0
L2_cache_bank[2]: Access = 31723, Miss = 21029, Miss_rate = 0.663, Pending_hits = 297, Reservation_fails = 0
L2_cache_bank[3]: Access = 31710, Miss = 21013, Miss_rate = 0.663, Pending_hits = 1198, Reservation_fails = 0
L2_cache_bank[4]: Access = 31725, Miss = 21033, Miss_rate = 0.663, Pending_hits = 302, Reservation_fails = 0
L2_cache_bank[5]: Access = 31718, Miss = 21012, Miss_rate = 0.662, Pending_hits = 1193, Reservation_fails = 0
L2_cache_bank[6]: Access = 31688, Miss = 21029, Miss_rate = 0.664, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[7]: Access = 31687, Miss = 21014, Miss_rate = 0.663, Pending_hits = 1215, Reservation_fails = 0
L2_cache_bank[8]: Access = 31745, Miss = 21037, Miss_rate = 0.663, Pending_hits = 325, Reservation_fails = 0
L2_cache_bank[9]: Access = 31753, Miss = 21021, Miss_rate = 0.662, Pending_hits = 1235, Reservation_fails = 0
L2_cache_bank[10]: Access = 31738, Miss = 21026, Miss_rate = 0.662, Pending_hits = 325, Reservation_fails = 0
L2_cache_bank[11]: Access = 31723, Miss = 21015, Miss_rate = 0.662, Pending_hits = 1203, Reservation_fails = 0
L2_cache_bank[12]: Access = 31708, Miss = 21016, Miss_rate = 0.663, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[13]: Access = 31723, Miss = 20998, Miss_rate = 0.662, Pending_hits = 1205, Reservation_fails = 0
L2_cache_bank[14]: Access = 31768, Miss = 21038, Miss_rate = 0.662, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[15]: Access = 31768, Miss = 21026, Miss_rate = 0.662, Pending_hits = 1215, Reservation_fails = 0
L2_cache_bank[16]: Access = 31731, Miss = 21014, Miss_rate = 0.662, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[17]: Access = 31716, Miss = 21002, Miss_rate = 0.662, Pending_hits = 1179, Reservation_fails = 0
L2_cache_bank[18]: Access = 31715, Miss = 21025, Miss_rate = 0.663, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[19]: Access = 31730, Miss = 21005, Miss_rate = 0.662, Pending_hits = 1196, Reservation_fails = 1
L2_cache_bank[20]: Access = 31768, Miss = 21031, Miss_rate = 0.662, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[21]: Access = 31768, Miss = 21016, Miss_rate = 0.662, Pending_hits = 1191, Reservation_fails = 0
L2_total_cache_accesses = 698064
L2_total_cache_misses = 462418
L2_total_cache_miss_rate = 0.6624
L2_total_cache_pending_hits = 16623
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 214460
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16455
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 239845
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 222555
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 470760
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 226800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=2242864
icnt_total_pkts_simt_to_mem=1605264
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59699
	minimum = 6
	maximum = 46
Network latency average = 8.4664
	minimum = 6
	maximum = 46
Slowest packet = 1304008
Flit latency average = 6.94617
	minimum = 6
	maximum = 42
Slowest flit = 3594156
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239545
	minimum = 0.0189559 (at node 0)
	maximum = 0.0284338 (at node 3)
Accepted packet rate average = 0.0239545
	minimum = 0.0189559 (at node 0)
	maximum = 0.0284338 (at node 3)
Injected flit rate average = 0.0660221
	minimum = 0.0436809 (at node 0)
	maximum = 0.0875164 (at node 42)
Accepted flit rate average= 0.0660221
	minimum = 0.0607824 (at node 0)
	maximum = 0.0911737 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.63088 (15 samples)
	minimum = 6 (15 samples)
	maximum = 51.5333 (15 samples)
Network latency average = 8.45475 (15 samples)
	minimum = 6 (15 samples)
	maximum = 47.8 (15 samples)
Flit latency average = 6.94035 (15 samples)
	minimum = 6 (15 samples)
	maximum = 44.3333 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.0208816 (15 samples)
	minimum = 0.0165243 (15 samples)
	maximum = 0.0247863 (15 samples)
Accepted packet rate average = 0.0208816 (15 samples)
	minimum = 0.0165243 (15 samples)
	maximum = 0.0247863 (15 samples)
Injected flit rate average = 0.0575528 (15 samples)
	minimum = 0.0380773 (15 samples)
	maximum = 0.0762916 (15 samples)
Accepted flit rate average = 0.0575528 (15 samples)
	minimum = 0.0529858 (15 samples)
	maximum = 0.0794781 (15 samples)
Injected packet size average = 2.75615 (15 samples)
Accepted packet size average = 2.75615 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 11 min, 22 sec (7882 sec)
gpgpu_simulation_rate = 54901 (inst/sec)
gpgpu_simulation_rate = 827 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 16: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 16 
gpu_sim_cycle = 39235
gpu_sim_insn = 28848876
gpu_ipc =     735.2842
gpu_tot_sim_cycle = 6785533
gpu_tot_sim_insn = 461582016
gpu_tot_ipc =      68.0244
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 8612
partiton_reqs_in_parallel = 863170
partiton_reqs_in_parallel_total    = 70221756
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.4760
partiton_reqs_in_parallel_util = 863170
partiton_reqs_in_parallel_util_total    = 70221756
gpu_sim_cycle_parition_util = 39235
gpu_tot_sim_cycle_parition_util    = 3191898
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 698064
L2_BW  =     112.3445 GB/Sec
L2_BW_total  =      10.4005 GB/Sec
gpu_total_sim_rate=57733

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9267648
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 28672
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0569
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9265208
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9267648
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
77249, 74290, 74370, 77058, 77255, 74306, 74374, 77023, 19334, 18553, 18629, 12057, 
gpgpu_n_tot_thrd_icount = 533110784
gpgpu_n_tot_w_icount = 16659712
gpgpu_n_stall_shd_mem = 19491
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 502144
gpgpu_n_mem_write_global = 241920
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 12259328
gpgpu_n_store_insn = 7620480
gpgpu_n_shmem_insn = 50484608
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 422
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:469536	W0_Idle:3478422	W0_Scoreboard:159257053	W1:967680	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6530880	W32:9161152
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4017152 {8:502144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32901120 {136:241920,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56679424 {40:120960,136:381184,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1935360 {8:241920,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 2748 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 6785532 
mrq_lat_table:349226 	55494 	34472 	85035 	96187 	66321 	34760 	13753 	592 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	458545 	260082 	617 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	16 	617601 	25380 	167 	0 	76556 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	419811 	81176 	1183 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	151200 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2314 	105 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  6.602963  6.408633  6.555721  6.631579  6.276276  6.157817  6.725835  6.615917  6.967915  6.808362  6.205414  5.913505  7.163606  7.203362  6.418938  6.297602 
dram[1]:  6.498542  6.514620  6.408889  6.387574  5.880330  5.701334  6.922101  6.576592  6.939609  7.014363  5.964886  5.906203  7.218855  6.797147  6.378031  6.051490 
dram[2]:  6.712389  6.799701  6.710731  6.719626  6.348665  6.121777  6.754417  6.520478  6.830420  6.634974  6.244800  5.945122  7.228956  7.031147  6.027435  5.862484 
dram[3]:  6.619186  6.538793  6.251809  6.326980  5.956824  5.809783  6.954463  6.720070  6.622674  6.432566  6.076443  5.896970  6.993474  6.787975  6.359420  6.024725 
dram[4]:  6.811377  6.779434  6.721617  6.589313  6.066474  5.867133  6.699145  6.728522  6.631579  6.427631  6.822807  6.672384  7.022913  6.940129  6.119777  5.948510 
dram[5]:  6.507288  6.317280  6.486726  6.523739  6.018651  5.853557  7.236599  7.085145  6.399345  6.482587  6.328455  6.001543  7.116279  6.911290  6.194640  5.990450 
dram[6]:  6.750000  6.612760  6.779661  6.749616  6.033141  5.950213  6.847902  6.643464  6.553691  6.550335  6.433058  6.456053  6.572100  6.694888  6.304775  5.949602 
dram[7]:  6.639881  6.549192  6.363242  6.395349  6.323263  6.072569  7.074007  7.028725  6.101426  5.787970  6.502447  6.372800  7.160684  7.091371  6.243393  6.002677 
dram[8]:  6.575221  6.394548  6.655589  6.658094  5.876945  5.773296  7.120000  6.854641  6.590052  6.426422  6.290221  6.377600  6.742351  6.598425  6.220527  5.822078 
dram[9]:  6.631732  6.442716  6.445748  6.392442  6.625199  6.303951  6.846154  6.975045  6.290850  6.127388  6.555921  6.347134  7.155290  6.925620  6.392442  6.090153 
dram[10]:  6.782414  6.712389  6.531157  6.592204  5.932857  5.785216  7.090580  7.072333  6.387043  6.355372  6.179245  6.205371  7.026229  6.806349  6.184507  5.875502 
average row locality = 735842/113828 = 6.464508
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2969      2966      2940      2938      2828      2823      2595      2592      2629      2628      2633      2633      2883      2878      2978      2969 
dram[1]:      2970      2968      2902      2894      2875      2876      2589      2589      2627      2627      2643      2640      2880      2881      2975      2970 
dram[2]:      3015      3013      2891      2890      2879      2873      2591      2589      2627      2628      2639      2636      2886      2881      2938      2935 
dram[3]:      3018      3015      2896      2891      2877      2876      2586      2585      2634      2631      2639      2636      2879      2882      2932      2930 
dram[4]:      3014      3013      2898      2892      2838      2835      2639      2636      2626      2628      2633      2634      2883      2881      2938      2934 
dram[5]:      2976      2972      2934      2933      2835      2837      2635      2631      2630      2629      2636      2633      2876      2877      2936      2935 
dram[6]:      2967      2969      2936      2930      2827      2823      2637      2633      2626      2624      2636      2637      2833      2831      2985      2982 
dram[7]:      2974      2972      2933      2936      2826      2824      2639      2635      2602      2601      2682      2679      2829      2831      2985      2980 
dram[8]:      2970      2969      2942      2937      2811      2807      2636      2634      2594      2595      2684      2682      2827      2830      2981      2979 
dram[9]:      3020      3019      2932      2934      2810      2804      2636      2633      2602      2600      2682      2682      2833      2830      2942      2935 
dram[10]:      3015      3015      2938      2933      2809      2804      2634      2631      2597      2597      2658      2656      2878      2880      2935      2933 
total reads: 493922
bank skew: 3020/2585 = 1.17
chip skew: 44928/44876 = 1.00
number of total write accesses:
dram[0]:      1488      1488      1472      1472      1352      1352      1232      1232      1280      1280      1264      1264      1408      1408      1496      1496 
dram[1]:      1488      1488      1424      1424      1400      1400      1232      1232      1280      1280      1264      1264      1408      1408      1496      1496 
dram[2]:      1536      1536      1424      1424      1400      1400      1232      1232      1280      1280      1264      1264      1408      1408      1456      1456 
dram[3]:      1536      1536      1424      1424      1400      1400      1232      1232      1280      1280      1256      1256      1408      1408      1456      1456 
dram[4]:      1536      1536      1424      1424      1360      1360      1280      1280      1280      1280      1256      1256      1408      1408      1456      1456 
dram[5]:      1488      1488      1464      1464      1360      1360      1280      1280      1280      1280      1256      1256      1408      1408      1456      1456 
dram[6]:      1488      1488      1464      1464      1360      1360      1280      1280      1280      1280      1256      1256      1360      1360      1504      1504 
dram[7]:      1488      1488      1464      1464      1360      1360      1280      1280      1248      1248      1304      1304      1360      1360      1504      1504 
dram[8]:      1488      1488      1464      1464      1344      1344      1280      1280      1248      1248      1304      1304      1360      1360      1504      1504 
dram[9]:      1536      1536      1464      1464      1344      1344      1280      1280      1248      1248      1304      1304      1360      1360      1456      1456 
dram[10]:      1536      1536      1464      1464      1344      1344      1280      1280      1248      1248      1272      1272      1408      1408      1456      1456 
total reads: 241920
bank skew: 1536/1232 = 1.25
chip skew: 22016/21984 = 1.00
average mf latency per bank:
dram[0]:       3627      1892      3514      1770      3604      1746      3936      1892      3824      1858      3784      1890      3649      1937      3671      1917
dram[1]:       3637      1895      3543      1813      3606      1715      3942      1895      3797      1857      3776      1885      3662      1937      3631      1917
dram[2]:       3634      1856      3561      1816      3579      1715      3950      1895      3799      1856      3734      1888      3676      1933      3645      1929
dram[3]:       3605      1851      3553      1815      3576      1714      3945      1898      3801      1855      3731      1903      3695      1936      3670      1932
dram[4]:       3618      1850      3554      1813      3577      1764      3920      1853      3852      1857      3735      1905      3645      1939      3668      1930
dram[5]:       3600      1862      3536      1760      3636      1766      3925      1855      3820      1857      3728      1904      3672      1943      3668      1933
dram[6]:       3629      1862      3511      1761      3654      1769      3929      1854      3793      1859      3736      1906      3705      1985      3667      1915
dram[7]:       3620      1866      3517      1759      3603      1769      3955      1854      3811      1905      3733      1867      3717      1991      3646      1914
dram[8]:       3608      1876      3536      1758      3615      1751      3968      1854      3846      1907      3719      1865      3719      1993      3646      1915
dram[9]:       3590      1845      3594      1756      3609      1753      3902      1854      3829      1883      3734      1865      3699      1986      3640      1951
dram[10]:       3602      1849      3549      1765      3611      1754      3921      1854      3824      1885      3722      1890      3692      1945      3698      1958
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5999717 n_nop=5711825 n_act=10222 n_pre=10206 n_req=66866 n_rd=179528 n_write=87936 bw_util=0.08916
n_activity=957626 dram_eff=0.5586
bk0: 11876a 5891215i bk1: 11864a 5892675i bk2: 11760a 5892148i bk3: 11752a 5895095i bk4: 11312a 5899370i bk5: 11292a 5900178i bk6: 10380a 5905296i bk7: 10368a 5908207i bk8: 10516a 5904672i bk9: 10512a 5905148i bk10: 10532a 5903687i bk11: 10532a 5907185i bk12: 11532a 5895722i bk13: 11512a 5897880i bk14: 11912a 5887315i bk15: 11876a 5890024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.340703
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5999717 n_nop=5711311 n_act=10431 n_pre=10415 n_req=66890 n_rd=179624 n_write=87936 bw_util=0.08919
n_activity=963657 dram_eff=0.5553
bk0: 11880a 5891443i bk1: 11872a 5894038i bk2: 11608a 5893465i bk3: 11576a 5896372i bk4: 11500a 5895371i bk5: 11504a 5896429i bk6: 10356a 5907113i bk7: 10356a 5907514i bk8: 10508a 5906200i bk9: 10508a 5907264i bk10: 10572a 5905730i bk11: 10560a 5906374i bk12: 11520a 5895868i bk13: 11524a 5897616i bk14: 11900a 5887812i bk15: 11880a 5891303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.3342
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5999717 n_nop=5711529 n_act=10280 n_pre=10264 n_req=66911 n_rd=179644 n_write=88000 bw_util=0.08922
n_activity=958680 dram_eff=0.5584
bk0: 12060a 5887204i bk1: 12052a 5890701i bk2: 11564a 5893376i bk3: 11560a 5897338i bk4: 11516a 5896783i bk5: 11492a 5899313i bk6: 10364a 5905788i bk7: 10356a 5908113i bk8: 10508a 5905026i bk9: 10512a 5906429i bk10: 10556a 5904866i bk11: 10544a 5907922i bk12: 11544a 5894486i bk13: 11524a 5898743i bk14: 11752a 5890050i bk15: 11740a 5890074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.338848
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5999717 n_nop=5711187 n_act=10491 n_pre=10475 n_req=66891 n_rd=179628 n_write=87936 bw_util=0.08919
n_activity=960223 dram_eff=0.5573
bk0: 12072a 5888490i bk1: 12060a 5891014i bk2: 11584a 5894258i bk3: 11564a 5894854i bk4: 11508a 5895925i bk5: 11504a 5897668i bk6: 10344a 5905509i bk7: 10340a 5908070i bk8: 10536a 5903536i bk9: 10524a 5905949i bk10: 10556a 5906253i bk11: 10544a 5907110i bk12: 11516a 5893081i bk13: 11528a 5895773i bk14: 11728a 5889884i bk15: 11720a 5892069i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.334748
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ff118885fa0 :  mf: uid=10283748, sid11:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (6785532), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5999717 n_nop=5711554 n_act=10246 n_pre=10230 n_req=66922 n_rd=179687 n_write=88000 bw_util=0.08923
n_activity=961944 dram_eff=0.5566
bk0: 12056a 5888536i bk1: 12052a 5891885i bk2: 11592a 5895442i bk3: 11568a 5896952i bk4: 11352a 5897689i bk5: 11339a 5899589i bk6: 10556a 5903243i bk7: 10544a 5905339i bk8: 10504a 5904504i bk9: 10512a 5904597i bk10: 10532a 5907806i bk11: 10536a 5910083i bk12: 11532a 5894555i bk13: 11524a 5896782i bk14: 11752a 5889745i bk15: 11736a 5891119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.333796
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5999717 n_nop=5711393 n_act=10392 n_pre=10376 n_req=66889 n_rd=179620 n_write=87936 bw_util=0.08919
n_activity=961540 dram_eff=0.5565
bk0: 11904a 5890544i bk1: 11888a 5894021i bk2: 11736a 5894549i bk3: 11732a 5894029i bk4: 11340a 5896752i bk5: 11348a 5899446i bk6: 10540a 5904598i bk7: 10524a 5906645i bk8: 10520a 5903690i bk9: 10516a 5904217i bk10: 10544a 5905418i bk11: 10532a 5907999i bk12: 11504a 5895193i bk13: 11508a 5897826i bk14: 11744a 5890597i bk15: 11740a 5893518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.333529
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5999717 n_nop=5711649 n_act=10322 n_pre=10306 n_req=66860 n_rd=179504 n_write=87936 bw_util=0.08915
n_activity=959542 dram_eff=0.5574
bk0: 11868a 5890098i bk1: 11876a 5892893i bk2: 11744a 5893135i bk3: 11720a 5894298i bk4: 11308a 5897748i bk5: 11292a 5900436i bk6: 10548a 5902752i bk7: 10532a 5905538i bk8: 10504a 5904621i bk9: 10496a 5906043i bk10: 10544a 5905282i bk11: 10548a 5907518i bk12: 11332a 5895860i bk13: 11324a 5899835i bk14: 11940a 5888294i bk15: 11928a 5887216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.336168
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5999717 n_nop=5711217 n_act=10370 n_pre=10354 n_req=66944 n_rd=179712 n_write=88064 bw_util=0.08926
n_activity=958917 dram_eff=0.5585
bk0: 11896a 5891205i bk1: 11888a 5893787i bk2: 11732a 5892603i bk3: 11744a 5893921i bk4: 11304a 5897934i bk5: 11296a 5900236i bk6: 10556a 5904827i bk7: 10540a 5906049i bk8: 10408a 5904643i bk9: 10404a 5902949i bk10: 10728a 5901686i bk11: 10716a 5905500i bk12: 11316a 5896850i bk13: 11324a 5898465i bk14: 11940a 5889488i bk15: 11920a 5889898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.337782
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5999717 n_nop=5711421 n_act=10432 n_pre=10416 n_req=66862 n_rd=179512 n_write=87936 bw_util=0.08915
n_activity=961573 dram_eff=0.5563
bk0: 11880a 5891692i bk1: 11876a 5893505i bk2: 11768a 5893060i bk3: 11748a 5894971i bk4: 11244a 5899059i bk5: 11228a 5900167i bk6: 10544a 5903101i bk7: 10536a 5905151i bk8: 10376a 5905470i bk9: 10380a 5908857i bk10: 10736a 5903430i bk11: 10728a 5905604i bk12: 11308a 5896730i bk13: 11320a 5899261i bk14: 11924a 5886418i bk15: 11916a 5888928i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.330178
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5999717 n_nop=5711705 n_act=10258 n_pre=10242 n_req=66878 n_rd=179576 n_write=87936 bw_util=0.08917
n_activity=959000 dram_eff=0.5579
bk0: 12080a 5889060i bk1: 12076a 5889622i bk2: 11728a 5891782i bk3: 11736a 5892542i bk4: 11240a 5900979i bk5: 11216a 5902675i bk6: 10544a 5904652i bk7: 10532a 5906976i bk8: 10408a 5905006i bk9: 10400a 5906134i bk10: 10728a 5901627i bk11: 10728a 5906440i bk12: 11332a 5897914i bk13: 11320a 5900261i bk14: 11768a 5891101i bk15: 11740a 5892160i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.335997
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ff1188a8880 :  mf: uid=10283747, sid11:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (6785528), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5999717 n_nop=5711247 n_act=10385 n_pre=10369 n_req=66929 n_rd=179652 n_write=88064 bw_util=0.08924
n_activity=962369 dram_eff=0.5564
bk0: 12060a 5888915i bk1: 12060a 5892040i bk2: 11752a 5892761i bk3: 11732a 5893299i bk4: 11236a 5899046i bk5: 11216a 5899894i bk6: 10536a 5903701i bk7: 10524a 5905919i bk8: 10388a 5905745i bk9: 10388a 5907615i bk10: 10632a 5904496i bk11: 10624a 5905825i bk12: 11512a 5894944i bk13: 11520a 5897029i bk14: 11740a 5890318i bk15: 11732a 5890568i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.333355

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33864, Miss = 22455, Miss_rate = 0.663, Pending_hits = 332, Reservation_fails = 0
L2_cache_bank[1]: Access = 33820, Miss = 22427, Miss_rate = 0.663, Pending_hits = 1194, Reservation_fails = 0
L2_cache_bank[2]: Access = 33836, Miss = 22461, Miss_rate = 0.664, Pending_hits = 302, Reservation_fails = 0
L2_cache_bank[3]: Access = 33824, Miss = 22445, Miss_rate = 0.664, Pending_hits = 1206, Reservation_fails = 0
L2_cache_bank[4]: Access = 33840, Miss = 22466, Miss_rate = 0.664, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[5]: Access = 33832, Miss = 22445, Miss_rate = 0.663, Pending_hits = 1203, Reservation_fails = 0
L2_cache_bank[6]: Access = 33800, Miss = 22461, Miss_rate = 0.665, Pending_hits = 308, Reservation_fails = 0
L2_cache_bank[7]: Access = 33800, Miss = 22446, Miss_rate = 0.664, Pending_hits = 1221, Reservation_fails = 0
L2_cache_bank[8]: Access = 33860, Miss = 22469, Miss_rate = 0.664, Pending_hits = 329, Reservation_fails = 0
L2_cache_bank[9]: Access = 33868, Miss = 22453, Miss_rate = 0.663, Pending_hits = 1242, Reservation_fails = 0
L2_cache_bank[10]: Access = 33852, Miss = 22458, Miss_rate = 0.663, Pending_hits = 331, Reservation_fails = 0
L2_cache_bank[11]: Access = 33836, Miss = 22447, Miss_rate = 0.663, Pending_hits = 1212, Reservation_fails = 0
L2_cache_bank[12]: Access = 33820, Miss = 22447, Miss_rate = 0.664, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[13]: Access = 33836, Miss = 22429, Miss_rate = 0.663, Pending_hits = 1210, Reservation_fails = 0
L2_cache_bank[14]: Access = 33884, Miss = 22470, Miss_rate = 0.663, Pending_hits = 316, Reservation_fails = 0
L2_cache_bank[15]: Access = 33884, Miss = 22458, Miss_rate = 0.663, Pending_hits = 1226, Reservation_fails = 0
L2_cache_bank[16]: Access = 33844, Miss = 22445, Miss_rate = 0.663, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[17]: Access = 33828, Miss = 22433, Miss_rate = 0.663, Pending_hits = 1187, Reservation_fails = 0
L2_cache_bank[18]: Access = 33828, Miss = 22457, Miss_rate = 0.664, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[19]: Access = 33844, Miss = 22437, Miss_rate = 0.663, Pending_hits = 1206, Reservation_fails = 1
L2_cache_bank[20]: Access = 33884, Miss = 22464, Miss_rate = 0.663, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[21]: Access = 33884, Miss = 22449, Miss_rate = 0.663, Pending_hits = 1200, Reservation_fails = 0
L2_total_cache_accesses = 744568
L2_total_cache_misses = 493922
L2_total_cache_miss_rate = 0.6634
L2_total_cache_pending_hits = 16769
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 229314
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16601
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 256229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 237675
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 502144
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 241920
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.028

icnt_total_pkts_mem_to_simt=2392224
icnt_total_pkts_simt_to_mem=1712248
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.51406
	minimum = 6
	maximum = 44
Network latency average = 8.39367
	minimum = 6
	maximum = 42
Slowest packet = 1396874
Flit latency average = 6.85421
	minimum = 6
	maximum = 38
Slowest flit = 3954838
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023706
	minimum = 0.0187592 (at node 0)
	maximum = 0.0281389 (at node 11)
Accepted packet rate average = 0.023706
	minimum = 0.0187592 (at node 0)
	maximum = 0.0281389 (at node 11)
Injected flit rate average = 0.0653372
	minimum = 0.0432278 (at node 0)
	maximum = 0.0866086 (at node 42)
Accepted flit rate average= 0.0653372
	minimum = 0.0601519 (at node 0)
	maximum = 0.0902279 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.62357 (16 samples)
	minimum = 6 (16 samples)
	maximum = 51.0625 (16 samples)
Network latency average = 8.45094 (16 samples)
	minimum = 6 (16 samples)
	maximum = 47.4375 (16 samples)
Flit latency average = 6.93496 (16 samples)
	minimum = 6 (16 samples)
	maximum = 43.9375 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.0210581 (16 samples)
	minimum = 0.0166639 (16 samples)
	maximum = 0.0249958 (16 samples)
Accepted packet rate average = 0.0210581 (16 samples)
	minimum = 0.0166639 (16 samples)
	maximum = 0.0249958 (16 samples)
Injected flit rate average = 0.0580394 (16 samples)
	minimum = 0.0383992 (16 samples)
	maximum = 0.0769364 (16 samples)
Accepted flit rate average = 0.0580394 (16 samples)
	minimum = 0.0534336 (16 samples)
	maximum = 0.0801499 (16 samples)
Injected packet size average = 2.75615 (16 samples)
Accepted packet size average = 2.75615 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 13 min, 15 sec (7995 sec)
gpgpu_simulation_rate = 57733 (inst/sec)
gpgpu_simulation_rate = 848 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 17: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 17 
gpu_sim_cycle = 38938
gpu_sim_insn = 28848876
gpu_ipc =     740.8926
gpu_tot_sim_cycle = 7046621
gpu_tot_sim_insn = 490430892
gpu_tot_ipc =      69.5980
gpu_tot_issued_cta = 1088
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 9270
partiton_reqs_in_parallel = 856636
partiton_reqs_in_parallel_total    = 71084926
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.2094
partiton_reqs_in_parallel_util = 856636
partiton_reqs_in_parallel_util_total    = 71084926
gpu_sim_cycle_parition_util = 38938
gpu_tot_sim_cycle_parition_util    = 3231133
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 744568
L2_BW  =     113.2014 GB/Sec
L2_BW_total  =      10.6407 GB/Sec
gpu_total_sim_rate=60487

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9846876
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30464
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0536
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28832
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9844436
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30464
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9846876
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
82076, 78932, 79017, 81872, 82082, 78945, 79021, 81840, 19334, 18553, 18629, 12057, 
gpgpu_n_tot_thrd_icount = 566430208
gpgpu_n_tot_w_icount = 17700944
gpgpu_n_stall_shd_mem = 19523
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 533528
gpgpu_n_mem_write_global = 257040
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13025536
gpgpu_n_store_insn = 8096760
gpgpu_n_shmem_insn = 53639896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 974848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 454
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:500064	W0_Idle:3493706	W0_Scoreboard:160382347	W1:1028160	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6939060	W32:9733724
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4268224 {8:533528,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 34957440 {136:257040,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60221888 {40:128520,136:405008,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2056320 {8:257040,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 2599 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 7046620 
mrq_lat_table:370696 	59556 	37014 	89315 	101601 	70900 	37727 	14962 	693 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	491392 	273706 	650 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17 	662021 	27457 	173 	0 	76556 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	445961 	86292 	1301 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	166320 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2389 	107 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  6.898108  6.698727  6.818049  6.895434  6.543575  6.422351  7.029310  6.916808  7.263986  7.100855  6.467187  6.168406  7.494272  7.535420  6.697609  6.573997 
dram[1]:  6.790831  6.807471  6.664732  6.643478  6.139566  5.955322  7.205310  6.853535  7.235192  7.285965  6.221889  6.161962  7.526316  7.096124  6.618915  6.288360 
dram[2]:  7.013043  7.102790  6.972603  6.981707  6.620438  6.387870  7.058926  6.819096  7.123499  6.900332  6.508634  6.202096  7.561056  7.358521  6.276510  6.108497 
dram[3]:  6.917143  6.834746  6.504964  6.581897  6.218107  6.066935  7.238434  7.000000  6.887417  6.694042  6.336906  6.153274  7.296651  7.086687  6.596045  6.257373 
dram[4]:  7.114706  7.081991  6.983257  6.849029  6.330014  6.125344  7.005033  7.035413  6.897010  6.689211  7.099657  6.946218  7.349920  7.265079  6.370572  6.196287 
dram[5]:  6.799427  6.604457  6.745665  6.783430  6.281074  6.111264  7.556159  7.401421  6.660256  6.745130  6.594896  6.260606  7.422078  7.212934  6.446897  6.238986 
dram[6]:  7.049107  6.908163  7.065053  7.013534  6.296454  6.211484  7.157804  6.948333  6.817734  6.814450  6.701783  6.725203  6.884615  7.010972  6.561813  6.200000 
dram[7]:  6.935672  6.842713  6.619858  6.652421  6.594354  6.337143  7.389380  7.343310  6.354037  6.033923  6.776000  6.643642  7.464107  7.393388  6.499320  6.254260 
dram[8]:  6.869565  6.684062  6.937685  6.940565  6.135098  6.028767  7.410302  7.140411  6.852349  6.685761  6.558824  6.648352  7.060031  6.911901  6.476255  6.069974 
dram[9]:  6.929900  6.735744  6.704023  6.649573  6.902822  6.573991  7.156089  7.288462  6.545600  6.379095  6.830645  6.617188  7.458333  7.224556  6.628895  6.340570 
dram[10]:  7.084919  7.013043  6.810496  6.873343  6.192687  6.041209  7.380531  7.362191  6.643902  6.611650  6.442901  6.469768  7.353698  7.127726  6.436639  6.121887 
average row locality = 782466/116074 = 6.741096
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3158      3155      3124      3122      3001      2996      2768      2765      2795      2794      2795      2795      3075      3070      3170      3161 
dram[1]:      3159      3157      3083      3075      3051      3052      2762      2762      2793      2793      2806      2803      3072      3073      3167      3162 
dram[2]:      3207      3205      3072      3071      3055      3049      2764      2762      2793      2794      2802      2799      3078      3073      3127      3124 
dram[3]:      3210      3207      3077      3072      3053      3052      2759      2758      2800      2797      2802      2799      3071      3074      3121      3119 
dram[4]:      3206      3205      3079      3073      3012      3009      2815      2812      2792      2794      2796      2797      3075      3073      3127      3123 
dram[5]:      3165      3161      3117      3116      3009      3011      2811      2807      2796      2795      2799      2796      3068      3069      3125      3124 
dram[6]:      3156      3158      3119      3113      3001      2997      2813      2809      2792      2790      2799      2800      3022      3020      3177      3174 
dram[7]:      3163      3161      3116      3119      3000      2998      2815      2811      2766      2765      2848      2845      3018      3020      3177      3172 
dram[8]:      3159      3158      3125      3120      2984      2980      2812      2810      2758      2759      2850      2848      3016      3019      3173      3171 
dram[9]:      3212      3211      3115      3117      2983      2977      2812      2809      2765      2763      2848      2848      3022      3019      3131      3124 
dram[10]:      3207      3207      3121      3116      2982      2977      2810      2807      2760      2760      2822      2820      3070      3072      3124      3122 
total reads: 525426
bank skew: 3212/2758 = 1.16
chip skew: 47794/47740 = 1.00
number of total write accesses:
dram[0]:      1581      1581      1560      1560      1429      1429      1309      1309      1360      1360      1344      1344      1504      1504      1592      1592 
dram[1]:      1581      1581      1509      1509      1480      1480      1309      1309      1360      1360      1344      1344      1504      1504      1592      1592 
dram[2]:      1632      1632      1509      1509      1480      1480      1309      1309      1360      1360      1344      1344      1504      1504      1549      1549 
dram[3]:      1632      1632      1509      1509      1480      1480      1309      1309      1360      1360      1336      1336      1504      1504      1549      1549 
dram[4]:      1632      1632      1509      1509      1438      1438      1360      1360      1360      1360      1336      1336      1504      1504      1549      1549 
dram[5]:      1581      1581      1551      1551      1438      1438      1360      1360      1360      1360      1336      1336      1504      1504      1549      1549 
dram[6]:      1581      1581      1551      1551      1438      1438      1360      1360      1360      1360      1336      1336      1453      1453      1600      1600 
dram[7]:      1581      1581      1551      1551      1438      1438      1360      1360      1326      1326      1387      1387      1453      1453      1600      1600 
dram[8]:      1581      1581      1551      1551      1421      1421      1360      1360      1326      1326      1387      1387      1453      1453      1600      1600 
dram[9]:      1632      1632      1551      1551      1421      1421      1360      1360      1326      1326      1387      1387      1453      1453      1549      1549 
dram[10]:      1632      1632      1551      1551      1421      1421      1360      1360      1326      1326      1353      1353      1504      1504      1549      1549 
total reads: 257040
bank skew: 1632/1309 = 1.25
chip skew: 23392/23358 = 1.00
average mf latency per bank:
dram[0]:       3425      1792      3324      1681      3414      1660      3708      1789      3611      1761      3575      1792      3433      1828      3462      1814
dram[1]:       3433      1795      3351      1720      3415      1631      3713      1793      3586      1760      3567      1787      3445      1829      3424      1814
dram[2]:       3431      1758      3367      1723      3390      1631      3721      1792      3587      1759      3528      1790      3459      1825      3439      1826
dram[3]:       3404      1754      3361      1722      3387      1630      3716      1795      3589      1758      3525      1803      3476      1828      3462      1829
dram[4]:       3416      1753      3361      1721      3388      1677      3693      1753      3637      1760      3528      1806      3429      1830      3460      1826
dram[5]:       3399      1764      3344      1671      3443      1678      3697      1754      3607      1760      3521      1804      3455      1835      3460      1830
dram[6]:       3426      1764      3321      1672      3459      1681      3702      1754      3581      1761      3529      1807      3485      1873      3459      1812
dram[7]:       3419      1768      3327      1670      3411      1681      3726      1753      3599      1805      3526      1769      3496      1879      3439      1811
dram[8]:       3406      1778      3345      1670      3423      1664      3738      1753      3632      1807      3514      1767      3498      1881      3439      1813
dram[9]:       3390      1749      3399      1667      3417      1666      3676      1753      3617      1785      3527      1768      3480      1874      3434      1846
dram[10]:       3401      1752      3357      1676      3419      1667      3694      1754      3612      1787      3517      1791      3473      1836      3488      1853
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6072018 n_nop=5766794 n_act=10416 n_pre=10400 n_req=71102 n_rd=190976 n_write=93432 bw_util=0.09368
n_activity=1013026 dram_eff=0.5615
bk0: 12632a 5956531i bk1: 12620a 5959046i bk2: 12496a 5958010i bk3: 12488a 5961171i bk4: 12004a 5966008i bk5: 11984a 5967211i bk6: 11072a 5971948i bk7: 11060a 5974928i bk8: 11180a 5971233i bk9: 11176a 5971557i bk10: 11180a 5970366i bk11: 11180a 5974314i bk12: 12300a 5961630i bk13: 12280a 5964030i bk14: 12680a 5952817i bk15: 12644a 5955565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.362366
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6072018 n_nop=5766236 n_act=10643 n_pre=10627 n_req=71128 n_rd=191080 n_write=93432 bw_util=0.09371
n_activity=1019651 dram_eff=0.5581
bk0: 12636a 5956817i bk1: 12628a 5960044i bk2: 12332a 5959727i bk3: 12300a 5962800i bk4: 12204a 5961794i bk5: 12208a 5963375i bk6: 11048a 5973837i bk7: 11048a 5974448i bk8: 11172a 5972676i bk9: 11172a 5973718i bk10: 11224a 5972223i bk11: 11212a 5973604i bk12: 12288a 5961469i bk13: 12292a 5963414i bk14: 12668a 5952845i bk15: 12648a 5957010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.35448
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7ff1298495c0 :  mf: uid=10926390, sid21:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (7046620), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6072018 n_nop=5766478 n_act=10480 n_pre=10464 n_req=71149 n_rd=191100 n_write=93496 bw_util=0.09374
n_activity=1014278 dram_eff=0.5612
bk0: 12828a 5952816i bk1: 12820a 5956780i bk2: 12288a 5959336i bk3: 12284a 5963536i bk4: 12220a 5963475i bk5: 12196a 5966113i bk6: 11056a 5972136i bk7: 11048a 5974780i bk8: 11172a 5971738i bk9: 11176a 5972860i bk10: 11208a 5971264i bk11: 11196a 5974915i bk12: 12312a 5959929i bk13: 12292a 5964762i bk14: 12508a 5955419i bk15: 12496a 5955801i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.359577
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6072018 n_nop=5766108 n_act=10705 n_pre=10689 n_req=71129 n_rd=191084 n_write=93432 bw_util=0.09371
n_activity=1016017 dram_eff=0.5601
bk0: 12840a 5953988i bk1: 12828a 5956964i bk2: 12308a 5960166i bk3: 12288a 5960983i bk4: 12212a 5962587i bk5: 12208a 5964401i bk6: 11036a 5972095i bk7: 11032a 5974761i bk8: 11200a 5969951i bk9: 11188a 5972535i bk10: 11208a 5972995i bk11: 11196a 5974232i bk12: 12284a 5958210i bk13: 12296a 5961270i bk14: 12484a 5955679i bk15: 12476a 5957883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.35639
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7ff1299372e0 :  mf: uid=10926391, sid21:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (7046615), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6072018 n_nop=5766482 n_act=10448 n_pre=10432 n_req=71164 n_rd=191152 n_write=93504 bw_util=0.09376
n_activity=1017918 dram_eff=0.5593
bk0: 12824a 5954343i bk1: 12820a 5957659i bk2: 12316a 5961842i bk3: 12292a 5963093i bk4: 12048a 5964562i bk5: 12036a 5966456i bk6: 11260a 5969826i bk7: 11248a 5971644i bk8: 11168a 5970760i bk9: 11176a 5971461i bk10: 11184a 5974473i bk11: 11188a 5977030i bk12: 12300a 5960096i bk13: 12292a 5962795i bk14: 12508a 5955098i bk15: 12492a 5956973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.353719
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6072018 n_nop=5766330 n_act=10598 n_pre=10582 n_req=71127 n_rd=191076 n_write=93432 bw_util=0.09371
n_activity=1017503 dram_eff=0.5592
bk0: 12660a 5956065i bk1: 12644a 5960117i bk2: 12468a 5960375i bk3: 12464a 5960040i bk4: 12036a 5963373i bk5: 12044a 5966265i bk6: 11244a 5971060i bk7: 11228a 5973437i bk8: 11184a 5970316i bk9: 11180a 5970689i bk10: 11196a 5972359i bk11: 11184a 5975141i bk12: 12272a 5960834i bk13: 12276a 5963165i bk14: 12500a 5956228i bk15: 12496a 5959592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.355436
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6072018 n_nop=5766598 n_act=10522 n_pre=10506 n_req=71098 n_rd=190960 n_write=93432 bw_util=0.09367
n_activity=1015241 dram_eff=0.5602
bk0: 12624a 5956071i bk1: 12632a 5959229i bk2: 12476a 5959213i bk3: 12452a 5960652i bk4: 12004a 5964443i bk5: 11988a 5967515i bk6: 11252a 5969101i bk7: 11236a 5972182i bk8: 11168a 5970873i bk9: 11160a 5972835i bk10: 11196a 5971752i bk11: 11200a 5974393i bk12: 12088a 5961654i bk13: 12080a 5965737i bk14: 12708a 5953487i bk15: 12696a 5952810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.356681
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6072018 n_nop=5766138 n_act=10576 n_pre=10560 n_req=71186 n_rd=191176 n_write=93568 bw_util=0.09379
n_activity=1014611 dram_eff=0.5613
bk0: 12652a 5956743i bk1: 12644a 5959757i bk2: 12464a 5958416i bk3: 12476a 5960056i bk4: 12000a 5964644i bk5: 11992a 5967201i bk6: 11260a 5971195i bk7: 11244a 5972960i bk8: 11064a 5970711i bk9: 11060a 5969408i bk10: 11392a 5968340i bk11: 11380a 5972515i bk12: 12072a 5962498i bk13: 12080a 5964165i bk14: 12708a 5954813i bk15: 12688a 5955772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.358518
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6072018 n_nop=5766366 n_act=10634 n_pre=10618 n_req=71100 n_rd=190968 n_write=93432 bw_util=0.09368
n_activity=1016927 dram_eff=0.5593
bk0: 12636a 5957298i bk1: 12632a 5959454i bk2: 12500a 5958958i bk3: 12480a 5961064i bk4: 11936a 5965286i bk5: 11920a 5966949i bk6: 11248a 5969577i bk7: 11240a 5971810i bk8: 11032a 5971807i bk9: 11036a 5975433i bk10: 11400a 5969730i bk11: 11392a 5972386i bk12: 12064a 5962189i bk13: 12076a 5965017i bk14: 12692a 5951515i bk15: 12684a 5954475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.350658
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ff118d53f20 :  mf: uid=10926392, sid21:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (7046620), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6072018 n_nop=5766648 n_act=10466 n_pre=10450 n_req=71114 n_rd=191022 n_write=93432 bw_util=0.09369
n_activity=1014534 dram_eff=0.5608
bk0: 12848a 5954319i bk1: 12844a 5955389i bk2: 12460a 5957557i bk3: 12466a 5958793i bk4: 11932a 5967747i bk5: 11908a 5969612i bk6: 11248a 5971000i bk7: 11236a 5974081i bk8: 11060a 5971365i bk9: 11052a 5972607i bk10: 11392a 5968249i bk11: 11392a 5973479i bk12: 12088a 5963413i bk13: 12076a 5965715i bk14: 12524a 5956217i bk15: 12496a 5957663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.356676
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6072018 n_nop=5766184 n_act=10587 n_pre=10571 n_req=71169 n_rd=191108 n_write=93568 bw_util=0.09377
n_activity=1017909 dram_eff=0.5593
bk0: 12828a 5954670i bk1: 12828a 5958514i bk2: 12484a 5958863i bk3: 12464a 5959493i bk4: 11928a 5965726i bk5: 11908a 5966692i bk6: 11240a 5969929i bk7: 11228a 5972800i bk8: 11040a 5972076i bk9: 11040a 5974389i bk10: 11288a 5971048i bk11: 11280a 5972721i bk12: 12280a 5960199i bk13: 12288a 5962498i bk14: 12496a 5955862i bk15: 12488a 5956322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.353603

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35977, Miss = 23886, Miss_rate = 0.664, Pending_hits = 335, Reservation_fails = 0
L2_cache_bank[1]: Access = 35932, Miss = 23858, Miss_rate = 0.664, Pending_hits = 1197, Reservation_fails = 0
L2_cache_bank[2]: Access = 35949, Miss = 23893, Miss_rate = 0.665, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[3]: Access = 35938, Miss = 23877, Miss_rate = 0.664, Pending_hits = 1209, Reservation_fails = 0
L2_cache_bank[4]: Access = 35955, Miss = 23898, Miss_rate = 0.665, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[5]: Access = 35947, Miss = 23877, Miss_rate = 0.664, Pending_hits = 1206, Reservation_fails = 0
L2_cache_bank[6]: Access = 35913, Miss = 23893, Miss_rate = 0.665, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[7]: Access = 35912, Miss = 23878, Miss_rate = 0.665, Pending_hits = 1224, Reservation_fails = 0
L2_cache_bank[8]: Access = 35974, Miss = 23902, Miss_rate = 0.664, Pending_hits = 331, Reservation_fails = 0
L2_cache_bank[9]: Access = 35983, Miss = 23886, Miss_rate = 0.664, Pending_hits = 1245, Reservation_fails = 0
L2_cache_bank[10]: Access = 35966, Miss = 23890, Miss_rate = 0.664, Pending_hits = 334, Reservation_fails = 0
L2_cache_bank[11]: Access = 35949, Miss = 23879, Miss_rate = 0.664, Pending_hits = 1215, Reservation_fails = 0
L2_cache_bank[12]: Access = 35932, Miss = 23879, Miss_rate = 0.665, Pending_hits = 311, Reservation_fails = 0
L2_cache_bank[13]: Access = 35949, Miss = 23861, Miss_rate = 0.664, Pending_hits = 1213, Reservation_fails = 0
L2_cache_bank[14]: Access = 36000, Miss = 23903, Miss_rate = 0.664, Pending_hits = 318, Reservation_fails = 0
L2_cache_bank[15]: Access = 36000, Miss = 23891, Miss_rate = 0.664, Pending_hits = 1229, Reservation_fails = 0
L2_cache_bank[16]: Access = 35958, Miss = 23877, Miss_rate = 0.664, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[17]: Access = 35941, Miss = 23865, Miss_rate = 0.664, Pending_hits = 1190, Reservation_fails = 0
L2_cache_bank[18]: Access = 35940, Miss = 23888, Miss_rate = 0.665, Pending_hits = 311, Reservation_fails = 0
L2_cache_bank[19]: Access = 35957, Miss = 23868, Miss_rate = 0.664, Pending_hits = 1208, Reservation_fails = 1
L2_cache_bank[20]: Access = 36000, Miss = 23896, Miss_rate = 0.664, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[21]: Access = 36000, Miss = 23881, Miss_rate = 0.663, Pending_hits = 1203, Reservation_fails = 0
L2_total_cache_accesses = 791072
L2_total_cache_misses = 525426
L2_total_cache_miss_rate = 0.6642
L2_total_cache_pending_hits = 16828
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 244255
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 272613
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 252795
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 533528
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 257040
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.029

icnt_total_pkts_mem_to_simt=2541584
icnt_total_pkts_simt_to_mem=1819232
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59699
	minimum = 6
	maximum = 55
Network latency average = 8.4639
	minimum = 6
	maximum = 51
Slowest packet = 1491678
Flit latency average = 6.94324
	minimum = 6
	maximum = 47
Slowest flit = 4111422
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238868
	minimum = 0.0189023 (at node 0)
	maximum = 0.0283535 (at node 19)
Accepted packet rate average = 0.0238868
	minimum = 0.0189023 (at node 0)
	maximum = 0.0283535 (at node 19)
Injected flit rate average = 0.0658356
	minimum = 0.0435575 (at node 0)
	maximum = 0.0872692 (at node 42)
Accepted flit rate average= 0.0658356
	minimum = 0.0606107 (at node 0)
	maximum = 0.0909161 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.62201 (17 samples)
	minimum = 6 (17 samples)
	maximum = 51.2941 (17 samples)
Network latency average = 8.4517 (17 samples)
	minimum = 6 (17 samples)
	maximum = 47.6471 (17 samples)
Flit latency average = 6.93545 (17 samples)
	minimum = 6 (17 samples)
	maximum = 44.1176 (17 samples)
Fragmentation average = 0 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0 (17 samples)
Injected packet rate average = 0.0212245 (17 samples)
	minimum = 0.0167956 (17 samples)
	maximum = 0.0251933 (17 samples)
Accepted packet rate average = 0.0212245 (17 samples)
	minimum = 0.0167956 (17 samples)
	maximum = 0.0251933 (17 samples)
Injected flit rate average = 0.058498 (17 samples)
	minimum = 0.0387027 (17 samples)
	maximum = 0.0775442 (17 samples)
Accepted flit rate average = 0.058498 (17 samples)
	minimum = 0.0538558 (17 samples)
	maximum = 0.0807832 (17 samples)
Injected packet size average = 2.75615 (17 samples)
Accepted packet size average = 2.75615 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 15 min, 8 sec (8108 sec)
gpgpu_simulation_rate = 60487 (inst/sec)
gpgpu_simulation_rate = 869 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 18: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 18 
gpu_sim_cycle = 39185
gpu_sim_insn = 28848876
gpu_ipc =     736.2224
gpu_tot_sim_cycle = 7307956
gpu_tot_sim_insn = 519279768
gpu_tot_ipc =      71.0568
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 9925
partiton_reqs_in_parallel = 862070
partiton_reqs_in_parallel_total    = 71941562
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.9622
partiton_reqs_in_parallel_util = 862070
partiton_reqs_in_parallel_util_total    = 71941562
gpu_sim_cycle_parition_util = 39185
gpu_tot_sim_cycle_parition_util    = 3270071
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 791072
L2_BW  =     112.4878 GB/Sec
L2_BW_total  =      10.8633 GB/Sec
gpu_total_sim_rate=63157

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10426104
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 32256
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0506
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30624
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10423664
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 32256
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10426104
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
86905, 83565, 83664, 86684, 86910, 83580, 83670, 86651, 24170, 23191, 23284, 16880, 
gpgpu_n_tot_thrd_icount = 599749632
gpgpu_n_tot_w_icount = 18742176
gpgpu_n_stall_shd_mem = 19554
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 564912
gpgpu_n_mem_write_global = 272160
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13791744
gpgpu_n_store_insn = 8573040
gpgpu_n_shmem_insn = 56795184
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1032192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 485
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:529882	W0_Idle:3509116	W0_Scoreboard:161526418	W1:1088640	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7347240	W32:10306296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4519296 {8:564912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37013760 {136:272160,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63764352 {40:136080,136:428832,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2177280 {8:272160,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 2467 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 7307955 
mrq_lat_table:389573 	62046 	39083 	94808 	108712 	76493 	41149 	16500 	724 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	519864 	291721 	667 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	18 	706360 	29608 	186 	0 	76556 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	472347 	91213 	1378 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	181440 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2465 	109 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  6.812755  6.593956  6.746269  6.817558  6.477304  6.348178  6.908654  6.784252  7.174267  7.023923  6.373004  6.064917  7.370427  7.407976  6.622865  6.491613 
dram[1]:  6.713904  6.747312  6.577598  6.540323  5.990050  5.838788  7.186978  6.811709  7.124596  7.171010  6.165266  6.059228  7.310136  6.865057  6.584314  6.227723 
dram[2]:  6.928379  6.991815  6.937232  6.945714  6.575716  6.325887  6.957997  6.653787  7.090177  6.859813  6.448680  6.112657  7.386260  7.224215  6.164383  6.010936 
dram[3]:  6.840000  6.746053  6.482024  6.501337  6.030037  5.939581  7.122517  6.903692  6.826625  6.627068  6.286533  6.115760  7.146450  6.935438  6.522428  6.162095 
dram[4]:  7.080111  7.010944  6.947218  6.860367  6.296937  6.090206  6.898438  6.882995  6.878125  6.642534  6.900787  6.763889  7.216418  7.014514  6.297710  6.121287 
dram[5]:  6.776280  6.507772  6.679245  6.695946  6.137662  6.000000  7.376254  7.236453  6.576119  6.674242  6.544776  6.180536  7.326252  7.049635  6.384516  6.207026 
dram[6]:  7.049157  6.859290  6.953717  6.868238  6.198423  6.104922  7.038278  6.825078  6.824806  6.779661  6.584084  6.645454  6.759656  6.815296  6.466752  6.133495 
dram[7]:  6.903846  6.780027  6.545575  6.540897  6.486933  6.202631  7.273476  7.207516  6.232759  5.924863  6.683036  6.523256  7.353582  7.288580  6.409379  6.198773 
dram[8]:  6.804878  6.685752  6.894444  6.877947  6.032217  5.950382  7.268534  7.000000  6.786834  6.552194  6.502171  6.546647  6.899123  6.726496  6.372005  6.013095 
dram[9]:  6.833555  6.603604  6.622994  6.572944  6.782609  6.411523  6.992076  7.088424  6.388807  6.220947  6.794251  6.499277  7.371295  7.154545  6.570292  6.301911 
dram[10]:  7.013680  6.966033  6.739130  6.778386  6.100391  6.007712  7.313433  7.296358  6.635529  6.565152  6.406657  6.450438  7.155556  6.932568  6.358612  6.052631 
average row locality = 829090/124698 = 6.648784
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3347      3344      3316      3314      3188      3183      2925      2922      2965      2964      2969      2969      3251      3246      3357      3348 
dram[1]:      3348      3346      3272      3264      3241      3242      2919      2919      2963      2963      2980      2977      3248      3249      3354      3349 
dram[2]:      3399      3397      3261      3260      3245      3239      2921      2919      2963      2964      2976      2973      3254      3249      3312      3309 
dram[3]:      3402      3399      3266      3261      3243      3242      2916      2915      2970      2967      2975      2972      3247      3250      3306      3304 
dram[4]:      3398      3397      3268      3262      3199      3196      2975      2972      2962      2964      2969      2970      3251      3249      3312      3308 
dram[5]:      3354      3350      3309      3308      3196      3198      2971      2967      2966      2965      2972      2969      3244      3245      3310      3309 
dram[6]:      3345      3347      3311      3305      3187      3183      2973      2969      2962      2960      2972      2973      3195      3193      3365      3362 
dram[7]:      3352      3350      3308      3311      3186      3184      2975      2971      2934      2933      3024      3021      3191      3193      3365      3360 
dram[8]:      3348      3347      3317      3312      3169      3165      2972      2970      2926      2927      3026      3024      3189      3192      3361      3359 
dram[9]:      3404      3403      3307      3309      3168      3162      2972      2969      2934      2932      3024      3024      3195      3192      3316      3309 
dram[10]:      3399      3399      3313      3308      3167      3162      2970      2967      2929      2929      2996      2994      3246      3248      3309      3307 
total reads: 556930
bank skew: 3404/2915 = 1.17
chip skew: 50658/50602 = 1.00
number of total write accesses:
dram[0]:      1674      1674      1656      1656      1521      1521      1386      1386      1440      1440      1422      1422      1584      1584      1683      1683 
dram[1]:      1674      1674      1602      1602      1575      1575      1386      1386      1440      1440      1422      1422      1584      1584      1683      1683 
dram[2]:      1728      1728      1602      1602      1575      1575      1386      1386      1440      1440      1422      1422      1584      1584      1638      1638 
dram[3]:      1728      1728      1602      1602      1575      1575      1386      1386      1440      1440      1413      1413      1584      1584      1638      1638 
dram[4]:      1728      1728      1602      1602      1530      1530      1440      1440      1440      1440      1413      1413      1584      1584      1638      1638 
dram[5]:      1674      1674      1647      1647      1530      1530      1440      1440      1440      1440      1413      1413      1584      1584      1638      1638 
dram[6]:      1674      1674      1647      1647      1530      1530      1440      1440      1440      1440      1413      1413      1530      1530      1692      1692 
dram[7]:      1674      1674      1647      1647      1530      1530      1440      1440      1404      1404      1467      1467      1530      1530      1692      1692 
dram[8]:      1674      1674      1647      1647      1512      1512      1440      1440      1404      1404      1467      1467      1530      1530      1692      1692 
dram[9]:      1728      1728      1647      1647      1512      1512      1440      1440      1404      1404      1467      1467      1530      1530      1638      1638 
dram[10]:      1728      1728      1647      1647      1512      1512      1440      1440      1404      1404      1431      1431      1584      1584      1638      1638 
total reads: 272160
bank skew: 1728/1386 = 1.25
chip skew: 24768/24732 = 1.00
average mf latency per bank:
dram[0]:       3245      1704      3144      1596      3224      1574      3519      1704      3419      1673      3383      1702      3263      1744      3284      1726
dram[1]:       3253      1707      3170      1633      3226      1547      3524      1707      3395      1672      3376      1698      3275      1744      3248      1726
dram[2]:       3251      1672      3185      1636      3202      1547      3531      1707      3396      1672      3339      1700      3288      1740      3261      1737
dram[3]:       3226      1668      3179      1635      3200      1546      3526      1710      3399      1671      3337      1713      3304      1744      3282      1740
dram[4]:       3237      1667      3179      1634      3201      1591      3505      1669      3444      1673      3340      1716      3260      1746      3281      1737
dram[5]:       3222      1677      3163      1587      3253      1592      3508      1671      3415      1673      3334      1714      3284      1750      3281      1741
dram[6]:       3246      1678      3141      1588      3268      1595      3512      1670      3391      1674      3341      1717      3313      1786      3280      1724
dram[7]:       3240      1681      3147      1586      3223      1595      3536      1670      3408      1715      3338      1681      3323      1792      3261      1723
dram[8]:       3228      1691      3164      1586      3234      1579      3547      1670      3438      1717      3326      1680      3326      1794      3261      1725
dram[9]:       3212      1663      3215      1583      3228      1580      3489      1670      3424      1695      3339      1680      3308      1787      3257      1756
dram[10]:       3222      1666      3175      1591      3230      1581      3505      1670      3419      1697      3330      1702      3301      1751      3307      1763
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6144777 n_nop=5821053 n_act=11190 n_pre=11174 n_req=75340 n_rd=202432 n_write=98928 bw_util=0.09809
n_activity=1071878 dram_eff=0.5623
bk0: 13388a 6022130i bk1: 13376a 6024797i bk2: 13264a 6023313i bk3: 13256a 6026466i bk4: 12752a 6031469i bk5: 12732a 6032986i bk6: 11700a 6038328i bk7: 11688a 6041794i bk8: 11860a 6037283i bk9: 11856a 6038345i bk10: 11876a 6036783i bk11: 11876a 6040651i bk12: 13004a 6027409i bk13: 12984a 6030449i bk14: 13428a 6018076i bk15: 13392a 6021107i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.387605
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7ff119544900 :  mf: uid=11569036, sid01:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (7307955), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6144777 n_nop=5820436 n_act=11447 n_pre=11431 n_req=75366 n_rd=202535 n_write=98928 bw_util=0.09812
n_activity=1078295 dram_eff=0.5591
bk0: 13392a 6021926i bk1: 13384a 6025730i bk2: 13088a 6024770i bk3: 13056a 6028551i bk4: 12964a 6027352i bk5: 12967a 6028906i bk6: 11676a 6040287i bk7: 11676a 6041313i bk8: 11852a 6038848i bk9: 11852a 6039758i bk10: 11920a 6038320i bk11: 11908a 6039815i bk12: 12992a 6027041i bk13: 12996a 6029647i bk14: 13416a 6018612i bk15: 13396a 6022453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.378706
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6144777 n_nop=5820733 n_act=11248 n_pre=11232 n_req=75391 n_rd=202564 n_write=99000 bw_util=0.09815
n_activity=1073372 dram_eff=0.5619
bk0: 13596a 6018431i bk1: 13588a 6022243i bk2: 13044a 6024854i bk3: 13040a 6029214i bk4: 12980a 6029114i bk5: 12956a 6032214i bk6: 11684a 6038756i bk7: 11676a 6041485i bk8: 11852a 6037919i bk9: 11856a 6039601i bk10: 11904a 6037777i bk11: 11892a 6041638i bk12: 13016a 6025836i bk13: 12996a 6031566i bk14: 13248a 6020575i bk15: 13236a 6021280i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.384473
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6144777 n_nop=5820315 n_act=11505 n_pre=11489 n_req=75367 n_rd=202540 n_write=98928 bw_util=0.09812
n_activity=1075046 dram_eff=0.5608
bk0: 13608a 6018852i bk1: 13596a 6022626i bk2: 13064a 6025561i bk3: 13044a 6026465i bk4: 12972a 6027936i bk5: 12968a 6029840i bk6: 11664a 6038556i bk7: 11660a 6041148i bk8: 11880a 6036300i bk9: 11868a 6038742i bk10: 11900a 6039204i bk11: 11888a 6040662i bk12: 12988a 6023711i bk13: 13000a 6027691i bk14: 13224a 6021327i bk15: 13216a 6023394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.381585
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6144777 n_nop=5820761 n_act=11212 n_pre=11196 n_req=75402 n_rd=202608 n_write=99000 bw_util=0.09817
n_activity=1076700 dram_eff=0.5602
bk0: 13592a 6019655i bk1: 13588a 6023127i bk2: 13072a 6027394i bk3: 13048a 6028985i bk4: 12796a 6029841i bk5: 12784a 6032122i bk6: 11900a 6036175i bk7: 11888a 6038433i bk8: 11848a 6037039i bk9: 11856a 6038388i bk10: 11876a 6040818i bk11: 11880a 6043312i bk12: 13004a 6025783i bk13: 12996a 6029169i bk14: 13248a 6020607i bk15: 13232a 6022570i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.379152
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6144777 n_nop=5820561 n_act=11386 n_pre=11370 n_req=75365 n_rd=202532 n_write=98928 bw_util=0.09812
n_activity=1076059 dram_eff=0.5603
bk0: 13416a 6021032i bk1: 13400a 6025854i bk2: 13236a 6025706i bk3: 13232a 6025575i bk4: 12784a 6028393i bk5: 12792a 6031987i bk6: 11884a 6037393i bk7: 11868a 6039507i bk8: 11864a 6036300i bk9: 11860a 6036986i bk10: 11888a 6038624i bk11: 11876a 6041853i bk12: 12976a 6026275i bk13: 12980a 6029313i bk14: 13240a 6021666i bk15: 13236a 6025363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.380747
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6144777 n_nop=5820853 n_act=11302 n_pre=11286 n_req=75334 n_rd=202408 n_write=98928 bw_util=0.09808
n_activity=1074034 dram_eff=0.5611
bk0: 13380a 6021194i bk1: 13388a 6024870i bk2: 13244a 6024133i bk3: 13220a 6026380i bk4: 12748a 6029984i bk5: 12732a 6033231i bk6: 11892a 6035419i bk7: 11876a 6038889i bk8: 11848a 6037435i bk9: 11840a 6039380i bk10: 11888a 6037869i bk11: 11892a 6041025i bk12: 12780a 6027673i bk13: 12772a 6032149i bk14: 13460a 6018908i bk15: 13448a 6018013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.381705
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc01ef680, atomic=0 1 entries : 0x7ff1196279b0 :  mf: uid=11569035, sid01:w11, part=7, addr=0xc01ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (7307953), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6144777 n_nop=5820345 n_act=11372 n_pre=11356 n_req=75426 n_rd=202632 n_write=99072 bw_util=0.0982
n_activity=1073686 dram_eff=0.562
bk0: 13408a 6022257i bk1: 13400a 6025459i bk2: 13232a 6023696i bk3: 13244a 6025520i bk4: 12744a 6030273i bk5: 12736a 6032727i bk6: 11900a 6037615i bk7: 11884a 6039235i bk8: 11736a 6036549i bk9: 11732a 6035680i bk10: 12096a 6034610i bk11: 12084a 6039160i bk12: 12764a 6028424i bk13: 12772a 6030524i bk14: 13460a 6020264i bk15: 13440a 6021107i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.383743
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6144777 n_nop=5820601 n_act=11424 n_pre=11408 n_req=75336 n_rd=202416 n_write=98928 bw_util=0.09808
n_activity=1075561 dram_eff=0.5603
bk0: 13392a 6022148i bk1: 13388a 6024920i bk2: 13268a 6024404i bk3: 13248a 6026929i bk4: 12676a 6031120i bk5: 12660a 6032638i bk6: 11888a 6035992i bk7: 11880a 6038512i bk8: 11704a 6037953i bk9: 11708a 6041800i bk10: 12104a 6035848i bk11: 12096a 6038404i bk12: 12756a 6027918i bk13: 12768a 6031108i bk14: 13444a 6016683i bk15: 13436a 6019950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.376814
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6144777 n_nop=5820845 n_act=11270 n_pre=11254 n_req=75352 n_rd=202480 n_write=98928 bw_util=0.0981
n_activity=1073224 dram_eff=0.5617
bk0: 13616a 6019717i bk1: 13612a 6020908i bk2: 13228a 6022678i bk3: 13236a 6024326i bk4: 12672a 6033626i bk5: 12648a 6035330i bk6: 11888a 6037362i bk7: 11876a 6040344i bk8: 11736a 6037173i bk9: 11728a 6039021i bk10: 12096a 6034675i bk11: 12096a 6040017i bk12: 12780a 6029533i bk13: 12768a 6031924i bk14: 13264a 6021408i bk15: 13236a 6023351i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.381582
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6144777 n_nop=5820463 n_act=11343 n_pre=11327 n_req=75411 n_rd=202572 n_write=99072 bw_util=0.09818
n_activity=1076490 dram_eff=0.5604
bk0: 13596a 6019568i bk1: 13596a 6023871i bk2: 13252a 6023908i bk3: 13232a 6025037i bk4: 12668a 6031374i bk5: 12648a 6032521i bk6: 11880a 6036373i bk7: 11868a 6039176i bk8: 11716a 6038803i bk9: 11716a 6040879i bk10: 11984a 6036862i bk11: 11976a 6039112i bk12: 12984a 6025976i bk13: 12992a 6028746i bk14: 13236a 6021655i bk15: 13228a 6022230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.379115

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38090, Miss = 25318, Miss_rate = 0.665, Pending_hits = 341, Reservation_fails = 0
L2_cache_bank[1]: Access = 38044, Miss = 25290, Miss_rate = 0.665, Pending_hits = 1206, Reservation_fails = 0
L2_cache_bank[2]: Access = 38062, Miss = 25325, Miss_rate = 0.665, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[3]: Access = 38052, Miss = 25309, Miss_rate = 0.665, Pending_hits = 1220, Reservation_fails = 0
L2_cache_bank[4]: Access = 38070, Miss = 25331, Miss_rate = 0.665, Pending_hits = 318, Reservation_fails = 0
L2_cache_bank[5]: Access = 38061, Miss = 25310, Miss_rate = 0.665, Pending_hits = 1218, Reservation_fails = 0
L2_cache_bank[6]: Access = 38025, Miss = 25325, Miss_rate = 0.666, Pending_hits = 317, Reservation_fails = 0
L2_cache_bank[7]: Access = 38025, Miss = 25310, Miss_rate = 0.666, Pending_hits = 1233, Reservation_fails = 0
L2_cache_bank[8]: Access = 38089, Miss = 25334, Miss_rate = 0.665, Pending_hits = 337, Reservation_fails = 0
L2_cache_bank[9]: Access = 38098, Miss = 25318, Miss_rate = 0.665, Pending_hits = 1251, Reservation_fails = 0
L2_cache_bank[10]: Access = 38080, Miss = 25322, Miss_rate = 0.665, Pending_hits = 340, Reservation_fails = 0
L2_cache_bank[11]: Access = 38062, Miss = 25311, Miss_rate = 0.665, Pending_hits = 1225, Reservation_fails = 0
L2_cache_bank[12]: Access = 38044, Miss = 25310, Miss_rate = 0.665, Pending_hits = 314, Reservation_fails = 0
L2_cache_bank[13]: Access = 38062, Miss = 25292, Miss_rate = 0.664, Pending_hits = 1219, Reservation_fails = 0
L2_cache_bank[14]: Access = 38116, Miss = 25335, Miss_rate = 0.665, Pending_hits = 324, Reservation_fails = 0
L2_cache_bank[15]: Access = 38116, Miss = 25323, Miss_rate = 0.664, Pending_hits = 1240, Reservation_fails = 0
L2_cache_bank[16]: Access = 38071, Miss = 25308, Miss_rate = 0.665, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[17]: Access = 38053, Miss = 25296, Miss_rate = 0.665, Pending_hits = 1196, Reservation_fails = 0
L2_cache_bank[18]: Access = 38053, Miss = 25320, Miss_rate = 0.665, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[19]: Access = 38071, Miss = 25300, Miss_rate = 0.665, Pending_hits = 1214, Reservation_fails = 1
L2_cache_bank[20]: Access = 38116, Miss = 25329, Miss_rate = 0.665, Pending_hits = 314, Reservation_fails = 0
L2_cache_bank[21]: Access = 38116, Miss = 25314, Miss_rate = 0.664, Pending_hits = 1214, Reservation_fails = 0
L2_total_cache_accesses = 837576
L2_total_cache_misses = 556930
L2_total_cache_miss_rate = 0.6649
L2_total_cache_pending_hits = 16986
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 259097
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16818
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 288997
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 267915
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 564912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 272160
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=2690944
icnt_total_pkts_simt_to_mem=1926216
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.5515
	minimum = 6
	maximum = 48
Network latency average = 8.41816
	minimum = 6
	maximum = 44
Slowest packet = 1582869
Flit latency average = 6.88222
	minimum = 6
	maximum = 41
Slowest flit = 4583653
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237362
	minimum = 0.0187832 (at node 5)
	maximum = 0.0281748 (at node 0)
Accepted packet rate average = 0.0237362
	minimum = 0.0187832 (at node 5)
	maximum = 0.0281748 (at node 0)
Injected flit rate average = 0.0654206
	minimum = 0.043283 (at node 5)
	maximum = 0.0867191 (at node 42)
Accepted flit rate average= 0.0654206
	minimum = 0.0602287 (at node 5)
	maximum = 0.090343 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.61809 (18 samples)
	minimum = 6 (18 samples)
	maximum = 51.1111 (18 samples)
Network latency average = 8.44984 (18 samples)
	minimum = 6 (18 samples)
	maximum = 47.4444 (18 samples)
Flit latency average = 6.93249 (18 samples)
	minimum = 6 (18 samples)
	maximum = 43.9444 (18 samples)
Fragmentation average = 0 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0 (18 samples)
Injected packet rate average = 0.021364 (18 samples)
	minimum = 0.016906 (18 samples)
	maximum = 0.0253589 (18 samples)
Accepted packet rate average = 0.021364 (18 samples)
	minimum = 0.016906 (18 samples)
	maximum = 0.0253589 (18 samples)
Injected flit rate average = 0.0588826 (18 samples)
	minimum = 0.0389571 (18 samples)
	maximum = 0.078054 (18 samples)
Accepted flit rate average = 0.0588826 (18 samples)
	minimum = 0.0542099 (18 samples)
	maximum = 0.0813143 (18 samples)
Injected packet size average = 2.75615 (18 samples)
Accepted packet size average = 2.75615 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 17 min, 2 sec (8222 sec)
gpgpu_simulation_rate = 63157 (inst/sec)
gpgpu_simulation_rate = 888 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 19: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 19 
gpu_sim_cycle = 38747
gpu_sim_insn = 28848876
gpu_ipc =     744.5447
gpu_tot_sim_cycle = 7568853
gpu_tot_sim_insn = 548128644
gpu_tot_ipc =      72.4190
gpu_tot_issued_cta = 1216
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 10482
partiton_reqs_in_parallel = 852434
partiton_reqs_in_parallel_total    = 72803632
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.7315
partiton_reqs_in_parallel_util = 852434
partiton_reqs_in_parallel_util_total    = 72803632
gpu_sim_cycle_parition_util = 38747
gpu_tot_sim_cycle_parition_util    = 3309256
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 837576
L2_BW  =     113.7594 GB/Sec
L2_BW_total  =      11.0712 GB/Sec
gpu_total_sim_rate=65762

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11005332
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 34048
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0479
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 32416
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11002892
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 34048
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11005332
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
91732, 88206, 88311, 91495, 91737, 88216, 88317, 91470, 24170, 23191, 23284, 16880, 
gpgpu_n_tot_thrd_icount = 633069056
gpgpu_n_tot_w_icount = 19783408
gpgpu_n_stall_shd_mem = 19590
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 596296
gpgpu_n_mem_write_global = 287280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 14557952
gpgpu_n_store_insn = 9049320
gpgpu_n_shmem_insn = 59950472
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1089536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 521
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:560130	W0_Idle:3524200	W0_Scoreboard:162651409	W1:1149120	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7755420	W32:10878868
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4770368 {8:596296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39070080 {136:287280,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67306816 {40:143640,136:452656,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2298240 {8:287280,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 2349 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 7568852 
mrq_lat_table:410626 	66107 	41581 	99306 	114199 	81210 	44224 	17630 	829 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	552438 	305616 	702 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	20 	750581 	31880 	195 	0 	76556 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	498452 	96386 	1484 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	196560 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2540 	111 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.080107  6.856404  6.982690  7.055182  6.719512  6.587766  7.182677  7.055727  7.441600  7.288401  6.609130  6.294837  7.669162  7.707831  6.857143  6.724400 
dram[1]:  6.978947  7.013227  6.807947  6.770449  6.223313  6.068182  7.467213  7.083982  7.367671  7.414673  6.398072  6.289973  7.607727  7.152235  6.800766  6.440678 
dram[2]:  7.200798  7.265772  7.173427  7.182073  6.822581  6.567358  7.233333  6.922493  7.356013  7.120980  6.687320  6.344733  7.685157  7.519824  6.388278  6.247312 
dram[3]:  7.110236  7.014249  6.711111  6.730971  6.264197  6.171533  7.401626  7.178234  7.065250  6.862832  6.522535  6.348423  7.440407  7.224259  6.769430  6.386308 
dram[4]:  7.355978  7.285330  7.183217  7.075862  6.536746  6.325286  7.175115  7.159509  7.117918  6.878698  7.148377  7.009091  7.511730  7.305278  6.540000  6.360097 
dram[5]:  7.042440  6.767857  6.912698  6.929708  6.373879  6.232791  7.663383  7.520968  6.811127  6.910847  6.785924  6.414702  7.624441  7.341464  6.628644  6.431734 
dram[6]:  7.321823  7.127688  7.211034  7.104762  6.436529  6.340996  7.318182  7.100457  7.063830  7.018127  6.825959  6.888393  7.042194  7.099291  6.714824  6.374701 
dram[7]:  7.172973  7.046481  6.776913  6.772021  6.731707  6.440986  7.558252  7.491172  6.459803  6.129853  6.929824  6.767143  7.649847  7.583333  6.656289  6.425993 
dram[8]:  7.072000  6.950197  7.150273  7.114286  6.265565  6.181932  7.553398  7.279251  7.023041  6.764793  6.745377  6.790831  7.185345  7.008403  6.618340  6.251757 
dram[9]:  7.103539  6.868187  6.855643  6.804688  7.032810  6.654054  7.271028  7.369668  6.617052  6.428371  7.043091  6.742532  7.667687  7.446429  6.782383  6.528090 
dram[10]:  7.288022  7.239305  6.973333  7.013423  6.335475  6.240811  7.599349  7.582114  6.867868  6.776296  6.645804  6.690545  7.449782  7.221438  6.585642  6.274910 
average row locality = 875714/126904 = 6.900602
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3536      3533      3500      3498      3361      3356      3098      3095      3131      3130      3131      3131      3443      3438      3549      3540 
dram[1]:      3537      3535      3453      3445      3417      3418      3092      3092      3129      3129      3143      3140      3440      3441      3546      3541 
dram[2]:      3591      3589      3442      3441      3421      3415      3094      3092      3129      3130      3139      3136      3446      3441      3501      3498 
dram[3]:      3594      3591      3447      3442      3419      3418      3089      3088      3136      3133      3138      3135      3439      3442      3495      3493 
dram[4]:      3590      3589      3449      3443      3373      3370      3151      3148      3128      3130      3132      3133      3443      3441      3501      3497 
dram[5]:      3543      3539      3492      3491      3370      3372      3147      3143      3132      3131      3135      3132      3436      3437      3499      3498 
dram[6]:      3534      3536      3494      3488      3361      3357      3149      3145      3128      3126      3135      3136      3384      3382      3557      3554 
dram[7]:      3541      3539      3491      3494      3360      3358      3151      3147      3098      3097      3190      3187      3380      3382      3557      3552 
dram[8]:      3537      3536      3500      3495      3342      3338      3148      3146      3090      3091      3192      3190      3378      3381      3553      3551 
dram[9]:      3596      3595      3490      3492      3341      3335      3148      3145      3097      3095      3190      3190      3384      3381      3505      3498 
dram[10]:      3591      3591      3496      3491      3340      3335      3146      3143      3092      3092      3160      3158      3438      3440      3498      3496 
total reads: 588434
bank skew: 3596/3088 = 1.16
chip skew: 53524/53466 = 1.00
number of total write accesses:
dram[0]:      1767      1767      1744      1744      1598      1598      1463      1463      1520      1520      1502      1502      1680      1680      1779      1779 
dram[1]:      1767      1767      1687      1687      1655      1655      1463      1463      1520      1520      1502      1502      1680      1680      1779      1779 
dram[2]:      1824      1824      1687      1687      1655      1655      1463      1463      1520      1520      1502      1502      1680      1680      1731      1731 
dram[3]:      1824      1824      1687      1687      1655      1655      1463      1463      1520      1520      1493      1493      1680      1680      1731      1731 
dram[4]:      1824      1824      1687      1687      1608      1608      1520      1520      1520      1520      1493      1493      1680      1680      1731      1731 
dram[5]:      1767      1767      1734      1734      1608      1608      1520      1520      1520      1520      1493      1493      1680      1680      1731      1731 
dram[6]:      1767      1767      1734      1734      1608      1608      1520      1520      1520      1520      1493      1493      1623      1623      1788      1788 
dram[7]:      1767      1767      1734      1734      1608      1608      1520      1520      1482      1482      1550      1550      1623      1623      1788      1788 
dram[8]:      1767      1767      1734      1734      1589      1589      1520      1520      1482      1482      1550      1550      1623      1623      1788      1788 
dram[9]:      1824      1824      1734      1734      1589      1589      1520      1520      1482      1482      1550      1550      1623      1623      1731      1731 
dram[10]:      1824      1824      1734      1734      1589      1589      1520      1520      1482      1482      1512      1512      1680      1680      1731      1731 
total reads: 287280
bank skew: 1824/1463 = 1.25
chip skew: 26144/26106 = 1.00
average mf latency per bank:
dram[0]:       3084      1625      2993      1525      3073      1506      3338      1622      3250      1596      3218      1624      3092      1658      3118      1645
dram[1]:       3092      1628      3018      1560      3074      1480      3343      1625      3227      1595      3211      1620      3103      1658      3084      1645
dram[2]:       3090      1595      3032      1563      3052      1480      3350      1625      3228      1595      3176      1622      3116      1654      3097      1655
dram[3]:       3066      1591      3026      1562      3050      1479      3344      1628      3231      1595      3173      1635      3131      1658      3117      1657
dram[4]:       3076      1590      3026      1561      3050      1521      3325      1590      3273      1596      3176      1637      3089      1660      3116      1655
dram[5]:       3062      1600      3011      1516      3100      1523      3328      1591      3246      1596      3170      1635      3111      1663      3116      1659
dram[6]:       3085      1600      2990      1517      3114      1525      3332      1590      3223      1597      3177      1638      3139      1698      3115      1643
dram[7]:       3080      1604      2996      1515      3071      1526      3354      1590      3239      1636      3174      1604      3148      1703      3097      1642
dram[8]:       3068      1612      3013      1515      3081      1510      3364      1590      3268      1638      3163      1603      3151      1705      3097      1643
dram[9]:       3053      1586      3061      1513      3076      1511      3309      1590      3255      1618      3174      1603      3134      1699      3093      1673
dram[10]:       3063      1589      3023      1520      3078      1512      3325      1591      3250      1619      3166      1624      3128      1665      3141      1680
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6216723 n_nop=5875659 n_act=11388 n_pre=11372 n_req=79576 n_rd=213880 n_write=104424 bw_util=0.1024
n_activity=1127021 dram_eff=0.5649
bk0: 14144a 6087275i bk1: 14132a 6090850i bk2: 14000a 6088732i bk3: 13992a 6092149i bk4: 13444a 6097804i bk5: 13424a 6099181i bk6: 12392a 6104352i bk7: 12380a 6108135i bk8: 12524a 6103325i bk9: 12520a 6104820i bk10: 12524a 6103018i bk11: 12524a 6107195i bk12: 13772a 6092307i bk13: 13752a 6096216i bk14: 14196a 6083044i bk15: 14160a 6086170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.407151
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6216723 n_nop=5875017 n_act=11653 n_pre=11637 n_req=79604 n_rd=213992 n_write=104424 bw_util=0.1024
n_activity=1133946 dram_eff=0.5616
bk0: 14148a 6087111i bk1: 14140a 6091182i bk2: 13812a 6090325i bk3: 13780a 6094704i bk4: 13668a 6093525i bk5: 13672a 6095339i bk6: 12368a 6106162i bk7: 12368a 6107936i bk8: 12516a 6104746i bk9: 12516a 6106093i bk10: 12572a 6104374i bk11: 12560a 6106418i bk12: 13760a 6092102i bk13: 13764a 6095415i bk14: 14184a 6083059i bk15: 14164a 6087533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.400275
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6216723 n_nop=5875335 n_act=11444 n_pre=11428 n_req=79629 n_rd=214020 n_write=104496 bw_util=0.1025
n_activity=1128539 dram_eff=0.5645
bk0: 14364a 6083642i bk1: 14356a 6087620i bk2: 13768a 6090137i bk3: 13764a 6094914i bk4: 13684a 6095189i bk5: 13660a 6098139i bk6: 12376a 6104974i bk7: 12368a 6107518i bk8: 12516a 6103892i bk9: 12520a 6105788i bk10: 12556a 6103554i bk11: 12544a 6108314i bk12: 13784a 6090800i bk13: 13764a 6097370i bk14: 14004a 6085719i bk15: 13992a 6086696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.40345
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6216723 n_nop=5874909 n_act=11705 n_pre=11689 n_req=79605 n_rd=213996 n_write=104424 bw_util=0.1024
n_activity=1130740 dram_eff=0.5632
bk0: 14376a 6083836i bk1: 14364a 6088003i bk2: 13788a 6091191i bk3: 13768a 6092280i bk4: 13676a 6093972i bk5: 13672a 6095910i bk6: 12356a 6104549i bk7: 12352a 6107607i bk8: 12544a 6102170i bk9: 12532a 6105082i bk10: 12552a 6105596i bk11: 12540a 6107722i bk12: 13756a 6088715i bk13: 13768a 6093119i bk14: 13980a 6085828i bk15: 13972a 6088706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.402081
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6216723 n_nop=5875339 n_act=11412 n_pre=11396 n_req=79644 n_rd=214072 n_write=104504 bw_util=0.1025
n_activity=1132607 dram_eff=0.5626
bk0: 14360a 6084429i bk1: 14356a 6088403i bk2: 13796a 6093044i bk3: 13772a 6094710i bk4: 13492a 6096162i bk5: 13480a 6098385i bk6: 12604a 6101815i bk7: 12592a 6104715i bk8: 12512a 6103309i bk9: 12520a 6104507i bk10: 12528a 6106689i bk11: 12532a 6109954i bk12: 13772a 6090773i bk13: 13764a 6094916i bk14: 14004a 6085933i bk15: 13988a 6088093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.398422
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6216723 n_nop=5875155 n_act=11586 n_pre=11570 n_req=79603 n_rd=213988 n_write=104424 bw_util=0.1024
n_activity=1131731 dram_eff=0.5627
bk0: 14172a 6086158i bk1: 14156a 6092013i bk2: 13968a 6091552i bk3: 13964a 6091155i bk4: 13480a 6094546i bk5: 13488a 6098382i bk6: 12588a 6103415i bk7: 12572a 6105852i bk8: 12528a 6102350i bk9: 12524a 6103049i bk10: 12540a 6104873i bk11: 12528a 6108843i bk12: 13744a 6091326i bk13: 13748a 6094943i bk14: 13996a 6086835i bk15: 13992a 6090765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.399186
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6216723 n_nop=5875455 n_act=11498 n_pre=11482 n_req=79572 n_rd=213864 n_write=104424 bw_util=0.1024
n_activity=1129401 dram_eff=0.5636
bk0: 14136a 6086546i bk1: 14144a 6090374i bk2: 13976a 6089725i bk3: 13952a 6092144i bk4: 13444a 6096245i bk5: 13428a 6099699i bk6: 12596a 6101491i bk7: 12580a 6105179i bk8: 12512a 6103491i bk9: 12504a 6105461i bk10: 12540a 6103987i bk11: 12544a 6107371i bk12: 13536a 6092939i bk13: 13528a 6097816i bk14: 14228a 6084120i bk15: 14216a 6083185i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.401695
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6216723 n_nop=5874919 n_act=11574 n_pre=11558 n_req=79668 n_rd=214096 n_write=104576 bw_util=0.1025
n_activity=1128999 dram_eff=0.5645
bk0: 14164a 6087637i bk1: 14156a 6091477i bk2: 13964a 6089394i bk3: 13976a 6091176i bk4: 13440a 6096326i bk5: 13432a 6099329i bk6: 12604a 6103448i bk7: 12588a 6105199i bk8: 12392a 6102224i bk9: 12388a 6101748i bk10: 12760a 6100792i bk11: 12748a 6105439i bk12: 13520a 6093533i bk13: 13528a 6096135i bk14: 14228a 6085145i bk15: 14208a 6085808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.404466
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6216723 n_nop=5875199 n_act=11622 n_pre=11606 n_req=79574 n_rd=213872 n_write=104424 bw_util=0.1024
n_activity=1131065 dram_eff=0.5628
bk0: 14148a 6087439i bk1: 14144a 6090546i bk2: 14000a 6089949i bk3: 13980a 6092799i bk4: 13368a 6097842i bk5: 13352a 6099398i bk6: 12592a 6102046i bk7: 12584a 6104584i bk8: 12360a 6103930i bk9: 12364a 6108409i bk10: 12768a 6102214i bk11: 12760a 6104664i bk12: 13512a 6092873i bk13: 13524a 6096368i bk14: 14212a 6081752i bk15: 14204a 6085104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.396767
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ff119e297d0 :  mf: uid=12211680, sid09:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (7568852), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6216723 n_nop=5875437 n_act=11476 n_pre=11460 n_req=79588 n_rd=213926 n_write=104424 bw_util=0.1024
n_activity=1128729 dram_eff=0.5641
bk0: 14384a 6084650i bk1: 14380a 6086443i bk2: 13960a 6088059i bk3: 13966a 6090329i bk4: 13364a 6100301i bk5: 13340a 6101521i bk6: 12592a 6103208i bk7: 12580a 6106203i bk8: 12388a 6103408i bk9: 12380a 6105466i bk10: 12760a 6101087i bk11: 12760a 6106273i bk12: 13536a 6094361i bk13: 13524a 6097783i bk14: 14020a 6086674i bk15: 13992a 6088405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.401745
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6216723 n_nop=5875041 n_act=11547 n_pre=11531 n_req=79651 n_rd=214028 n_write=104576 bw_util=0.1025
n_activity=1132069 dram_eff=0.5629
bk0: 14364a 6084750i bk1: 14364a 6089658i bk2: 13984a 6089383i bk3: 13964a 6090426i bk4: 13360a 6097972i bk5: 13340a 6099337i bk6: 12584a 6102641i bk7: 12572a 6105186i bk8: 12368a 6104623i bk9: 12368a 6107424i bk10: 12640a 6102909i bk11: 12632a 6105524i bk12: 13752a 6090999i bk13: 13760a 6094292i bk14: 13992a 6086734i bk15: 13984a 6087187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.399068

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40203, Miss = 26749, Miss_rate = 0.665, Pending_hits = 344, Reservation_fails = 0
L2_cache_bank[1]: Access = 40156, Miss = 26721, Miss_rate = 0.665, Pending_hits = 1210, Reservation_fails = 0
L2_cache_bank[2]: Access = 40175, Miss = 26757, Miss_rate = 0.666, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[3]: Access = 40166, Miss = 26741, Miss_rate = 0.666, Pending_hits = 1223, Reservation_fails = 0
L2_cache_bank[4]: Access = 40185, Miss = 26763, Miss_rate = 0.666, Pending_hits = 322, Reservation_fails = 0
L2_cache_bank[5]: Access = 40176, Miss = 26742, Miss_rate = 0.666, Pending_hits = 1222, Reservation_fails = 0
L2_cache_bank[6]: Access = 40138, Miss = 26757, Miss_rate = 0.667, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[7]: Access = 40137, Miss = 26742, Miss_rate = 0.666, Pending_hits = 1236, Reservation_fails = 0
L2_cache_bank[8]: Access = 40203, Miss = 26767, Miss_rate = 0.666, Pending_hits = 340, Reservation_fails = 0
L2_cache_bank[9]: Access = 40213, Miss = 26751, Miss_rate = 0.665, Pending_hits = 1254, Reservation_fails = 0
L2_cache_bank[10]: Access = 40194, Miss = 26754, Miss_rate = 0.666, Pending_hits = 345, Reservation_fails = 0
L2_cache_bank[11]: Access = 40175, Miss = 26743, Miss_rate = 0.666, Pending_hits = 1230, Reservation_fails = 0
L2_cache_bank[12]: Access = 40156, Miss = 26742, Miss_rate = 0.666, Pending_hits = 317, Reservation_fails = 0
L2_cache_bank[13]: Access = 40175, Miss = 26724, Miss_rate = 0.665, Pending_hits = 1223, Reservation_fails = 0
L2_cache_bank[14]: Access = 40232, Miss = 26768, Miss_rate = 0.665, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[15]: Access = 40232, Miss = 26756, Miss_rate = 0.665, Pending_hits = 1243, Reservation_fails = 0
L2_cache_bank[16]: Access = 40185, Miss = 26740, Miss_rate = 0.665, Pending_hits = 323, Reservation_fails = 0
L2_cache_bank[17]: Access = 40166, Miss = 26728, Miss_rate = 0.665, Pending_hits = 1200, Reservation_fails = 0
L2_cache_bank[18]: Access = 40165, Miss = 26751, Miss_rate = 0.666, Pending_hits = 318, Reservation_fails = 0
L2_cache_bank[19]: Access = 40184, Miss = 26731, Miss_rate = 0.665, Pending_hits = 1217, Reservation_fails = 1
L2_cache_bank[20]: Access = 40232, Miss = 26761, Miss_rate = 0.665, Pending_hits = 317, Reservation_fails = 0
L2_cache_bank[21]: Access = 40232, Miss = 26746, Miss_rate = 0.665, Pending_hits = 1217, Reservation_fails = 0
L2_total_cache_accesses = 884080
L2_total_cache_misses = 588434
L2_total_cache_miss_rate = 0.6656
L2_total_cache_pending_hits = 17060
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274023
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16892
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 305381
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 283035
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 596296
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 287280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=2840304
icnt_total_pkts_simt_to_mem=2033200
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.6209
	minimum = 6
	maximum = 58
Network latency average = 8.48474
	minimum = 6
	maximum = 58
Slowest packet = 1757562
Flit latency average = 6.97002
	minimum = 6
	maximum = 54
Slowest flit = 4844287
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0240045
	minimum = 0.0189955 (at node 0)
	maximum = 0.0284933 (at node 7)
Accepted packet rate average = 0.0240045
	minimum = 0.0189955 (at node 0)
	maximum = 0.0284933 (at node 7)
Injected flit rate average = 0.0661601
	minimum = 0.0437723 (at node 0)
	maximum = 0.0876994 (at node 42)
Accepted flit rate average= 0.0661601
	minimum = 0.0609095 (at node 0)
	maximum = 0.0913643 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.61824 (19 samples)
	minimum = 6 (19 samples)
	maximum = 51.4737 (19 samples)
Network latency average = 8.45167 (19 samples)
	minimum = 6 (19 samples)
	maximum = 48 (19 samples)
Flit latency average = 6.93447 (19 samples)
	minimum = 6 (19 samples)
	maximum = 44.4737 (19 samples)
Fragmentation average = 0 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0 (19 samples)
Injected packet rate average = 0.021503 (19 samples)
	minimum = 0.017016 (19 samples)
	maximum = 0.0255239 (19 samples)
Accepted packet rate average = 0.021503 (19 samples)
	minimum = 0.017016 (19 samples)
	maximum = 0.0255239 (19 samples)
Injected flit rate average = 0.0592656 (19 samples)
	minimum = 0.0392105 (19 samples)
	maximum = 0.0785616 (19 samples)
Accepted flit rate average = 0.0592656 (19 samples)
	minimum = 0.0545625 (19 samples)
	maximum = 0.0818433 (19 samples)
Injected packet size average = 2.75615 (19 samples)
Accepted packet size average = 2.75615 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 18 min, 55 sec (8335 sec)
gpgpu_simulation_rate = 65762 (inst/sec)
gpgpu_simulation_rate = 908 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 20: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 20 
gpu_sim_cycle = 39438
gpu_sim_insn = 28848876
gpu_ipc =     731.4995
gpu_tot_sim_cycle = 7830441
gpu_tot_sim_insn = 576977520
gpu_tot_ipc =      73.6839
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 10747
partiton_reqs_in_parallel = 867636
partiton_reqs_in_parallel_total    = 73656066
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.5172
partiton_reqs_in_parallel_util = 867636
partiton_reqs_in_parallel_util_total    = 73656066
gpu_sim_cycle_parition_util = 39438
gpu_tot_sim_cycle_parition_util    = 3348003
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 884080
L2_BW  =     111.7662 GB/Sec
L2_BW_total  =      11.2643 GB/Sec
gpu_total_sim_rate=68281

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11584560
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 35840
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0455
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11582120
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 35840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11584560
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
96559, 92848, 92958, 96309, 96564, 92859, 92964, 96280, 24170, 23191, 23284, 16880, 
gpgpu_n_tot_thrd_icount = 666388480
gpgpu_n_tot_w_icount = 20824640
gpgpu_n_stall_shd_mem = 19609
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 627680
gpgpu_n_mem_write_global = 302400
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 15324160
gpgpu_n_store_insn = 9525600
gpgpu_n_shmem_insn = 63105760
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1146880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 540
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:589906	W0_Idle:3540378	W0_Scoreboard:163799047	W1:1209600	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8163600	W32:11451440
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5021440 {8:627680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41126400 {136:302400,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70849280 {40:151200,136:476480,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2419200 {8:302400,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 2243 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 7830440 
mrq_lat_table:429341 	68583 	43659 	104788 	121280 	86993 	47623 	19221 	848 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	580766 	323779 	715 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21 	794939 	34012 	208 	0 	76556 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	525063 	101111 	1532 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	211680 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2616 	113 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  6.955168  6.733414  6.906367  6.955975  6.580402  6.476485  7.124814  6.965117  7.369925  7.227139  6.601351  6.238825  7.586742  7.622695  6.778718  6.671037 
dram[1]:  6.947761  6.962594  6.685574  6.634804  6.053107  5.966592  7.390432  6.991241  7.389140  7.433991  6.318710  6.218552  7.425415  6.956016  6.726291  6.346939 
dram[2]:  7.058168  7.171069  7.073203  7.099738  6.667911  6.451807  7.193694  6.861032  7.247041  6.930693  6.639077  6.253197  7.601695  7.345628  6.292572  6.162374 
dram[3]:  7.079404  6.988971  6.645399  6.647420  6.145642  6.061086  7.262519  7.016129  7.038737  6.847765  6.397117  6.237852  7.332879  7.113757  6.707317  6.276256 
dram[4]:  7.272959  7.207333  7.119579  6.983226  6.477832  6.221302  7.005706  6.991453  7.007153  6.730769  7.106414  6.935988  7.398900  7.169333  6.477647  6.238095 
dram[5]:  7.025126  6.716346  6.773956  6.756127  6.250892  6.108014  7.584235  7.451368  6.780083  6.893108  6.691358  6.298450  7.523809  7.260811  6.544590  6.347174 
dram[6]:  7.269531  7.016332  7.191656  7.091377  6.336957  6.264038  7.219118  6.918195  6.997143  6.934844  6.803347  6.823776  6.917105  6.932718  6.648936  6.316854 
dram[7]:  7.093909  6.941615  6.650181  6.661836  6.623737  6.310469  7.486280  7.468798  6.409030  6.084489  6.797279  6.648468  7.536585  7.453901  6.609871  6.379115 
dram[8]:  6.982500  6.852761  7.115979  7.064021  6.118684  6.071178  7.413898  7.099855  7.033576  6.730447  6.699732  6.724092  7.067295  6.904074  6.528455  6.161184 
dram[9]:  6.918788  6.706228  6.689321  6.675545  6.932091  6.532663  7.175438  7.288261  6.521622  6.314136  6.958217  6.643617  7.618841  7.307371  6.735941  6.466510 
dram[10]:  7.209861  7.110972  6.863184  6.952081  6.211217  6.153846  7.501529  7.485496  6.906877  6.742657  6.582888  6.606711  7.203753  7.036649  6.535629  6.215819 
average row locality = 922338/135486 = 6.807626
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3725      3722      3692      3690      3548      3543      3255      3252      3301      3300      3305      3305      3619      3614      3736      3727 
dram[1]:      3726      3724      3642      3634      3607      3608      3249      3249      3299      3299      3317      3314      3616      3617      3733      3728 
dram[2]:      3783      3781      3631      3630      3611      3605      3251      3249      3299      3300      3313      3310      3622      3617      3686      3683 
dram[3]:      3786      3783      3636      3631      3609      3608      3246      3245      3306      3303      3311      3308      3615      3618      3680      3678 
dram[4]:      3782      3781      3638      3632      3560      3557      3311      3308      3298      3300      3305      3306      3619      3617      3686      3682 
dram[5]:      3732      3728      3684      3683      3557      3559      3307      3303      3302      3301      3308      3305      3612      3613      3684      3683 
dram[6]:      3723      3725      3686      3680      3547      3543      3309      3305      3298      3296      3308      3309      3557      3555      3745      3742 
dram[7]:      3730      3728      3683      3686      3546      3544      3311      3307      3266      3265      3366      3363      3553      3555      3745      3740 
dram[8]:      3726      3725      3692      3687      3527      3523      3308      3306      3258      3259      3368      3366      3551      3554      3741      3739 
dram[9]:      3788      3787      3682      3684      3526      3520      3308      3305      3266      3264      3366      3366      3557      3554      3690      3683 
dram[10]:      3783      3783      3688      3683      3525      3520      3306      3303      3261      3261      3334      3332      3614      3616      3683      3681 
total reads: 619938
bank skew: 3788/3245 = 1.17
chip skew: 56388/56328 = 1.00
number of total write accesses:
dram[0]:      1860      1860      1840      1840      1690      1690      1540      1540      1600      1600      1580      1580      1760      1760      1870      1870 
dram[1]:      1860      1860      1780      1780      1750      1750      1540      1540      1600      1600      1580      1580      1760      1760      1870      1870 
dram[2]:      1920      1920      1780      1780      1750      1750      1540      1540      1600      1600      1580      1580      1760      1760      1820      1820 
dram[3]:      1920      1920      1780      1780      1750      1750      1540      1540      1600      1600      1570      1570      1760      1760      1820      1820 
dram[4]:      1920      1920      1780      1780      1700      1700      1600      1600      1600      1600      1570      1570      1760      1760      1820      1820 
dram[5]:      1860      1860      1830      1830      1700      1700      1600      1600      1600      1600      1570      1570      1760      1760      1820      1820 
dram[6]:      1860      1860      1830      1830      1700      1700      1600      1600      1600      1600      1570      1570      1700      1700      1880      1880 
dram[7]:      1860      1860      1830      1830      1700      1700      1600      1600      1560      1560      1630      1630      1700      1700      1880      1880 
dram[8]:      1860      1860      1830      1830      1680      1680      1600      1600      1560      1560      1630      1630      1700      1700      1880      1880 
dram[9]:      1920      1920      1830      1830      1680      1680      1600      1600      1560      1560      1630      1630      1700      1700      1820      1820 
dram[10]:      1920      1920      1830      1830      1680      1680      1600      1600      1560      1560      1590      1590      1760      1760      1820      1820 
total reads: 302400
bank skew: 1920/1540 = 1.25
chip skew: 27520/27480 = 1.00
average mf latency per bank:
dram[0]:       2940      1554      2849      1457      2921      1437      3186      1554      3096      1526      3064      1552      2957      1590      2975      1574
dram[1]:       2948      1557      2872      1490      2922      1413      3190      1557      3074      1525      3057      1548      2967      1590      2942      1574
dram[2]:       2945      1526      2886      1493      2901      1413      3197      1557      3075      1525      3024      1550      2979      1587      2954      1584
dram[3]:       2923      1522      2880      1492      2899      1412      3192      1559      3078      1525      3022      1562      2993      1590      2973      1586
dram[4]:       2932      1521      2880      1491      2900      1452      3173      1523      3118      1526      3025      1564      2954      1592      2973      1584
dram[5]:       2920      1530      2866      1448      2947      1453      3176      1524      3092      1526      3019      1562      2974      1595      2972      1587
dram[6]:       2941      1531      2846      1449      2961      1456      3180      1523      3070      1527      3026      1565      3001      1628      2971      1572
dram[7]:       2936      1534      2851      1448      2920      1456      3202      1523      3086      1564      3023      1533      3010      1633      2954      1572
dram[8]:       2924      1542      2867      1448      2929      1441      3211      1523      3113      1566      3012      1532      3012      1635      2954      1572
dram[9]:       2910      1517      2913      1446      2924      1442      3159      1523      3100      1546      3023      1532      2997      1629      2951      1601
dram[10]:       2919      1520      2877      1452      2926      1443      3173      1524      3095      1548      3016      1552      2990      1596      2996      1607
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6289952 n_nop=5930432 n_act=12140 n_pre=12124 n_req=83814 n_rd=225336 n_write=109920 bw_util=0.1066
n_activity=1185411 dram_eff=0.5656
bk0: 14900a 6153317i bk1: 14888a 6157027i bk2: 14768a 6154612i bk3: 14760a 6157817i bk4: 14192a 6163896i bk5: 14172a 6165380i bk6: 13020a 6171337i bk7: 13008a 6175573i bk8: 13204a 6170015i bk9: 13200a 6171868i bk10: 13220a 6169724i bk11: 13220a 6173915i bk12: 14476a 6158541i bk13: 14456a 6162613i bk14: 14944a 6148909i bk15: 14908a 6151849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.430378
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7ff11a479820 :  mf: uid=12854323, sid17:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (7830439), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6289952 n_nop=5929710 n_act=12445 n_pre=12429 n_req=83842 n_rd=225448 n_write=109920 bw_util=0.1066
n_activity=1192723 dram_eff=0.5624
bk0: 14904a 6152792i bk1: 14896a 6157116i bk2: 14568a 6156053i bk3: 14536a 6160414i bk4: 14428a 6158991i bk5: 14432a 6161582i bk6: 12996a 6173150i bk7: 12996a 6174849i bk8: 13196a 6171750i bk9: 13196a 6173173i bk10: 13268a 6171338i bk11: 13256a 6173507i bk12: 14464a 6158394i bk13: 14468a 6161698i bk14: 14932a 6148749i bk15: 14912a 6152853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.424367
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6289952 n_nop=5930008 n_act=12238 n_pre=12222 n_req=83871 n_rd=225484 n_write=110000 bw_util=0.1067
n_activity=1187177 dram_eff=0.5652
bk0: 15132a 6149560i bk1: 15124a 6153747i bk2: 14524a 6155979i bk3: 14520a 6160820i bk4: 14444a 6161102i bk5: 14420a 6163879i bk6: 13004a 6171890i bk7: 12996a 6174766i bk8: 13196a 6170549i bk9: 13200a 6172857i bk10: 13252a 6170312i bk11: 13240a 6174941i bk12: 14488a 6157307i bk13: 14468a 6163807i bk14: 14744a 6151609i bk15: 14732a 6152559i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.427038
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc01ef280, atomic=0 1 entries : 0x7ff11a5502a0 :  mf: uid=12854322, sid17:w09, part=3, addr=0xc01ef280, load , size=128, unknown  status = IN_PARTITION_DRAM (7830435), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6289952 n_nop=5929614 n_act=12491 n_pre=12475 n_req=83843 n_rd=225452 n_write=109920 bw_util=0.1066
n_activity=1189148 dram_eff=0.5641
bk0: 15144a 6149326i bk1: 15132a 6153663i bk2: 14544a 6157283i bk3: 14524a 6158334i bk4: 14436a 6159357i bk5: 14432a 6161759i bk6: 12984a 6171176i bk7: 12980a 6174595i bk8: 13224a 6169077i bk9: 13212a 6171891i bk10: 13244a 6172391i bk11: 13232a 6174595i bk12: 14460a 6155532i bk13: 14472a 6159949i bk14: 14720a 6152007i bk15: 14712a 6153974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.426718
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6289952 n_nop=5930048 n_act=12196 n_pre=12180 n_req=83882 n_rd=225528 n_write=110000 bw_util=0.1067
n_activity=1191107 dram_eff=0.5634
bk0: 15128a 6150648i bk1: 15124a 6154351i bk2: 14552a 6158622i bk3: 14528a 6160222i bk4: 14240a 6161997i bk5: 14228a 6164523i bk6: 13244a 6168419i bk7: 13232a 6171639i bk8: 13192a 6170410i bk9: 13200a 6171268i bk10: 13220a 6173697i bk11: 13224a 6176878i bk12: 14476a 6156994i bk13: 14468a 6161351i bk14: 14744a 6151735i bk15: 14728a 6154007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.424108
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6289952 n_nop=5929876 n_act=12364 n_pre=12348 n_req=83841 n_rd=225444 n_write=109920 bw_util=0.1066
n_activity=1190719 dram_eff=0.5633
bk0: 14928a 6151771i bk1: 14912a 6158025i bk2: 14736a 6157408i bk3: 14732a 6156965i bk4: 14228a 6160305i bk5: 14236a 6164627i bk6: 13228a 6170333i bk7: 13212a 6172971i bk8: 13208a 6168974i bk9: 13204a 6170006i bk10: 13232a 6171910i bk11: 13220a 6176156i bk12: 14448a 6157943i bk13: 14452a 6161718i bk14: 14736a 6152941i bk15: 14732a 6156657i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.423817
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6289952 n_nop=5930228 n_act=12254 n_pre=12238 n_req=83808 n_rd=225312 n_write=109920 bw_util=0.1066
n_activity=1187622 dram_eff=0.5645
bk0: 14892a 6152675i bk1: 14900a 6156257i bk2: 14744a 6155544i bk3: 14720a 6158185i bk4: 14188a 6161954i bk5: 14172a 6165833i bk6: 13236a 6168426i bk7: 13220a 6171674i bk8: 13192a 6170359i bk9: 13184a 6172523i bk10: 13232a 6171101i bk11: 13236a 6174321i bk12: 14228a 6159534i bk13: 14220a 6164685i bk14: 14980a 6149788i bk15: 14968a 6149058i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.42553
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc01ef680, atomic=0 1 entries : 0x7ff129b04660 :  mf: uid=12854324, sid17:w11, part=7, addr=0xc01ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (7830440), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6289952 n_nop=5929634 n_act=12352 n_pre=12336 n_req=83908 n_rd=225550 n_write=110080 bw_util=0.1067
n_activity=1187320 dram_eff=0.5654
bk0: 14920a 6153100i bk1: 14912a 6157307i bk2: 14732a 6155041i bk3: 14744a 6157082i bk4: 14184a 6162039i bk5: 14174a 6165367i bk6: 13244a 6170299i bk7: 13228a 6172202i bk8: 13064a 6168804i bk9: 13060a 6168295i bk10: 13464a 6167547i bk11: 13452a 6172312i bk12: 14212a 6160164i bk13: 14220a 6163016i bk14: 14980a 6151267i bk15: 14960a 6151532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.429989
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6289952 n_nop=5929928 n_act=12400 n_pre=12384 n_req=83810 n_rd=225320 n_write=109920 bw_util=0.1066
n_activity=1190037 dram_eff=0.5634
bk0: 14904a 6153598i bk1: 14900a 6156967i bk2: 14768a 6155820i bk3: 14748a 6158918i bk4: 14108a 6163933i bk5: 14092a 6165535i bk6: 13232a 6168651i bk7: 13224a 6171220i bk8: 13032a 6170479i bk9: 13036a 6175472i bk10: 13472a 6169017i bk11: 13464a 6171515i bk12: 14204a 6159625i bk13: 14216a 6163234i bk14: 14964a 6147629i bk15: 14956a 6150900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.421277
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6289952 n_nop=5930100 n_act=12282 n_pre=12266 n_req=83826 n_rd=225384 n_write=109920 bw_util=0.1066
n_activity=1187568 dram_eff=0.5647
bk0: 15152a 6150390i bk1: 15148a 6151813i bk2: 14728a 6153632i bk3: 14736a 6155914i bk4: 14104a 6166538i bk5: 14080a 6167958i bk6: 13232a 6170125i bk7: 13220a 6173089i bk8: 13064a 6169984i bk9: 13056a 6172744i bk10: 13464a 6167812i bk11: 13464a 6173135i bk12: 14228a 6160779i bk13: 14216a 6164440i bk14: 14760a 6152823i bk15: 14732a 6154583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.425892
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6289952 n_nop=5929746 n_act=12325 n_pre=12309 n_req=83893 n_rd=225492 n_write=110080 bw_util=0.1067
n_activity=1190586 dram_eff=0.5637
bk0: 15132a 6150819i bk1: 15132a 6155387i bk2: 14752a 6154927i bk3: 14732a 6156024i bk4: 14100a 6164188i bk5: 14080a 6165436i bk6: 13224a 6169480i bk7: 13212a 6172090i bk8: 13044a 6171427i bk9: 13044a 6174231i bk10: 13336a 6169404i bk11: 13328a 6172483i bk12: 14456a 6157364i bk13: 14464a 6160726i bk14: 14732a 6152858i bk15: 14724a 6153042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.422162

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42316, Miss = 28181, Miss_rate = 0.666, Pending_hits = 347, Reservation_fails = 0
L2_cache_bank[1]: Access = 42268, Miss = 28153, Miss_rate = 0.666, Pending_hits = 1221, Reservation_fails = 0
L2_cache_bank[2]: Access = 42288, Miss = 28189, Miss_rate = 0.667, Pending_hits = 318, Reservation_fails = 0
L2_cache_bank[3]: Access = 42280, Miss = 28173, Miss_rate = 0.666, Pending_hits = 1236, Reservation_fails = 0
L2_cache_bank[4]: Access = 42300, Miss = 28196, Miss_rate = 0.667, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[5]: Access = 42290, Miss = 28175, Miss_rate = 0.666, Pending_hits = 1233, Reservation_fails = 0
L2_cache_bank[6]: Access = 42250, Miss = 28189, Miss_rate = 0.667, Pending_hits = 323, Reservation_fails = 0
L2_cache_bank[7]: Access = 42250, Miss = 28174, Miss_rate = 0.667, Pending_hits = 1247, Reservation_fails = 0
L2_cache_bank[8]: Access = 42318, Miss = 28199, Miss_rate = 0.666, Pending_hits = 347, Reservation_fails = 0
L2_cache_bank[9]: Access = 42328, Miss = 28183, Miss_rate = 0.666, Pending_hits = 1269, Reservation_fails = 0
L2_cache_bank[10]: Access = 42308, Miss = 28186, Miss_rate = 0.666, Pending_hits = 349, Reservation_fails = 0
L2_cache_bank[11]: Access = 42288, Miss = 28175, Miss_rate = 0.666, Pending_hits = 1240, Reservation_fails = 0
L2_cache_bank[12]: Access = 42268, Miss = 28173, Miss_rate = 0.667, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[13]: Access = 42288, Miss = 28155, Miss_rate = 0.666, Pending_hits = 1232, Reservation_fails = 0
L2_cache_bank[14]: Access = 42348, Miss = 28200, Miss_rate = 0.666, Pending_hits = 333, Reservation_fails = 0
L2_cache_bank[15]: Access = 42348, Miss = 28188, Miss_rate = 0.666, Pending_hits = 1253, Reservation_fails = 0
L2_cache_bank[16]: Access = 42298, Miss = 28171, Miss_rate = 0.666, Pending_hits = 326, Reservation_fails = 0
L2_cache_bank[17]: Access = 42278, Miss = 28159, Miss_rate = 0.666, Pending_hits = 1210, Reservation_fails = 0
L2_cache_bank[18]: Access = 42278, Miss = 28183, Miss_rate = 0.667, Pending_hits = 323, Reservation_fails = 0
L2_cache_bank[19]: Access = 42298, Miss = 28163, Miss_rate = 0.666, Pending_hits = 1226, Reservation_fails = 1
L2_cache_bank[20]: Access = 42348, Miss = 28194, Miss_rate = 0.666, Pending_hits = 323, Reservation_fails = 0
L2_cache_bank[21]: Access = 42348, Miss = 28179, Miss_rate = 0.665, Pending_hits = 1230, Reservation_fails = 0
L2_total_cache_accesses = 930584
L2_total_cache_misses = 619938
L2_total_cache_miss_rate = 0.6662
L2_total_cache_pending_hits = 17233
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 288850
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17065
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 321765
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 298155
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 627680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 302400
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=2989664
icnt_total_pkts_simt_to_mem=2140184
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.52692
	minimum = 6
	maximum = 52
Network latency average = 8.40352
	minimum = 6
	maximum = 52
Slowest packet = 1837962
Flit latency average = 6.86232
	minimum = 6
	maximum = 48
Slowest flit = 5065809
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235839
	minimum = 0.0186627 (at node 0)
	maximum = 0.027994 (at node 15)
Accepted packet rate average = 0.0235839
	minimum = 0.0186627 (at node 0)
	maximum = 0.027994 (at node 15)
Injected flit rate average = 0.0650009
	minimum = 0.0430053 (at node 0)
	maximum = 0.0861627 (at node 42)
Accepted flit rate average= 0.0650009
	minimum = 0.0598423 (at node 0)
	maximum = 0.0897634 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.61368 (20 samples)
	minimum = 6 (20 samples)
	maximum = 51.5 (20 samples)
Network latency average = 8.44927 (20 samples)
	minimum = 6 (20 samples)
	maximum = 48.2 (20 samples)
Flit latency average = 6.93086 (20 samples)
	minimum = 6 (20 samples)
	maximum = 44.65 (20 samples)
Fragmentation average = 0 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0 (20 samples)
Injected packet rate average = 0.0216071 (20 samples)
	minimum = 0.0170983 (20 samples)
	maximum = 0.0256474 (20 samples)
Accepted packet rate average = 0.0216071 (20 samples)
	minimum = 0.0170983 (20 samples)
	maximum = 0.0256474 (20 samples)
Injected flit rate average = 0.0595524 (20 samples)
	minimum = 0.0394003 (20 samples)
	maximum = 0.0789417 (20 samples)
Accepted flit rate average = 0.0595524 (20 samples)
	minimum = 0.0548265 (20 samples)
	maximum = 0.0822393 (20 samples)
Injected packet size average = 2.75615 (20 samples)
Accepted packet size average = 2.75615 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 20 min, 50 sec (8450 sec)
gpgpu_simulation_rate = 68281 (inst/sec)
gpgpu_simulation_rate = 926 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 21: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 21 
gpu_sim_cycle = 38847
gpu_sim_insn = 28848876
gpu_ipc =     742.6282
gpu_tot_sim_cycle = 8091438
gpu_tot_sim_insn = 605826396
gpu_tot_ipc =      74.8725
gpu_tot_issued_cta = 1344
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 11247
partiton_reqs_in_parallel = 854634
partiton_reqs_in_parallel_total    = 74523702
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.3158
partiton_reqs_in_parallel_util = 854634
partiton_reqs_in_parallel_util_total    = 74523702
gpu_sim_cycle_parition_util = 38847
gpu_tot_sim_cycle_parition_util    = 3387441
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 930584
L2_BW  =     113.4666 GB/Sec
L2_BW_total  =      11.4457 GB/Sec
gpu_total_sim_rate=70749

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12163788
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 37632
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0434
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 36000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12161348
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 37632
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12163788
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
101386, 97478, 97605, 101117, 101395, 97498, 97612, 101102, 29009, 27822, 27941, 18078, 
gpgpu_n_tot_thrd_icount = 699707904
gpgpu_n_tot_w_icount = 21865872
gpgpu_n_stall_shd_mem = 19638
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 659064
gpgpu_n_mem_write_global = 317520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16090368
gpgpu_n_store_insn = 10001880
gpgpu_n_shmem_insn = 66261048
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1204224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 569
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:620219	W0_Idle:3555375	W0_Scoreboard:164923617	W1:1270080	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8571780	W32:12024012
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5272512 {8:659064,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 43182720 {136:317520,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 74391744 {40:158760,136:500304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2540160 {8:317520,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 2147 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 8091437 
mrq_lat_table:450817 	72591 	46188 	109230 	126780 	91623 	50516 	20311 	904 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	613752 	337281 	731 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	22 	839212 	36228 	222 	0 	76556 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	551255 	106212 	1621 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	226800 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2692 	114 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.198773  6.972651  7.121472  7.171817  6.800496  6.694750  7.375731  7.213161  7.613905  7.468795  6.817819  6.449057  7.859917  7.896792  6.991696  6.883041 
dram[1]:  7.191176  7.206388  6.894546  6.843373  6.264509  6.176018  7.646434  7.239943  7.610947  7.656250  6.531131  6.429286  7.674797  7.198221  6.938752  6.540000 
dram[2]:  7.306098  7.421313  7.287548  7.314433  6.892025  6.671819  7.446085  7.107193  7.489083  7.167131  6.857143  6.464736  7.875000  7.614247  6.496072  6.364136 
dram[3]:  7.327628  7.235507  6.854041  6.856280  6.359004  6.272626  7.516418  7.265512  7.256338  7.043776  6.611613  6.449622  7.601342  7.377604  6.916268  6.465324 
dram[4]:  7.525126  7.458282  7.334194  7.196451  6.697448  6.435748  7.257022  7.242637  7.224719  6.944669  7.332378  7.159441  7.668471  7.434383  6.699074  6.440980 
dram[5]:  7.269802  6.954976  6.985507  6.967470  6.465962  6.319954  7.846505  7.711510  6.994565  7.089532  6.910931  6.511450  7.796143  7.527925  6.751459  6.536723 
dram[6]:  7.519231  7.261138  7.427471  7.307206  6.554231  6.479953  7.474674  7.168056  7.214586  7.151599  7.024692  7.045392  7.156331  7.172280  6.875581  6.523179 
dram[7]:  7.340000  7.184823  6.860023  6.871734  6.846825  6.527316  7.746627  7.729042  6.598958  6.271039  7.021419  6.870249  7.806770  7.700974  6.820069  6.586399 
dram[8]:  7.226601  7.094317  7.350254  7.279245  6.330626  6.282258  7.673106  7.353276  7.228571  6.923393  6.922163  6.947020  7.309115  7.143226  6.753143  6.365302 
dram[9]:  7.163680  6.946698  6.899761  6.885714  7.160105  6.753407  7.430216  7.545321  6.711258  6.501925  7.184931  6.865183  7.890314  7.573187  6.928230  6.672434 
dram[10]:  7.460772  7.359951  7.093137  7.183851  6.425206  6.366822  7.762406  7.746246  7.099579  6.934247  6.801316  6.825627  7.450000  7.280206  6.742424  6.418424 
average row locality = 968962/137732 = 7.035126
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3914      3911      3876      3874      3721      3716      3428      3425      3467      3466      3467      3467      3811      3806      3928      3919 
dram[1]:      3915      3913      3823      3815      3783      3784      3422      3422      3465      3465      3480      3477      3808      3809      3925      3920 
dram[2]:      3975      3973      3812      3811      3787      3781      3424      3422      3465      3466      3476      3473      3814      3809      3875      3872 
dram[3]:      3978      3975      3817      3812      3785      3784      3419      3418      3472      3469      3474      3471      3807      3810      3869      3867 
dram[4]:      3974      3973      3819      3813      3734      3731      3487      3484      3464      3466      3468      3469      3811      3809      3875      3871 
dram[5]:      3921      3917      3867      3866      3731      3733      3483      3479      3468      3467      3471      3468      3804      3805      3873      3872 
dram[6]:      3912      3914      3869      3863      3721      3717      3485      3481      3464      3462      3471      3472      3746      3744      3937      3934 
dram[7]:      3919      3917      3866      3869      3720      3718      3487      3483      3430      3429      3532      3529      3742      3744      3937      3932 
dram[8]:      3915      3914      3875      3870      3700      3696      3484      3482      3422      3423      3534      3532      3740      3743      3933      3931 
dram[9]:      3980      3979      3865      3867      3699      3693      3484      3481      3429      3427      3532      3532      3746      3743      3879      3872 
dram[10]:      3975      3975      3871      3866      3698      3693      3482      3479      3424      3424      3498      3496      3806      3808      3872      3870 
total reads: 651442
bank skew: 3980/3418 = 1.16
chip skew: 59254/59192 = 1.00
number of total write accesses:
dram[0]:      1953      1953      1928      1928      1767      1767      1617      1617      1680      1680      1660      1660      1856      1856      1966      1966 
dram[1]:      1953      1953      1865      1865      1830      1830      1617      1617      1680      1680      1660      1660      1856      1856      1966      1966 
dram[2]:      2016      2016      1865      1865      1830      1830      1617      1617      1680      1680      1660      1660      1856      1856      1913      1913 
dram[3]:      2016      2016      1865      1865      1830      1830      1617      1617      1680      1680      1650      1650      1856      1856      1913      1913 
dram[4]:      2016      2016      1865      1865      1778      1778      1680      1680      1680      1680      1650      1650      1856      1856      1913      1913 
dram[5]:      1953      1953      1917      1917      1778      1778      1680      1680      1680      1680      1650      1650      1856      1856      1913      1913 
dram[6]:      1953      1953      1917      1917      1778      1778      1680      1680      1680      1680      1650      1650      1793      1793      1976      1976 
dram[7]:      1953      1953      1917      1917      1778      1778      1680      1680      1638      1638      1713      1713      1793      1793      1976      1976 
dram[8]:      1953      1953      1917      1917      1757      1757      1680      1680      1638      1638      1713      1713      1793      1793      1976      1976 
dram[9]:      2016      2016      1917      1917      1757      1757      1680      1680      1638      1638      1713      1713      1793      1793      1913      1913 
dram[10]:      2016      2016      1917      1917      1757      1757      1680      1680      1638      1638      1671      1671      1856      1856      1913      1913 
total reads: 317520
bank skew: 2016/1617 = 1.25
chip skew: 28896/28854 = 1.00
average mf latency per bank:
dram[0]:       2810      1490      2726      1399      2798      1382      3040      1487      2958      1463      2929      1489      2817      1520      2840      1508
dram[1]:       2817      1493      2749      1431      2799      1358      3043      1491      2938      1463      2923      1485      2827      1520      2809      1508
dram[2]:       2815      1463      2761      1433      2779      1358      3050      1490      2938      1462      2891      1487      2838      1517      2821      1517
dram[3]:       2794      1460      2756      1432      2777      1358      3044      1493      2941      1462      2889      1498      2852      1520      2839      1519
dram[4]:       2802      1458      2756      1432      2778      1396      3027      1458      2979      1463      2891      1500      2815      1522      2838      1517
dram[5]:       2790      1467      2742      1391      2823      1397      3030      1459      2955      1463      2886      1498      2834      1525      2838      1520
dram[6]:       2810      1468      2724      1392      2836      1399      3033      1459      2934      1464      2893      1501      2859      1556      2837      1506
dram[7]:       2806      1471      2729      1391      2797      1399      3054      1459      2949      1499      2890      1470      2868      1561      2821      1506
dram[8]:       2795      1479      2744      1391      2806      1385      3063      1459      2974      1501      2880      1470      2869      1562      2820      1506
dram[9]:       2781      1455      2787      1388      2801      1386      3013      1459      2963      1483      2890      1469      2855      1557      2818      1533
dram[10]:       2790      1457      2753      1395      2802      1387      3027      1459      2958      1484      2883      1489      2849      1526      2861      1539
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6362084 n_nop=5985224 n_act=12338 n_pre=12322 n_req=88050 n_rd=236784 n_write=115416 bw_util=0.1107
n_activity=1241092 dram_eff=0.5676
bk0: 15656a 6218891i bk1: 15644a 6222815i bk2: 15504a 6220352i bk3: 15496a 6223992i bk4: 14884a 6230413i bk5: 14864a 6231944i bk6: 13712a 6237665i bk7: 13700a 6241872i bk8: 13868a 6236336i bk9: 13864a 6238285i bk10: 13868a 6236105i bk11: 13868a 6240266i bk12: 15244a 6223868i bk13: 15224a 6228503i bk14: 15712a 6214200i bk15: 15676a 6217240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.448889
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7ff11ac38a40 :  mf: uid=13496968, sid23:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (8091437), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6362084 n_nop=5984476 n_act=12653 n_pre=12637 n_req=88080 n_rd=236902 n_write=115416 bw_util=0.1108
n_activity=1248833 dram_eff=0.5642
bk0: 15660a 6218319i bk1: 15652a 6222782i bk2: 15292a 6222017i bk3: 15258a 6226393i bk4: 15132a 6225311i bk5: 15136a 6228113i bk6: 13688a 6239799i bk7: 13688a 6241467i bk8: 13860a 6238211i bk9: 13860a 6239585i bk10: 13920a 6237980i bk11: 13908a 6240242i bk12: 15232a 6224064i bk13: 15236a 6227159i bk14: 15700a 6214374i bk15: 15680a 6218204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.442727
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6362084 n_nop=5984792 n_act=12436 n_pre=12420 n_req=88109 n_rd=236940 n_write=115496 bw_util=0.1108
n_activity=1242955 dram_eff=0.5671
bk0: 15900a 6214615i bk1: 15892a 6219303i bk2: 15248a 6221810i bk3: 15244a 6227294i bk4: 15148a 6227803i bk5: 15124a 6230564i bk6: 13696a 6238396i bk7: 13688a 6241428i bk8: 13860a 6237398i bk9: 13864a 6239738i bk10: 13904a 6236638i bk11: 13892a 6242073i bk12: 15256a 6222903i bk13: 15236a 6229306i bk14: 15500a 6216854i bk15: 15488a 6217650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.443917
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6362084 n_nop=5984382 n_act=12697 n_pre=12681 n_req=88081 n_rd=236908 n_write=115416 bw_util=0.1108
n_activity=1245250 dram_eff=0.5659
bk0: 15912a 6214467i bk1: 15900a 6219476i bk2: 15268a 6223251i bk3: 15248a 6224763i bk4: 15140a 6225673i bk5: 15136a 6228394i bk6: 13676a 6237673i bk7: 13672a 6241038i bk8: 13888a 6235375i bk9: 13876a 6237791i bk10: 13896a 6239160i bk11: 13884a 6241729i bk12: 15228a 6221074i bk13: 15240a 6225712i bk14: 15476a 6217546i bk15: 15468a 6219214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.444773
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6362084 n_nop=5984812 n_act=12396 n_pre=12380 n_req=88124 n_rd=236992 n_write=115504 bw_util=0.1108
n_activity=1247046 dram_eff=0.5653
bk0: 15896a 6216310i bk1: 15892a 6220244i bk2: 15276a 6224418i bk3: 15252a 6226371i bk4: 14936a 6228254i bk5: 14924a 6231203i bk6: 13948a 6234595i bk7: 13936a 6238246i bk8: 13856a 6237084i bk9: 13864a 6237915i bk10: 13872a 6239926i bk11: 13876a 6244042i bk12: 15244a 6222453i bk13: 15236a 6227042i bk14: 15500a 6216901i bk15: 15484a 6219653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.44174
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6362084 n_nop=5984644 n_act=12570 n_pre=12554 n_req=88079 n_rd=236900 n_write=115416 bw_util=0.1108
n_activity=1246957 dram_eff=0.5651
bk0: 15684a 6217358i bk1: 15668a 6224117i bk2: 15468a 6223487i bk3: 15464a 6222948i bk4: 14924a 6226846i bk5: 14932a 6231391i bk6: 13932a 6236892i bk7: 13916a 6239349i bk8: 13872a 6235056i bk9: 13868a 6236083i bk10: 13884a 6238345i bk11: 13872a 6243063i bk12: 15216a 6223177i bk13: 15220a 6227749i bk14: 15492a 6218253i bk15: 15488a 6222399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.442822
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6362084 n_nop=5985004 n_act=12456 n_pre=12440 n_req=88046 n_rd=236768 n_write=115416 bw_util=0.1107
n_activity=1243517 dram_eff=0.5664
bk0: 15648a 6218235i bk1: 15656a 6222275i bk2: 15476a 6221460i bk3: 15452a 6224226i bk4: 14884a 6228285i bk5: 14868a 6232302i bk6: 13940a 6234393i bk7: 13924a 6238123i bk8: 13856a 6236430i bk9: 13848a 6238986i bk10: 13884a 6237606i bk11: 13888a 6241040i bk12: 14984a 6224940i bk13: 14976a 6230539i bk14: 15748a 6214940i bk15: 15736a 6214350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.444068
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6362084 n_nop=5984380 n_act=12560 n_pre=12544 n_req=88150 n_rd=237016 n_write=115584 bw_util=0.1108
n_activity=1243689 dram_eff=0.567
bk0: 15676a 6218969i bk1: 15668a 6223457i bk2: 15464a 6221213i bk3: 15476a 6223494i bk4: 14880a 6228373i bk5: 14872a 6232080i bk6: 13948a 6236553i bk7: 13932a 6238656i bk8: 13720a 6235091i bk9: 13716a 6234890i bk10: 14128a 6234247i bk11: 14116a 6238812i bk12: 14968a 6225510i bk13: 14976a 6229089i bk14: 15748a 6216597i bk15: 15728a 6216503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.447358
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6362084 n_nop=5984696 n_act=12606 n_pre=12590 n_req=88048 n_rd=236776 n_write=115416 bw_util=0.1107
n_activity=1246052 dram_eff=0.5653
bk0: 15660a 6219229i bk1: 15656a 6222922i bk2: 15500a 6221756i bk3: 15480a 6225129i bk4: 14800a 6230203i bk5: 14784a 6232153i bk6: 13936a 6234472i bk7: 13928a 6237808i bk8: 13688a 6236760i bk9: 13692a 6242155i bk10: 14136a 6235321i bk11: 14128a 6238279i bk12: 14960a 6225129i bk13: 14972a 6228800i bk14: 15732a 6213177i bk15: 15724a 6216390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.43799
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6362084 n_nop=5984872 n_act=12490 n_pre=12474 n_req=88062 n_rd=236832 n_write=115416 bw_util=0.1107
n_activity=1243355 dram_eff=0.5666
bk0: 15920a 6215524i bk1: 15916a 6217723i bk2: 15460a 6219411i bk3: 15468a 6222431i bk4: 14796a 6233122i bk5: 14772a 6234573i bk6: 13936a 6236485i bk7: 13924a 6239450i bk8: 13716a 6236175i bk9: 13708a 6239374i bk10: 14128a 6234313i bk11: 14128a 6239705i bk12: 14984a 6226146i bk13: 14972a 6229980i bk14: 15516a 6217705i bk15: 15488a 6220266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.444349
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6362084 n_nop=5984506 n_act=12531 n_pre=12515 n_req=88133 n_rd=236948 n_write=115584 bw_util=0.1108
n_activity=1246438 dram_eff=0.5657
bk0: 15900a 6216197i bk1: 15900a 6221049i bk2: 15484a 6221029i bk3: 15464a 6222191i bk4: 14792a 6231102i bk5: 14772a 6232224i bk6: 13928a 6235903i bk7: 13916a 6238635i bk8: 13696a 6237995i bk9: 13696a 6240938i bk10: 13992a 6235757i bk11: 13984a 6239029i bk12: 15224a 6222633i bk13: 15232a 6226122i bk14: 15488a 6218476i bk15: 15480a 6218686i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.439667

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44429, Miss = 29612, Miss_rate = 0.667, Pending_hits = 350, Reservation_fails = 0
L2_cache_bank[1]: Access = 44380, Miss = 29584, Miss_rate = 0.667, Pending_hits = 1225, Reservation_fails = 0
L2_cache_bank[2]: Access = 44401, Miss = 29621, Miss_rate = 0.667, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[3]: Access = 44394, Miss = 29605, Miss_rate = 0.667, Pending_hits = 1239, Reservation_fails = 0
L2_cache_bank[4]: Access = 44415, Miss = 29628, Miss_rate = 0.667, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[5]: Access = 44405, Miss = 29607, Miss_rate = 0.667, Pending_hits = 1236, Reservation_fails = 0
L2_cache_bank[6]: Access = 44363, Miss = 29621, Miss_rate = 0.668, Pending_hits = 326, Reservation_fails = 0
L2_cache_bank[7]: Access = 44362, Miss = 29606, Miss_rate = 0.667, Pending_hits = 1250, Reservation_fails = 0
L2_cache_bank[8]: Access = 44432, Miss = 29632, Miss_rate = 0.667, Pending_hits = 349, Reservation_fails = 0
L2_cache_bank[9]: Access = 44443, Miss = 29616, Miss_rate = 0.666, Pending_hits = 1272, Reservation_fails = 0
L2_cache_bank[10]: Access = 44422, Miss = 29618, Miss_rate = 0.667, Pending_hits = 352, Reservation_fails = 0
L2_cache_bank[11]: Access = 44401, Miss = 29607, Miss_rate = 0.667, Pending_hits = 1243, Reservation_fails = 0
L2_cache_bank[12]: Access = 44380, Miss = 29605, Miss_rate = 0.667, Pending_hits = 323, Reservation_fails = 0
L2_cache_bank[13]: Access = 44401, Miss = 29587, Miss_rate = 0.666, Pending_hits = 1236, Reservation_fails = 0
L2_cache_bank[14]: Access = 44464, Miss = 29633, Miss_rate = 0.666, Pending_hits = 336, Reservation_fails = 0
L2_cache_bank[15]: Access = 44464, Miss = 29621, Miss_rate = 0.666, Pending_hits = 1256, Reservation_fails = 0
L2_cache_bank[16]: Access = 44412, Miss = 29603, Miss_rate = 0.667, Pending_hits = 328, Reservation_fails = 0
L2_cache_bank[17]: Access = 44391, Miss = 29591, Miss_rate = 0.667, Pending_hits = 1213, Reservation_fails = 0
L2_cache_bank[18]: Access = 44390, Miss = 29614, Miss_rate = 0.667, Pending_hits = 326, Reservation_fails = 0
L2_cache_bank[19]: Access = 44411, Miss = 29594, Miss_rate = 0.666, Pending_hits = 1229, Reservation_fails = 1
L2_cache_bank[20]: Access = 44464, Miss = 29626, Miss_rate = 0.666, Pending_hits = 325, Reservation_fails = 0
L2_cache_bank[21]: Access = 44464, Miss = 29611, Miss_rate = 0.666, Pending_hits = 1233, Reservation_fails = 0
L2_total_cache_accesses = 977088
L2_total_cache_misses = 651442
L2_total_cache_miss_rate = 0.6667
L2_total_cache_pending_hits = 17298
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 303785
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 338149
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313275
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 659064
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 317520
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=3139024
icnt_total_pkts_simt_to_mem=2247168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59519
	minimum = 6
	maximum = 70
Network latency average = 8.46534
	minimum = 6
	maximum = 65
Slowest packet = 1863038
Flit latency average = 6.94612
	minimum = 6
	maximum = 61
Slowest flit = 5135102
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239427
	minimum = 0.0189466 (at node 1)
	maximum = 0.0284199 (at node 23)
Accepted packet rate average = 0.0239427
	minimum = 0.0189466 (at node 1)
	maximum = 0.0284199 (at node 23)
Injected flit rate average = 0.0659898
	minimum = 0.0436596 (at node 1)
	maximum = 0.0874736 (at node 42)
Accepted flit rate average= 0.0659898
	minimum = 0.0607527 (at node 1)
	maximum = 0.0911291 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.61279 (21 samples)
	minimum = 6 (21 samples)
	maximum = 52.381 (21 samples)
Network latency average = 8.45003 (21 samples)
	minimum = 6 (21 samples)
	maximum = 49 (21 samples)
Flit latency average = 6.93159 (21 samples)
	minimum = 6 (21 samples)
	maximum = 45.4286 (21 samples)
Fragmentation average = 0 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0 (21 samples)
Injected packet rate average = 0.0217183 (21 samples)
	minimum = 0.0171863 (21 samples)
	maximum = 0.0257794 (21 samples)
Accepted packet rate average = 0.0217183 (21 samples)
	minimum = 0.0171863 (21 samples)
	maximum = 0.0257794 (21 samples)
Injected flit rate average = 0.0598589 (21 samples)
	minimum = 0.0396031 (21 samples)
	maximum = 0.0793479 (21 samples)
Accepted flit rate average = 0.0598589 (21 samples)
	minimum = 0.0551087 (21 samples)
	maximum = 0.0826626 (21 samples)
Injected packet size average = 2.75615 (21 samples)
Accepted packet size average = 2.75615 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 22 min, 43 sec (8563 sec)
gpgpu_simulation_rate = 70749 (inst/sec)
gpgpu_simulation_rate = 944 (cycle/sec)
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 22: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 22 
gpu_sim_cycle = 39095
gpu_sim_insn = 28848876
gpu_ipc =     737.9173
gpu_tot_sim_cycle = 8352683
gpu_tot_sim_insn = 634675272
gpu_tot_ipc =      75.9846
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 11876
partiton_reqs_in_parallel = 860090
partiton_reqs_in_parallel_total    = 75378336
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.1274
partiton_reqs_in_parallel_util = 860090
partiton_reqs_in_parallel_util_total    = 75378336
gpu_sim_cycle_parition_util = 39095
gpu_tot_sim_cycle_parition_util    = 3426288
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 977088
L2_BW  =     112.7468 GB/Sec
L2_BW_total  =      11.6154 GB/Sec
gpu_total_sim_rate=73220

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12743016
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 39424
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0414
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37792
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12740576
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 39424
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12743016
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
106213, 102119, 102252, 105937, 106222, 102139, 102259, 105921, 29009, 27822, 27941, 18078, 
gpgpu_n_tot_thrd_icount = 733027328
gpgpu_n_tot_w_icount = 22907104
gpgpu_n_stall_shd_mem = 19660
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 690448
gpgpu_n_mem_write_global = 332640
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16856576
gpgpu_n_store_insn = 10478160
gpgpu_n_shmem_insn = 69416336
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1261568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 591
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:650301	W0_Idle:3570835	W0_Scoreboard:166070393	W1:1330560	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8979960	W32:12596584
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5523584 {8:690448,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45239040 {136:332640,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77934208 {40:166320,136:524128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2661120 {8:332640,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 2059 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 8352682 
mrq_lat_table:469297 	74948 	48232 	114715 	133929 	97442 	54184 	21907 	930 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	641863 	355658 	747 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	24 	883579 	38354 	231 	0 	76556 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	577786 	110988 	1696 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2768 	116 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.141695  6.897868  7.091968  7.156287  6.590857  6.525481  7.231507  7.081879  7.475069  7.341496  6.749059  6.373223  7.732376  7.746073  6.865406  6.825027 
dram[1]:  7.134571  7.099307  6.807298  6.759637  6.156576  6.050256  7.630970  7.243132  7.451657  7.534916  6.403800  6.295561  7.560664  7.099520  6.846837  6.461216 
dram[2]:  7.267361  7.376028  7.258222  7.248175  6.699205  6.472009  7.336578  6.984106  7.400549  7.081365  6.751880  6.372781  7.686122  7.429109  6.387776  6.278757 
dram[3]:  7.254042  7.151481  6.800456  6.787016  6.243386  6.138398  7.443503  7.168707  7.107895  6.930680  6.537713  6.371293  7.435930  7.284133  6.835215  6.372632 
dram[4]:  7.456057  7.410862  7.249089  7.137724  6.573212  6.291304  7.152116  7.101182  7.116095  6.821744  7.224764  7.045932  7.459698  7.194411  6.518280  6.284232 
dram[5]:  7.141531  6.850780  6.947369  6.836712  6.305011  6.185897  7.740688  7.593530  6.832911  6.972868  6.868287  6.459687  7.713168  7.480404  6.666667  6.438895 
dram[6]:  7.496341  7.217136  7.291717  7.181065  6.411765  6.343956  7.393981  7.144180  7.106719  7.066842  6.939277  7.013055  7.000000  6.930539  6.716920  6.407867 
dram[7]:  7.223005  7.030857  6.859887  6.809417  6.724098  6.401330  7.626234  7.609859  6.496333  6.206776  6.928212  6.804455  7.775537  7.675066  6.724213  6.439126 
dram[8]:  7.134571  7.011403  7.169811  7.121922  6.231522  6.173491  7.579243  7.319783  7.131721  6.777778  6.836025  6.808168  7.192786  7.004843  6.647691  6.300407 
dram[9]:  7.100565  6.851690  6.804933  6.776786  6.990244  6.574053  7.253691  7.378415  6.601242  6.423216  7.098064  6.833540  7.812416  7.437018  6.815731  6.607416 
dram[10]:  7.395760  7.233871  6.983908  7.051104  6.332597  6.292308  7.728183  7.734957  7.031788  6.841495  6.734161  6.740050  7.351553  7.123947  6.629103  6.342408 
average row locality = 1015586/146534 = 6.930719
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4103      4100      4068      4066      3908      3903      3585      3582      3637      3636      3641      3641      3987      3982      4115      4106 
dram[1]:      4104      4102      4012      4004      3973      3974      3579      3579      3635      3635      3654      3651      3984      3985      4112      4107 
dram[2]:      4167      4165      4001      4000      3977      3971      3581      3579      3635      3636      3650      3647      3990      3985      4060      4057 
dram[3]:      4170      4167      4006      4001      3975      3974      3576      3575      3642      3639      3647      3644      3983      3986      4054      4052 
dram[4]:      4166      4165      4008      4002      3921      3918      3647      3644      3634      3636      3641      3642      3987      3985      4060      4056 
dram[5]:      4110      4106      4059      4058      3918      3920      3643      3639      3638      3637      3644      3641      3980      3981      4058      4057 
dram[6]:      4101      4103      4061      4055      3907      3903      3645      3641      3634      3632      3644      3645      3919      3917      4125      4122 
dram[7]:      4108      4106      4058      4061      3906      3904      3647      3643      3598      3597      3708      3705      3915      3917      4125      4120 
dram[8]:      4104      4103      4067      4062      3885      3881      3644      3642      3590      3591      3710      3708      3913      3916      4121      4119 
dram[9]:      4172      4171      4057      4059      3884      3878      3644      3641      3598      3596      3708      3708      3919      3916      4064      4057 
dram[10]:      4167      4167      4063      4058      3883      3878      3642      3639      3593      3593      3672      3670      3982      3984      4057      4055 
total reads: 682946
bank skew: 4172/3575 = 1.17
chip skew: 62118/62054 = 1.00
number of total write accesses:
dram[0]:      2046      2046      2024      2024      1859      1859      1694      1694      1760      1760      1738      1738      1936      1936      2057      2057 
dram[1]:      2046      2046      1958      1958      1925      1925      1694      1694      1760      1760      1738      1738      1936      1936      2057      2057 
dram[2]:      2112      2112      1958      1958      1925      1925      1694      1694      1760      1760      1738      1738      1936      1936      2002      2002 
dram[3]:      2112      2112      1958      1958      1925      1925      1694      1694      1760      1760      1727      1727      1936      1936      2002      2002 
dram[4]:      2112      2112      1958      1958      1870      1870      1760      1760      1760      1760      1727      1727      1936      1936      2002      2002 
dram[5]:      2046      2046      2013      2013      1870      1870      1760      1760      1760      1760      1727      1727      1936      1936      2002      2002 
dram[6]:      2046      2046      2013      2013      1870      1870      1760      1760      1760      1760      1727      1727      1870      1870      2068      2068 
dram[7]:      2046      2046      2013      2013      1870      1870      1760      1760      1716      1716      1793      1793      1870      1870      2068      2068 
dram[8]:      2046      2046      2013      2013      1848      1848      1760      1760      1716      1716      1793      1793      1870      1870      2068      2068 
dram[9]:      2112      2112      2013      2013      1848      1848      1760      1760      1716      1716      1793      1793      1870      1870      2002      2002 
dram[10]:      2112      2112      2013      2013      1848      1848      1760      1760      1716      1716      1749      1749      1936      1936      2002      2002 
total reads: 332640
bank skew: 2112/1694 = 1.25
chip skew: 30272/30228 = 1.00
average mf latency per bank:
dram[0]:       2691      1432      2607      1343      2673      1325      2915      1431      2832      1406      2803      1429      2706      1464      2723      1450
dram[1]:       2698      1435      2630      1374      2675      1303      2918      1434      2812      1405      2797      1426      2715      1465      2693      1450
dram[2]:       2696      1406      2641      1376      2655      1303      2924      1434      2813      1405      2767      1428      2726      1462      2704      1459
dram[3]:       2676      1403      2636      1375      2653      1303      2919      1436      2816      1405      2765      1439      2739      1464      2721      1461
dram[4]:       2684      1401      2637      1374      2654      1339      2903      1403      2852      1406      2767      1441      2703      1466      2721      1459
dram[5]:       2673      1410      2623      1336      2697      1340      2905      1404      2829      1406      2762      1439      2722      1469      2720      1462
dram[6]:       2692      1411      2605      1336      2710      1342      2909      1404      2808      1406      2769      1442      2746      1499      2719      1448
dram[7]:       2687      1414      2610      1335      2672      1342      2928      1404      2823      1440      2766      1412      2754      1504      2704      1448
dram[8]:       2677      1421      2625      1335      2681      1329      2937      1404      2847      1442      2756      1412      2756      1505      2703      1448
dram[9]:       2664      1399      2666      1333      2676      1330      2889      1404      2836      1424      2766      1412      2742      1500      2701      1474
dram[10]:       2672      1401      2633      1339      2678      1331      2902      1404      2831      1426      2760      1430      2736      1470      2742      1480
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6434676 n_nop=6039288 n_act=13126 n_pre=13110 n_req=92288 n_rd=248240 n_write=120912 bw_util=0.1147
n_activity=1300111 dram_eff=0.5679
bk0: 16412a 6284222i bk1: 16400a 6288355i bk2: 16272a 6285449i bk3: 16264a 6289653i bk4: 15632a 6295587i bk5: 15612a 6297587i bk6: 14340a 6303622i bk7: 14328a 6308233i bk8: 14548a 6302256i bk9: 14544a 6304580i bk10: 14564a 6302142i bk11: 14564a 6306540i bk12: 15948a 6289798i bk13: 15928a 6294973i bk14: 16460a 6279087i bk15: 16424a 6282516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.472752
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7ff11b188c20 :  mf: uid=14139612, sid05:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (8352682), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6434676 n_nop=6038524 n_act=13449 n_pre=13433 n_req=92318 n_rd=248358 n_write=120912 bw_util=0.1148
n_activity=1307891 dram_eff=0.5647
bk0: 16416a 6283807i bk1: 16408a 6288386i bk2: 16048a 6286992i bk3: 16016a 6291831i bk4: 15892a 6290218i bk5: 15894a 6293326i bk6: 14316a 6306177i bk7: 14316a 6308098i bk8: 14540a 6304237i bk9: 14540a 6305845i bk10: 14616a 6303976i bk11: 14604a 6306494i bk12: 15936a 6289979i bk13: 15940a 6292988i bk14: 16448a 6279564i bk15: 16428a 6283326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.465932
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6434676 n_nop=6038808 n_act=13240 n_pre=13224 n_req=92351 n_rd=248404 n_write=121000 bw_util=0.1148
n_activity=1301597 dram_eff=0.5676
bk0: 16668a 6279830i bk1: 16660a 6284667i bk2: 16004a 6286855i bk3: 16000a 6292573i bk4: 15908a 6292575i bk5: 15884a 6295763i bk6: 14324a 6304689i bk7: 14316a 6308063i bk8: 14540a 6303232i bk9: 14544a 6306061i bk10: 14600a 6302670i bk11: 14588a 6307912i bk12: 15960a 6288636i bk13: 15940a 6295363i bk14: 16240a 6281696i bk15: 16228a 6282732i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.469725
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6434676 n_nop=6038422 n_act=13497 n_pre=13481 n_req=92319 n_rd=248364 n_write=120912 bw_util=0.1148
n_activity=1303879 dram_eff=0.5664
bk0: 16680a 6279018i bk1: 16668a 6284763i bk2: 16024a 6288467i bk3: 16004a 6290386i bk4: 15900a 6290453i bk5: 15896a 6293259i bk6: 14304a 6303791i bk7: 14300a 6307636i bk8: 14568a 6301377i bk9: 14556a 6303998i bk10: 14588a 6305171i bk11: 14576a 6308131i bk12: 15932a 6286895i bk13: 15944a 6291521i bk14: 16216a 6282909i bk15: 16208a 6284600i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.468759
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6434676 n_nop=6038784 n_act=13230 n_pre=13214 n_req=92362 n_rd=248448 n_write=121000 bw_util=0.1148
n_activity=1305578 dram_eff=0.566
bk0: 16664a 6281422i bk1: 16660a 6285561i bk2: 16032a 6289299i bk3: 16008a 6292068i bk4: 15684a 6293830i bk5: 15672a 6296433i bk6: 14588a 6300701i bk7: 14576a 6304643i bk8: 14536a 6302985i bk9: 14544a 6304026i bk10: 14564a 6305992i bk11: 14568a 6310316i bk12: 15948a 6288534i bk13: 15940a 6293248i bk14: 16240a 6281561i bk15: 16224a 6284615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.466436
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6434676 n_nop=6038684 n_act=13370 n_pre=13354 n_req=92317 n_rd=248356 n_write=120912 bw_util=0.1148
n_activity=1305571 dram_eff=0.5657
bk0: 16440a 6282047i bk1: 16424a 6289234i bk2: 16236a 6288813i bk3: 16232a 6287972i bk4: 15672a 6291893i bk5: 15680a 6296432i bk6: 14572a 6302603i bk7: 14556a 6305685i bk8: 14552a 6300972i bk9: 14548a 6302150i bk10: 14576a 6304747i bk11: 14564a 6309820i bk12: 15920a 6289195i bk13: 15924a 6293894i bk14: 16232a 6284105i bk15: 16228a 6287985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.466317
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6434676 n_nop=6039044 n_act=13260 n_pre=13244 n_req=92282 n_rd=248216 n_write=120912 bw_util=0.1147
n_activity=1301573 dram_eff=0.5672
bk0: 16404a 6283421i bk1: 16412a 6287727i bk2: 16244a 6286717i bk3: 16220a 6289295i bk4: 15628a 6293703i bk5: 15612a 6297569i bk6: 14580a 6300474i bk7: 14564a 6304571i bk8: 14536a 6302247i bk9: 14528a 6305016i bk10: 14576a 6303766i bk11: 14580a 6307536i bk12: 15676a 6290503i bk13: 15668a 6296194i bk14: 16500a 6279391i bk15: 16488a 6279238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.468887
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6434676 n_nop=6038452 n_act=13340 n_pre=13324 n_req=92390 n_rd=248472 n_write=121088 bw_util=0.1149
n_activity=1302198 dram_eff=0.5676
bk0: 16432a 6283977i bk1: 16424a 6288703i bk2: 16232a 6286569i bk3: 16244a 6288974i bk4: 15624a 6293557i bk5: 15616a 6297487i bk6: 14588a 6302359i bk7: 14572a 6304954i bk8: 14392a 6301206i bk9: 14388a 6300823i bk10: 14832a 6300052i bk11: 14820a 6304928i bk12: 15660a 6291515i bk13: 15668a 6295495i bk14: 16500a 6281935i bk15: 16480a 6281565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.470818
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6434676 n_nop=6038712 n_act=13422 n_pre=13406 n_req=92284 n_rd=248224 n_write=120912 bw_util=0.1147
n_activity=1304265 dram_eff=0.566
bk0: 16416a 6284910i bk1: 16412a 6288385i bk2: 16268a 6286859i bk3: 16248a 6290200i bk4: 15540a 6295832i bk5: 15524a 6297604i bk6: 14576a 6300300i bk7: 14568a 6304296i bk8: 14360a 6302824i bk9: 14364a 6308111i bk10: 14840a 6301327i bk11: 14832a 6304161i bk12: 15652a 6290858i bk13: 15664a 6294915i bk14: 16484a 6277934i bk15: 16476a 6281569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.461903
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6434676 n_nop=6038900 n_act=13296 n_pre=13280 n_req=92300 n_rd=248288 n_write=120912 bw_util=0.1148
n_activity=1302187 dram_eff=0.567
bk0: 16688a 6280402i bk1: 16684a 6282902i bk2: 16228a 6284248i bk3: 16236a 6287943i bk4: 15536a 6298661i bk5: 15512a 6300145i bk6: 14576a 6302594i bk7: 14564a 6305754i bk8: 14392a 6302430i bk9: 14384a 6305691i bk10: 14832a 6300163i bk11: 14832a 6305799i bk12: 15676a 6292095i bk13: 15664a 6296531i bk14: 16256a 6282929i bk15: 16228a 6285722i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.469114
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6434676 n_nop=6038582 n_act=13305 n_pre=13289 n_req=92375 n_rd=248412 n_write=121088 bw_util=0.1148
n_activity=1305038 dram_eff=0.5663
bk0: 16668a 6281769i bk1: 16668a 6286330i bk2: 16252a 6286253i bk3: 16232a 6287411i bk4: 15532a 6296257i bk5: 15512a 6297694i bk6: 14568a 6302038i bk7: 14556a 6305167i bk8: 14372a 6304132i bk9: 14372a 6306986i bk10: 14688a 6301645i bk11: 14680a 6305287i bk12: 15928a 6288436i bk13: 15936a 6292075i bk14: 16228a 6283501i bk15: 16220a 6284311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.462167

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46542, Miss = 31044, Miss_rate = 0.667, Pending_hits = 354, Reservation_fails = 0
L2_cache_bank[1]: Access = 46492, Miss = 31016, Miss_rate = 0.667, Pending_hits = 1234, Reservation_fails = 0
L2_cache_bank[2]: Access = 46514, Miss = 31053, Miss_rate = 0.668, Pending_hits = 326, Reservation_fails = 0
L2_cache_bank[3]: Access = 46508, Miss = 31037, Miss_rate = 0.667, Pending_hits = 1250, Reservation_fails = 0
L2_cache_bank[4]: Access = 46530, Miss = 31061, Miss_rate = 0.668, Pending_hits = 337, Reservation_fails = 0
L2_cache_bank[5]: Access = 46519, Miss = 31040, Miss_rate = 0.667, Pending_hits = 1249, Reservation_fails = 0
L2_cache_bank[6]: Access = 46475, Miss = 31053, Miss_rate = 0.668, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[7]: Access = 46475, Miss = 31038, Miss_rate = 0.668, Pending_hits = 1260, Reservation_fails = 0
L2_cache_bank[8]: Access = 46547, Miss = 31064, Miss_rate = 0.667, Pending_hits = 356, Reservation_fails = 0
L2_cache_bank[9]: Access = 46558, Miss = 31048, Miss_rate = 0.667, Pending_hits = 1286, Reservation_fails = 0
L2_cache_bank[10]: Access = 46536, Miss = 31050, Miss_rate = 0.667, Pending_hits = 356, Reservation_fails = 0
L2_cache_bank[11]: Access = 46514, Miss = 31039, Miss_rate = 0.667, Pending_hits = 1252, Reservation_fails = 0
L2_cache_bank[12]: Access = 46492, Miss = 31036, Miss_rate = 0.668, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[13]: Access = 46514, Miss = 31018, Miss_rate = 0.667, Pending_hits = 1243, Reservation_fails = 1
L2_cache_bank[14]: Access = 46580, Miss = 31065, Miss_rate = 0.667, Pending_hits = 342, Reservation_fails = 0
L2_cache_bank[15]: Access = 46580, Miss = 31053, Miss_rate = 0.667, Pending_hits = 1267, Reservation_fails = 0
L2_cache_bank[16]: Access = 46525, Miss = 31034, Miss_rate = 0.667, Pending_hits = 333, Reservation_fails = 0
L2_cache_bank[17]: Access = 46503, Miss = 31022, Miss_rate = 0.667, Pending_hits = 1221, Reservation_fails = 0
L2_cache_bank[18]: Access = 46503, Miss = 31046, Miss_rate = 0.668, Pending_hits = 332, Reservation_fails = 0
L2_cache_bank[19]: Access = 46525, Miss = 31026, Miss_rate = 0.667, Pending_hits = 1240, Reservation_fails = 1
L2_cache_bank[20]: Access = 46580, Miss = 31059, Miss_rate = 0.667, Pending_hits = 331, Reservation_fails = 0
L2_cache_bank[21]: Access = 46580, Miss = 31044, Miss_rate = 0.666, Pending_hits = 1244, Reservation_fails = 0
L2_total_cache_accesses = 1023592
L2_total_cache_misses = 682946
L2_total_cache_miss_rate = 0.6672
L2_total_cache_pending_hits = 17470
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 318613
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17302
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 354533
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 328395
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 690448
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 332640
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.036

icnt_total_pkts_mem_to_simt=3288384
icnt_total_pkts_simt_to_mem=2354152
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54468
	minimum = 6
	maximum = 66
Network latency average = 8.41828
	minimum = 6
	maximum = 59
Slowest packet = 1954901
Flit latency average = 6.88354
	minimum = 6
	maximum = 55
Slowest flit = 5387769
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237909
	minimum = 0.0188264 (at node 0)
	maximum = 0.0282396 (at node 3)
Accepted packet rate average = 0.0237909
	minimum = 0.0188264 (at node 0)
	maximum = 0.0282396 (at node 3)
Injected flit rate average = 0.0655712
	minimum = 0.0433826 (at node 0)
	maximum = 0.0869187 (at node 42)
Accepted flit rate average= 0.0655712
	minimum = 0.0603673 (at node 0)
	maximum = 0.090551 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.6097 (22 samples)
	minimum = 6 (22 samples)
	maximum = 53 (22 samples)
Network latency average = 8.44859 (22 samples)
	minimum = 6 (22 samples)
	maximum = 49.4545 (22 samples)
Flit latency average = 6.9294 (22 samples)
	minimum = 6 (22 samples)
	maximum = 45.8636 (22 samples)
Fragmentation average = 0 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0 (22 samples)
Injected packet rate average = 0.0218125 (22 samples)
	minimum = 0.0172609 (22 samples)
	maximum = 0.0258913 (22 samples)
Accepted packet rate average = 0.0218125 (22 samples)
	minimum = 0.0172609 (22 samples)
	maximum = 0.0258913 (22 samples)
Injected flit rate average = 0.0601185 (22 samples)
	minimum = 0.0397749 (22 samples)
	maximum = 0.0796921 (22 samples)
Accepted flit rate average = 0.0601185 (22 samples)
	minimum = 0.0553477 (22 samples)
	maximum = 0.0830212 (22 samples)
Injected packet size average = 2.75615 (22 samples)
Accepted packet size average = 2.75615 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 24 min, 28 sec (8668 sec)
gpgpu_simulation_rate = 73220 (inst/sec)
gpgpu_simulation_rate = 963 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 23: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 23 
gpu_sim_cycle = 38888
gpu_sim_insn = 28848876
gpu_ipc =     741.8452
gpu_tot_sim_cycle = 8613721
gpu_tot_sim_insn = 663524148
gpu_tot_ipc =      77.0311
gpu_tot_issued_cta = 1472
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 12736
partiton_reqs_in_parallel = 855536
partiton_reqs_in_parallel_total    = 76238426
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.9501
partiton_reqs_in_parallel_util = 855536
partiton_reqs_in_parallel_util_total    = 76238426
gpu_sim_cycle_parition_util = 38888
gpu_tot_sim_cycle_parition_util    = 3465383
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1023592
L2_BW  =     113.3469 GB/Sec
L2_BW_total  =      11.7752 GB/Sec
gpu_total_sim_rate=75641

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13322244
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 41216
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0396
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 39584
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13319804
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 41216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13322244
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
111040, 106755, 106899, 110755, 111049, 106781, 106906, 110737, 29009, 27822, 27941, 18078, 
gpgpu_n_tot_thrd_icount = 766346752
gpgpu_n_tot_w_icount = 23948336
gpgpu_n_stall_shd_mem = 19684
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 721832
gpgpu_n_mem_write_global = 347760
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 17622784
gpgpu_n_store_insn = 10954440
gpgpu_n_shmem_insn = 72571624
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1318912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 615
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:680729	W0_Idle:3586019	W0_Scoreboard:167195312	W1:1391040	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:9388140	W32:13169156
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5774656 {8:721832,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 47295360 {136:347760,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81476672 {40:173880,136:547952,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2782080 {8:347760,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1979 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 8613720 
mrq_lat_table:490617 	78884 	50830 	119109 	139507 	101936 	57202 	23102 	1021 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	674562 	369429 	781 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	25 	927856 	40570 	241 	0 	76556 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	604025 	116015 	1812 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	15120 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2843 	118 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.366552  7.118494  7.289805  7.354913  6.791196  6.724832  7.461538  7.309524  7.698499  7.563003  6.948084  6.566589  7.983291  7.997423  7.060109  7.019587 
dram[1]:  7.359268  7.323462  6.983202  6.950893  6.350877  6.242393  7.867521  7.473613  7.654003  7.737997  6.598361  6.488479  7.789209  7.321934  7.041440  6.637860 
dram[2]:  7.496575  7.607184  7.455090  7.444976  6.903587  6.672451  7.568493  7.210183  7.622973  7.298836  6.951852  6.567094  7.936143  7.674907  6.574093  6.463812 
dram[3]:  7.482916  7.378652  6.992144  6.978700  6.439331  6.332304  7.677330  7.398123  7.287742  7.109572  6.735012  6.566082  7.662963  7.509069  7.026608  6.559006 
dram[4]:  7.688525  7.642608  7.445639  7.333333  6.774663  6.487648  7.383312  7.331606  7.315175  7.017413  7.431788  7.250646  7.705956  7.435928  6.720339  6.482617 
dram[5]:  7.366133  7.070330  7.141892  7.029933  6.501615  6.380148  7.981664  7.832410  7.011180  7.152091  7.070529  6.655991  7.943662  7.708075  6.856216  6.625914 
dram[6]:  7.727163  7.443287  7.507692  7.378347  6.610745  6.541802  7.629380  7.375489  7.324676  7.265464  7.142494  7.217224  7.218787  7.148410  6.924145  6.610204 
dram[7]:  7.449074  7.253664  7.053393  7.002207  6.928736  6.600219  7.865278  7.848821  6.669868  6.377727  7.133995  7.008537  8.003958  7.902344  6.916756  6.614913 
dram[8]:  7.359268  7.233971  7.383721  7.318339  6.426423  6.367412  7.817679  7.554072  7.328930  6.953634  7.040391  7.012195  7.414425  7.223810  6.853968  6.501004 
dram[9]:  7.326644  7.073197  6.997793  6.969231  7.198556  6.775510  7.486773  7.613728  6.774390  6.595012  7.306226  7.037944  8.041059  7.661616  6.991189  6.796356 
dram[10]:  7.627178  7.462500  7.178733  7.246857  6.529476  6.488599  7.969014  7.976023  7.207792  7.034221  6.935129  6.941176  7.577534  7.346745  6.818280  6.528321 
average row locality = 1062210/148790 = 7.138988
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4292      4289      4252      4250      4081      4076      3758      3755      3803      3802      3803      3803      4179      4174      4307      4298 
dram[1]:      4293      4291      4193      4185      4149      4150      3752      3752      3801      3801      3817      3814      4176      4177      4304      4299 
dram[2]:      4359      4357      4182      4181      4153      4147      3754      3752      3801      3802      3813      3810      4182      4177      4249      4246 
dram[3]:      4362      4359      4187      4182      4151      4150      3749      3748      3808      3805      3810      3807      4175      4178      4243      4241 
dram[4]:      4358      4357      4189      4183      4095      4092      3823      3820      3800      3802      3804      3805      4179      4177      4249      4245 
dram[5]:      4299      4295      4242      4241      4092      4094      3819      3815      3804      3803      3807      3804      4172      4173      4247      4246 
dram[6]:      4290      4292      4244      4238      4081      4077      3821      3817      3800      3798      3807      3808      4108      4106      4317      4314 
dram[7]:      4297      4295      4241      4244      4080      4078      3823      3819      3762      3761      3874      3871      4104      4106      4317      4312 
dram[8]:      4293      4292      4250      4245      4058      4054      3820      3818      3754      3755      3876      3874      4102      4105      4313      4311 
dram[9]:      4364      4363      4240      4242      4057      4051      3820      3817      3761      3759      3874      3874      4108      4105      4253      4246 
dram[10]:      4359      4359      4246      4241      4056      4051      3818      3815      3756      3756      3836      3834      4174      4176      4246      4244 
total reads: 714450
bank skew: 4364/3748 = 1.16
chip skew: 64984/64918 = 1.00
number of total write accesses:
dram[0]:      2139      2139      2112      2112      1936      1936      1771      1771      1840      1840      1818      1818      2032      2032      2153      2153 
dram[1]:      2139      2139      2043      2043      2005      2005      1771      1771      1840      1840      1818      1818      2032      2032      2153      2153 
dram[2]:      2208      2208      2043      2043      2005      2005      1771      1771      1840      1840      1818      1818      2032      2032      2095      2095 
dram[3]:      2208      2208      2043      2043      2005      2005      1771      1771      1840      1840      1807      1807      2032      2032      2095      2095 
dram[4]:      2208      2208      2043      2043      1948      1948      1840      1840      1840      1840      1807      1807      2032      2032      2095      2095 
dram[5]:      2139      2139      2100      2100      1948      1948      1840      1840      1840      1840      1807      1807      2032      2032      2095      2095 
dram[6]:      2139      2139      2100      2100      1948      1948      1840      1840      1840      1840      1807      1807      1963      1963      2164      2164 
dram[7]:      2139      2139      2100      2100      1948      1948      1840      1840      1794      1794      1876      1876      1963      1963      2164      2164 
dram[8]:      2139      2139      2100      2100      1925      1925      1840      1840      1794      1794      1876      1876      1963      1963      2164      2164 
dram[9]:      2208      2208      2100      2100      1925      1925      1840      1840      1794      1794      1876      1876      1963      1963      2095      2095 
dram[10]:      2208      2208      2100      2100      1925      1925      1840      1840      1794      1794      1830      1830      2032      2032      2095      2095 
total reads: 347760
bank skew: 2208/1771 = 1.25
chip skew: 31648/31602 = 1.00
average mf latency per bank:
dram[0]:       2583      1379      2506      1295      2572      1280      2793      1376      2718      1354      2692      1377      2591      1406      2611      1395
dram[1]:       2590      1381      2527      1324      2573      1258      2796      1379      2699      1353      2686      1373      2599      1407      2582      1395
dram[2]:       2587      1354      2538      1327      2554      1258      2802      1379      2700      1353      2656      1375      2610      1404      2593      1403
dram[3]:       2569      1352      2533      1326      2553      1258      2797      1381      2703      1353      2655      1386      2622      1406      2609      1405
dram[4]:       2576      1350      2534      1325      2553      1292      2781      1350      2737      1354      2657      1388      2588      1408      2609      1403
dram[5]:       2566      1358      2521      1288      2594      1294      2784      1350      2715      1354      2652      1386      2606      1411      2608      1406
dram[6]:       2583      1359      2504      1289      2606      1295      2787      1350      2695      1355      2658      1389      2629      1439      2608      1394
dram[7]:       2580      1361      2508      1288      2570      1296      2806      1350      2710      1387      2656      1360      2636      1444      2593      1393
dram[8]:       2569      1368      2523      1288      2579      1283      2814      1350      2732      1389      2646      1360      2638      1445      2593      1394
dram[9]:       2557      1347      2562      1286      2574      1284      2768      1350      2723      1372      2656      1360      2625      1440      2591      1418
dram[10]:       2565      1349      2531      1292      2575      1284      2781      1350      2718      1373      2650      1377      2619      1412      2629      1424
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6506884 n_nop=6094156 n_act=13324 n_pre=13308 n_req=96524 n_rd=259688 n_write=126408 bw_util=0.1187
n_activity=1355676 dram_eff=0.5696
bk0: 17168a 6349922i bk1: 17156a 6354509i bk2: 17008a 6351124i bk3: 17000a 6355722i bk4: 16324a 6362096i bk5: 16304a 6363765i bk6: 15032a 6369720i bk7: 15020a 6374754i bk8: 15212a 6368639i bk9: 15208a 6371426i bk10: 15212a 6368844i bk11: 15212a 6373540i bk12: 16716a 6355223i bk13: 16696a 6360779i bk14: 17228a 6344083i bk15: 17192a 6347735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.490784
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6506884 n_nop=6093358 n_act=13659 n_pre=13643 n_req=96556 n_rd=259816 n_write=126408 bw_util=0.1187
n_activity=1364092 dram_eff=0.5663
bk0: 17172a 6349244i bk1: 17164a 6354399i bk2: 16772a 6352825i bk3: 16740a 6357970i bk4: 16596a 6356500i bk5: 16600a 6359955i bk6: 15008a 6372343i bk7: 15008a 6374784i bk8: 15204a 6370301i bk9: 15204a 6372199i bk10: 15268a 6370797i bk11: 15256a 6373559i bk12: 16704a 6355462i bk13: 16708a 6359017i bk14: 17216a 6344656i bk15: 17196a 6349197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.485098
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7ff11b91e170 :  mf: uid=14782254, sid13:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (8613720), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6506884 n_nop=6093668 n_act=13438 n_pre=13422 n_req=96589 n_rd=259860 n_write=126496 bw_util=0.1188
n_activity=1357230 dram_eff=0.5693
bk0: 17436a 6345166i bk1: 17428a 6350421i bk2: 16728a 6352666i bk3: 16724a 6358870i bk4: 16612a 6358964i bk5: 16588a 6362275i bk6: 15016a 6370906i bk7: 15008a 6374670i bk8: 15204a 6369862i bk9: 15208a 6372696i bk10: 15252a 6369345i bk11: 15240a 6374754i bk12: 16728a 6353986i bk13: 16708a 6360743i bk14: 16996a 6346812i bk15: 16984a 6348407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.486257
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6506884 n_nop=6093258 n_act=13707 n_pre=13691 n_req=96557 n_rd=259820 n_write=126408 bw_util=0.1187
n_activity=1359861 dram_eff=0.568
bk0: 17448a 6344515i bk1: 17436a 6350245i bk2: 16748a 6354331i bk3: 16728a 6356703i bk4: 16604a 6356840i bk5: 16600a 6359470i bk6: 14996a 6370144i bk7: 14992a 6374423i bk8: 15232a 6367711i bk9: 15220a 6370642i bk10: 15240a 6371831i bk11: 15228a 6374928i bk12: 16700a 6352111i bk13: 16712a 6357664i bk14: 16972a 6348099i bk15: 16964a 6350165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.48741
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7ff1196b1360 :  mf: uid=14782255, sid13:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (8613716), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6506884 n_nop=6093628 n_act=13428 n_pre=13412 n_req=96604 n_rd=259912 n_write=126504 bw_util=0.1188
n_activity=1361336 dram_eff=0.5677
bk0: 17432a 6346674i bk1: 17428a 6350906i bk2: 16756a 6355116i bk3: 16732a 6358249i bk4: 16380a 6360093i bk5: 16368a 6362912i bk6: 15292a 6367160i bk7: 15280a 6370880i bk8: 15200a 6369310i bk9: 15208a 6370816i bk10: 15216a 6372504i bk11: 15220a 6377680i bk12: 16716a 6353929i bk13: 16708a 6358769i bk14: 16996a 6347117i bk15: 16980a 6350445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.48379
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6506884 n_nop=6093520 n_act=13580 n_pre=13564 n_req=96555 n_rd=259812 n_write=126408 bw_util=0.1187
n_activity=1361517 dram_eff=0.5673
bk0: 17196a 6347599i bk1: 17180a 6355282i bk2: 16968a 6354779i bk3: 16964a 6354425i bk4: 16368a 6358365i bk5: 16376a 6362920i bk6: 15276a 6368972i bk7: 15260a 6372576i bk8: 15216a 6367103i bk9: 15212a 6368554i bk10: 15228a 6371409i bk11: 15216a 6376974i bk12: 16688a 6354284i bk13: 16692a 6359458i bk14: 16988a 6349821i bk15: 16984a 6353710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.484774
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6506884 n_nop=6093904 n_act=13458 n_pre=13442 n_req=96520 n_rd=259672 n_write=126408 bw_util=0.1187
n_activity=1357228 dram_eff=0.5689
bk0: 17160a 6348530i bk1: 17168a 6353849i bk2: 16976a 6352377i bk3: 16952a 6355161i bk4: 16324a 6359920i bk5: 16308a 6364085i bk6: 15284a 6366682i bk7: 15268a 6370869i bk8: 15200a 6368859i bk9: 15192a 6371663i bk10: 15228a 6370176i bk11: 15232a 6374722i bk12: 16432a 6356238i bk13: 16424a 6362320i bk14: 17268a 6344953i bk15: 17256a 6344557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.486175
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6506884 n_nop=6093268 n_act=13552 n_pre=13536 n_req=96632 n_rd=259936 n_write=126592 bw_util=0.1188
n_activity=1357659 dram_eff=0.5694
bk0: 17188a 6349498i bk1: 17180a 6354900i bk2: 16964a 6352342i bk3: 16976a 6355181i bk4: 16320a 6360228i bk5: 16312a 6364014i bk6: 15292a 6368566i bk7: 15276a 6371811i bk8: 15048a 6367694i bk9: 15044a 6367400i bk10: 15496a 6366650i bk11: 15484a 6371350i bk12: 16416a 6357152i bk13: 16424a 6361354i bk14: 17268a 6347299i bk15: 17248a 6346717i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.488445
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6506884 n_nop=6093564 n_act=13624 n_pre=13608 n_req=96522 n_rd=259680 n_write=126408 bw_util=0.1187
n_activity=1360158 dram_eff=0.5677
bk0: 17172a 6350417i bk1: 17168a 6354113i bk2: 17000a 6352444i bk3: 16980a 6356170i bk4: 16232a 6362075i bk5: 16216a 6364073i bk6: 15280a 6366330i bk7: 15272a 6371027i bk8: 15016a 6368802i bk9: 15020a 6374670i bk10: 15504a 6367690i bk11: 15496a 6371118i bk12: 16408a 6356045i bk13: 16420a 6360900i bk14: 17252a 6343341i bk15: 17244a 6346780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.480576
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ff11ba4b050 :  mf: uid=14782256, sid13:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (8613720), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6506884 n_nop=6093742 n_act=13508 n_pre=13492 n_req=96536 n_rd=259734 n_write=126408 bw_util=0.1187
n_activity=1357631 dram_eff=0.5688
bk0: 17456a 6345797i bk1: 17452a 6348906i bk2: 16960a 6349912i bk3: 16966a 6354364i bk4: 16228a 6365378i bk5: 16204a 6366849i bk6: 15280a 6368740i bk7: 15268a 6372453i bk8: 15044a 6369010i bk9: 15036a 6372220i bk10: 15496a 6366578i bk11: 15496a 6372239i bk12: 16432a 6357384i bk13: 16420a 6362240i bk14: 17012a 6348134i bk15: 16984a 6351399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.486925
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6506884 n_nop=6093414 n_act=13513 n_pre=13497 n_req=96615 n_rd=259868 n_write=126592 bw_util=0.1188
n_activity=1360907 dram_eff=0.5679
bk0: 17436a 6347425i bk1: 17436a 6352418i bk2: 16984a 6351930i bk3: 16964a 6353290i bk4: 16224a 6363272i bk5: 16204a 6364388i bk6: 15272a 6368244i bk7: 15260a 6371513i bk8: 15024a 6370187i bk9: 15024a 6373550i bk10: 15344a 6367899i bk11: 15336a 6371943i bk12: 16696a 6353194i bk13: 16704a 6357386i bk14: 16984a 6349064i bk15: 16976a 6350166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.481283

========= L2 cache stats =========
L2_cache_bank[0]: Access = 48655, Miss = 32475, Miss_rate = 0.667, Pending_hits = 357, Reservation_fails = 0
L2_cache_bank[1]: Access = 48604, Miss = 32447, Miss_rate = 0.668, Pending_hits = 1237, Reservation_fails = 0
L2_cache_bank[2]: Access = 48627, Miss = 32485, Miss_rate = 0.668, Pending_hits = 328, Reservation_fails = 0
L2_cache_bank[3]: Access = 48622, Miss = 32469, Miss_rate = 0.668, Pending_hits = 1252, Reservation_fails = 0
L2_cache_bank[4]: Access = 48645, Miss = 32493, Miss_rate = 0.668, Pending_hits = 340, Reservation_fails = 0
L2_cache_bank[5]: Access = 48634, Miss = 32472, Miss_rate = 0.668, Pending_hits = 1253, Reservation_fails = 0
L2_cache_bank[6]: Access = 48588, Miss = 32485, Miss_rate = 0.669, Pending_hits = 333, Reservation_fails = 0
L2_cache_bank[7]: Access = 48587, Miss = 32470, Miss_rate = 0.668, Pending_hits = 1263, Reservation_fails = 0
L2_cache_bank[8]: Access = 48661, Miss = 32497, Miss_rate = 0.668, Pending_hits = 358, Reservation_fails = 0
L2_cache_bank[9]: Access = 48673, Miss = 32481, Miss_rate = 0.667, Pending_hits = 1288, Reservation_fails = 0
L2_cache_bank[10]: Access = 48650, Miss = 32482, Miss_rate = 0.668, Pending_hits = 359, Reservation_fails = 0
L2_cache_bank[11]: Access = 48627, Miss = 32471, Miss_rate = 0.668, Pending_hits = 1256, Reservation_fails = 0
L2_cache_bank[12]: Access = 48604, Miss = 32468, Miss_rate = 0.668, Pending_hits = 331, Reservation_fails = 0
L2_cache_bank[13]: Access = 48627, Miss = 32450, Miss_rate = 0.667, Pending_hits = 1246, Reservation_fails = 1
L2_cache_bank[14]: Access = 48696, Miss = 32498, Miss_rate = 0.667, Pending_hits = 344, Reservation_fails = 0
L2_cache_bank[15]: Access = 48696, Miss = 32486, Miss_rate = 0.667, Pending_hits = 1269, Reservation_fails = 0
L2_cache_bank[16]: Access = 48639, Miss = 32466, Miss_rate = 0.667, Pending_hits = 335, Reservation_fails = 0
L2_cache_bank[17]: Access = 48616, Miss = 32454, Miss_rate = 0.668, Pending_hits = 1223, Reservation_fails = 0
L2_cache_bank[18]: Access = 48615, Miss = 32477, Miss_rate = 0.668, Pending_hits = 334, Reservation_fails = 0
L2_cache_bank[19]: Access = 48638, Miss = 32457, Miss_rate = 0.667, Pending_hits = 1242, Reservation_fails = 1
L2_cache_bank[20]: Access = 48696, Miss = 32491, Miss_rate = 0.667, Pending_hits = 334, Reservation_fails = 0
L2_cache_bank[21]: Access = 48696, Miss = 32476, Miss_rate = 0.667, Pending_hits = 1247, Reservation_fails = 0
L2_total_cache_accesses = 1070096
L2_total_cache_misses = 714450
L2_total_cache_miss_rate = 0.6677
L2_total_cache_pending_hits = 17529
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 333554
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17361
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 370917
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 343515
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 721832
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 347760
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.037

icnt_total_pkts_mem_to_simt=3437744
icnt_total_pkts_simt_to_mem=2461136
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59325
	minimum = 6
	maximum = 65
Network latency average = 8.45946
	minimum = 6
	maximum = 61
Slowest packet = 2116509
Flit latency average = 6.93146
	minimum = 6
	maximum = 57
Slowest flit = 5833628
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239175
	minimum = 0.0189266 (at node 0)
	maximum = 0.02839 (at node 11)
Accepted packet rate average = 0.0239175
	minimum = 0.0189266 (at node 0)
	maximum = 0.02839 (at node 11)
Injected flit rate average = 0.0659202
	minimum = 0.0436135 (at node 0)
	maximum = 0.0873814 (at node 42)
Accepted flit rate average= 0.0659202
	minimum = 0.0606887 (at node 0)
	maximum = 0.091033 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.60898 (23 samples)
	minimum = 6 (23 samples)
	maximum = 53.5217 (23 samples)
Network latency average = 8.44906 (23 samples)
	minimum = 6 (23 samples)
	maximum = 49.9565 (23 samples)
Flit latency average = 6.92949 (23 samples)
	minimum = 6 (23 samples)
	maximum = 46.3478 (23 samples)
Fragmentation average = 0 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0 (23 samples)
Injected packet rate average = 0.021904 (23 samples)
	minimum = 0.0173333 (23 samples)
	maximum = 0.0259999 (23 samples)
Accepted packet rate average = 0.021904 (23 samples)
	minimum = 0.0173333 (23 samples)
	maximum = 0.0259999 (23 samples)
Injected flit rate average = 0.0603708 (23 samples)
	minimum = 0.0399418 (23 samples)
	maximum = 0.0800264 (23 samples)
Accepted flit rate average = 0.0603708 (23 samples)
	minimum = 0.0555799 (23 samples)
	maximum = 0.0833695 (23 samples)
Injected packet size average = 2.75615 (23 samples)
Accepted packet size average = 2.75615 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 26 min, 12 sec (8772 sec)
gpgpu_simulation_rate = 75641 (inst/sec)
gpgpu_simulation_rate = 981 (cycle/sec)
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 24: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 24 
gpu_sim_cycle = 39217
gpu_sim_insn = 28848876
gpu_ipc =     735.6217
gpu_tot_sim_cycle = 8875088
gpu_tot_sim_insn = 692373024
gpu_tot_ipc =      78.0131
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 13025
partiton_reqs_in_parallel = 862774
partiton_reqs_in_parallel_total    = 77093962
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.7838
partiton_reqs_in_parallel_util = 862774
partiton_reqs_in_parallel_util_total    = 77093962
gpu_sim_cycle_parition_util = 39217
gpu_tot_sim_cycle_parition_util    = 3504271
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1070096
L2_BW  =     112.3960 GB/Sec
L2_BW_total  =      11.9250 GB/Sec
gpu_total_sim_rate=78031

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13901472
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 43008
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0379
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 41376
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13899032
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 43008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13901472
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
115867, 111397, 111546, 115563, 115876, 111420, 111553, 115545, 29009, 27822, 27941, 18078, 
gpgpu_n_tot_thrd_icount = 799666176
gpgpu_n_tot_w_icount = 24989568
gpgpu_n_stall_shd_mem = 19714
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 753216
gpgpu_n_mem_write_global = 362880
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 18388992
gpgpu_n_store_insn = 11430720
gpgpu_n_shmem_insn = 75726912
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1376256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 645
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:710918	W0_Idle:3601295	W0_Scoreboard:168337327	W1:1451520	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:9796320	W32:13741728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6025728 {8:753216,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 49351680 {136:362880,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 85019136 {40:181440,136:571776,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2903040 {8:362880,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1906 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 8875087 
mrq_lat_table:509477 	81290 	52972 	124792 	146690 	107439 	60425 	24698 	1049 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	703012 	387459 	805 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	25 	972101 	42792 	278 	0 	76556 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	630558 	120806 	1872 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	30240 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2919 	120 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.210526  6.982310  7.191351  7.236126  6.726496  6.636076  7.285714  7.200000  7.526181  7.346633  6.844988  6.503876  7.876979  7.928834  6.939238  6.859327 
dram[1]:  7.297826  7.264069  6.868282  6.867089  6.221256  6.110057  7.779730  7.428387  7.562259  7.640727  6.519380  6.416576  7.604706  7.191324  6.993770  6.559454 
dram[2]:  7.370968  7.457018  7.419612  7.410023  6.767857  6.541667  7.459845  7.072482  7.475888  7.124547  6.864644  6.547884  7.795181  7.588028  6.469208  6.330143 
dram[3]:  7.406047  7.292553  6.920298  6.893009  6.314706  6.216216  7.621192  7.356778  7.183922  7.034606  6.629378  6.458150  7.559064  7.364465  7.004237  6.467710 
dram[4]:  7.531868  7.489617  7.444571  7.287794  6.626834  6.338014  7.225214  7.212714  7.262639  6.915493  7.381612  7.210332  7.599295  7.313348  6.591633  6.359615 
dram[5]:  7.210300  6.938016  7.023305  6.919624  6.415228  6.314685  7.896921  7.756579  6.909730  7.057485  6.956109  6.541295  7.801932  7.601176  6.799589  6.543027 
dram[6]:  7.626136  7.344639  7.443322  7.321547  6.475359  6.398985  7.450758  7.217870  7.289604  7.215686  7.005974  7.091898  7.102247  7.021111  6.761000  6.436191 
dram[7]:  7.334061  7.091869  6.970557  6.951782  6.854348  6.519131  7.726440  7.772069  6.555932  6.257821  6.975610  6.876289  7.925972  7.810878  6.808661  6.489913 
dram[8]:  7.250540  7.118770  7.278509  7.281010  6.290452  6.273821  7.662338  7.456384  7.251565  6.915275  6.874142  6.895523  7.250287  7.059218  6.710030  6.348684 
dram[9]:  7.138398  6.879639  6.861284  6.849174  7.135690  6.708155  7.375000  7.493011  6.668965  6.458797  7.184210  6.935335  7.960957  7.621231  6.883576  6.648241 
dram[10]:  7.524698  7.370968  7.072495  7.151025  6.410861  6.386108  7.822281  7.870494  7.139163  6.942515  6.817972  6.839306  7.393593  7.198218  6.750000  6.426628 
average row locality = 1108834/157728 = 7.030039
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4481      4478      4444      4442      4268      4263      3915      3912      3973      3972      3977      3977      4355      4350      4494      4485 
dram[1]:      4482      4480      4382      4374      4339      4340      3909      3909      3971      3971      3991      3988      4352      4353      4491      4486 
dram[2]:      4551      4549      4371      4370      4343      4337      3911      3909      3971      3972      3987      3984      4358      4353      4434      4431 
dram[3]:      4554      4551      4376      4371      4341      4340      3906      3905      3978      3975      3983      3980      4351      4354      4428      4426 
dram[4]:      4550      4549      4378      4372      4282      4279      3983      3980      3970      3972      3977      3978      4355      4353      4434      4430 
dram[5]:      4488      4484      4434      4433      4279      4281      3979      3975      3974      3973      3980      3977      4348      4349      4432      4431 
dram[6]:      4479      4481      4436      4430      4267      4263      3981      3977      3970      3968      3980      3981      4281      4279      4505      4502 
dram[7]:      4486      4484      4433      4436      4266      4264      3983      3979      3930      3929      4050      4047      4277      4279      4505      4500 
dram[8]:      4482      4481      4442      4437      4243      4239      3980      3978      3922      3923      4052      4050      4275      4278      4501      4499 
dram[9]:      4556      4555      4432      4434      4242      4236      3980      3977      3930      3928      4050      4050      4281      4278      4438      4431 
dram[10]:      4551      4551      4438      4433      4241      4236      3978      3975      3925      3925      4010      4008      4350      4352      4431      4429 
total reads: 745954
bank skew: 4556/3905 = 1.17
chip skew: 67848/67780 = 1.00
number of total write accesses:
dram[0]:      2232      2232      2208      2208      2028      2028      1848      1848      1920      1920      1896      1896      2112      2112      2244      2244 
dram[1]:      2232      2232      2136      2136      2100      2100      1848      1848      1920      1920      1896      1896      2112      2112      2244      2244 
dram[2]:      2304      2304      2136      2136      2100      2100      1848      1848      1920      1920      1896      1896      2112      2112      2184      2184 
dram[3]:      2304      2304      2136      2136      2100      2100      1848      1848      1920      1920      1884      1884      2112      2112      2184      2184 
dram[4]:      2304      2304      2136      2136      2040      2040      1920      1920      1920      1920      1884      1884      2112      2112      2184      2184 
dram[5]:      2232      2232      2196      2196      2040      2040      1920      1920      1920      1920      1884      1884      2112      2112      2184      2184 
dram[6]:      2232      2232      2196      2196      2040      2040      1920      1920      1920      1920      1884      1884      2040      2040      2256      2256 
dram[7]:      2232      2232      2196      2196      2040      2040      1920      1920      1872      1872      1956      1956      2040      2040      2256      2256 
dram[8]:      2232      2232      2196      2196      2016      2016      1920      1920      1872      1872      1956      1956      2040      2040      2256      2256 
dram[9]:      2304      2304      2196      2196      2016      2016      1920      1920      1872      1872      1956      1956      2040      2040      2184      2184 
dram[10]:      2304      2304      2196      2196      2016      2016      1920      1920      1872      1872      1908      1908      2112      2112      2184      2184 
total reads: 362880
bank skew: 2304/1848 = 1.25
chip skew: 33024/32976 = 1.00
average mf latency per bank:
dram[0]:       2484      1330      2407      1249      2467      1232      2689      1329      2612      1306      2586      1327      2497      1360      2513      1346
dram[1]:       2491      1333      2427      1276      2468      1212      2691      1332      2594      1305      2581      1324      2506      1360      2485      1346
dram[2]:       2488      1307      2438      1279      2451      1212      2697      1332      2595      1305      2552      1326      2516      1357      2495      1354
dram[3]:       2471      1304      2433      1278      2449      1211      2692      1334      2598      1305      2552      1336      2527      1360      2510      1356
dram[4]:       2477      1302      2434      1277      2450      1244      2677      1304      2630      1306      2553      1338      2495      1361      2511      1354
dram[5]:       2468      1310      2421      1242      2489      1246      2680      1304      2610      1306      2549      1336      2512      1364      2509      1357
dram[6]:       2484      1311      2405      1243      2501      1247      2683      1304      2590      1306      2555      1339      2534      1391      2509      1345
dram[7]:       2481      1314      2409      1241      2466      1248      2701      1304      2604      1337      2552      1312      2541      1396      2495      1345
dram[8]:       2471      1320      2423      1241      2474      1235      2709      1304      2626      1339      2544      1311      2543      1397      2495      1345
dram[9]:       2459      1300      2460      1239      2470      1236      2665      1304      2616      1323      2552      1311      2530      1393      2493      1369
dram[10]:       2467      1302      2431      1245      2471      1237      2677      1304      2612      1324      2547      1328      2525      1365      2530      1374
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6579703 n_nop=6148379 n_act=14146 n_pre=14130 n_req=100762 n_rd=271144 n_write=131904 bw_util=0.1225
n_activity=1415198 dram_eff=0.5696
bk0: 17924a 6415424i bk1: 17912a 6420113i bk2: 17776a 6416341i bk3: 17768a 6421351i bk4: 17072a 6427883i bk5: 17052a 6430035i bk6: 15660a 6436436i bk7: 15648a 6441902i bk8: 15892a 6435250i bk9: 15888a 6437820i bk10: 15908a 6435293i bk11: 15908a 6440469i bk12: 17420a 6421322i bk13: 17400a 6427769i bk14: 17976a 6409248i bk15: 17940a 6412860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.511579
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6579703 n_nop=6147637 n_act=14453 n_pre=14437 n_req=100794 n_rd=271272 n_write=131904 bw_util=0.1226
n_activity=1423429 dram_eff=0.5665
bk0: 17928a 6414700i bk1: 17920a 6420495i bk2: 17528a 6418574i bk3: 17496a 6423821i bk4: 17356a 6421900i bk5: 17360a 6425435i bk6: 15636a 6438981i bk7: 15636a 6441581i bk8: 15884a 6436730i bk9: 15884a 6438927i bk10: 15964a 6436997i bk11: 15952a 6440421i bk12: 17408a 6421547i bk13: 17412a 6425524i bk14: 17964a 6410827i bk15: 17944a 6415134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.506513
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6579703 n_nop=6147903 n_act=14246 n_pre=14230 n_req=100831 n_rd=271324 n_write=132000 bw_util=0.1226
n_activity=1416639 dram_eff=0.5694
bk0: 18204a 6410237i bk1: 18196a 6415746i bk2: 17484a 6418030i bk3: 17480a 6425222i bk4: 17372a 6424426i bk5: 17348a 6427904i bk6: 15644a 6437790i bk7: 15636a 6441642i bk8: 15884a 6436643i bk9: 15888a 6439138i bk10: 15948a 6435610i bk11: 15936a 6441410i bk12: 17432a 6420000i bk13: 17412a 6427309i bk14: 17736a 6412425i bk15: 17724a 6413861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.507526
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6579703 n_nop=6147549 n_act=14495 n_pre=14479 n_req=100795 n_rd=271276 n_write=131904 bw_util=0.1226
n_activity=1418974 dram_eff=0.5683
bk0: 18216a 6409975i bk1: 18204a 6416277i bk2: 17504a 6419870i bk3: 17484a 6422498i bk4: 17364a 6422061i bk5: 17360a 6424863i bk6: 15624a 6436599i bk7: 15620a 6441076i bk8: 15912a 6433974i bk9: 15900a 6437290i bk10: 15932a 6438475i bk11: 15920a 6441460i bk12: 17404a 6418474i bk13: 17416a 6423921i bk14: 17712a 6413700i bk15: 17704a 6416013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.509738
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ff11007f1a0 :  mf: uid=15424900, sid19:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (8875087), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6579703 n_nop=6147895 n_act=14228 n_pre=14212 n_req=100842 n_rd=271368 n_write=132000 bw_util=0.1226
n_activity=1420589 dram_eff=0.5679
bk0: 18200a 6412060i bk1: 18196a 6416179i bk2: 17512a 6420898i bk3: 17488a 6424115i bk4: 17128a 6425399i bk5: 17116a 6428467i bk6: 15932a 6433529i bk7: 15920a 6437875i bk8: 15880a 6436057i bk9: 15888a 6436999i bk10: 15908a 6439123i bk11: 15912a 6444409i bk12: 17420a 6419936i bk13: 17412a 6425377i bk14: 17736a 6412547i bk15: 17720a 6415762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.505956
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6579703 n_nop=6147779 n_act=14384 n_pre=14368 n_req=100793 n_rd=271268 n_write=131904 bw_util=0.1226
n_activity=1420898 dram_eff=0.5675
bk0: 17952a 6412939i bk1: 17936a 6421011i bk2: 17736a 6420125i bk3: 17732a 6419662i bk4: 17116a 6423953i bk5: 17124a 6428615i bk6: 15916a 6435369i bk7: 15900a 6439474i bk8: 15896a 6433336i bk9: 15892a 6435458i bk10: 15920a 6437932i bk11: 15908a 6443607i bk12: 17392a 6420608i bk13: 17396a 6425681i bk14: 17728a 6415402i bk15: 17724a 6419626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.507002
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6579703 n_nop=6148123 n_act=14286 n_pre=14270 n_req=100756 n_rd=271120 n_write=131904 bw_util=0.1225
n_activity=1416356 dram_eff=0.5691
bk0: 17916a 6413838i bk1: 17924a 6419467i bk2: 17744a 6417719i bk3: 17720a 6420797i bk4: 17068a 6425506i bk5: 17052a 6429691i bk6: 15924a 6433137i bk7: 15908a 6437494i bk8: 15880a 6435417i bk9: 15872a 6438273i bk10: 15920a 6436313i bk11: 15924a 6441250i bk12: 17124a 6422674i bk13: 17116a 6428680i bk14: 18020a 6410385i bk15: 18008a 6409522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.508231
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6579703 n_nop=6147503 n_act=14364 n_pre=14348 n_req=100872 n_rd=271392 n_write=132096 bw_util=0.1226
n_activity=1416798 dram_eff=0.5696
bk0: 17944a 6414951i bk1: 17936a 6420331i bk2: 17732a 6417503i bk3: 17744a 6420765i bk4: 17064a 6425942i bk5: 17056a 6429726i bk6: 15932a 6434946i bk7: 15916a 6438744i bk8: 15720a 6433981i bk9: 15716a 6433989i bk10: 16200a 6433043i bk11: 16188a 6437772i bk12: 17108a 6423459i bk13: 17116a 6427810i bk14: 18020a 6412518i bk15: 18000a 6411901i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.510902
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7ff1100e27c0 :  mf: uid=15424899, sid19:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (8875082), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6579703 n_nop=6147759 n_act=14464 n_pre=14448 n_req=100758 n_rd=271128 n_write=131904 bw_util=0.1225
n_activity=1419768 dram_eff=0.5677
bk0: 17928a 6415957i bk1: 17924a 6419927i bk2: 17768a 6418126i bk3: 17748a 6422269i bk4: 16972a 6427992i bk5: 16956a 6430216i bk6: 15920a 6432681i bk7: 15912a 6437752i bk8: 15688a 6435463i bk9: 15692a 6441662i bk10: 16208a 6433846i bk11: 16200a 6437597i bk12: 17100a 6422449i bk13: 17112a 6427285i bk14: 18004a 6408667i bk15: 17996a 6411979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.501909
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6579703 n_nop=6147947 n_act=14338 n_pre=14322 n_req=100774 n_rd=271192 n_write=131904 bw_util=0.1225
n_activity=1416689 dram_eff=0.5691
bk0: 18224a 6411031i bk1: 18220a 6413898i bk2: 17728a 6415033i bk3: 17736a 6419969i bk4: 16968a 6430896i bk5: 16944a 6432803i bk6: 15920a 6435671i bk7: 15908a 6439352i bk8: 15720a 6435111i bk9: 15712a 6438728i bk10: 16200a 6432981i bk11: 16200a 6438697i bk12: 17124a 6423639i bk13: 17112a 6429213i bk14: 17752a 6413857i bk15: 17724a 6416655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.508428
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ff1100d7050 :  mf: uid=15424898, sid19:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (8875087), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6579703 n_nop=6147643 n_act=14325 n_pre=14309 n_req=100857 n_rd=271330 n_write=132096 bw_util=0.1226
n_activity=1420515 dram_eff=0.568
bk0: 18204a 6412553i bk1: 18204a 6417836i bk2: 17752a 6417750i bk3: 17732a 6419063i bk4: 16964a 6429057i bk5: 16942a 6430215i bk6: 15912a 6434518i bk7: 15900a 6438144i bk8: 15700a 6436742i bk9: 15700a 6440199i bk10: 16040a 6434420i bk11: 16032a 6438669i bk12: 17400a 6419343i bk13: 17408a 6423618i bk14: 17724a 6415085i bk15: 17716a 6416024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.503781

========= L2 cache stats =========
L2_cache_bank[0]: Access = 50768, Miss = 33907, Miss_rate = 0.668, Pending_hits = 362, Reservation_fails = 0
L2_cache_bank[1]: Access = 50716, Miss = 33879, Miss_rate = 0.668, Pending_hits = 1243, Reservation_fails = 0
L2_cache_bank[2]: Access = 50740, Miss = 33917, Miss_rate = 0.668, Pending_hits = 333, Reservation_fails = 0
L2_cache_bank[3]: Access = 50736, Miss = 33901, Miss_rate = 0.668, Pending_hits = 1258, Reservation_fails = 0
L2_cache_bank[4]: Access = 50760, Miss = 33926, Miss_rate = 0.668, Pending_hits = 345, Reservation_fails = 0
L2_cache_bank[5]: Access = 50748, Miss = 33905, Miss_rate = 0.668, Pending_hits = 1261, Reservation_fails = 0
L2_cache_bank[6]: Access = 50700, Miss = 33917, Miss_rate = 0.669, Pending_hits = 338, Reservation_fails = 0
L2_cache_bank[7]: Access = 50700, Miss = 33902, Miss_rate = 0.669, Pending_hits = 1269, Reservation_fails = 0
L2_cache_bank[8]: Access = 50776, Miss = 33929, Miss_rate = 0.668, Pending_hits = 365, Reservation_fails = 0
L2_cache_bank[9]: Access = 50788, Miss = 33913, Miss_rate = 0.668, Pending_hits = 1296, Reservation_fails = 0
L2_cache_bank[10]: Access = 50764, Miss = 33914, Miss_rate = 0.668, Pending_hits = 365, Reservation_fails = 0
L2_cache_bank[11]: Access = 50740, Miss = 33903, Miss_rate = 0.668, Pending_hits = 1263, Reservation_fails = 0
L2_cache_bank[12]: Access = 50716, Miss = 33899, Miss_rate = 0.668, Pending_hits = 335, Reservation_fails = 0
L2_cache_bank[13]: Access = 50740, Miss = 33881, Miss_rate = 0.668, Pending_hits = 1254, Reservation_fails = 1
L2_cache_bank[14]: Access = 50812, Miss = 33930, Miss_rate = 0.668, Pending_hits = 351, Reservation_fails = 0
L2_cache_bank[15]: Access = 50812, Miss = 33918, Miss_rate = 0.668, Pending_hits = 1277, Reservation_fails = 0
L2_cache_bank[16]: Access = 50752, Miss = 33897, Miss_rate = 0.668, Pending_hits = 339, Reservation_fails = 0
L2_cache_bank[17]: Access = 50728, Miss = 33885, Miss_rate = 0.668, Pending_hits = 1230, Reservation_fails = 0
L2_cache_bank[18]: Access = 50728, Miss = 33909, Miss_rate = 0.668, Pending_hits = 339, Reservation_fails = 0
L2_cache_bank[19]: Access = 50752, Miss = 33889, Miss_rate = 0.668, Pending_hits = 1249, Reservation_fails = 1
L2_cache_bank[20]: Access = 50812, Miss = 33924, Miss_rate = 0.668, Pending_hits = 340, Reservation_fails = 0
L2_cache_bank[21]: Access = 50812, Miss = 33909, Miss_rate = 0.667, Pending_hits = 1255, Reservation_fails = 0
L2_total_cache_accesses = 1116600
L2_total_cache_misses = 745954
L2_total_cache_miss_rate = 0.6681
L2_total_cache_pending_hits = 17667
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 348416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17499
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 387301
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 358635
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 753216
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 362880
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=3587104
icnt_total_pkts_simt_to_mem=2568120
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55324
	minimum = 6
	maximum = 44
Network latency average = 8.42757
	minimum = 6
	maximum = 44
Slowest packet = 2156763
Flit latency average = 6.89691
	minimum = 6
	maximum = 44
Slowest flit = 5945033
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237169
	minimum = 0.0187678 (at node 0)
	maximum = 0.0281518 (at node 19)
Accepted packet rate average = 0.0237169
	minimum = 0.0187678 (at node 0)
	maximum = 0.0281518 (at node 19)
Injected flit rate average = 0.0653672
	minimum = 0.0432477 (at node 0)
	maximum = 0.0866483 (at node 42)
Accepted flit rate average= 0.0653672
	minimum = 0.0601795 (at node 0)
	maximum = 0.0902693 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.60666 (24 samples)
	minimum = 6 (24 samples)
	maximum = 53.125 (24 samples)
Network latency average = 8.44816 (24 samples)
	minimum = 6 (24 samples)
	maximum = 49.7083 (24 samples)
Flit latency average = 6.92814 (24 samples)
	minimum = 6 (24 samples)
	maximum = 46.25 (24 samples)
Fragmentation average = 0 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0 (24 samples)
Injected packet rate average = 0.0219796 (24 samples)
	minimum = 0.0173931 (24 samples)
	maximum = 0.0260896 (24 samples)
Accepted packet rate average = 0.0219796 (24 samples)
	minimum = 0.0173931 (24 samples)
	maximum = 0.0260896 (24 samples)
Injected flit rate average = 0.060579 (24 samples)
	minimum = 0.0400795 (24 samples)
	maximum = 0.0803023 (24 samples)
Accepted flit rate average = 0.060579 (24 samples)
	minimum = 0.0557716 (24 samples)
	maximum = 0.083657 (24 samples)
Injected packet size average = 2.75615 (24 samples)
Accepted packet size average = 2.75615 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 27 min, 53 sec (8873 sec)
gpgpu_simulation_rate = 78031 (inst/sec)
gpgpu_simulation_rate = 1000 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 25: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 25 
gpu_sim_cycle = 38775
gpu_sim_insn = 28848876
gpu_ipc =     744.0071
gpu_tot_sim_cycle = 9136013
gpu_tot_sim_insn = 721221900
gpu_tot_ipc =      78.9427
gpu_tot_issued_cta = 1600
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 13469
partiton_reqs_in_parallel = 853050
partiton_reqs_in_parallel_total    = 77956736
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.6263
partiton_reqs_in_parallel_util = 853050
partiton_reqs_in_parallel_util_total    = 77956736
gpu_sim_cycle_parition_util = 38775
gpu_tot_sim_cycle_parition_util    = 3543488
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1116600
L2_BW  =     113.6772 GB/Sec
L2_BW_total  =      12.0669 GB/Sec
gpu_total_sim_rate=80466

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14480700
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 44800
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0364
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 43168
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14478260
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 44800
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14480700
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
120695, 116030, 116193, 120381, 120708, 116064, 116205, 120376, 33852, 32472, 32600, 22910, 
gpgpu_n_tot_thrd_icount = 832985600
gpgpu_n_tot_w_icount = 26030800
gpgpu_n_stall_shd_mem = 19745
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 784600
gpgpu_n_mem_write_global = 378000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19155200
gpgpu_n_store_insn = 11907000
gpgpu_n_shmem_insn = 78882200
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1433600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 676
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:741302	W0_Idle:3616434	W0_Scoreboard:169461552	W1:1512000	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:10204500	W32:14314300
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6276800 {8:784600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 51408000 {136:378000,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 88561600 {40:189000,136:595600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3024000 {8:378000,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1839 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 9136012 
mrq_lat_table:531646 	85436 	55479 	129198 	151999 	111678 	63173 	25692 	1155 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	736245 	400694 	841 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	25 	1016555 	44828 	292 	0 	76556 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	656912 	125784 	1924 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	45360 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2994 	122 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.417816  7.186023  7.373802  7.419078  6.912355  6.820646  7.497506  7.410604  7.731738  7.549816  7.028736  6.683060  8.109243  8.142340  7.132995  7.052261 
dram[1]:  7.506438  7.472222  7.044652  7.043659  6.400574  6.287324  7.998669  7.642494  7.768354  7.847826  6.699453  6.595264  7.814815  7.396495  7.159021  6.735125 
dram[2]:  7.582803  7.670247  7.601571  7.591928  6.956386  6.726633  7.674329  7.281212  7.680851  7.324583  7.049482  6.728571  8.026128  7.815972  6.641001  6.512748 
dram[3]:  7.618337  7.503151  7.097382  7.069937  6.495636  6.395415  7.838120  7.569987  7.366907  7.199296  6.811594  6.638043  7.768700  7.571749  7.181250  6.639692 
dram[4]:  7.746204  7.703344  7.626547  7.468578  6.812435  6.518849  7.438406  7.425814  7.446602  7.095954  7.573201  7.400000  7.827346  7.520044  6.777996  6.542695 
dram[5]:  7.417373  7.140816  7.202505  7.097737  6.597390  6.495059  8.120052  7.977951  7.090069  7.239387  7.142690  6.722467  8.014252  7.811343  6.974722  6.715677 
dram[6]:  7.839686  7.553996  7.626519  7.503808  6.658883  6.581326  7.667497  7.431159  7.473813  7.399276  7.193169  7.280096  7.304204  7.222101  6.951676  6.622180 
dram[7]:  7.543103  7.297184  7.149223  7.130165  7.044039  6.703476  7.947097  7.993506  6.730512  6.415074  7.164948  7.064407  8.136868  8.001212  6.986125  6.664144 
dram[8]:  7.458422  7.324607  7.460043  7.462703  6.470179  6.453373  7.882202  7.673316  7.433497  7.077374  7.062077  7.083805  7.454237  7.260726  6.900098  6.521297 
dram[9]:  7.346352  7.083251  7.038775  7.026476  7.328829  6.895016  7.590629  7.710526  6.828249  6.616648  7.376179  7.124146  8.172029  7.829182  7.044898  6.835481 
dram[10]:  7.738895  7.582803  7.252101  7.331562  6.592705  6.567677  8.044444  8.093421  7.318788  7.103529  7.003409  7.025085  7.601351  7.403509  6.924699  6.610738 
average row locality = 1155458/159972 = 7.222877
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4670      4667      4628      4626      4441      4436      4088      4085      4139      4138      4139      4139      4547      4542      4686      4677 
dram[1]:      4671      4669      4563      4555      4515      4516      4082      4082      4137      4137      4154      4151      4544      4545      4683      4678 
dram[2]:      4743      4741      4552      4551      4519      4513      4084      4082      4137      4138      4150      4147      4550      4545      4623      4620 
dram[3]:      4746      4743      4557      4552      4517      4516      4079      4078      4144      4141      4146      4143      4543      4546      4617      4615 
dram[4]:      4742      4741      4559      4553      4456      4453      4159      4156      4136      4138      4140      4141      4547      4545      4623      4619 
dram[5]:      4677      4673      4617      4616      4453      4455      4155      4151      4140      4139      4143      4140      4540      4541      4621      4620 
dram[6]:      4668      4670      4619      4613      4441      4437      4157      4153      4136      4134      4143      4144      4470      4468      4697      4694 
dram[7]:      4675      4673      4616      4619      4440      4438      4159      4155      4094      4093      4216      4213      4466      4468      4697      4692 
dram[8]:      4671      4670      4625      4620      4416      4412      4156      4154      4086      4087      4218      4216      4464      4467      4693      4691 
dram[9]:      4748      4747      4615      4617      4415      4409      4156      4153      4093      4091      4216      4216      4470      4467      4627      4620 
dram[10]:      4743      4743      4621      4616      4414      4409      4154      4151      4088      4088      4174      4172      4542      4544      4620      4618 
total reads: 777458
bank skew: 4748/4078 = 1.16
chip skew: 70714/70644 = 1.00
number of total write accesses:
dram[0]:      2325      2325      2296      2296      2105      2105      1925      1925      2000      2000      1976      1976      2208      2208      2340      2340 
dram[1]:      2325      2325      2221      2221      2180      2180      1925      1925      2000      2000      1976      1976      2208      2208      2340      2340 
dram[2]:      2400      2400      2221      2221      2180      2180      1925      1925      2000      2000      1976      1976      2208      2208      2277      2277 
dram[3]:      2400      2400      2221      2221      2180      2180      1925      1925      2000      2000      1964      1964      2208      2208      2277      2277 
dram[4]:      2400      2400      2221      2221      2118      2118      2000      2000      2000      2000      1964      1964      2208      2208      2277      2277 
dram[5]:      2325      2325      2283      2283      2118      2118      2000      2000      2000      2000      1964      1964      2208      2208      2277      2277 
dram[6]:      2325      2325      2283      2283      2118      2118      2000      2000      2000      2000      1964      1964      2133      2133      2352      2352 
dram[7]:      2325      2325      2283      2283      2118      2118      2000      2000      1950      1950      2039      2039      2133      2133      2352      2352 
dram[8]:      2325      2325      2283      2283      2093      2093      2000      2000      1950      1950      2039      2039      2133      2133      2352      2352 
dram[9]:      2400      2400      2283      2283      2093      2093      2000      2000      1950      1950      2039      2039      2133      2133      2277      2277 
dram[10]:      2400      2400      2283      2283      2093      2093      2000      2000      1950      1950      1989      1989      2208      2208      2277      2277 
total reads: 378000
bank skew: 2400/1925 = 1.25
chip skew: 34400/34350 = 1.00
average mf latency per bank:
dram[0]:       2393      1286      2321      1208      2382      1194      2586      1283      2516      1262      2492      1283      2400      1311      2419      1300
dram[1]:       2399      1288      2341      1235      2383      1174      2588      1286      2499      1262      2487      1280      2408      1311      2392      1300
dram[2]:       2397      1263      2351      1237      2366      1174      2594      1285      2499      1261      2460      1282      2418      1309      2402      1308
dram[3]:       2380      1260      2347      1236      2364      1174      2589      1287      2503      1261      2459      1291      2429      1311      2417      1310
dram[4]:       2386      1259      2347      1236      2365      1205      2575      1258      2534      1263      2460      1293      2398      1313      2417      1308
dram[5]:       2377      1266      2335      1202      2403      1207      2577      1259      2514      1262      2456      1291      2414      1315      2416      1311
dram[6]:       2393      1267      2320      1203      2413      1208      2581      1259      2495      1263      2462      1294      2435      1341      2416      1299
dram[7]:       2390      1269      2324      1201      2380      1209      2598      1259      2509      1292      2459      1268      2442      1346      2402      1298
dram[8]:       2380      1276      2338      1202      2388      1196      2605      1259      2529      1294      2451      1267      2443      1347      2402      1299
dram[9]:       2369      1256      2373      1200      2384      1197      2563      1259      2521      1278      2459      1267      2432      1342      2400      1322
dram[10]:       2376      1258      2344      1205      2385      1198      2575      1259      2516      1280      2455      1284      2426      1316      2435      1327
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6651701 n_nop=6203041 n_act=14342 n_pre=14326 n_req=104998 n_rd=282592 n_write=137400 bw_util=0.1263
n_activity=1470767 dram_eff=0.5711
bk0: 18680a 6480857i bk1: 18668a 6486105i bk2: 18512a 6482376i bk3: 18504a 6487354i bk4: 17764a 6494296i bk5: 17744a 6496217i bk6: 16352a 6502696i bk7: 16340a 6508513i bk8: 16556a 6501404i bk9: 16552a 6503708i bk10: 16556a 6501245i bk11: 16556a 6506649i bk12: 18188a 6486445i bk13: 18168a 6493366i bk14: 18744a 6474155i bk15: 18708a 6478455i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.527499
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6651701 n_nop=6202275 n_act=14657 n_pre=14641 n_req=105032 n_rd=282728 n_write=137400 bw_util=0.1263
n_activity=1479390 dram_eff=0.568
bk0: 18684a 6480397i bk1: 18676a 6486240i bk2: 18252a 6484376i bk3: 18220a 6489937i bk4: 18060a 6487943i bk5: 18064a 6491831i bk6: 16328a 6505255i bk7: 16328a 6507936i bk8: 16548a 6503045i bk9: 16548a 6505397i bk10: 16616a 6503583i bk11: 16604a 6506861i bk12: 18176a 6486889i bk13: 18180a 6490691i bk14: 18732a 6475626i bk15: 18712a 6480256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.522228
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6651701 n_nop=6202557 n_act=14442 n_pre=14426 n_req=105069 n_rd=282780 n_write=137496 bw_util=0.1264
n_activity=1472070 dram_eff=0.571
bk0: 18972a 6475186i bk1: 18964a 6481319i bk2: 18208a 6483797i bk3: 18204a 6491184i bk4: 18076a 6490493i bk5: 18052a 6493891i bk6: 16336a 6503912i bk7: 16328a 6507811i bk8: 16548a 6502821i bk9: 16552a 6505318i bk10: 16600a 6501653i bk11: 16588a 6508202i bk12: 18200a 6485217i bk13: 18180a 6493074i bk14: 18492a 6477351i bk15: 18480a 6479304i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.522073
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6651701 n_nop=6202179 n_act=14703 n_pre=14687 n_req=105033 n_rd=282732 n_write=137400 bw_util=0.1263
n_activity=1474618 dram_eff=0.5698
bk0: 18984a 6475247i bk1: 18972a 6482150i bk2: 18228a 6485240i bk3: 18208a 6488469i bk4: 18068a 6488499i bk5: 18064a 6491460i bk6: 16316a 6502521i bk7: 16312a 6507350i bk8: 16576a 6500117i bk9: 16564a 6503741i bk10: 16584a 6504723i bk11: 16572a 6508334i bk12: 18172a 6483697i bk13: 18184a 6489055i bk14: 18468a 6478685i bk15: 18460a 6481414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.524464
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7ff1106f2ab0 :  mf: uid=16067543, sid01:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (9136012), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6651701 n_nop=6202525 n_act=14428 n_pre=14412 n_req=105084 n_rd=282832 n_write=137504 bw_util=0.1264
n_activity=1476517 dram_eff=0.5694
bk0: 18968a 6477441i bk1: 18964a 6481839i bk2: 18236a 6486637i bk3: 18212a 6490036i bk4: 17824a 6491691i bk5: 17812a 6494775i bk6: 16636a 6499478i bk7: 16624a 6503992i bk8: 16544a 6502102i bk9: 16552a 6503298i bk10: 16560a 6505154i bk11: 16564a 6511122i bk12: 18188a 6485245i bk13: 18180a 6491227i bk14: 18492a 6477950i bk15: 18476a 6480882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.520835
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6651701 n_nop=6202413 n_act=14590 n_pre=14574 n_req=105031 n_rd=282724 n_write=137400 bw_util=0.1263
n_activity=1476534 dram_eff=0.5691
bk0: 18708a 6478326i bk1: 18692a 6486789i bk2: 18468a 6485628i bk3: 18464a 6485396i bk4: 17812a 6490261i bk5: 17820a 6494992i bk6: 16620a 6501574i bk7: 16604a 6505803i bk8: 16560a 6499882i bk9: 16556a 6501896i bk10: 16572a 6504698i bk11: 16560a 6510080i bk12: 18160a 6485750i bk13: 18164a 6491347i bk14: 18484a 6480431i bk15: 18480a 6485196i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.52283
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6651701 n_nop=6202765 n_act=14488 n_pre=14472 n_req=104994 n_rd=282576 n_write=137400 bw_util=0.1263
n_activity=1472272 dram_eff=0.5705
bk0: 18672a 6478861i bk1: 18680a 6485511i bk2: 18476a 6483980i bk3: 18452a 6486879i bk4: 17764a 6491625i bk5: 17748a 6496106i bk6: 16628a 6499054i bk7: 16612a 6504070i bk8: 16544a 6501646i bk9: 16536a 6504145i bk10: 16572a 6502319i bk11: 16576a 6507952i bk12: 17880a 6487886i bk13: 17872a 6494587i bk14: 18788a 6475482i bk15: 18776a 6474622i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.524113
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6651701 n_nop=6202113 n_act=14574 n_pre=14558 n_req=105114 n_rd=282856 n_write=137600 bw_util=0.1264
n_activity=1472385 dram_eff=0.5711
bk0: 18700a 6480315i bk1: 18692a 6486268i bk2: 18464a 6483173i bk3: 18476a 6486789i bk4: 17760a 6492196i bk5: 17752a 6496267i bk6: 16636a 6501203i bk7: 16620a 6504864i bk8: 16376a 6500466i bk9: 16372a 6500499i bk10: 16864a 6499238i bk11: 16852a 6503789i bk12: 17864a 6488579i bk13: 17872a 6493310i bk14: 18788a 6477653i bk15: 18768a 6476797i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.526084
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6651701 n_nop=6202393 n_act=14670 n_pre=14654 n_req=104996 n_rd=282584 n_write=137400 bw_util=0.1263
n_activity=1475681 dram_eff=0.5692
bk0: 18684a 6481666i bk1: 18680a 6485711i bk2: 18500a 6483881i bk3: 18480a 6488255i bk4: 17664a 6494200i bk5: 17648a 6496654i bk6: 16624a 6498785i bk7: 16616a 6503908i bk8: 16344a 6501662i bk9: 16348a 6507917i bk10: 16872a 6500016i bk11: 16864a 6504191i bk12: 17856a 6487489i bk13: 17868a 6492806i bk14: 18772a 6473407i bk15: 18764a 6476834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.517556
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ff11024eca0 :  mf: uid=16067544, sid01:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (9136012), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6651701 n_nop=6202583 n_act=14548 n_pre=14532 n_req=105010 n_rd=282638 n_write=137400 bw_util=0.1263
n_activity=1472437 dram_eff=0.5705
bk0: 18992a 6476685i bk1: 18988a 6479775i bk2: 18460a 6480522i bk3: 18466a 6485895i bk4: 17660a 6497412i bk5: 17636a 6499222i bk6: 16624a 6501830i bk7: 16612a 6505536i bk8: 16372a 6501463i bk9: 16364a 6505114i bk10: 16864a 6498647i bk11: 16864a 6505177i bk12: 17880a 6488925i bk13: 17868a 6494657i bk14: 18508a 6478698i bk15: 18480a 6482490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.522534
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6651701 n_nop=6202267 n_act=14531 n_pre=14515 n_req=105097 n_rd=282788 n_write=137600 bw_util=0.1264
n_activity=1476451 dram_eff=0.5695
bk0: 18972a 6477995i bk1: 18972a 6483800i bk2: 18484a 6483496i bk3: 18464a 6485195i bk4: 17656a 6495653i bk5: 17636a 6496729i bk6: 16616a 6500594i bk7: 16604a 6504467i bk8: 16352a 6502749i bk9: 16352a 6506478i bk10: 16696a 6500786i bk11: 16688a 6505317i bk12: 18168a 6484430i bk13: 18176a 6489038i bk14: 18480a 6480068i bk15: 18472a 6481307i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.519798

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52881, Miss = 35338, Miss_rate = 0.668, Pending_hits = 365, Reservation_fails = 0
L2_cache_bank[1]: Access = 52828, Miss = 35310, Miss_rate = 0.668, Pending_hits = 1246, Reservation_fails = 0
L2_cache_bank[2]: Access = 52853, Miss = 35349, Miss_rate = 0.669, Pending_hits = 337, Reservation_fails = 0
L2_cache_bank[3]: Access = 52850, Miss = 35333, Miss_rate = 0.669, Pending_hits = 1261, Reservation_fails = 0
L2_cache_bank[4]: Access = 52875, Miss = 35358, Miss_rate = 0.669, Pending_hits = 349, Reservation_fails = 0
L2_cache_bank[5]: Access = 52863, Miss = 35337, Miss_rate = 0.668, Pending_hits = 1265, Reservation_fails = 0
L2_cache_bank[6]: Access = 52813, Miss = 35349, Miss_rate = 0.669, Pending_hits = 341, Reservation_fails = 0
L2_cache_bank[7]: Access = 52812, Miss = 35334, Miss_rate = 0.669, Pending_hits = 1273, Reservation_fails = 0
L2_cache_bank[8]: Access = 52890, Miss = 35362, Miss_rate = 0.669, Pending_hits = 368, Reservation_fails = 0
L2_cache_bank[9]: Access = 52903, Miss = 35346, Miss_rate = 0.668, Pending_hits = 1299, Reservation_fails = 0
L2_cache_bank[10]: Access = 52878, Miss = 35346, Miss_rate = 0.668, Pending_hits = 368, Reservation_fails = 0
L2_cache_bank[11]: Access = 52853, Miss = 35335, Miss_rate = 0.669, Pending_hits = 1266, Reservation_fails = 0
L2_cache_bank[12]: Access = 52828, Miss = 35331, Miss_rate = 0.669, Pending_hits = 340, Reservation_fails = 0
L2_cache_bank[13]: Access = 52853, Miss = 35313, Miss_rate = 0.668, Pending_hits = 1258, Reservation_fails = 1
L2_cache_bank[14]: Access = 52928, Miss = 35363, Miss_rate = 0.668, Pending_hits = 355, Reservation_fails = 0
L2_cache_bank[15]: Access = 52928, Miss = 35351, Miss_rate = 0.668, Pending_hits = 1281, Reservation_fails = 0
L2_cache_bank[16]: Access = 52866, Miss = 35329, Miss_rate = 0.668, Pending_hits = 341, Reservation_fails = 0
L2_cache_bank[17]: Access = 52841, Miss = 35317, Miss_rate = 0.668, Pending_hits = 1233, Reservation_fails = 0
L2_cache_bank[18]: Access = 52840, Miss = 35340, Miss_rate = 0.669, Pending_hits = 342, Reservation_fails = 0
L2_cache_bank[19]: Access = 52865, Miss = 35320, Miss_rate = 0.668, Pending_hits = 1252, Reservation_fails = 1
L2_cache_bank[20]: Access = 52928, Miss = 35356, Miss_rate = 0.668, Pending_hits = 344, Reservation_fails = 0
L2_cache_bank[21]: Access = 52928, Miss = 35341, Miss_rate = 0.668, Pending_hits = 1259, Reservation_fails = 0
L2_total_cache_accesses = 1163104
L2_total_cache_misses = 777458
L2_total_cache_miss_rate = 0.6684
L2_total_cache_pending_hits = 17743
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 363340
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17575
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 403685
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 373755
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 784600
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 378000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=3736464
icnt_total_pkts_simt_to_mem=2675104
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54967
	minimum = 6
	maximum = 48
Network latency average = 8.4265
	minimum = 6
	maximum = 48
Slowest packet = 2235083
Flit latency average = 6.88771
	minimum = 6
	maximum = 44
Slowest flit = 6160543
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239872
	minimum = 0.0189818 (at node 5)
	maximum = 0.0284727 (at node 0)
Accepted packet rate average = 0.0239872
	minimum = 0.0189818 (at node 5)
	maximum = 0.0284727 (at node 0)
Injected flit rate average = 0.0661123
	minimum = 0.0437407 (at node 5)
	maximum = 0.087636 (at node 42)
Accepted flit rate average= 0.0661123
	minimum = 0.0608655 (at node 5)
	maximum = 0.0912983 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.60438 (25 samples)
	minimum = 6 (25 samples)
	maximum = 52.92 (25 samples)
Network latency average = 8.4473 (25 samples)
	minimum = 6 (25 samples)
	maximum = 49.64 (25 samples)
Flit latency average = 6.92652 (25 samples)
	minimum = 6 (25 samples)
	maximum = 46.16 (25 samples)
Fragmentation average = 0 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0 (25 samples)
Injected packet rate average = 0.0220599 (25 samples)
	minimum = 0.0174566 (25 samples)
	maximum = 0.0261849 (25 samples)
Accepted packet rate average = 0.0220599 (25 samples)
	minimum = 0.0174566 (25 samples)
	maximum = 0.0261849 (25 samples)
Injected flit rate average = 0.0608003 (25 samples)
	minimum = 0.040226 (25 samples)
	maximum = 0.0805957 (25 samples)
Accepted flit rate average = 0.0608003 (25 samples)
	minimum = 0.0559753 (25 samples)
	maximum = 0.0839627 (25 samples)
Injected packet size average = 2.75615 (25 samples)
Accepted packet size average = 2.75615 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 29 min, 23 sec (8963 sec)
gpgpu_simulation_rate = 80466 (inst/sec)
gpgpu_simulation_rate = 1019 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 26: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 26 
gpu_sim_cycle = 39149
gpu_sim_insn = 28848876
gpu_ipc =     736.8994
gpu_tot_sim_cycle = 9397312
gpu_tot_sim_insn = 750070776
gpu_tot_ipc =      79.8176
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 13642
partiton_reqs_in_parallel = 861278
partiton_reqs_in_parallel_total    = 78809786
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.4781
partiton_reqs_in_parallel_util = 861278
partiton_reqs_in_parallel_util_total    = 78809786
gpu_sim_cycle_parition_util = 39149
gpu_tot_sim_cycle_parition_util    = 3582263
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1163104
L2_BW  =     112.5913 GB/Sec
L2_BW_total  =      12.2005 GB/Sec
gpu_total_sim_rate=82834

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15059928
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 46592
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0350
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 44960
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15057488
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 46592
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15059928
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
125522, 120665, 120840, 125195, 125535, 120702, 120852, 125189, 33852, 32472, 32600, 22910, 
gpgpu_n_tot_thrd_icount = 866305024
gpgpu_n_tot_w_icount = 27072032
gpgpu_n_stall_shd_mem = 19774
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 815984
gpgpu_n_mem_write_global = 393120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19921408
gpgpu_n_store_insn = 12383280
gpgpu_n_shmem_insn = 82037488
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1490944
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 705
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:771097	W0_Idle:3631693	W0_Scoreboard:170600881	W1:1572480	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:10612680	W32:14886872
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6527872 {8:815984,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 53464320 {136:393120,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 92104064 {40:196560,136:619424,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3144960 {8:393120,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1777 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 9397311 
mrq_lat_table:550816 	87937 	57530 	134736 	158962 	117291 	66432 	27204 	1172 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	764863 	418569 	852 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	26 	1060843 	47035 	300 	0 	76556 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	683588 	130450 	1966 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	60480 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3070 	124 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.240796  7.014465  7.233701  7.290192  6.804586  6.705998  7.454654  7.337250  7.642344  7.471345  6.958470  6.618503  7.930995  8.034404  7.098154  6.994247 
dram[1]:  7.411405  7.364372  6.975321  6.988119  6.299639  6.194321  7.890013  7.537440  7.713768  7.846437  6.592975  6.522495  7.609120  7.210906  7.054106  6.608696 
dram[2]:  7.460844  7.526849  7.497343  7.504255  6.840353  6.589235  7.622711  7.248548  7.522968  7.161435  6.978118  6.675393  7.943375  7.710671  6.587695  6.442947 
dram[3]:  7.509091  7.372024  7.052947  6.999008  6.341508  6.205333  7.720297  7.433850  7.299087  7.188976  6.723044  6.573940  7.566955  7.402323  7.083004  6.538321 
dram[4]:  7.644033  7.603889  7.569132  7.403987  6.698925  6.389925  7.355173  7.309714  7.340230  6.981421  7.431579  7.287844  7.687500  7.385669  6.667286  6.447842 
dram[5]:  7.327968  7.054264  7.116832  6.991245  6.499051  6.368030  8.033919  7.861009  7.037445  7.211061  7.047672  6.625652  7.860830  7.655738  6.902791  6.645968 
dram[6]:  7.789079  7.455943  7.544596  7.460021  6.542584  6.482922  7.517039  7.264773  7.399768  7.279361  7.094866  7.192307  7.206099  7.114226  6.824022  6.541071 
dram[7]:  7.430612  7.158309  7.011707  6.953578  6.926038  6.545977  7.870849  7.895061  6.663136  6.365385  7.077174  6.967880  8.019906  7.874712  6.907634  6.592259 
dram[8]:  7.396341  7.240796  7.403292  7.436401  6.364915  6.373120  7.733978  7.540094  7.355972  7.020112  6.965775  6.971092  7.362366  7.165272  6.763619  6.401224 
dram[9]:  7.198451  6.968135  6.869981  6.871893  7.201698  6.784785  7.515864  7.610714  6.770721  6.570533  7.258640  6.963636  8.033998  7.731377  6.982490  6.784295 
dram[10]:  7.637205  7.551829  7.149106  7.252270  6.490909  6.455238  7.923172  7.949005  7.299652  7.061798  6.935135  6.970652  7.461129  7.232198  6.829524  6.499547 
average row locality = 1202082/168808 = 7.121001
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4859      4856      4820      4818      4628      4623      4245      4242      4309      4308      4313      4313      4723      4718      4873      4864 
dram[1]:      4860      4858      4752      4744      4705      4706      4239      4239      4307      4307      4328      4325      4720      4721      4870      4865 
dram[2]:      4935      4933      4741      4740      4709      4703      4241      4239      4307      4308      4324      4321      4726      4721      4808      4805 
dram[3]:      4938      4935      4746      4741      4707      4706      4236      4235      4314      4311      4319      4316      4719      4722      4802      4800 
dram[4]:      4934      4933      4748      4742      4643      4640      4319      4316      4306      4308      4313      4314      4723      4721      4808      4804 
dram[5]:      4866      4862      4809      4808      4640      4642      4315      4311      4310      4309      4316      4313      4716      4717      4806      4805 
dram[6]:      4857      4859      4811      4805      4627      4623      4317      4313      4306      4304      4316      4317      4643      4641      4885      4882 
dram[7]:      4864      4862      4808      4811      4626      4624      4319      4315      4262      4261      4392      4389      4639      4641      4885      4880 
dram[8]:      4860      4859      4817      4812      4601      4597      4316      4314      4254      4255      4394      4392      4637      4640      4881      4879 
dram[9]:      4940      4939      4807      4809      4600      4594      4316      4313      4262      4260      4392      4392      4643      4640      4812      4805 
dram[10]:      4935      4935      4813      4808      4599      4594      4314      4311      4257      4257      4348      4346      4718      4720      4805      4803 
total reads: 808962
bank skew: 4940/4235 = 1.17
chip skew: 73578/73506 = 1.00
number of total write accesses:
dram[0]:      2418      2418      2392      2392      2197      2197      2002      2002      2080      2080      2054      2054      2288      2288      2431      2431 
dram[1]:      2418      2418      2314      2314      2275      2275      2002      2002      2080      2080      2054      2054      2288      2288      2431      2431 
dram[2]:      2496      2496      2314      2314      2275      2275      2002      2002      2080      2080      2054      2054      2288      2288      2366      2366 
dram[3]:      2496      2496      2314      2314      2275      2275      2002      2002      2080      2080      2041      2041      2288      2288      2366      2366 
dram[4]:      2496      2496      2314      2314      2210      2210      2080      2080      2080      2080      2041      2041      2288      2288      2366      2366 
dram[5]:      2418      2418      2379      2379      2210      2210      2080      2080      2080      2080      2041      2041      2288      2288      2366      2366 
dram[6]:      2418      2418      2379      2379      2210      2210      2080      2080      2080      2080      2041      2041      2210      2210      2444      2444 
dram[7]:      2418      2418      2379      2379      2210      2210      2080      2080      2028      2028      2119      2119      2210      2210      2444      2444 
dram[8]:      2418      2418      2379      2379      2184      2184      2080      2080      2028      2028      2119      2119      2210      2210      2444      2444 
dram[9]:      2496      2496      2379      2379      2184      2184      2080      2080      2028      2028      2119      2119      2210      2210      2366      2366 
dram[10]:      2496      2496      2379      2379      2184      2184      2080      2080      2028      2028      2067      2067      2288      2288      2366      2366 
total reads: 393120
bank skew: 2496/2002 = 1.25
chip skew: 35776/35724 = 1.00
average mf latency per bank:
dram[0]:       2309      1244      2237      1169      2293      1154      2498      1243      2427      1222      2402      1241      2321      1271      2336      1259
dram[1]:       2315      1247      2257      1194      2294      1135      2500      1246      2410      1221      2398      1238      2329      1272      2310      1259
dram[2]:       2313      1223      2266      1196      2278      1135      2506      1245      2410      1221      2372      1240      2338      1269      2319      1266
dram[3]:       2297      1220      2262      1196      2276      1134      2501      1248      2414      1221      2371      1249      2349      1271      2333      1268
dram[4]:       2303      1218      2262      1196      2277      1165      2487      1220      2443      1222      2372      1251      2319      1273      2333      1266
dram[5]:       2294      1226      2251      1163      2313      1166      2489      1220      2425      1222      2368      1249      2334      1275      2332      1269
dram[6]:       2309      1226      2236      1163      2324      1168      2492      1220      2406      1222      2374      1252      2355      1301      2332      1258
dram[7]:       2306      1229      2240      1162      2292      1168      2509      1220      2420      1250      2371      1227      2361      1305      2319      1257
dram[8]:       2296      1235      2253      1162      2300      1156      2516      1220      2439      1252      2363      1227      2363      1306      2319      1258
dram[9]:       2286      1216      2287      1160      2296      1157      2475      1220      2431      1237      2372      1226      2352      1302      2317      1280
dram[10]:       2293      1218      2260      1166      2297      1158      2486      1220      2426      1238      2367      1242      2346      1277      2351      1285
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6724394 n_nop=6257198 n_act=15134 n_pre=15118 n_req=109236 n_rd=294048 n_write=142896 bw_util=0.13
n_activity=1530131 dram_eff=0.5711
bk0: 19436a 6545854i bk1: 19424a 6551515i bk2: 19280a 6547413i bk3: 19272a 6552893i bk4: 18512a 6559861i bk5: 18492a 6561744i bk6: 16980a 6569637i bk7: 16968a 6575698i bk8: 17236a 6567807i bk9: 17232a 6570340i bk10: 17252a 6567489i bk11: 17252a 6573162i bk12: 18892a 6552588i bk13: 18872a 6559840i bk14: 19492a 6539503i bk15: 19456a 6543965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.548172
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6724394 n_nop=6256396 n_act=15467 n_pre=15451 n_req=109270 n_rd=294184 n_write=142896 bw_util=0.13
n_activity=1538549 dram_eff=0.5682
bk0: 19440a 6545585i bk1: 19432a 6551907i bk2: 19008a 6549725i bk3: 18976a 6555686i bk4: 18820a 6553200i bk5: 18824a 6557432i bk6: 16956a 6571727i bk7: 16956a 6574724i bk8: 17228a 6569567i bk9: 17228a 6572161i bk10: 17312a 6569864i bk11: 17300a 6573329i bk12: 18880a 6552711i bk13: 18884a 6556924i bk14: 19480a 6541146i bk15: 19460a 6545443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.542951
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6724394 n_nop=6256710 n_act=15228 n_pre=15212 n_req=109311 n_rd=294244 n_write=143000 bw_util=0.13
n_activity=1531110 dram_eff=0.5711
bk0: 19740a 6540194i bk1: 19732a 6546362i bk2: 18964a 6548936i bk3: 18960a 6556652i bk4: 18836a 6555858i bk5: 18812a 6559447i bk6: 16964a 6570470i bk7: 16956a 6574847i bk8: 17228a 6569377i bk9: 17232a 6571823i bk10: 17296a 6568007i bk11: 17284a 6574809i bk12: 18904a 6551526i bk13: 18884a 6559341i bk14: 19232a 6542935i bk15: 19220a 6544837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.543351
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6724394 n_nop=6256248 n_act=15539 n_pre=15523 n_req=109271 n_rd=294188 n_write=142896 bw_util=0.13
n_activity=1534570 dram_eff=0.5697
bk0: 19752a 6540346i bk1: 19740a 6547502i bk2: 18984a 6550280i bk3: 18964a 6554312i bk4: 18828a 6553749i bk5: 18824a 6556673i bk6: 16944a 6569005i bk7: 16940a 6573973i bk8: 17256a 6566712i bk9: 17244a 6570475i bk10: 17276a 6571095i bk11: 17264a 6575044i bk12: 18876a 6549820i bk13: 18888a 6554960i bk14: 19208a 6544122i bk15: 19200a 6546751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.544427
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ff110fef380 :  mf: uid=16710188, sid07:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (9397311), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6724394 n_nop=6256650 n_act=15236 n_pre=15220 n_req=109322 n_rd=294288 n_write=143000 bw_util=0.1301
n_activity=1535712 dram_eff=0.5695
bk0: 19736a 6542660i bk1: 19732a 6547386i bk2: 18992a 6552184i bk3: 18968a 6555809i bk4: 18572a 6557220i bk5: 18560a 6560454i bk6: 17276a 6565746i bk7: 17264a 6570501i bk8: 17224a 6568651i bk9: 17232a 6569922i bk10: 17252a 6571801i bk11: 17256a 6577577i bk12: 18892a 6551381i bk13: 18884a 6557052i bk14: 19232a 6543275i bk15: 19216a 6545990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.541972
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6724394 n_nop=6256570 n_act=15382 n_pre=15366 n_req=109269 n_rd=294180 n_write=142896 bw_util=0.13
n_activity=1536083 dram_eff=0.5691
bk0: 19464a 6543810i bk1: 19448a 6552214i bk2: 19236a 6550611i bk3: 19232a 6550557i bk4: 18560a 6556007i bk5: 18568a 6560625i bk6: 17260a 6568320i bk7: 17244a 6572154i bk8: 17240a 6566368i bk9: 17236a 6568751i bk10: 17264a 6571247i bk11: 17252a 6576923i bk12: 18864a 6551978i bk13: 18868a 6557286i bk14: 19224a 6546147i bk15: 19220a 6550951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.542311
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6724394 n_nop=6256922 n_act=15284 n_pre=15268 n_req=109230 n_rd=294024 n_write=142896 bw_util=0.13
n_activity=1531262 dram_eff=0.5707
bk0: 19428a 6544129i bk1: 19436a 6551267i bk2: 19244a 6549017i bk3: 19220a 6552779i bk4: 18508a 6556983i bk5: 18492a 6562014i bk6: 17268a 6565194i bk7: 17252a 6570556i bk8: 17224a 6568180i bk9: 17216a 6570674i bk10: 17264a 6568659i bk11: 17268a 6574892i bk12: 18572a 6554197i bk13: 18564a 6560813i bk14: 19540a 6540659i bk15: 19528a 6540211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.544284
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6724394 n_nop=6256210 n_act=15392 n_pre=15376 n_req=109354 n_rd=294312 n_write=143104 bw_util=0.1301
n_activity=1531804 dram_eff=0.5711
bk0: 19456a 6545683i bk1: 19448a 6551730i bk2: 19232a 6548102i bk3: 19244a 6551834i bk4: 18504a 6557393i bk5: 18496a 6561524i bk6: 17276a 6567690i bk7: 17260a 6571683i bk8: 17048a 6566775i bk9: 17044a 6567341i bk10: 17568a 6565801i bk11: 17556a 6570488i bk12: 18556a 6554969i bk13: 18564a 6559481i bk14: 19540a 6542999i bk15: 19520a 6542204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.546571
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6724394 n_nop=6256554 n_act=15464 n_pre=15448 n_req=109232 n_rd=294032 n_write=142896 bw_util=0.13
n_activity=1535037 dram_eff=0.5693
bk0: 19440a 6547030i bk1: 19436a 6551500i bk2: 19268a 6549347i bk3: 19248a 6554248i bk4: 18404a 6559884i bk5: 18388a 6562733i bk6: 17264a 6565381i bk7: 17256a 6570390i bk8: 17016a 6568174i bk9: 17020a 6574758i bk10: 17576a 6566177i bk11: 17568a 6570382i bk12: 18548a 6553612i bk13: 18560a 6558866i bk14: 19524a 6538794i bk15: 19516a 6541818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.538466
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6724394 n_nop=6256686 n_act=15366 n_pre=15350 n_req=109248 n_rd=294096 n_write=142896 bw_util=0.13
n_activity=1531388 dram_eff=0.5707
bk0: 19760a 6541808i bk1: 19756a 6544821i bk2: 19228a 6545346i bk3: 19236a 6550912i bk4: 18400a 6562848i bk5: 18376a 6565168i bk6: 17264a 6568470i bk7: 17252a 6572402i bk8: 17048a 6567854i bk9: 17040a 6572253i bk10: 17568a 6564907i bk11: 17568a 6571702i bk12: 18572a 6555198i bk13: 18560a 6561160i bk14: 19248a 6544391i bk15: 19220a 6548412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.542484
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ff1233a4a30 :  mf: uid=16710187, sid07:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (9397311), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6724394 n_nop=6256421 n_act=15317 n_pre=15301 n_req=109339 n_rd=294251 n_write=143104 bw_util=0.1301
n_activity=1535841 dram_eff=0.5695
bk0: 19740a 6543252i bk1: 19740a 6549560i bk2: 19252a 6548350i bk3: 19232a 6550699i bk4: 18396a 6561266i bk5: 18375a 6562797i bk6: 17256a 6567166i bk7: 17244a 6570693i bk8: 17028a 6569326i bk9: 17028a 6573023i bk10: 17392a 6567058i bk11: 17384a 6572003i bk12: 18872a 6550336i bk13: 18880a 6555017i bk14: 19220a 6545457i bk15: 19212a 6546445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.541575

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54994, Miss = 36770, Miss_rate = 0.669, Pending_hits = 369, Reservation_fails = 0
L2_cache_bank[1]: Access = 54940, Miss = 36742, Miss_rate = 0.669, Pending_hits = 1250, Reservation_fails = 0
L2_cache_bank[2]: Access = 54966, Miss = 36781, Miss_rate = 0.669, Pending_hits = 341, Reservation_fails = 0
L2_cache_bank[3]: Access = 54964, Miss = 36765, Miss_rate = 0.669, Pending_hits = 1265, Reservation_fails = 0
L2_cache_bank[4]: Access = 54990, Miss = 36791, Miss_rate = 0.669, Pending_hits = 355, Reservation_fails = 0
L2_cache_bank[5]: Access = 54977, Miss = 36770, Miss_rate = 0.669, Pending_hits = 1271, Reservation_fails = 0
L2_cache_bank[6]: Access = 54925, Miss = 36781, Miss_rate = 0.670, Pending_hits = 346, Reservation_fails = 0
L2_cache_bank[7]: Access = 54925, Miss = 36766, Miss_rate = 0.669, Pending_hits = 1278, Reservation_fails = 0
L2_cache_bank[8]: Access = 55005, Miss = 36794, Miss_rate = 0.669, Pending_hits = 373, Reservation_fails = 0
L2_cache_bank[9]: Access = 55018, Miss = 36778, Miss_rate = 0.668, Pending_hits = 1306, Reservation_fails = 0
L2_cache_bank[10]: Access = 54992, Miss = 36778, Miss_rate = 0.669, Pending_hits = 373, Reservation_fails = 0
L2_cache_bank[11]: Access = 54966, Miss = 36767, Miss_rate = 0.669, Pending_hits = 1270, Reservation_fails = 0
L2_cache_bank[12]: Access = 54940, Miss = 36762, Miss_rate = 0.669, Pending_hits = 343, Reservation_fails = 0
L2_cache_bank[13]: Access = 54966, Miss = 36744, Miss_rate = 0.668, Pending_hits = 1261, Reservation_fails = 1
L2_cache_bank[14]: Access = 55044, Miss = 36795, Miss_rate = 0.668, Pending_hits = 360, Reservation_fails = 0
L2_cache_bank[15]: Access = 55044, Miss = 36783, Miss_rate = 0.668, Pending_hits = 1286, Reservation_fails = 0
L2_cache_bank[16]: Access = 54979, Miss = 36760, Miss_rate = 0.669, Pending_hits = 346, Reservation_fails = 0
L2_cache_bank[17]: Access = 54953, Miss = 36748, Miss_rate = 0.669, Pending_hits = 1238, Reservation_fails = 0
L2_cache_bank[18]: Access = 54953, Miss = 36772, Miss_rate = 0.669, Pending_hits = 344, Reservation_fails = 0
L2_cache_bank[19]: Access = 54979, Miss = 36752, Miss_rate = 0.668, Pending_hits = 1256, Reservation_fails = 1
L2_cache_bank[20]: Access = 55044, Miss = 36789, Miss_rate = 0.668, Pending_hits = 350, Reservation_fails = 0
L2_cache_bank[21]: Access = 55044, Miss = 36774, Miss_rate = 0.668, Pending_hits = 1265, Reservation_fails = 0
L2_total_cache_accesses = 1209608
L2_total_cache_misses = 808962
L2_total_cache_miss_rate = 0.6688
L2_total_cache_pending_hits = 17846
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 378237
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17678
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 420069
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 388875
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 815984
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.041

icnt_total_pkts_mem_to_simt=3885824
icnt_total_pkts_simt_to_mem=2782088
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.50884
	minimum = 6
	maximum = 42
Network latency average = 8.39468
	minimum = 6
	maximum = 38
Slowest packet = 2327194
Flit latency average = 6.85759
	minimum = 6
	maximum = 34
Slowest flit = 6414571
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023758
	minimum = 0.0188004 (at node 0)
	maximum = 0.0282007 (at node 7)
Accepted packet rate average = 0.023758
	minimum = 0.0188004 (at node 0)
	maximum = 0.0282007 (at node 7)
Injected flit rate average = 0.0654807
	minimum = 0.0433228 (at node 0)
	maximum = 0.0867988 (at node 42)
Accepted flit rate average= 0.0654807
	minimum = 0.0602841 (at node 0)
	maximum = 0.0904261 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.60071 (26 samples)
	minimum = 6 (26 samples)
	maximum = 52.5 (26 samples)
Network latency average = 8.44527 (26 samples)
	minimum = 6 (26 samples)
	maximum = 49.1923 (26 samples)
Flit latency average = 6.92387 (26 samples)
	minimum = 6 (26 samples)
	maximum = 45.6923 (26 samples)
Fragmentation average = 0 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0 (26 samples)
Injected packet rate average = 0.0221252 (26 samples)
	minimum = 0.0175083 (26 samples)
	maximum = 0.0262624 (26 samples)
Accepted packet rate average = 0.0221252 (26 samples)
	minimum = 0.0175083 (26 samples)
	maximum = 0.0262624 (26 samples)
Injected flit rate average = 0.0609803 (26 samples)
	minimum = 0.0403451 (26 samples)
	maximum = 0.0808342 (26 samples)
Accepted flit rate average = 0.0609803 (26 samples)
	minimum = 0.056141 (26 samples)
	maximum = 0.0842112 (26 samples)
Injected packet size average = 2.75615 (26 samples)
Accepted packet size average = 2.75615 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 30 min, 55 sec (9055 sec)
gpgpu_simulation_rate = 82834 (inst/sec)
gpgpu_simulation_rate = 1037 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 27: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 27 
gpu_sim_cycle = 38761
gpu_sim_insn = 28848876
gpu_ipc =     744.2758
gpu_tot_sim_cycle = 9658223
gpu_tot_sim_insn = 778919652
gpu_tot_ipc =      80.6483
gpu_tot_issued_cta = 1728
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 14072
partiton_reqs_in_parallel = 852742
partiton_reqs_in_parallel_total    = 79671064
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.3373
partiton_reqs_in_parallel_util = 852742
partiton_reqs_in_parallel_util_total    = 79671064
gpu_sim_cycle_parition_util = 38761
gpu_tot_sim_cycle_parition_util    = 3621412
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1209608
L2_BW  =     113.7183 GB/Sec
L2_BW_total  =      12.3272 GB/Sec
gpu_total_sim_rate=85174

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15639156
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 48384
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0337
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 46752
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15636716
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 48384
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15639156
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
130349, 125305, 125487, 130010, 130362, 125341, 125499, 130002, 33852, 32472, 32600, 22910, 
gpgpu_n_tot_thrd_icount = 899624448
gpgpu_n_tot_w_icount = 28113264
gpgpu_n_stall_shd_mem = 19820
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 847368
gpgpu_n_mem_write_global = 408240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 20687616
gpgpu_n_store_insn = 12859560
gpgpu_n_shmem_insn = 85192776
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1548288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 751
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:801420	W0_Idle:3646429	W0_Scoreboard:171724588	W1:1632960	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11020860	W32:15459444
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6778944 {8:847368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 55520640 {136:408240,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95646528 {40:204120,136:643248,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3265920 {8:408240,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1719 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 9658222 
mrq_lat_table:572233 	91844 	60101 	139198 	164419 	121792 	69401 	28456 	1260 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	797732 	432173 	883 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	29 	1105159 	49202 	318 	0 	76556 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	709887 	135431 	2070 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	75600 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3145 	126 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.432645  7.203051  7.402572  7.459621  6.977317  6.877432  7.652533  7.533643  7.833530  7.660508  7.129450  6.785421  8.146205  8.232506  7.279003  7.160529 
dram[1]:  7.605634  7.558000  7.139241  7.152344  6.466488  6.359403  8.093516  7.736591  7.905840  8.040000  6.760204  6.688889  7.819936  7.415650  7.234509  6.771429 
dram[2]:  7.657738  7.724725  7.665968  7.672956  7.015504  6.760747  7.822892  7.443807  7.712790  7.330387  7.150108  6.843847  8.158659  7.905742  6.759746  6.613132 
dram[3]:  7.706587  7.567647  7.217734  7.163405  6.508993  6.370599  7.921856  7.631765  7.469066  7.358093  6.892484  6.741573  7.777185  7.594173  7.233010  6.697842 
dram[4]:  7.843496  7.802831  7.738121  7.571872  6.871373  6.557710  7.553916  7.507901  7.510759  7.148707  7.608996  7.463801  7.899351  7.577363  6.827839  6.606383 
dram[5]:  7.520875  7.243295  7.283203  7.156430  6.668545  6.535419  8.241635  8.066748  7.205212  7.380423  7.221006  6.794027  8.075305  7.850377  7.065403  6.806393 
dram[6]:  7.988372  7.650810  7.714581  7.629478  6.713068  6.652582  7.718097  7.462402  7.553531  7.449438  7.268723  7.367188  7.409138  7.315897  6.988073  6.702465 
dram[7]:  7.625000  7.348882  7.177094  7.118320  7.102204  6.716588  8.076456  8.101096  6.825496  6.524476  7.253219  7.142706  8.215438  8.069004  7.072423  6.754215 
dram[8]:  7.590362  7.432645  7.572008  7.605505  6.532033  6.540465  7.937947  7.741560  7.507480  7.186123  7.140443  7.145877  7.567941  7.367769  6.927207  6.561207 
dram[9]:  7.391387  7.157553  7.033962  7.035849  7.380902  6.958416  7.716938  7.813161  6.933121  6.730928  7.436744  7.138331  8.229527  7.924445  7.131931  6.958917 
dram[10]:  7.836548  7.750000  7.315686  7.419900  6.660038  6.623940  8.129584  8.155828  7.449772  7.227021  7.107791  7.143777  7.669821  7.437309  7.004699  6.670546 
average row locality = 1248706/171034 = 7.300922
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5048      5045      5004      5002      4801      4796      4418      4415      4475      4474      4475      4475      4915      4910      5065      5056 
dram[1]:      5049      5047      4933      4925      4881      4882      4412      4412      4473      4473      4491      4488      4912      4913      5062      5057 
dram[2]:      5127      5125      4922      4921      4885      4879      4414      4412      4473      4474      4487      4484      4918      4913      4997      4994 
dram[3]:      5130      5127      4927      4922      4883      4882      4409      4408      4480      4477      4482      4479      4911      4914      4991      4989 
dram[4]:      5126      5125      4929      4923      4817      4814      4495      4492      4472      4474      4476      4477      4915      4913      4997      4993 
dram[5]:      5055      5051      4992      4991      4814      4816      4491      4487      4476      4475      4479      4476      4908      4909      4995      4994 
dram[6]:      5046      5048      4994      4988      4801      4797      4493      4489      4472      4470      4479      4480      4832      4830      5077      5074 
dram[7]:      5053      5051      4991      4994      4800      4798      4495      4491      4426      4425      4558      4555      4828      4830      5077      5072 
dram[8]:      5049      5048      5000      4995      4774      4770      4492      4490      4418      4419      4560      4558      4826      4829      5073      5071 
dram[9]:      5132      5131      4990      4992      4773      4767      4492      4489      4425      4423      4558      4558      4832      4829      5001      4994 
dram[10]:      5127      5127      4996      4991      4772      4767      4490      4487      4420      4420      4512      4510      4910      4912      4994      4992 
total reads: 840466
bank skew: 5132/4408 = 1.16
chip skew: 76444/76370 = 1.00
number of total write accesses:
dram[0]:      2511      2511      2480      2480      2274      2274      2079      2079      2160      2160      2134      2134      2384      2384      2527      2527 
dram[1]:      2511      2511      2399      2399      2355      2355      2079      2079      2160      2160      2134      2134      2384      2384      2527      2527 
dram[2]:      2592      2592      2399      2399      2355      2355      2079      2079      2160      2160      2134      2134      2384      2384      2459      2459 
dram[3]:      2592      2592      2399      2399      2355      2355      2079      2079      2160      2160      2121      2121      2384      2384      2459      2459 
dram[4]:      2592      2592      2399      2399      2288      2288      2160      2160      2160      2160      2121      2121      2384      2384      2459      2459 
dram[5]:      2511      2511      2466      2466      2288      2288      2160      2160      2160      2160      2121      2121      2384      2384      2459      2459 
dram[6]:      2511      2511      2466      2466      2288      2288      2160      2160      2160      2160      2121      2121      2303      2303      2540      2540 
dram[7]:      2511      2511      2466      2466      2288      2288      2160      2160      2106      2106      2202      2202      2303      2303      2540      2540 
dram[8]:      2511      2511      2466      2466      2261      2261      2160      2160      2106      2106      2202      2202      2303      2303      2540      2540 
dram[9]:      2592      2592      2466      2466      2261      2261      2160      2160      2106      2106      2202      2202      2303      2303      2459      2459 
dram[10]:      2592      2592      2466      2466      2261      2261      2160      2160      2106      2106      2148      2148      2384      2384      2459      2459 
total reads: 408240
bank skew: 2592/2079 = 1.25
chip skew: 37152/37098 = 1.00
average mf latency per bank:
dram[0]:       2231      1206      2164      1135      2220      1121      2410      1203      2345      1184      2322      1204      2238      1230      2255      1219
dram[1]:       2237      1208      2183      1159      2221      1103      2412      1206      2329      1184      2318      1201      2245      1230      2230      1220
dram[2]:       2235      1185      2192      1161      2206      1103      2418      1206      2329      1183      2292      1202      2255      1228      2240      1227
dram[3]:       2219      1183      2188      1160      2204      1102      2413      1208      2333      1184      2292      1211      2265      1230      2253      1228
dram[4]:       2225      1181      2188      1160      2205      1131      2400      1181      2361      1184      2293      1213      2236      1231      2253      1227
dram[5]:       2217      1188      2177      1129      2240      1133      2402      1182      2343      1184      2289      1211      2251      1233      2252      1229
dram[6]:       2231      1189      2163      1129      2250      1134      2405      1181      2325      1185      2295      1214      2271      1258      2252      1219
dram[7]:       2229      1191      2167      1128      2219      1135      2421      1181      2338      1212      2292      1190      2277      1262      2240      1218
dram[8]:       2219      1197      2180      1128      2226      1123      2427      1181      2357      1213      2284      1189      2278      1263      2239      1219
dram[9]:       2209      1179      2212      1126      2222      1124      2389      1181      2349      1199      2292      1189      2267      1259      2238      1239
dram[10]:       2216      1181      2186      1132      2224      1125      2399      1181      2345      1201      2288      1204      2262      1235      2270      1244
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6796366 n_nop=6311830 n_act=15332 n_pre=15316 n_req=113472 n_rd=305496 n_write=148392 bw_util=0.1336
n_activity=1586141 dram_eff=0.5723
bk0: 20192a 6610966i bk1: 20180a 6617437i bk2: 20016a 6613056i bk3: 20008a 6618917i bk4: 19204a 6626167i bk5: 19184a 6627792i bk6: 17672a 6635609i bk7: 17660a 6642373i bk8: 17900a 6634012i bk9: 17896a 6636625i bk10: 17900a 6633851i bk11: 17900a 6639740i bk12: 19660a 6617828i bk13: 19640a 6625514i bk14: 20260a 6604402i bk15: 20224a 6609547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.56548
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6796366 n_nop=6311024 n_act=15663 n_pre=15647 n_req=113508 n_rd=305640 n_write=148392 bw_util=0.1336
n_activity=1594283 dram_eff=0.5696
bk0: 20196a 6611181i bk1: 20188a 6617653i bk2: 19732a 6615246i bk3: 19700a 6621968i bk4: 19524a 6618993i bk5: 19528a 6623587i bk6: 17648a 6637747i bk7: 17648a 6641113i bk8: 17892a 6635699i bk9: 17892a 6638339i bk10: 17964a 6636558i bk11: 17952a 6640438i bk12: 19648a 6618025i bk13: 19652a 6622403i bk14: 20248a 6606107i bk15: 20228a 6610631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.559026
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7ff111691270 :  mf: uid=17352830, sid17:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (9658222), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6796366 n_nop=6311334 n_act=15426 n_pre=15410 n_req=113549 n_rd=305700 n_write=148496 bw_util=0.1337
n_activity=1587023 dram_eff=0.5724
bk0: 20508a 6605417i bk1: 20500a 6611926i bk2: 19688a 6614662i bk3: 19684a 6622830i bk4: 19540a 6622360i bk5: 19516a 6625718i bk6: 17656a 6636478i bk7: 17648a 6641272i bk8: 17892a 6635843i bk9: 17896a 6638063i bk10: 17948a 6634545i bk11: 17936a 6641707i bk12: 19672a 6616850i bk13: 19652a 6625254i bk14: 19988a 6608422i bk15: 19976a 6610221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.558964
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6796366 n_nop=6310856 n_act=15745 n_pre=15729 n_req=113509 n_rd=305644 n_write=148392 bw_util=0.1336
n_activity=1590184 dram_eff=0.571
bk0: 20520a 6605802i bk1: 20508a 6613431i bk2: 19708a 6616146i bk3: 19688a 6620399i bk4: 19532a 6619723i bk5: 19528a 6623139i bk6: 17636a 6635320i bk7: 17632a 6640795i bk8: 17920a 6632499i bk9: 17908a 6636510i bk10: 17928a 6637772i bk11: 17916a 6641758i bk12: 19644a 6614950i bk13: 19656a 6619801i bk14: 19964a 6608797i bk15: 19956a 6612262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.561104
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7ff111744fd0 :  mf: uid=17352831, sid17:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (9658219), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6796366 n_nop=6311246 n_act=15440 n_pre=15424 n_req=113564 n_rd=305752 n_write=148504 bw_util=0.1337
n_activity=1591316 dram_eff=0.5709
bk0: 20504a 6607690i bk1: 20500a 6613128i bk2: 19716a 6617786i bk3: 19692a 6621908i bk4: 19268a 6623692i bk5: 19256a 6627307i bk6: 17980a 6631773i bk7: 17968a 6637258i bk8: 17888a 6634640i bk9: 17896a 6636264i bk10: 17904a 6638072i bk11: 17908a 6644377i bk12: 19660a 6616198i bk13: 19652a 6622789i bk14: 19988a 6608574i bk15: 19972a 6611617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.557784
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6796366 n_nop=6311182 n_act=15586 n_pre=15570 n_req=113507 n_rd=305636 n_write=148392 bw_util=0.1336
n_activity=1592008 dram_eff=0.5704
bk0: 20220a 6608801i bk1: 20204a 6617914i bk2: 19968a 6616400i bk3: 19964a 6616438i bk4: 19256a 6622215i bk5: 19264a 6626907i bk6: 17964a 6634613i bk7: 17948a 6638747i bk8: 17904a 6632541i bk9: 17900a 6635013i bk10: 17916a 6637786i bk11: 17904a 6643542i bk12: 19632a 6617387i bk13: 19636a 6622803i bk14: 19980a 6611373i bk15: 19976a 6616532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.559464
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6796366 n_nop=6311534 n_act=15488 n_pre=15472 n_req=113468 n_rd=305480 n_write=148392 bw_util=0.1336
n_activity=1587275 dram_eff=0.5719
bk0: 20184a 6609848i bk1: 20192a 6617045i bk2: 19976a 6614550i bk3: 19952a 6618927i bk4: 19204a 6623106i bk5: 19188a 6628485i bk6: 17972a 6631373i bk7: 17956a 6637017i bk8: 17888a 6634090i bk9: 17880a 6637151i bk10: 17916a 6635021i bk11: 17920a 6641629i bk12: 19328a 6619115i bk13: 19320a 6626967i bk14: 20308a 6605875i bk15: 20296a 6605460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.56089
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6796366 n_nop=6310802 n_act=15598 n_pre=15582 n_req=113596 n_rd=305776 n_write=148608 bw_util=0.1337
n_activity=1587400 dram_eff=0.5725
bk0: 20212a 6610981i bk1: 20204a 6617646i bk2: 19964a 6613755i bk3: 19976a 6617960i bk4: 19200a 6623502i bk5: 19192a 6627783i bk6: 17980a 6633938i bk7: 17964a 6637872i bk8: 17704a 6633104i bk9: 17700a 6633426i bk10: 18232a 6632061i bk11: 18220a 6636596i bk12: 19312a 6620226i bk13: 19320a 6625105i bk14: 20308a 6608088i bk15: 20288a 6607952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.562175
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6796366 n_nop=6311166 n_act=15668 n_pre=15652 n_req=113470 n_rd=305488 n_write=148392 bw_util=0.1336
n_activity=1590974 dram_eff=0.5706
bk0: 20196a 6612628i bk1: 20192a 6617452i bk2: 20000a 6614857i bk3: 19980a 6620162i bk4: 19096a 6626192i bk5: 19080a 6628952i bk6: 17968a 6631444i bk7: 17960a 6636624i bk8: 17672a 6634237i bk9: 17676a 6641411i bk10: 18240a 6632452i bk11: 18232a 6636868i bk12: 19304a 6618555i bk13: 19316a 6624433i bk14: 20292a 6603734i bk15: 20284a 6606826i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.555538
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ff1117b6020 :  mf: uid=17352832, sid17:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (9658222), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6796366 n_nop=6311304 n_act=15572 n_pre=15556 n_req=113484 n_rd=305542 n_write=148392 bw_util=0.1336
n_activity=1587409 dram_eff=0.5719
bk0: 20528a 6606850i bk1: 20524a 6610668i bk2: 19960a 6611026i bk3: 19966a 6617142i bk4: 19092a 6629192i bk5: 19068a 6631598i bk6: 17968a 6634329i bk7: 17956a 6638775i bk8: 17700a 6634211i bk9: 17692a 6638726i bk10: 18232a 6631082i bk11: 18232a 6638123i bk12: 19328a 6620397i bk13: 19316a 6626794i bk14: 20004a 6609546i bk15: 19976a 6613691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.559915
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6796366 n_nop=6311032 n_act=15517 n_pre=15501 n_req=113579 n_rd=305708 n_write=148608 bw_util=0.1337
n_activity=1591725 dram_eff=0.5708
bk0: 20508a 6608664i bk1: 20508a 6615204i bk2: 19984a 6613775i bk3: 19964a 6616322i bk4: 19088a 6627745i bk5: 19068a 6629185i bk6: 17960a 6633082i bk7: 17948a 6637340i bk8: 17680a 6635715i bk9: 17680a 6639481i bk10: 18048a 6633438i bk11: 18040a 6638664i bk12: 19640a 6615256i bk13: 19648a 6620568i bk14: 19976a 6610936i bk15: 19968a 6611688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.557838

========= L2 cache stats =========
L2_cache_bank[0]: Access = 57107, Miss = 38201, Miss_rate = 0.669, Pending_hits = 371, Reservation_fails = 0
L2_cache_bank[1]: Access = 57052, Miss = 38173, Miss_rate = 0.669, Pending_hits = 1252, Reservation_fails = 0
L2_cache_bank[2]: Access = 57079, Miss = 38213, Miss_rate = 0.669, Pending_hits = 343, Reservation_fails = 0
L2_cache_bank[3]: Access = 57078, Miss = 38197, Miss_rate = 0.669, Pending_hits = 1268, Reservation_fails = 0
L2_cache_bank[4]: Access = 57105, Miss = 38223, Miss_rate = 0.669, Pending_hits = 358, Reservation_fails = 0
L2_cache_bank[5]: Access = 57092, Miss = 38202, Miss_rate = 0.669, Pending_hits = 1274, Reservation_fails = 0
L2_cache_bank[6]: Access = 57038, Miss = 38213, Miss_rate = 0.670, Pending_hits = 347, Reservation_fails = 0
L2_cache_bank[7]: Access = 57037, Miss = 38198, Miss_rate = 0.670, Pending_hits = 1279, Reservation_fails = 0
L2_cache_bank[8]: Access = 57119, Miss = 38227, Miss_rate = 0.669, Pending_hits = 375, Reservation_fails = 0
L2_cache_bank[9]: Access = 57133, Miss = 38211, Miss_rate = 0.669, Pending_hits = 1309, Reservation_fails = 0
L2_cache_bank[10]: Access = 57106, Miss = 38210, Miss_rate = 0.669, Pending_hits = 376, Reservation_fails = 0
L2_cache_bank[11]: Access = 57079, Miss = 38199, Miss_rate = 0.669, Pending_hits = 1274, Reservation_fails = 0
L2_cache_bank[12]: Access = 57052, Miss = 38194, Miss_rate = 0.669, Pending_hits = 345, Reservation_fails = 0
L2_cache_bank[13]: Access = 57079, Miss = 38176, Miss_rate = 0.669, Pending_hits = 1264, Reservation_fails = 1
L2_cache_bank[14]: Access = 57160, Miss = 38228, Miss_rate = 0.669, Pending_hits = 363, Reservation_fails = 0
L2_cache_bank[15]: Access = 57160, Miss = 38216, Miss_rate = 0.669, Pending_hits = 1289, Reservation_fails = 0
L2_cache_bank[16]: Access = 57093, Miss = 38192, Miss_rate = 0.669, Pending_hits = 349, Reservation_fails = 0
L2_cache_bank[17]: Access = 57066, Miss = 38180, Miss_rate = 0.669, Pending_hits = 1241, Reservation_fails = 0
L2_cache_bank[18]: Access = 57065, Miss = 38203, Miss_rate = 0.669, Pending_hits = 345, Reservation_fails = 0
L2_cache_bank[19]: Access = 57092, Miss = 38183, Miss_rate = 0.669, Pending_hits = 1257, Reservation_fails = 1
L2_cache_bank[20]: Access = 57160, Miss = 38221, Miss_rate = 0.669, Pending_hits = 353, Reservation_fails = 0
L2_cache_bank[21]: Access = 57160, Miss = 38206, Miss_rate = 0.668, Pending_hits = 1268, Reservation_fails = 0
L2_total_cache_accesses = 1256112
L2_total_cache_misses = 840466
L2_total_cache_miss_rate = 0.6691
L2_total_cache_pending_hits = 17900
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 393183
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17732
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 436453
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 403995
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 847368
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408240
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.042

icnt_total_pkts_mem_to_simt=4035184
icnt_total_pkts_simt_to_mem=2889072
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58416
	minimum = 6
	maximum = 59
Network latency average = 8.45824
	minimum = 6
	maximum = 55
Slowest packet = 2461164
Flit latency average = 6.93716
	minimum = 6
	maximum = 51
Slowest flit = 6783576
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239959
	minimum = 0.0189886 (at node 0)
	maximum = 0.028483 (at node 15)
Accepted packet rate average = 0.0239959
	minimum = 0.0189886 (at node 0)
	maximum = 0.028483 (at node 15)
Injected flit rate average = 0.0661362
	minimum = 0.0437564 (at node 0)
	maximum = 0.0876677 (at node 42)
Accepted flit rate average= 0.0661362
	minimum = 0.0608875 (at node 0)
	maximum = 0.0913313 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.60009 (27 samples)
	minimum = 6 (27 samples)
	maximum = 52.7407 (27 samples)
Network latency average = 8.44575 (27 samples)
	minimum = 6 (27 samples)
	maximum = 49.4074 (27 samples)
Flit latency average = 6.92436 (27 samples)
	minimum = 6 (27 samples)
	maximum = 45.8889 (27 samples)
Fragmentation average = 0 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0 (27 samples)
Injected packet rate average = 0.0221945 (27 samples)
	minimum = 0.0175632 (27 samples)
	maximum = 0.0263447 (27 samples)
Accepted packet rate average = 0.0221945 (27 samples)
	minimum = 0.0175632 (27 samples)
	maximum = 0.0263447 (27 samples)
Injected flit rate average = 0.0611713 (27 samples)
	minimum = 0.0404714 (27 samples)
	maximum = 0.0810873 (27 samples)
Accepted flit rate average = 0.0611713 (27 samples)
	minimum = 0.0563168 (27 samples)
	maximum = 0.0844749 (27 samples)
Injected packet size average = 2.75615 (27 samples)
Accepted packet size average = 2.75615 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 32 min, 25 sec (9145 sec)
gpgpu_simulation_rate = 85174 (inst/sec)
gpgpu_simulation_rate = 1056 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 28: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 28 
gpu_sim_cycle = 39033
gpu_sim_insn = 28848876
gpu_ipc =     739.0894
gpu_tot_sim_cycle = 9919406
gpu_tot_sim_insn = 807768528
gpu_tot_ipc =      81.4332
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 14460
partiton_reqs_in_parallel = 858726
partiton_reqs_in_parallel_total    = 80523806
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.2044
partiton_reqs_in_parallel_util = 858726
partiton_reqs_in_parallel_util_total    = 80523806
gpu_sim_cycle_parition_util = 39033
gpu_tot_sim_cycle_parition_util    = 3660173
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1256112
L2_BW  =     112.9259 GB/Sec
L2_BW_total  =      12.4470 GB/Sec
gpu_total_sim_rate=87458

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16218384
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 50176
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0325
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 48544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16215944
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 50176
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16218384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
135176, 129939, 130134, 134820, 135189, 129968, 130146, 134819, 38685, 37097, 37258, 24109, 
gpgpu_n_tot_thrd_icount = 932943872
gpgpu_n_tot_w_icount = 29154496
gpgpu_n_stall_shd_mem = 19849
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 878752
gpgpu_n_mem_write_global = 423360
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 21453824
gpgpu_n_store_insn = 13335840
gpgpu_n_shmem_insn = 88348064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1605632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 780
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:831598	W0_Idle:3661881	W0_Scoreboard:172864439	W1:1693440	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11429040	W32:16032016
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7030016 {8:878752,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57576960 {136:423360,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 99188992 {40:211680,136:667072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3386880 {8:423360,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1666 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 9919405 
mrq_lat_table:590965 	94229 	62133 	144845 	171636 	127549 	72745 	29946 	1280 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	825988 	450410 	894 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	29 	1149456 	51397 	330 	0 	76556 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	736448 	140194 	2130 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	90720 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3221 	128 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.321195  7.067628  7.352886  7.378917  6.834572  6.754596  7.537514  7.377193  7.675585  7.531729  7.058642  6.733072  8.011665  8.057631  7.148047  7.037601 
dram[1]:  7.511494  7.466667  7.017511  7.042593  6.379135  6.268333  8.025060  7.633371  7.777401  7.938869  6.657309  6.590604  7.674797  7.255524  7.145322  6.674024 
dram[2]:  7.539548  7.559018  7.610610  7.647887  6.828494  6.618838  7.696796  7.293926  7.630820  7.208377  7.107549  6.761811  7.972574  7.770576  6.681072  6.520675 
dram[3]:  7.585227  7.469216  7.116932  7.092351  6.429914  6.278798  7.861988  7.517897  7.368984  7.295551  6.832502  6.676413  7.650456  7.435040  7.138632  6.645439 
dram[4]:  7.742747  7.660287  7.663646  7.506417  6.724955  6.412684  7.437972  7.379015  7.407966  7.038855  7.574115  7.387271  7.701325  7.434055  6.733449  6.481544 
dram[5]:  7.389831  7.117967  7.198885  7.079525  6.560889  6.425588  8.116608  7.934332  7.062564  7.239748  7.142857  6.699609  7.911950  7.687373  6.955895  6.678479 
dram[6]:  7.886318  7.539423  7.603533  7.480193  6.542629  6.498676  7.558114  7.289947  7.480435  7.397850  7.157785  7.234425  7.297431  7.195907  6.878920  6.611390 
dram[7]:  7.486641  7.229493  7.034514  7.018116  6.975379  6.628263  7.961894  7.911596  6.730884  6.460439  7.166496  7.048241  8.102086  7.964401  6.957709  6.671175 
dram[8]:  7.511494  7.321195  7.413002  7.443804  6.385153  6.437885  7.778781  7.546550  7.464168  7.142405  7.046185  7.008991  7.446014  7.258604  6.857515  6.489309 
dram[9]:  7.237579  6.996507  6.951526  6.928443  7.259186  6.851782  7.607064  7.680045  6.818913  6.656188  7.323591  7.030060  8.115385  7.778715  7.030909  6.917636 
dram[10]:  7.736232  7.625714  7.189240  7.285983  6.561041  6.527256  7.993040  7.980301  7.345987  7.092146  7.024390  7.058223  7.550000  7.303675  6.923835  6.574468 
average row locality = 1295330/180172 = 7.189408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5237      5234      5196      5194      4988      4983      4575      4572      4645      4644      4649      4649      5091      5086      5252      5243 
dram[1]:      5238      5236      5122      5114      5071      5072      4569      4569      4643      4643      4665      4662      5088      5089      5249      5244 
dram[2]:      5319      5317      5111      5110      5075      5069      4571      4569      4643      4644      4661      4658      5094      5089      5182      5179 
dram[3]:      5322      5319      5116      5111      5073      5072      4566      4565      4650      4647      4655      4652      5087      5090      5176      5174 
dram[4]:      5318      5317      5118      5112      5004      5001      4655      4652      4642      4644      4649      4650      5091      5089      5182      5178 
dram[5]:      5244      5240      5184      5183      5001      5003      4651      4647      4646      4645      4652      4649      5084      5085      5180      5179 
dram[6]:      5235      5237      5186      5180      4987      4983      4653      4649      4642      4640      4652      4653      5005      5003      5265      5262 
dram[7]:      5242      5240      5183      5186      4986      4984      4655      4651      4594      4593      4734      4731      5001      5003      5265      5260 
dram[8]:      5238      5237      5192      5187      4959      4955      4652      4650      4586      4587      4736      4734      4999      5002      5261      5259 
dram[9]:      5324      5323      5182      5184      4958      4952      4652      4649      4594      4592      4734      4734      5005      5002      5186      5179 
dram[10]:      5319      5319      5188      5183      4957      4952      4650      4647      4589      4589      4686      4684      5086      5088      5179      5177 
total reads: 871970
bank skew: 5324/4565 = 1.17
chip skew: 79308/79232 = 1.00
number of total write accesses:
dram[0]:      2604      2604      2576      2576      2366      2366      2156      2156      2240      2240      2212      2212      2464      2464      2618      2618 
dram[1]:      2604      2604      2492      2492      2450      2450      2156      2156      2240      2240      2212      2212      2464      2464      2618      2618 
dram[2]:      2688      2688      2492      2492      2450      2450      2156      2156      2240      2240      2212      2212      2464      2464      2548      2548 
dram[3]:      2688      2688      2492      2492      2450      2450      2156      2156      2240      2240      2198      2198      2464      2464      2548      2548 
dram[4]:      2688      2688      2492      2492      2380      2380      2240      2240      2240      2240      2198      2198      2464      2464      2548      2548 
dram[5]:      2604      2604      2562      2562      2380      2380      2240      2240      2240      2240      2198      2198      2464      2464      2548      2548 
dram[6]:      2604      2604      2562      2562      2380      2380      2240      2240      2240      2240      2198      2198      2380      2380      2632      2632 
dram[7]:      2604      2604      2562      2562      2380      2380      2240      2240      2184      2184      2282      2282      2380      2380      2632      2632 
dram[8]:      2604      2604      2562      2562      2352      2352      2240      2240      2184      2184      2282      2282      2380      2380      2632      2632 
dram[9]:      2688      2688      2562      2562      2352      2352      2240      2240      2184      2184      2282      2282      2380      2380      2548      2548 
dram[10]:      2688      2688      2562      2562      2352      2352      2240      2240      2184      2184      2226      2226      2464      2464      2548      2548 
total reads: 423360
bank skew: 2688/2156 = 1.25
chip skew: 38528/38472 = 1.00
average mf latency per bank:
dram[0]:       2159      1171      2092      1101      2144      1086      2334      1169      2268      1149      2245      1167      2170      1196      2184      1184
dram[1]:       2165      1173      2111      1124      2145      1069      2336      1172      2253      1149      2241      1165      2177      1196      2160      1184
dram[2]:       2163      1151      2119      1126      2130      1069      2341      1171      2253      1148      2217      1166      2186      1194      2169      1191
dram[3]:       2148      1148      2115      1125      2129      1068      2337      1174      2256      1149      2216      1175      2196      1196      2181      1193
dram[4]:       2153      1147      2116      1126      2130      1097      2324      1147      2283      1149      2218      1177      2168      1198      2182      1191
dram[5]:       2146      1154      2105      1095      2163      1098      2326      1148      2266      1149      2214      1175      2182      1199      2180      1194
dram[6]:       2159      1154      2091      1096      2173      1099      2329      1148      2249      1150      2219      1178      2202      1223      2180      1183
dram[7]:       2157      1156      2094      1094      2143      1100      2345      1148      2261      1176      2216      1154      2208      1227      2168      1183
dram[8]:       2147      1162      2107      1095      2150      1089      2351      1148      2279      1177      2209      1154      2209      1228      2168      1183
dram[9]:       2138      1145      2138      1093      2146      1090      2313      1148      2272      1163      2217      1154      2198      1224      2167      1203
dram[10]:       2144      1146      2113      1098      2148      1090      2323      1148      2268      1165      2213      1168      2194      1201      2198      1208
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6868843 n_nop=6365699 n_act=16160 n_pre=16144 n_req=117710 n_rd=316952 n_write=153888 bw_util=0.1371
n_activity=1645647 dram_eff=0.5722
bk0: 20948a 6676384i bk1: 20936a 6682766i bk2: 20784a 6678113i bk3: 20776a 6684036i bk4: 19952a 6691073i bk5: 19932a 6693348i bk6: 18300a 6702119i bk7: 18288a 6708662i bk8: 18580a 6700262i bk9: 18576a 6702937i bk10: 18596a 6700162i bk11: 18596a 6706196i bk12: 20364a 6683449i bk13: 20344a 6691640i bk14: 21008a 6669414i bk15: 20972a 6675020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.584676
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7ff111e97be0 :  mf: uid=17995475, sid25:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (9919402), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6868843 n_nop=6364897 n_act=16489 n_pre=16473 n_req=117746 n_rd=317096 n_write=153888 bw_util=0.1371
n_activity=1653829 dram_eff=0.5696
bk0: 20952a 6676353i bk1: 20944a 6682880i bk2: 20488a 6680536i bk3: 20456a 6687392i bk4: 20284a 6683841i bk5: 20288a 6688879i bk6: 18276a 6703895i bk7: 18276a 6707847i bk8: 18572a 6701581i bk9: 18572a 6704905i bk10: 18660a 6702596i bk11: 18648a 6707046i bk12: 20352a 6683744i bk13: 20356a 6688475i bk14: 20996a 6671273i bk15: 20976a 6675690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.577737
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6868843 n_nop=6365195 n_act=16250 n_pre=16234 n_req=117791 n_rd=317164 n_write=154000 bw_util=0.1372
n_activity=1645964 dram_eff=0.5725
bk0: 21276a 6670297i bk1: 21268a 6676668i bk2: 20444a 6679963i bk3: 20440a 6688277i bk4: 20300a 6687425i bk5: 20276a 6691132i bk6: 18284a 6702762i bk7: 18276a 6707697i bk8: 18572a 6702266i bk9: 18576a 6704285i bk10: 18644a 6700727i bk11: 18632a 6708098i bk12: 20376a 6682296i bk13: 20356a 6691355i bk14: 20728a 6673319i bk15: 20716a 6675509i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.579538
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc01ef280, atomic=0 1 entries : 0x7ff141b55270 :  mf: uid=17995476, sid25:w09, part=3, addr=0xc01ef280, load , size=128, unknown  status = IN_PARTITION_DRAM (9919405), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6868843 n_nop=6364791 n_act=16541 n_pre=16525 n_req=117747 n_rd=317098 n_write=153888 bw_util=0.1371
n_activity=1649166 dram_eff=0.5712
bk0: 21288a 6670543i bk1: 21276a 6678732i bk2: 20464a 6681392i bk3: 20444a 6685894i bk4: 20292a 6684648i bk5: 20286a 6688265i bk6: 18264a 6701707i bk7: 18260a 6707107i bk8: 18600a 6698109i bk9: 18588a 6702820i bk10: 18620a 6704109i bk11: 18608a 6708100i bk12: 20348a 6680721i bk13: 20360a 6685657i bk14: 20704a 6673839i bk15: 20696a 6677538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.581529
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6868843 n_nop=6365111 n_act=16270 n_pre=16254 n_req=117802 n_rd=317208 n_write=154000 bw_util=0.1372
n_activity=1650454 dram_eff=0.571
bk0: 21272a 6672498i bk1: 21268a 6678222i bk2: 20472a 6682860i bk3: 20448a 6686925i bk4: 20016a 6688405i bk5: 20004a 6692645i bk6: 18620a 6698272i bk7: 18608a 6703675i bk8: 18568a 6700605i bk9: 18576a 6702592i bk10: 18596a 6704613i bk11: 18600a 6710805i bk12: 20364a 6681713i bk13: 20356a 6688305i bk14: 20728a 6673731i bk15: 20712a 6676944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.578557
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6868843 n_nop=6365007 n_act=16436 n_pre=16420 n_req=117745 n_rd=317092 n_write=153888 bw_util=0.1371
n_activity=1651122 dram_eff=0.5705
bk0: 20976a 6673821i bk1: 20960a 6683083i bk2: 20736a 6681476i bk3: 20732a 6681561i bk4: 20004a 6687180i bk5: 20012a 6692180i bk6: 18604a 6700845i bk7: 18588a 6704656i bk8: 18584a 6698375i bk9: 18580a 6701281i bk10: 18608a 6704167i bk11: 18596a 6709878i bk12: 20336a 6682922i bk13: 20340a 6688779i bk14: 20720a 6676865i bk15: 20716a 6681202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.580578
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6868843 n_nop=6365367 n_act=16338 n_pre=16322 n_req=117704 n_rd=316928 n_write=153888 bw_util=0.1371
n_activity=1646172 dram_eff=0.572
bk0: 20940a 6674854i bk1: 20948a 6682083i bk2: 20744a 6679433i bk3: 20720a 6683719i bk4: 19948a 6687820i bk5: 19932a 6693668i bk6: 18612a 6697489i bk7: 18596a 6703006i bk8: 18568a 6700506i bk9: 18560a 6703688i bk10: 18608a 6701030i bk11: 18612a 6707797i bk12: 20020a 6684929i bk13: 20012a 6692710i bk14: 21060a 6670772i bk15: 21048a 6670330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.581772
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6868843 n_nop=6364659 n_act=16428 n_pre=16412 n_req=117836 n_rd=317232 n_write=154112 bw_util=0.1372
n_activity=1646295 dram_eff=0.5726
bk0: 20968a 6675871i bk1: 20960a 6682964i bk2: 20732a 6678454i bk3: 20744a 6683003i bk4: 19944a 6688458i bk5: 19936a 6693070i bk6: 18620a 6699696i bk7: 18604a 6703783i bk8: 18376a 6699040i bk9: 18372a 6699816i bk10: 18936a 6698119i bk11: 18924a 6702992i bk12: 20004a 6686142i bk13: 20012a 6691308i bk14: 21060a 6673274i bk15: 21040a 6673200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.582428
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6868843 n_nop=6365019 n_act=16508 n_pre=16492 n_req=117706 n_rd=316936 n_write=153888 bw_util=0.1371
n_activity=1649979 dram_eff=0.5707
bk0: 20952a 6677693i bk1: 20948a 6682309i bk2: 20768a 6679472i bk3: 20748a 6685407i bk4: 19836a 6691413i bk5: 19820a 6694310i bk6: 18608a 6697377i bk7: 18600a 6703002i bk8: 18344a 6700405i bk9: 18348a 6707920i bk10: 18944a 6698672i bk11: 18936a 6702847i bk12: 19996a 6684075i bk13: 20008a 6690810i bk14: 21044a 6668716i bk15: 21036a 6671976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.574291
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6868843 n_nop=6365163 n_act=16404 n_pre=16388 n_req=117722 n_rd=317000 n_write=153888 bw_util=0.1371
n_activity=1646589 dram_eff=0.572
bk0: 21296a 6671724i bk1: 21292a 6675833i bk2: 20728a 6675655i bk3: 20736a 6682267i bk4: 19832a 6694323i bk5: 19808a 6697170i bk6: 18608a 6700364i bk7: 18596a 6704616i bk8: 18376a 6700300i bk9: 18368a 6705200i bk10: 18936a 6697253i bk11: 18936a 6704368i bk12: 20020a 6686235i bk13: 20008a 6692973i bk14: 20744a 6674570i bk15: 20716a 6679218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.580597
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6868843 n_nop=6364877 n_act=16349 n_pre=16333 n_req=117821 n_rd=317172 n_write=154112 bw_util=0.1372
n_activity=1650550 dram_eff=0.5711
bk0: 21276a 6673481i bk1: 21276a 6680117i bk2: 20752a 6678506i bk3: 20732a 6681377i bk4: 19828a 6693127i bk5: 19808a 6694719i bk6: 18600a 6699021i bk7: 18588a 6703555i bk8: 18356a 6701584i bk9: 18356a 6705420i bk10: 18744a 6698811i bk11: 18736a 6704533i bk12: 20344a 6680723i bk13: 20352a 6686153i bk14: 20716a 6676073i bk15: 20708a 6676889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.578783

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59220, Miss = 39633, Miss_rate = 0.669, Pending_hits = 376, Reservation_fails = 0
L2_cache_bank[1]: Access = 59164, Miss = 39605, Miss_rate = 0.669, Pending_hits = 1258, Reservation_fails = 0
L2_cache_bank[2]: Access = 59192, Miss = 39645, Miss_rate = 0.670, Pending_hits = 349, Reservation_fails = 0
L2_cache_bank[3]: Access = 59192, Miss = 39629, Miss_rate = 0.669, Pending_hits = 1275, Reservation_fails = 0
L2_cache_bank[4]: Access = 59220, Miss = 39656, Miss_rate = 0.670, Pending_hits = 364, Reservation_fails = 0
L2_cache_bank[5]: Access = 59206, Miss = 39635, Miss_rate = 0.669, Pending_hits = 1283, Reservation_fails = 0
L2_cache_bank[6]: Access = 59150, Miss = 39645, Miss_rate = 0.670, Pending_hits = 352, Reservation_fails = 0
L2_cache_bank[7]: Access = 59150, Miss = 39630, Miss_rate = 0.670, Pending_hits = 1288, Reservation_fails = 0
L2_cache_bank[8]: Access = 59234, Miss = 39659, Miss_rate = 0.670, Pending_hits = 382, Reservation_fails = 0
L2_cache_bank[9]: Access = 59248, Miss = 39643, Miss_rate = 0.669, Pending_hits = 1320, Reservation_fails = 0
L2_cache_bank[10]: Access = 59220, Miss = 39642, Miss_rate = 0.669, Pending_hits = 383, Reservation_fails = 0
L2_cache_bank[11]: Access = 59192, Miss = 39631, Miss_rate = 0.670, Pending_hits = 1283, Reservation_fails = 0
L2_cache_bank[12]: Access = 59164, Miss = 39625, Miss_rate = 0.670, Pending_hits = 349, Reservation_fails = 0
L2_cache_bank[13]: Access = 59192, Miss = 39607, Miss_rate = 0.669, Pending_hits = 1271, Reservation_fails = 1
L2_cache_bank[14]: Access = 59276, Miss = 39660, Miss_rate = 0.669, Pending_hits = 370, Reservation_fails = 0
L2_cache_bank[15]: Access = 59276, Miss = 39648, Miss_rate = 0.669, Pending_hits = 1296, Reservation_fails = 0
L2_cache_bank[16]: Access = 59206, Miss = 39623, Miss_rate = 0.669, Pending_hits = 356, Reservation_fails = 0
L2_cache_bank[17]: Access = 59178, Miss = 39611, Miss_rate = 0.669, Pending_hits = 1248, Reservation_fails = 0
L2_cache_bank[18]: Access = 59178, Miss = 39635, Miss_rate = 0.670, Pending_hits = 351, Reservation_fails = 0
L2_cache_bank[19]: Access = 59206, Miss = 39615, Miss_rate = 0.669, Pending_hits = 1265, Reservation_fails = 1
L2_cache_bank[20]: Access = 59276, Miss = 39654, Miss_rate = 0.669, Pending_hits = 360, Reservation_fails = 0
L2_cache_bank[21]: Access = 59276, Miss = 39639, Miss_rate = 0.669, Pending_hits = 1277, Reservation_fails = 0
L2_total_cache_accesses = 1302616
L2_total_cache_misses = 871970
L2_total_cache_miss_rate = 0.6694
L2_total_cache_pending_hits = 18056
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 408027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17888
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 452837
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 419115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 878752
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 423360
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.043

icnt_total_pkts_mem_to_simt=4184544
icnt_total_pkts_simt_to_mem=2996056
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53689
	minimum = 6
	maximum = 48
Network latency average = 8.41024
	minimum = 6
	maximum = 45
Slowest packet = 2587052
Flit latency average = 6.86923
	minimum = 6
	maximum = 41
Slowest flit = 7130488
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238287
	minimum = 0.0188563 (at node 1)
	maximum = 0.0282845 (at node 23)
Accepted packet rate average = 0.0238287
	minimum = 0.0188563 (at node 1)
	maximum = 0.0282845 (at node 23)
Injected flit rate average = 0.0656753
	minimum = 0.0434515 (at node 1)
	maximum = 0.0870568 (at node 42)
Accepted flit rate average= 0.0656753
	minimum = 0.0604632 (at node 1)
	maximum = 0.0906948 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.59784 (28 samples)
	minimum = 6 (28 samples)
	maximum = 52.5714 (28 samples)
Network latency average = 8.44449 (28 samples)
	minimum = 6 (28 samples)
	maximum = 49.25 (28 samples)
Flit latency average = 6.92239 (28 samples)
	minimum = 6 (28 samples)
	maximum = 45.7143 (28 samples)
Fragmentation average = 0 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0 (28 samples)
Injected packet rate average = 0.0222528 (28 samples)
	minimum = 0.0176093 (28 samples)
	maximum = 0.0264139 (28 samples)
Accepted packet rate average = 0.0222528 (28 samples)
	minimum = 0.0176093 (28 samples)
	maximum = 0.0264139 (28 samples)
Injected flit rate average = 0.0613321 (28 samples)
	minimum = 0.0405779 (28 samples)
	maximum = 0.0813005 (28 samples)
Accepted flit rate average = 0.0613321 (28 samples)
	minimum = 0.0564649 (28 samples)
	maximum = 0.0846971 (28 samples)
Injected packet size average = 2.75615 (28 samples)
Accepted packet size average = 2.75615 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 33 min, 56 sec (9236 sec)
gpgpu_simulation_rate = 87458 (inst/sec)
gpgpu_simulation_rate = 1073 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 29: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 29 
gpu_sim_cycle = 38968
gpu_sim_insn = 28848876
gpu_ipc =     740.3222
gpu_tot_sim_cycle = 10180524
gpu_tot_sim_insn = 836617404
gpu_tot_ipc =      82.1782
gpu_tot_issued_cta = 1856
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 14823
partiton_reqs_in_parallel = 857296
partiton_reqs_in_parallel_total    = 81382532
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.0782
partiton_reqs_in_parallel_util = 857296
partiton_reqs_in_parallel_util_total    = 81382532
gpu_sim_cycle_parition_util = 38968
gpu_tot_sim_cycle_parition_util    = 3699206
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1302616
L2_BW  =     113.1142 GB/Sec
L2_BW_total  =      12.5607 GB/Sec
gpu_total_sim_rate=89708

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16797612
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 51968
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0314
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 50336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16795172
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 51968
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16797612
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
140003, 134579, 134781, 139635, 140016, 134614, 134793, 139631, 38685, 37097, 37258, 24109, 
gpgpu_n_tot_thrd_icount = 966263296
gpgpu_n_tot_w_icount = 30195728
gpgpu_n_stall_shd_mem = 19894
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 910136
gpgpu_n_mem_write_global = 438480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22220032
gpgpu_n_store_insn = 13812120
gpgpu_n_shmem_insn = 91503352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1662976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 825
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:862184	W0_Idle:3676880	W0_Scoreboard:173988728	W1:1753920	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11837220	W32:16604588
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7281088 {8:910136,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59633280 {136:438480,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102731456 {40:219240,136:690896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3507840 {8:438480,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1616 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 10180523 
mrq_lat_table:612250 	98233 	64641 	149322 	177233 	131989 	75742 	31159 	1383 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	858827 	464044 	925 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	34 	1193701 	53631 	350 	0 	76556 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	762674 	145282 	2200 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	105840 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3296 	130 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.500462  7.243533  7.510737  7.537020  6.995400  6.914468  7.722345  7.560130  7.853524  7.708108  7.218496  6.889428  8.212565  8.259220  7.303492  7.192410 
dram[1]:  7.693182  7.647834  7.170155  7.195612  6.535294  6.422791  8.196239  7.802013  7.938753  8.101136  6.813397  6.745972  7.871486  7.432228  7.287757  6.814381 
dram[2]:  7.723464  7.743231  7.768016  7.805555  6.991015  6.778553  7.883616  7.475884  7.808324  7.380952  7.268641  6.919261  8.172916  7.968496  6.830349  6.679733 
dram[3]:  7.769663  7.652214  7.257143  7.245856  6.586791  6.433416  8.032258  7.685777  7.527426  7.437956  6.991133  6.833333  7.831169  7.613592  7.291439  6.794567 
dram[4]:  7.929255  7.845790  7.821251  7.663096  6.885482  6.568847  7.623667  7.564021  7.582979  7.194753  7.740175  7.551651  7.898288  7.627432  6.895009  6.640133 
dram[5]:  7.569832  7.294435  7.340659  7.233755  6.719190  6.581897  8.310465  8.126280  7.218624  7.381988  7.304841  6.856866  8.095041  7.868474  7.107365  6.827792 
dram[6]:  8.072565  7.721483  7.776916  7.637750  6.700967  6.656468  7.745396  7.473849  7.639872  7.556734  7.319918  7.397289  7.487305  7.370193  7.043890  6.773179 
dram[7]:  7.667924  7.407475  7.188341  7.171735  7.139644  6.787879  8.153934  8.103174  6.882353  6.596805  7.330979  7.211519  8.284325  8.145590  7.111207  6.810991 
dram[8]:  7.693182  7.500462  7.569811  7.600948  6.540658  6.594241  7.951057  7.717062  7.605206  7.297606  7.209325  7.171767  7.638086  7.433559  7.022317  6.649593 
dram[9]:  7.417337  7.172861  7.104610  7.081272  7.426326  7.013927  7.794984  7.868943  6.970209  6.806014  7.489691  7.193069  8.297619  7.958463  7.169946  7.081344 
dram[10]:  7.922636  7.810734  7.344322  7.441968  6.719111  6.684956  8.185567  8.154110  7.485592  7.245868  7.185743  7.219980  7.745059  7.495220  7.075089  6.722922 
average row locality = 1341954/182424 = 7.356236
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5426      5423      5380      5378      5161      5156      4748      4745      4811      4810      4811      4811      5283      5278      5444      5435 
dram[1]:      5427      5425      5303      5295      5247      5248      4742      4742      4809      4809      4828      4825      5280      5281      5441      5436 
dram[2]:      5511      5509      5292      5291      5251      5245      4744      4742      4809      4810      4824      4821      5286      5281      5371      5368 
dram[3]:      5514      5511      5297      5292      5249      5248      4739      4738      4816      4813      4818      4815      5279      5282      5365      5363 
dram[4]:      5510      5509      5299      5293      5178      5175      4831      4828      4808      4810      4812      4813      5283      5281      5371      5367 
dram[5]:      5433      5429      5367      5366      5175      5177      4827      4823      4812      4811      4815      4812      5276      5277      5369      5368 
dram[6]:      5424      5426      5369      5363      5161      5157      4829      4825      4808      4806      4815      4816      5194      5192      5457      5454 
dram[7]:      5431      5429      5366      5369      5160      5158      4831      4827      4758      4757      4900      4897      5190      5192      5457      5452 
dram[8]:      5427      5426      5375      5370      5132      5128      4828      4826      4750      4751      4902      4900      5188      5191      5453      5451 
dram[9]:      5516      5515      5365      5367      5131      5125      4828      4825      4757      4755      4900      4900      5194      5191      5375      5368 
dram[10]:      5511      5511      5371      5366      5130      5125      4826      4823      4752      4752      4850      4848      5278      5280      5368      5366 
total reads: 903474
bank skew: 5516/4738 = 1.16
chip skew: 82174/82096 = 1.00
number of total write accesses:
dram[0]:      2697      2697      2664      2664      2443      2443      2233      2233      2320      2320      2292      2292      2560      2560      2714      2714 
dram[1]:      2697      2697      2577      2577      2530      2530      2233      2233      2320      2320      2292      2292      2560      2560      2714      2714 
dram[2]:      2784      2784      2577      2577      2530      2530      2233      2233      2320      2320      2292      2292      2560      2560      2641      2641 
dram[3]:      2784      2784      2577      2577      2530      2530      2233      2233      2320      2320      2278      2278      2560      2560      2641      2641 
dram[4]:      2784      2784      2577      2577      2458      2458      2320      2320      2320      2320      2278      2278      2560      2560      2641      2641 
dram[5]:      2697      2697      2649      2649      2458      2458      2320      2320      2320      2320      2278      2278      2560      2560      2641      2641 
dram[6]:      2697      2697      2649      2649      2458      2458      2320      2320      2320      2320      2278      2278      2473      2473      2728      2728 
dram[7]:      2697      2697      2649      2649      2458      2458      2320      2320      2262      2262      2365      2365      2473      2473      2728      2728 
dram[8]:      2697      2697      2649      2649      2429      2429      2320      2320      2262      2262      2365      2365      2473      2473      2728      2728 
dram[9]:      2784      2784      2649      2649      2429      2429      2320      2320      2262      2262      2365      2365      2473      2473      2641      2641 
dram[10]:      2784      2784      2649      2649      2429      2429      2320      2320      2262      2262      2307      2307      2560      2560      2641      2641 
total reads: 438480
bank skew: 2784/2233 = 1.25
chip skew: 39904/39846 = 1.00
average mf latency per bank:
dram[0]:       2092      1138      2029      1071      2081      1058      2259      1135      2197      1117      2176      1135      2099      1160      2114      1150
dram[1]:       2097      1140      2047      1094      2082      1041      2260      1138      2182      1116      2172      1132      2105      1160      2091      1150
dram[2]:       2096      1118      2055      1096      2068      1041      2266      1137      2183      1116      2148      1134      2114      1158      2100      1157
dram[3]:       2081      1116      2052      1095      2066      1041      2261      1139      2186      1117      2148      1142      2123      1160      2112      1158
dram[4]:       2086      1114      2052      1095      2067      1068      2249      1114      2212      1117      2149      1144      2097      1161      2113      1157
dram[5]:       2079      1121      2041      1066      2099      1069      2251      1115      2195      1117      2145      1142      2110      1163      2111      1159
dram[6]:       2092      1122      2028      1066      2109      1070      2253      1114      2179      1117      2151      1145      2129      1186      2111      1149
dram[7]:       2090      1124      2031      1065      2080      1071      2269      1115      2191      1143      2148      1122      2134      1190      2100      1149
dram[8]:       2080      1130      2044      1065      2087      1060      2275      1114      2208      1144      2141      1122      2136      1191      2099      1149
dram[9]:       2072      1113      2074      1063      2083      1061      2238      1114      2201      1131      2148      1121      2126      1187      2098      1169
dram[10]:       2077      1114      2050      1068      2084      1062      2248      1114      2197      1132      2145      1136      2121      1165      2128      1173
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6941200 n_nop=6420716 n_act=16358 n_pre=16342 n_req=121946 n_rd=328400 n_write=159384 bw_util=0.1405
n_activity=1701349 dram_eff=0.5734
bk0: 21704a 6742023i bk1: 21692a 6749052i bk2: 21520a 6744024i bk3: 21512a 6750238i bk4: 20644a 6757539i bk5: 20624a 6760054i bk6: 18992a 6768755i bk7: 18980a 6776012i bk8: 19244a 6767111i bk9: 19240a 6769378i bk10: 19244a 6766729i bk11: 19244a 6772943i bk12: 21132a 6748839i bk13: 21112a 6757426i bk14: 21776a 6734747i bk15: 21740a 6740577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.601509
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6941200 n_nop=6419878 n_act=16701 n_pre=16685 n_req=121984 n_rd=328552 n_write=159384 bw_util=0.1406
n_activity=1709576 dram_eff=0.5708
bk0: 21708a 6742325i bk1: 21700a 6749080i bk2: 21212a 6746593i bk3: 21180a 6753822i bk4: 20988a 6750314i bk5: 20992a 6755522i bk6: 18968a 6770399i bk7: 18968a 6775120i bk8: 19236a 6768074i bk9: 19236a 6771520i bk10: 19312a 6769132i bk11: 19300a 6773787i bk12: 21120a 6749313i bk13: 21124a 6754523i bk14: 21764a 6736517i bk15: 21744a 6741153i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.59381
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7ff1122d3d30 :  mf: uid=18638118, sid05:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (10180523), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6941200 n_nop=6420208 n_act=16446 n_pre=16430 n_req=122029 n_rd=328620 n_write=159496 bw_util=0.1406
n_activity=1701591 dram_eff=0.5737
bk0: 22044a 6735470i bk1: 22036a 6742529i bk2: 21168a 6745630i bk3: 21164a 6754656i bk4: 21004a 6753891i bk5: 20980a 6757999i bk6: 18976a 6769367i bk7: 18968a 6774868i bk8: 19236a 6768550i bk9: 19240a 6770902i bk10: 19296a 6767508i bk11: 19284a 6775185i bk12: 21144a 6747982i bk13: 21124a 6756998i bk14: 21484a 6738657i bk15: 21472a 6740841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.59582
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6941200 n_nop=6419766 n_act=16755 n_pre=16739 n_req=121985 n_rd=328556 n_write=159384 bw_util=0.1406
n_activity=1704803 dram_eff=0.5724
bk0: 22056a 6736335i bk1: 22044a 6744711i bk2: 21188a 6747278i bk3: 21168a 6752274i bk4: 20996a 6751139i bk5: 20992a 6755137i bk6: 18956a 6768416i bk7: 18952a 6774026i bk8: 19264a 6764375i bk9: 19252a 6769665i bk10: 19272a 6770772i bk11: 19260a 6774839i bk12: 21116a 6746041i bk13: 21128a 6751407i bk14: 21460a 6739186i bk15: 21452a 6743093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.597071
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7ff11262d3e0 :  mf: uid=18638119, sid05:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (10180519), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6941200 n_nop=6420108 n_act=16466 n_pre=16450 n_req=122044 n_rd=328672 n_write=159504 bw_util=0.1407
n_activity=1706217 dram_eff=0.5722
bk0: 22040a 6738047i bk1: 22036a 6744032i bk2: 21196a 6748768i bk3: 21172a 6753660i bk4: 20712a 6754601i bk5: 20700a 6759643i bk6: 19324a 6764712i bk7: 19312a 6770826i bk8: 19232a 6767203i bk9: 19240a 6769410i bk10: 19248a 6771342i bk11: 19252a 6777702i bk12: 21132a 6747505i bk13: 21124a 6754262i bk14: 21484a 6738996i bk15: 21468a 6742487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.593876
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6941200 n_nop=6419992 n_act=16646 n_pre=16630 n_req=121983 n_rd=328548 n_write=159384 bw_util=0.1406
n_activity=1706947 dram_eff=0.5717
bk0: 21732a 6739671i bk1: 21716a 6749292i bk2: 21468a 6747672i bk3: 21464a 6747843i bk4: 20700a 6753998i bk5: 20708a 6759064i bk6: 19308a 6767459i bk7: 19292a 6771604i bk8: 19248a 6765060i bk9: 19244a 6767638i bk10: 19260a 6771084i bk11: 19248a 6776768i bk12: 21104a 6748262i bk13: 21108a 6754310i bk14: 21476a 6742361i bk15: 21472a 6747033i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.596593
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6941200 n_nop=6420376 n_act=16536 n_pre=16520 n_req=121942 n_rd=328384 n_write=159384 bw_util=0.1405
n_activity=1701707 dram_eff=0.5733
bk0: 21696a 6740764i bk1: 21704a 6748308i bk2: 21476a 6745502i bk3: 21452a 6750122i bk4: 20644a 6754301i bk5: 20628a 6760482i bk6: 19316a 6764130i bk7: 19300a 6769893i bk8: 19232a 6767127i bk9: 19224a 6770218i bk10: 19260a 6767565i bk11: 19264a 6774827i bk12: 20776a 6750847i bk13: 20768a 6758798i bk14: 21828a 6735986i bk15: 21816a 6735576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.597056
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6941200 n_nop=6419628 n_act=16638 n_pre=16622 n_req=122078 n_rd=328696 n_write=159616 bw_util=0.1407
n_activity=1702320 dram_eff=0.5737
bk0: 21724a 6741793i bk1: 21716a 6749125i bk2: 21464a 6744647i bk3: 21476a 6749551i bk4: 20640a 6755334i bk5: 20632a 6760225i bk6: 19324a 6766484i bk7: 19308a 6770596i bk8: 19032a 6765396i bk9: 19028a 6766922i bk10: 19600a 6764561i bk11: 19588a 6770095i bk12: 20760a 6751802i bk13: 20768a 6757281i bk14: 21828a 6738988i bk15: 21808a 6738460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.59707
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6941200 n_nop=6420012 n_act=16714 n_pre=16698 n_req=121944 n_rd=328392 n_write=159384 bw_util=0.1405
n_activity=1705706 dram_eff=0.5719
bk0: 21708a 6743106i bk1: 21704a 6748511i bk2: 21500a 6745605i bk3: 21480a 6751758i bk4: 20528a 6758160i bk5: 20512a 6760681i bk6: 19312a 6763510i bk7: 19304a 6769590i bk8: 19000a 6767187i bk9: 19004a 6775000i bk10: 19608a 6765412i bk11: 19600a 6769430i bk12: 20752a 6749498i bk13: 20764a 6756673i bk14: 21812a 6733808i bk15: 21804a 6737310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.590129
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ff112627190 :  mf: uid=18638120, sid05:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (10180523), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6941200 n_nop=6420165 n_act=16610 n_pre=16594 n_req=121958 n_rd=328447 n_write=159384 bw_util=0.1406
n_activity=1702457 dram_eff=0.5731
bk0: 22064a 6737440i bk1: 22060a 6741885i bk2: 21460a 6741591i bk3: 21467a 6748520i bk4: 20524a 6761322i bk5: 20500a 6764079i bk6: 19312a 6766872i bk7: 19300a 6771568i bk8: 19028a 6767051i bk9: 19020a 6772124i bk10: 19600a 6764003i bk11: 19600a 6771230i bk12: 20776a 6752196i bk13: 20764a 6758755i bk14: 21500a 6740308i bk15: 21472a 6744968i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.595319
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6941200 n_nop=6419862 n_act=16555 n_pre=16539 n_req=122061 n_rd=328628 n_write=159616 bw_util=0.1407
n_activity=1706562 dram_eff=0.5722
bk0: 22044a 6739147i bk1: 22044a 6746195i bk2: 21484a 6744682i bk3: 21464a 6747822i bk4: 20520a 6759902i bk5: 20500a 6761449i bk6: 19304a 6765460i bk7: 19292a 6770577i bk8: 19008a 6768165i bk9: 19008a 6772551i bk10: 19400a 6765372i bk11: 19392a 6771439i bk12: 21112a 6746499i bk13: 21120a 6751811i bk14: 21472a 6741801i bk15: 21464a 6742587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.594903

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61333, Miss = 41064, Miss_rate = 0.670, Pending_hits = 379, Reservation_fails = 0
L2_cache_bank[1]: Access = 61276, Miss = 41036, Miss_rate = 0.670, Pending_hits = 1262, Reservation_fails = 0
L2_cache_bank[2]: Access = 61305, Miss = 41077, Miss_rate = 0.670, Pending_hits = 352, Reservation_fails = 0
L2_cache_bank[3]: Access = 61306, Miss = 41061, Miss_rate = 0.670, Pending_hits = 1278, Reservation_fails = 0
L2_cache_bank[4]: Access = 61335, Miss = 41088, Miss_rate = 0.670, Pending_hits = 367, Reservation_fails = 0
L2_cache_bank[5]: Access = 61321, Miss = 41067, Miss_rate = 0.670, Pending_hits = 1286, Reservation_fails = 0
L2_cache_bank[6]: Access = 61263, Miss = 41077, Miss_rate = 0.671, Pending_hits = 355, Reservation_fails = 0
L2_cache_bank[7]: Access = 61262, Miss = 41062, Miss_rate = 0.670, Pending_hits = 1292, Reservation_fails = 0
L2_cache_bank[8]: Access = 61348, Miss = 41092, Miss_rate = 0.670, Pending_hits = 385, Reservation_fails = 0
L2_cache_bank[9]: Access = 61363, Miss = 41076, Miss_rate = 0.669, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[10]: Access = 61334, Miss = 41074, Miss_rate = 0.670, Pending_hits = 385, Reservation_fails = 0
L2_cache_bank[11]: Access = 61305, Miss = 41063, Miss_rate = 0.670, Pending_hits = 1287, Reservation_fails = 0
L2_cache_bank[12]: Access = 61276, Miss = 41057, Miss_rate = 0.670, Pending_hits = 353, Reservation_fails = 0
L2_cache_bank[13]: Access = 61305, Miss = 41039, Miss_rate = 0.669, Pending_hits = 1276, Reservation_fails = 1
L2_cache_bank[14]: Access = 61392, Miss = 41093, Miss_rate = 0.669, Pending_hits = 373, Reservation_fails = 0
L2_cache_bank[15]: Access = 61392, Miss = 41081, Miss_rate = 0.669, Pending_hits = 1299, Reservation_fails = 0
L2_cache_bank[16]: Access = 61320, Miss = 41055, Miss_rate = 0.670, Pending_hits = 359, Reservation_fails = 0
L2_cache_bank[17]: Access = 61291, Miss = 41043, Miss_rate = 0.670, Pending_hits = 1252, Reservation_fails = 0
L2_cache_bank[18]: Access = 61290, Miss = 41066, Miss_rate = 0.670, Pending_hits = 354, Reservation_fails = 0
L2_cache_bank[19]: Access = 61319, Miss = 41046, Miss_rate = 0.669, Pending_hits = 1268, Reservation_fails = 1
L2_cache_bank[20]: Access = 61392, Miss = 41086, Miss_rate = 0.669, Pending_hits = 364, Reservation_fails = 0
L2_cache_bank[21]: Access = 61392, Miss = 41071, Miss_rate = 0.669, Pending_hits = 1281, Reservation_fails = 0
L2_total_cache_accesses = 1349120
L2_total_cache_misses = 903474
L2_total_cache_miss_rate = 0.6697
L2_total_cache_pending_hits = 18130
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 422953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17962
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 469221
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 434235
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 910136
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 438480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.044

icnt_total_pkts_mem_to_simt=4333904
icnt_total_pkts_simt_to_mem=3103040
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58086
	minimum = 6
	maximum = 46
Network latency average = 8.45621
	minimum = 6
	maximum = 44
Slowest packet = 2606115
Flit latency average = 6.93275
	minimum = 6
	maximum = 40
Slowest flit = 7223382
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238684
	minimum = 0.0188878 (at node 0)
	maximum = 0.0283317 (at node 3)
Accepted packet rate average = 0.0238684
	minimum = 0.0188878 (at node 0)
	maximum = 0.0283317 (at node 3)
Injected flit rate average = 0.0657849
	minimum = 0.043524 (at node 0)
	maximum = 0.087202 (at node 42)
Accepted flit rate average= 0.0657849
	minimum = 0.0605641 (at node 0)
	maximum = 0.0908461 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.59725 (29 samples)
	minimum = 6 (29 samples)
	maximum = 52.3448 (29 samples)
Network latency average = 8.44489 (29 samples)
	minimum = 6 (29 samples)
	maximum = 49.069 (29 samples)
Flit latency average = 6.92275 (29 samples)
	minimum = 6 (29 samples)
	maximum = 45.5172 (29 samples)
Fragmentation average = 0 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0 (29 samples)
Injected packet rate average = 0.0223085 (29 samples)
	minimum = 0.0176534 (29 samples)
	maximum = 0.0264801 (29 samples)
Accepted packet rate average = 0.0223085 (29 samples)
	minimum = 0.0176534 (29 samples)
	maximum = 0.0264801 (29 samples)
Injected flit rate average = 0.0614857 (29 samples)
	minimum = 0.0406795 (29 samples)
	maximum = 0.081504 (29 samples)
Accepted flit rate average = 0.0614857 (29 samples)
	minimum = 0.0566063 (29 samples)
	maximum = 0.0849091 (29 samples)
Injected packet size average = 2.75615 (29 samples)
Accepted packet size average = 2.75615 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 35 min, 26 sec (9326 sec)
gpgpu_simulation_rate = 89708 (inst/sec)
gpgpu_simulation_rate = 1091 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 30: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 30 
gpu_sim_cycle = 39342
gpu_sim_insn = 28848876
gpu_ipc =     733.2844
gpu_tot_sim_cycle = 10442016
gpu_tot_sim_insn = 865466280
gpu_tot_ipc =      82.8831
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 15253
partiton_reqs_in_parallel = 865524
partiton_reqs_in_parallel_total    = 82239828
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.9587
partiton_reqs_in_parallel_util = 865524
partiton_reqs_in_parallel_util_total    = 82239828
gpu_sim_cycle_parition_util = 39342
gpu_tot_sim_cycle_parition_util    = 3738174
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1349120
L2_BW  =     112.0389 GB/Sec
L2_BW_total  =      12.6683 GB/Sec
gpu_total_sim_rate=91904

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17376840
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 53760
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0304
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 52128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17374400
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 53760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17376840
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
144830, 139224, 139428, 144455, 144843, 139258, 139440, 144441, 38685, 37097, 37258, 24109, 
gpgpu_n_tot_thrd_icount = 999582720
gpgpu_n_tot_w_icount = 31236960
gpgpu_n_stall_shd_mem = 19924
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 941520
gpgpu_n_mem_write_global = 453600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22986240
gpgpu_n_store_insn = 14288400
gpgpu_n_shmem_insn = 94658640
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1720320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 855
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:891909	W0_Idle:3692193	W0_Scoreboard:175128311	W1:1814400	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:12245400	W32:17177160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7532160 {8:941520,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61689600 {136:453600,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 106273920 {40:226800,136:714720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3628800 {8:453600,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1570 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 10442015 
mrq_lat_table:631736 	100670 	66717 	155054 	184254 	137144 	78803 	32792 	1406 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	887473 	481885 	942 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	35 	1238153 	55671 	361 	0 	76556 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	789308 	149967 	2265 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	120960 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3372 	132 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.327812  7.078349  7.432650  7.430865  6.920983  6.820779  7.547071  7.442724  7.736897  7.584789  7.120039  6.810185  8.099000  8.126506  7.143099  7.063705 
dram[1]:  7.600362  7.557554  7.018057  7.053633  6.429027  6.314017  8.072788  7.652866  7.800211  8.020652  6.701818  6.626799  7.762224  7.307762  7.238626  6.764045 
dram[2]:  7.595575  7.587091  7.696884  7.761905  6.853016  6.666667  7.762110  7.363636  7.726702  7.306931  7.237721  6.863933  8.061691  7.853540  6.720195  6.558195 
dram[3]:  7.625222  7.489529  7.135608  7.150000  6.466720  6.314017  7.936123  7.560336  7.415663  7.360917  6.891182  6.742883  7.724236  7.477378  7.187500  6.697411 
dram[4]:  7.844607  7.695964  7.776930  7.625819  6.770744  6.464052  7.465657  7.425126  7.467611  7.062201  7.622015  7.445233  7.698669  7.476454  6.802956  6.531546 
dram[5]:  7.417989  7.186325  7.233449  7.108733  6.626466  6.508224  8.153421  7.964401  7.084453  7.250491  7.213163  6.790009  8.019821  7.714967  7.014395  6.728676 
dram[6]:  7.972486  7.599458  7.669437  7.524932  6.553527  6.490954  7.609681  7.311881  7.551689  7.488325  7.255929  7.271287  7.323774  7.215132  6.938525  6.684044 
dram[7]:  7.508929  7.267070  7.102652  7.050934  7.081614  6.712585  8.059978  7.977322  6.790654  6.498211  7.204023  7.119318  8.208507  8.043699  6.990091  6.730310 
dram[8]:  7.627949  7.379280  7.501805  7.504065  6.423770  6.473554  7.834570  7.598765  7.544699  7.251748  7.063850  7.042135  7.505692  7.314233  6.929566  6.537094 
dram[9]:  7.271803  7.009796  7.047538  6.989899  7.309701  6.935341  7.655959  7.692708  6.900285  6.732160  7.395280  7.128910  8.170279  7.882470  7.037352  6.931381 
dram[10]:  7.795640  7.690860  7.224348  7.328332  6.589571  6.568792  8.089814  8.025000  7.386572  7.174901  7.076409  7.122116  7.585754  7.313460  7.007614  6.651406 
average row locality = 1388578/191664 = 7.244855
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5615      5612      5572      5570      5348      5343      4905      4902      4981      4980      4985      4985      5459      5454      5631      5622 
dram[1]:      5616      5614      5492      5484      5437      5438      4899      4899      4979      4979      5002      4999      5456      5457      5628      5623 
dram[2]:      5703      5701      5481      5480      5441      5435      4901      4899      4979      4980      4998      4995      5462      5457      5556      5553 
dram[3]:      5706      5703      5486      5481      5439      5438      4896      4895      4986      4983      4991      4988      5455      5458      5550      5548 
dram[4]:      5702      5701      5488      5482      5365      5362      4991      4988      4978      4980      4985      4986      5459      5457      5556      5552 
dram[5]:      5622      5618      5559      5558      5362      5364      4987      4983      4982      4981      4988      4985      5452      5453      5554      5553 
dram[6]:      5613      5615      5561      5555      5347      5343      4989      4985      4978      4976      4988      4989      5367      5365      5645      5642 
dram[7]:      5620      5618      5558      5561      5346      5344      4991      4987      4926      4925      5076      5073      5363      5365      5645      5640 
dram[8]:      5616      5615      5567      5562      5317      5313      4988      4986      4918      4919      5078      5076      5361      5364      5641      5639 
dram[9]:      5708      5707      5557      5559      5316      5310      4988      4985      4926      4924      5076      5076      5367      5364      5560      5553 
dram[10]:      5703      5703      5563      5558      5315      5310      4986      4983      4921      4921      5024      5022      5454      5456      5553      5551 
total reads: 934978
bank skew: 5708/4895 = 1.17
chip skew: 85038/84958 = 1.00
number of total write accesses:
dram[0]:      2790      2790      2760      2760      2535      2535      2310      2310      2400      2400      2370      2370      2640      2640      2805      2805 
dram[1]:      2790      2790      2670      2670      2625      2625      2310      2310      2400      2400      2370      2370      2640      2640      2805      2805 
dram[2]:      2880      2880      2670      2670      2625      2625      2310      2310      2400      2400      2370      2370      2640      2640      2730      2730 
dram[3]:      2880      2880      2670      2670      2625      2625      2310      2310      2400      2400      2355      2355      2640      2640      2730      2730 
dram[4]:      2880      2880      2670      2670      2550      2550      2400      2400      2400      2400      2355      2355      2640      2640      2730      2730 
dram[5]:      2790      2790      2745      2745      2550      2550      2400      2400      2400      2400      2355      2355      2640      2640      2730      2730 
dram[6]:      2790      2790      2745      2745      2550      2550      2400      2400      2400      2400      2355      2355      2550      2550      2820      2820 
dram[7]:      2790      2790      2745      2745      2550      2550      2400      2400      2340      2340      2445      2445      2550      2550      2820      2820 
dram[8]:      2790      2790      2745      2745      2520      2520      2400      2400      2340      2340      2445      2445      2550      2550      2820      2820 
dram[9]:      2880      2880      2745      2745      2520      2520      2400      2400      2340      2340      2445      2445      2550      2550      2730      2730 
dram[10]:      2880      2880      2745      2745      2520      2520      2400      2400      2340      2340      2385      2385      2640      2640      2730      2730 
total reads: 453600
bank skew: 2880/2310 = 1.25
chip skew: 41280/41220 = 1.00
average mf latency per bank:
dram[0]:       2029      1107      1967      1042      2015      1028      2193      1105      2131      1087      2110      1104      2040      1130      2052      1119
dram[1]:       2034      1109      1984      1063      2016      1012      2194      1108      2116      1086      2106      1101      2046      1131      2030      1120
dram[2]:       2033      1088      1991      1065      2002      1012      2199      1107      2116      1086      2083      1103      2055      1129      2038      1126
dram[3]:       2019      1086      1989      1064      2001      1011      2194      1110      2120      1086      2083      1111      2064      1130      2050      1127
dram[4]:       2024      1085      1989      1065      2002      1037      2183      1085      2145      1087      2084      1112      2038      1132      2050      1126
dram[5]:       2017      1091      1978      1036      2033      1039      2185      1086      2129      1087      2080      1111      2051      1134      2049      1128
dram[6]:       2029      1092      1966      1037      2042      1040      2188      1085      2113      1087      2085      1113      2069      1156      2049      1119
dram[7]:       2027      1094      1969      1036      2014      1041      2202      1085      2124      1112      2083      1091      2074      1159      2038      1118
dram[8]:       2018      1099      1981      1036      2021      1030      2208      1085      2141      1113      2076      1091      2076      1160      2037      1118
dram[9]:       2010      1083      2010      1034      2017      1031      2173      1085      2134      1100      2083      1091      2066      1157      2037      1137
dram[10]:       2015      1084      1986      1039      2019      1032      2182      1085      2130      1101      2080      1105      2061      1135      2065      1142
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7014251 n_nop=6475119 n_act=17206 n_pre=17190 n_req=126184 n_rd=339856 n_write=164880 bw_util=0.1439
n_activity=1760903 dram_eff=0.5733
bk0: 22460a 6807878i bk1: 22448a 6814917i bk2: 22288a 6809743i bk3: 22280a 6816405i bk4: 21392a 6823430i bk5: 21372a 6826190i bk6: 19620a 6835152i bk7: 19608a 6842878i bk8: 19924a 6833625i bk9: 19920a 6836415i bk10: 19940a 6833417i bk11: 19940a 6839857i bk12: 21836a 6815146i bk13: 21816a 6824101i bk14: 22524a 6800435i bk15: 22488a 6806405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.621263
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7014251 n_nop=6474293 n_act=17543 n_pre=17527 n_req=126222 n_rd=340008 n_write=164880 bw_util=0.144
n_activity=1768872 dram_eff=0.5709
bk0: 22464a 6808305i bk1: 22456a 6815418i bk2: 21968a 6812313i bk3: 21936a 6819688i bk4: 21748a 6815787i bk5: 21752a 6821371i bk6: 19596a 6837459i bk7: 19596a 6842001i bk8: 19916a 6834598i bk9: 19916a 6838406i bk10: 20008a 6835816i bk11: 19996a 6840066i bk12: 21824a 6815552i bk13: 21828a 6821087i bk14: 22512a 6802236i bk15: 22492a 6807021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.612379
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7014251 n_nop=6474679 n_act=17252 n_pre=17236 n_req=126271 n_rd=340084 n_write=165000 bw_util=0.144
n_activity=1760817 dram_eff=0.5737
bk0: 22812a 6801037i bk1: 22804a 6808162i bk2: 21924a 6811260i bk3: 21920a 6821045i bk4: 21764a 6819540i bk5: 21740a 6823715i bk6: 19604a 6836130i bk7: 19596a 6842053i bk8: 19916a 6835271i bk9: 19920a 6838095i bk10: 19992a 6834335i bk11: 19980a 6842166i bk12: 21848a 6814446i bk13: 21828a 6823900i bk14: 22224a 6804361i bk15: 22212a 6806414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.614667
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7014251 n_nop=6474149 n_act=17613 n_pre=17597 n_req=126223 n_rd=340012 n_write=164880 bw_util=0.144
n_activity=1764404 dram_eff=0.5723
bk0: 22824a 6801835i bk1: 22812a 6809993i bk2: 21944a 6812934i bk3: 21924a 6818390i bk4: 21756a 6816464i bk5: 21752a 6821020i bk6: 19584a 6835070i bk7: 19580a 6841153i bk8: 19944a 6830871i bk9: 19932a 6836611i bk10: 19964a 6837618i bk11: 19952a 6841496i bk12: 21820a 6812060i bk13: 21832a 6817930i bk14: 22200a 6804891i bk15: 22192a 6808907i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.616071
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ff112b14f10 :  mf: uid=19280764, sid11:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (10442015), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7014251 n_nop=6474525 n_act=17308 n_pre=17292 n_req=126282 n_rd=340126 n_write=165000 bw_util=0.144
n_activity=1765188 dram_eff=0.5723
bk0: 22808a 6803661i bk1: 22804a 6809633i bk2: 21952a 6814312i bk3: 21928a 6819920i bk4: 21460a 6820491i bk5: 21446a 6825722i bk6: 19964a 6831515i bk7: 19952a 6837756i bk8: 19912a 6833768i bk9: 19920a 6836179i bk10: 19940a 6838111i bk11: 19944a 6844493i bk12: 21836a 6813778i bk13: 21828a 6820513i bk14: 22224a 6804659i bk15: 22208a 6807948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.612123
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7014251 n_nop=6474399 n_act=17492 n_pre=17476 n_req=126221 n_rd=340004 n_write=164880 bw_util=0.144
n_activity=1766194 dram_eff=0.5717
bk0: 22488a 6805483i bk1: 22472a 6815145i bk2: 22236a 6813138i bk3: 22232a 6813416i bk4: 21448a 6819505i bk5: 21456a 6824835i bk6: 19948a 6834153i bk7: 19932a 6838715i bk8: 19928a 6831474i bk9: 19924a 6834600i bk10: 19952a 6837928i bk11: 19940a 6843856i bk12: 21808a 6814837i bk13: 21812a 6821023i bk14: 22216a 6808380i bk15: 22212a 6813119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.614685
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7014251 n_nop=6474763 n_act=17396 n_pre=17380 n_req=126178 n_rd=339832 n_write=164880 bw_util=0.1439
n_activity=1761304 dram_eff=0.5731
bk0: 22452a 6806552i bk1: 22460a 6814236i bk2: 22244a 6811061i bk3: 22220a 6815780i bk4: 21388a 6819925i bk5: 21372a 6826377i bk6: 19956a 6830338i bk7: 19940a 6836798i bk8: 19912a 6833734i bk9: 19904a 6837241i bk10: 19952a 6834579i bk11: 19956a 6842007i bk12: 21468a 6817203i bk13: 21460a 6824911i bk14: 22580a 6801409i bk15: 22568a 6801302i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.615906
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7014251 n_nop=6474071 n_act=17462 n_pre=17446 n_req=126318 n_rd=340152 n_write=165120 bw_util=0.1441
n_activity=1761733 dram_eff=0.5736
bk0: 22480a 6807429i bk1: 22472a 6814726i bk2: 22232a 6809976i bk3: 22244a 6814882i bk4: 21384a 6821093i bk5: 21376a 6826172i bk6: 19964a 6833297i bk7: 19948a 6837305i bk8: 19704a 6832335i bk9: 19700a 6833542i bk10: 20304a 6831334i bk11: 20292a 6837121i bk12: 21452a 6818755i bk13: 21460a 6824038i bk14: 22580a 6804621i bk15: 22560a 6804232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.615102
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7ff112bb5930 :  mf: uid=19280762, sid11:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (10442010), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7014251 n_nop=6474451 n_act=17548 n_pre=17532 n_req=126180 n_rd=339840 n_write=164880 bw_util=0.1439
n_activity=1765643 dram_eff=0.5717
bk0: 22464a 6809121i bk1: 22460a 6814648i bk2: 22268a 6811747i bk3: 22248a 6817859i bk4: 21268a 6823796i bk5: 21252a 6826733i bk6: 19952a 6830272i bk7: 19944a 6836532i bk8: 19672a 6833508i bk9: 19676a 6841920i bk10: 20312a 6832256i bk11: 20304a 6836417i bk12: 21444a 6815873i bk13: 21456a 6823712i bk14: 22564a 6799704i bk15: 22556a 6803267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.608623
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7014251 n_nop=6474587 n_act=17448 n_pre=17432 n_req=126196 n_rd=339904 n_write=164880 bw_util=0.1439
n_activity=1761855 dram_eff=0.573
bk0: 22832a 6802943i bk1: 22828a 6806906i bk2: 22228a 6806527i bk3: 22236a 6813863i bk4: 21264a 6827160i bk5: 21240a 6830196i bk6: 19952a 6833255i bk7: 19940a 6838361i bk8: 19704a 6833585i bk9: 19696a 6839007i bk10: 20304a 6830458i bk11: 20304a 6838344i bk12: 21468a 6818809i bk13: 21456a 6825851i bk14: 22240a 6805954i bk15: 22212a 6810488i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.614485
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ff112a73000 :  mf: uid=19280763, sid11:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (10442014), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7014251 n_nop=6474261 n_act=17397 n_pre=17381 n_req=126303 n_rd=340092 n_write=165120 bw_util=0.1441
n_activity=1765918 dram_eff=0.5722
bk0: 22812a 6804605i bk1: 22812a 6812177i bk2: 22252a 6810603i bk3: 22232a 6813899i bk4: 21260a 6825689i bk5: 21240a 6827374i bk6: 19944a 6832133i bk7: 19932a 6837305i bk8: 19684a 6835111i bk9: 19684a 6839647i bk10: 20096a 6832302i bk11: 20088a 6838169i bk12: 21816a 6812611i bk13: 21824a 6817987i bk14: 22212a 6807976i bk15: 22204a 6808235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.61315

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63446, Miss = 42496, Miss_rate = 0.670, Pending_hits = 384, Reservation_fails = 0
L2_cache_bank[1]: Access = 63388, Miss = 42468, Miss_rate = 0.670, Pending_hits = 1271, Reservation_fails = 0
L2_cache_bank[2]: Access = 63418, Miss = 42509, Miss_rate = 0.670, Pending_hits = 357, Reservation_fails = 0
L2_cache_bank[3]: Access = 63420, Miss = 42493, Miss_rate = 0.670, Pending_hits = 1285, Reservation_fails = 0
L2_cache_bank[4]: Access = 63450, Miss = 42521, Miss_rate = 0.670, Pending_hits = 372, Reservation_fails = 0
L2_cache_bank[5]: Access = 63435, Miss = 42500, Miss_rate = 0.670, Pending_hits = 1294, Reservation_fails = 0
L2_cache_bank[6]: Access = 63375, Miss = 42509, Miss_rate = 0.671, Pending_hits = 360, Reservation_fails = 0
L2_cache_bank[7]: Access = 63375, Miss = 42494, Miss_rate = 0.671, Pending_hits = 1299, Reservation_fails = 0
L2_cache_bank[8]: Access = 63463, Miss = 42524, Miss_rate = 0.670, Pending_hits = 391, Reservation_fails = 0
L2_cache_bank[9]: Access = 63478, Miss = 42508, Miss_rate = 0.670, Pending_hits = 1333, Reservation_fails = 0
L2_cache_bank[10]: Access = 63448, Miss = 42506, Miss_rate = 0.670, Pending_hits = 389, Reservation_fails = 0
L2_cache_bank[11]: Access = 63418, Miss = 42495, Miss_rate = 0.670, Pending_hits = 1292, Reservation_fails = 0
L2_cache_bank[12]: Access = 63388, Miss = 42488, Miss_rate = 0.670, Pending_hits = 357, Reservation_fails = 0
L2_cache_bank[13]: Access = 63418, Miss = 42470, Miss_rate = 0.670, Pending_hits = 1283, Reservation_fails = 1
L2_cache_bank[14]: Access = 63508, Miss = 42525, Miss_rate = 0.670, Pending_hits = 379, Reservation_fails = 0
L2_cache_bank[15]: Access = 63508, Miss = 42513, Miss_rate = 0.669, Pending_hits = 1306, Reservation_fails = 0
L2_cache_bank[16]: Access = 63433, Miss = 42486, Miss_rate = 0.670, Pending_hits = 362, Reservation_fails = 0
L2_cache_bank[17]: Access = 63403, Miss = 42474, Miss_rate = 0.670, Pending_hits = 1259, Reservation_fails = 0
L2_cache_bank[18]: Access = 63403, Miss = 42498, Miss_rate = 0.670, Pending_hits = 358, Reservation_fails = 0
L2_cache_bank[19]: Access = 63433, Miss = 42478, Miss_rate = 0.670, Pending_hits = 1276, Reservation_fails = 1
L2_cache_bank[20]: Access = 63508, Miss = 42519, Miss_rate = 0.670, Pending_hits = 369, Reservation_fails = 0
L2_cache_bank[21]: Access = 63508, Miss = 42504, Miss_rate = 0.669, Pending_hits = 1292, Reservation_fails = 0
L2_total_cache_accesses = 1395624
L2_total_cache_misses = 934978
L2_total_cache_miss_rate = 0.6699
L2_total_cache_pending_hits = 18268
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 437815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18100
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 485605
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 449355
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 941520
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 453600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.045

icnt_total_pkts_mem_to_simt=4483264
icnt_total_pkts_simt_to_mem=3210024
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.51044
	minimum = 6
	maximum = 44
Network latency average = 8.38722
	minimum = 6
	maximum = 41
Slowest packet = 2699015
Flit latency average = 6.84269
	minimum = 6
	maximum = 37
Slowest flit = 7438771
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236415
	minimum = 0.0187082 (at node 0)
	maximum = 0.0280623 (at node 11)
Accepted packet rate average = 0.0236415
	minimum = 0.0187082 (at node 0)
	maximum = 0.0280623 (at node 11)
Injected flit rate average = 0.0651595
	minimum = 0.0431102 (at node 0)
	maximum = 0.086373 (at node 42)
Accepted flit rate average= 0.0651595
	minimum = 0.0599883 (at node 0)
	maximum = 0.0899825 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.59436 (30 samples)
	minimum = 6 (30 samples)
	maximum = 52.0667 (30 samples)
Network latency average = 8.44297 (30 samples)
	minimum = 6 (30 samples)
	maximum = 48.8 (30 samples)
Flit latency average = 6.92008 (30 samples)
	minimum = 6 (30 samples)
	maximum = 45.2333 (30 samples)
Fragmentation average = 0 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0 (30 samples)
Injected packet rate average = 0.022353 (30 samples)
	minimum = 0.0176886 (30 samples)
	maximum = 0.0265328 (30 samples)
Accepted packet rate average = 0.022353 (30 samples)
	minimum = 0.0176886 (30 samples)
	maximum = 0.0265328 (30 samples)
Injected flit rate average = 0.0616081 (30 samples)
	minimum = 0.0407605 (30 samples)
	maximum = 0.0816663 (30 samples)
Accepted flit rate average = 0.0616081 (30 samples)
	minimum = 0.056719 (30 samples)
	maximum = 0.0850782 (30 samples)
Injected packet size average = 2.75615 (30 samples)
Accepted packet size average = 2.75615 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 36 min, 57 sec (9417 sec)
gpgpu_simulation_rate = 91904 (inst/sec)
gpgpu_simulation_rate = 1108 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 31: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 31 
gpu_sim_cycle = 38766
gpu_sim_insn = 28848876
gpu_ipc =     744.1799
gpu_tot_sim_cycle = 10702932
gpu_tot_sim_insn = 894315156
gpu_tot_ipc =      83.5580
gpu_tot_issued_cta = 1984
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 15796
partiton_reqs_in_parallel = 852852
partiton_reqs_in_parallel_total    = 83105352
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.8444
partiton_reqs_in_parallel_util = 852852
partiton_reqs_in_parallel_util_total    = 83105352
gpu_sim_cycle_parition_util = 38766
gpu_tot_sim_cycle_parition_util    = 3777516
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1395624
L2_BW  =     113.7036 GB/Sec
L2_BW_total  =      12.7713 GB/Sec
gpu_total_sim_rate=94049

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17956068
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 55552
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0294
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 53920
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17953628
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 55552
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17956068
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
149657, 143872, 144075, 149275, 149670, 143906, 144087, 149245, 38685, 37097, 37258, 24109, 
gpgpu_n_tot_thrd_icount = 1032902144
gpgpu_n_tot_w_icount = 32278192
gpgpu_n_stall_shd_mem = 19975
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 972904
gpgpu_n_mem_write_global = 468720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 23752448
gpgpu_n_store_insn = 14764680
gpgpu_n_shmem_insn = 97813928
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1777664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 906
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:922203	W0_Idle:3707367	W0_Scoreboard:176252736	W1:1874880	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:12653580	W32:17749732
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7783232 {8:972904,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 63745920 {136:468720,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 109816384 {40:234360,136:738544,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3749760 {8:468720,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1526 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 10702931 
mrq_lat_table:653304 	104798 	69325 	159421 	189574 	141556 	81671 	34039 	1512 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	920383 	495451 	970 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	39 	1282488 	57829 	368 	0 	76556 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	815510 	155061 	2353 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	136080 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3447 	134 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.495255  7.242702  7.580617  7.578855  7.072174  6.970840  7.719752  7.614286  7.903627  7.750000  7.269856  6.956960  8.287549  8.299010  7.288220  7.220381 
dram[1]:  7.771019  7.727758  7.160578  7.196581  6.575494  6.458851  8.251106  7.826862  7.950991  8.172562  6.848022  6.772242  7.931883  7.473262  7.371936  6.895570 
dram[2]:  7.767951  7.759405  7.844362  7.909774  7.005051  6.816393  7.937234  7.534343  7.893375  7.469148  7.389320  7.011981  8.249754  8.039310  6.859888  6.707126 
dram[3]:  7.797891  7.660622  7.279170  7.293761  6.613673  6.458851  8.113167  7.733402  7.548962  7.494106  7.039889  6.890100  7.908491  7.658447  7.343053  6.837061 
dram[4]:  8.019892  7.869565  7.924741  7.772853  6.921186  6.610526  7.639360  7.598410  7.616384  7.207940  7.777436  7.599198  7.882519  7.657534  6.954545  6.680187 
dram[5]:  7.586388  7.351946  7.378657  7.252961  6.775104  6.655257  8.334787  8.143923  7.216651  7.383349  7.365048  6.937786  8.207640  7.899152  7.168201  6.868484 
dram[6]:  8.147280  7.770125  7.817685  7.672337  6.701480  6.638142  7.785132  7.483840  7.701010  7.622000  7.408203  7.423679  7.487671  7.378038  7.093193  6.835938 
dram[7]:  7.678445  7.433704  7.246830  7.194631  7.236235  6.862679  8.240302  8.156883  6.932595  6.625772  7.357955  7.272472  8.396517  8.229919  7.145306  6.871956 
dram[8]:  7.798923  7.547350  7.648841  7.651204  6.569456  6.619984  8.012579  7.774161  7.692307  7.382874  7.216341  7.194445  7.671348  7.478102  7.084210  6.687309 
dram[9]:  7.440067  7.174616  7.191275  7.133111  7.466297  7.087719  7.831967  7.869207  7.042214  6.860146  7.551021  7.282099  8.340794  8.051081  7.179229  7.084367 
dram[10]:  7.970350  7.864362  7.369416  7.474281  6.737500  6.716542  8.270563  8.205155  7.532128  7.304771  7.227573  7.273764  7.753932  7.479037  7.149415  6.790642 
average row locality = 1435202/193898 = 7.401840
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5804      5801      5756      5754      5521      5516      5078      5075      5147      5146      5147      5147      5651      5646      5823      5814 
dram[1]:      5805      5803      5673      5665      5613      5614      5072      5072      5145      5145      5165      5162      5648      5649      5820      5815 
dram[2]:      5895      5893      5662      5661      5617      5611      5074      5072      5145      5146      5161      5158      5654      5649      5745      5742 
dram[3]:      5898      5895      5667      5662      5615      5614      5069      5068      5152      5149      5154      5151      5647      5650      5739      5737 
dram[4]:      5894      5893      5669      5663      5539      5536      5167      5164      5144      5146      5148      5149      5651      5649      5745      5741 
dram[5]:      5811      5807      5742      5741      5536      5538      5163      5159      5148      5147      5151      5148      5644      5645      5743      5742 
dram[6]:      5802      5804      5744      5738      5521      5517      5165      5161      5144      5142      5151      5152      5556      5554      5837      5834 
dram[7]:      5809      5807      5741      5744      5520      5518      5167      5163      5090      5089      5242      5239      5552      5554      5837      5832 
dram[8]:      5805      5804      5750      5745      5490      5486      5164      5162      5082      5083      5244      5242      5550      5553      5833      5831 
dram[9]:      5900      5899      5740      5742      5489      5483      5164      5161      5089      5087      5242      5242      5556      5553      5749      5742 
dram[10]:      5895      5895      5746      5741      5488      5483      5162      5159      5084      5084      5188      5186      5646      5648      5742      5740 
total reads: 966482
bank skew: 5900/5068 = 1.16
chip skew: 87904/87822 = 1.00
number of total write accesses:
dram[0]:      2883      2883      2848      2848      2612      2612      2387      2387      2480      2480      2450      2450      2736      2736      2901      2901 
dram[1]:      2883      2883      2755      2755      2705      2705      2387      2387      2480      2480      2450      2450      2736      2736      2901      2901 
dram[2]:      2976      2976      2755      2755      2705      2705      2387      2387      2480      2480      2450      2450      2736      2736      2823      2823 
dram[3]:      2976      2976      2755      2755      2705      2705      2387      2387      2480      2480      2435      2435      2736      2736      2823      2823 
dram[4]:      2976      2976      2755      2755      2628      2628      2480      2480      2480      2480      2435      2435      2736      2736      2823      2823 
dram[5]:      2883      2883      2832      2832      2628      2628      2480      2480      2480      2480      2435      2435      2736      2736      2823      2823 
dram[6]:      2883      2883      2832      2832      2628      2628      2480      2480      2480      2480      2435      2435      2643      2643      2916      2916 
dram[7]:      2883      2883      2832      2832      2628      2628      2480      2480      2418      2418      2528      2528      2643      2643      2916      2916 
dram[8]:      2883      2883      2832      2832      2597      2597      2480      2480      2418      2418      2528      2528      2643      2643      2916      2916 
dram[9]:      2976      2976      2832      2832      2597      2597      2480      2480      2418      2418      2528      2528      2643      2643      2823      2823 
dram[10]:      2976      2976      2832      2832      2597      2597      2480      2480      2418      2418      2466      2466      2736      2736      2823      2823 
total reads: 468720
bank skew: 2976/2387 = 1.25
chip skew: 42656/42594 = 1.00
average mf latency per bank:
dram[0]:       1971      1078      1912      1016      1960      1003      2127      1076      2069      1059      2049      1075      1977      1099      1992      1090
dram[1]:       1976      1080      1929      1037      1961       988      2128      1078      2055      1058      2046      1073      1983      1099      1970      1090
dram[2]:       1974      1060      1936      1039      1947       987      2133      1078      2055      1058      2023      1074      1992      1097      1978      1096
dram[3]:       1960      1058      1933      1038      1946       987      2128      1080      2059      1058      2023      1082      2000      1099      1989      1097
dram[4]:       1965      1056      1933      1038      1947      1012      2118      1056      2083      1059      2024      1083      1975      1101      1990      1096
dram[5]:       1959      1063      1923      1011      1977      1014      2119      1057      2067      1059      2020      1082      1988      1102      1989      1098
dram[6]:       1971      1063      1911      1011      1986      1015      2122      1056      2052      1059      2025      1084      2005      1123      1989      1089
dram[7]:       1969      1065      1914      1010      1959      1016      2136      1056      2063      1083      2023      1063      2010      1127      1978      1088
dram[8]:       1960      1071      1926      1010      1966      1005      2141      1056      2079      1084      2016      1063      2012      1128      1977      1089
dram[9]:       1952      1055      1954      1009      1962      1006      2108      1056      2073      1072      2023      1063      2002      1125      1977      1107
dram[10]:       1957      1056      1931      1013      1963      1007      2117      1056      2069      1073      2020      1076      1998      1104      2005      1111
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7086232 n_nop=6529760 n_act=17404 n_pre=17388 n_req=130420 n_rd=351304 n_write=170376 bw_util=0.1472
n_activity=1816501 dram_eff=0.5744
bk0: 23216a 6873278i bk1: 23204a 6880788i bk2: 23024a 6875114i bk3: 23016a 6882255i bk4: 22084a 6889395i bk5: 22064a 6892248i bk6: 20312a 6900919i bk7: 20300a 6909456i bk8: 20588a 6899944i bk9: 20584a 6902268i bk10: 20588a 6899987i bk11: 20588a 6906080i bk12: 22604a 6880456i bk13: 22584a 6889748i bk14: 23292a 6865302i bk15: 23256a 6871545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.635958
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7ff11344ce80 :  mf: uid=19923408, sid19:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (10702931), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7086232 n_nop=6528904 n_act=17753 n_pre=17737 n_req=130460 n_rd=351462 n_write=170376 bw_util=0.1473
n_activity=1824278 dram_eff=0.5721
bk0: 23220a 6873546i bk1: 23212a 6881169i bk2: 22692a 6877823i bk3: 22658a 6885687i bk4: 22452a 6882086i bk5: 22456a 6887513i bk6: 20288a 6903518i bk7: 20288a 6908075i bk8: 20580a 6900454i bk9: 20580a 6904674i bk10: 20660a 6901969i bk11: 20648a 6906510i bk12: 22592a 6881011i bk13: 22596a 6886555i bk14: 23280a 6866794i bk15: 23260a 6871702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.627793
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7086232 n_nop=6529316 n_act=17448 n_pre=17432 n_req=130509 n_rd=351540 n_write=170496 bw_util=0.1473
n_activity=1816509 dram_eff=0.5748
bk0: 23580a 6866416i bk1: 23572a 6873691i bk2: 22648a 6876837i bk3: 22644a 6886919i bk4: 22468a 6885900i bk5: 22444a 6889818i bk6: 20296a 6902244i bk7: 20288a 6908039i bk8: 20580a 6901512i bk9: 20584a 6904406i bk10: 20644a 6900536i bk11: 20632a 6909083i bk12: 22616a 6879841i bk13: 22596a 6889428i bk14: 22980a 6869353i bk15: 22968a 6871394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.628094
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7086232 n_nop=6528770 n_act=17817 n_pre=17801 n_req=130461 n_rd=351468 n_write=170376 bw_util=0.1473
n_activity=1820019 dram_eff=0.5734
bk0: 23592a 6866818i bk1: 23580a 6875639i bk2: 22668a 6878530i bk3: 22648a 6884260i bk4: 22460a 6882667i bk5: 22456a 6887096i bk6: 20276a 6900959i bk7: 20272a 6907375i bk8: 20608a 6896591i bk9: 20596a 6903149i bk10: 20616a 6904040i bk11: 20604a 6908156i bk12: 22588a 6876822i bk13: 22600a 6883327i bk14: 22956a 6870248i bk15: 22948a 6874303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.631089
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7086232 n_nop=6529140 n_act=17506 n_pre=17490 n_req=130524 n_rd=351592 n_write=170504 bw_util=0.1474
n_activity=1821144 dram_eff=0.5734
bk0: 23576a 6868727i bk1: 23572a 6875404i bk2: 22676a 6879810i bk3: 22652a 6886010i bk4: 22156a 6886878i bk5: 22144a 6891854i bk6: 20668a 6897118i bk7: 20656a 6903692i bk8: 20576a 6899919i bk9: 20584a 6902639i bk10: 20592a 6904208i bk11: 20596a 6911280i bk12: 22604a 6879315i bk13: 22596a 6885986i bk14: 22980a 6869963i bk15: 22964a 6873627i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.626456
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7086232 n_nop=6529020 n_act=17696 n_pre=17680 n_req=130459 n_rd=351460 n_write=170376 bw_util=0.1473
n_activity=1821517 dram_eff=0.573
bk0: 23244a 6870985i bk1: 23228a 6880940i bk2: 22968a 6878818i bk3: 22964a 6879022i bk4: 22144a 6885573i bk5: 22152a 6891020i bk6: 20652a 6899975i bk7: 20636a 6905069i bk8: 20592a 6897477i bk9: 20588a 6900701i bk10: 20604a 6904491i bk11: 20592a 6910462i bk12: 22576a 6879862i bk13: 22580a 6886711i bk14: 22972a 6873682i bk15: 22968a 6878792i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.629153
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7086232 n_nop=6529384 n_act=17600 n_pre=17584 n_req=130416 n_rd=351288 n_write=170376 bw_util=0.1472
n_activity=1817212 dram_eff=0.5741
bk0: 23208a 6871770i bk1: 23216a 6880001i bk2: 22976a 6876853i bk3: 22952a 6881516i bk4: 22084a 6886265i bk5: 22068a 6892442i bk6: 20660a 6896356i bk7: 20644a 6903106i bk8: 20576a 6899570i bk9: 20568a 6903623i bk10: 20604a 6900688i bk11: 20608a 6908175i bk12: 22224a 6882672i bk13: 22216a 6890321i bk14: 23348a 6866371i bk15: 23336a 6866232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.630834
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7086232 n_nop=6528680 n_act=17664 n_pre=17648 n_req=130560 n_rd=351616 n_write=170624 bw_util=0.1474
n_activity=1817223 dram_eff=0.5748
bk0: 23236a 6872746i bk1: 23228a 6880524i bk2: 22964a 6875818i bk3: 22976a 6880629i bk4: 22080a 6886905i bk5: 22072a 6892637i bk6: 20668a 6899111i bk7: 20652a 6902998i bk8: 20360a 6898293i bk9: 20356a 6899564i bk10: 20968a 6897569i bk11: 20956a 6903469i bk12: 22208a 6884201i bk13: 22216a 6889746i bk14: 23348a 6869698i bk15: 23328a 6869372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.629558
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7086232 n_nop=6529072 n_act=17752 n_pre=17736 n_req=130418 n_rd=351296 n_write=170376 bw_util=0.1472
n_activity=1821283 dram_eff=0.5729
bk0: 23220a 6874544i bk1: 23216a 6880950i bk2: 23000a 6877444i bk3: 22980a 6883919i bk4: 21960a 6890316i bk5: 21944a 6893067i bk6: 20656a 6896123i bk7: 20648a 6902323i bk8: 20328a 6899524i bk9: 20332a 6908436i bk10: 20976a 6898581i bk11: 20968a 6902821i bk12: 22200a 6881112i bk13: 22212a 6889293i bk14: 23332a 6864777i bk15: 23324a 6868383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.622896
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7086232 n_nop=6529212 n_act=17654 n_pre=17638 n_req=130432 n_rd=351352 n_write=170376 bw_util=0.1473
n_activity=1817352 dram_eff=0.5742
bk0: 23600a 6868373i bk1: 23596a 6872608i bk2: 22960a 6871991i bk3: 22968a 6879617i bk4: 21956a 6893339i bk5: 21932a 6896573i bk6: 20656a 6899196i bk7: 20644a 6904359i bk8: 20356a 6899809i bk9: 20348a 6905051i bk10: 20968a 6896564i bk11: 20968a 6904504i bk12: 22224a 6884074i bk13: 22212a 6891114i bk14: 22996a 6870947i bk15: 22968a 6875905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.629292
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7086232 n_nop=6528866 n_act=17605 n_pre=17589 n_req=130543 n_rd=351548 n_write=170624 bw_util=0.1474
n_activity=1821694 dram_eff=0.5733
bk0: 23580a 6869977i bk1: 23580a 6877998i bk2: 22984a 6876212i bk3: 22964a 6880031i bk4: 21952a 6891846i bk5: 21932a 6893676i bk6: 20648a 6898126i bk7: 20636a 6903761i bk8: 20336a 6901277i bk9: 20336a 6906088i bk10: 20752a 6898638i bk11: 20744a 6904466i bk12: 22584a 6877510i bk13: 22592a 6883459i bk14: 22968a 6872968i bk15: 22960a 6873290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.628912

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65559, Miss = 43927, Miss_rate = 0.670, Pending_hits = 386, Reservation_fails = 0
L2_cache_bank[1]: Access = 65500, Miss = 43899, Miss_rate = 0.670, Pending_hits = 1274, Reservation_fails = 0
L2_cache_bank[2]: Access = 65531, Miss = 43941, Miss_rate = 0.671, Pending_hits = 360, Reservation_fails = 0
L2_cache_bank[3]: Access = 65534, Miss = 43925, Miss_rate = 0.670, Pending_hits = 1288, Reservation_fails = 0
L2_cache_bank[4]: Access = 65565, Miss = 43953, Miss_rate = 0.670, Pending_hits = 375, Reservation_fails = 0
L2_cache_bank[5]: Access = 65550, Miss = 43932, Miss_rate = 0.670, Pending_hits = 1297, Reservation_fails = 0
L2_cache_bank[6]: Access = 65488, Miss = 43941, Miss_rate = 0.671, Pending_hits = 363, Reservation_fails = 0
L2_cache_bank[7]: Access = 65487, Miss = 43926, Miss_rate = 0.671, Pending_hits = 1302, Reservation_fails = 0
L2_cache_bank[8]: Access = 65577, Miss = 43957, Miss_rate = 0.670, Pending_hits = 394, Reservation_fails = 0
L2_cache_bank[9]: Access = 65593, Miss = 43941, Miss_rate = 0.670, Pending_hits = 1336, Reservation_fails = 0
L2_cache_bank[10]: Access = 65562, Miss = 43938, Miss_rate = 0.670, Pending_hits = 393, Reservation_fails = 0
L2_cache_bank[11]: Access = 65531, Miss = 43927, Miss_rate = 0.670, Pending_hits = 1296, Reservation_fails = 0
L2_cache_bank[12]: Access = 65500, Miss = 43920, Miss_rate = 0.671, Pending_hits = 361, Reservation_fails = 0
L2_cache_bank[13]: Access = 65531, Miss = 43902, Miss_rate = 0.670, Pending_hits = 1287, Reservation_fails = 1
L2_cache_bank[14]: Access = 65624, Miss = 43958, Miss_rate = 0.670, Pending_hits = 382, Reservation_fails = 0
L2_cache_bank[15]: Access = 65624, Miss = 43946, Miss_rate = 0.670, Pending_hits = 1309, Reservation_fails = 0
L2_cache_bank[16]: Access = 65547, Miss = 43918, Miss_rate = 0.670, Pending_hits = 363, Reservation_fails = 0
L2_cache_bank[17]: Access = 65516, Miss = 43906, Miss_rate = 0.670, Pending_hits = 1261, Reservation_fails = 0
L2_cache_bank[18]: Access = 65515, Miss = 43929, Miss_rate = 0.671, Pending_hits = 361, Reservation_fails = 0
L2_cache_bank[19]: Access = 65546, Miss = 43909, Miss_rate = 0.670, Pending_hits = 1279, Reservation_fails = 1
L2_cache_bank[20]: Access = 65624, Miss = 43951, Miss_rate = 0.670, Pending_hits = 372, Reservation_fails = 0
L2_cache_bank[21]: Access = 65624, Miss = 43936, Miss_rate = 0.670, Pending_hits = 1294, Reservation_fails = 0
L2_total_cache_accesses = 1442128
L2_total_cache_misses = 966482
L2_total_cache_miss_rate = 0.6702
L2_total_cache_pending_hits = 18333
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 452750
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18165
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 501989
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 464475
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 972904
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 468720
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.046

icnt_total_pkts_mem_to_simt=4632624
icnt_total_pkts_simt_to_mem=3317008
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58171
	minimum = 6
	maximum = 44
Network latency average = 8.45244
	minimum = 6
	maximum = 37
Slowest packet = 2792151
Flit latency average = 6.92951
	minimum = 6
	maximum = 36
Slowest flit = 7885552
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239928
	minimum = 0.0189862 (at node 0)
	maximum = 0.0284793 (at node 19)
Accepted packet rate average = 0.0239928
	minimum = 0.0189862 (at node 0)
	maximum = 0.0284793 (at node 19)
Injected flit rate average = 0.0661277
	minimum = 0.0437508 (at node 0)
	maximum = 0.0876564 (at node 42)
Accepted flit rate average= 0.0661277
	minimum = 0.0608797 (at node 0)
	maximum = 0.0913195 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.59395 (31 samples)
	minimum = 6 (31 samples)
	maximum = 51.8065 (31 samples)
Network latency average = 8.44327 (31 samples)
	minimum = 6 (31 samples)
	maximum = 48.4194 (31 samples)
Flit latency average = 6.92038 (31 samples)
	minimum = 6 (31 samples)
	maximum = 44.9355 (31 samples)
Fragmentation average = 0 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0 (31 samples)
Injected packet rate average = 0.0224059 (31 samples)
	minimum = 0.0177304 (31 samples)
	maximum = 0.0265956 (31 samples)
Accepted packet rate average = 0.0224059 (31 samples)
	minimum = 0.0177304 (31 samples)
	maximum = 0.0265956 (31 samples)
Injected flit rate average = 0.0617539 (31 samples)
	minimum = 0.040857 (31 samples)
	maximum = 0.0818595 (31 samples)
Accepted flit rate average = 0.0617539 (31 samples)
	minimum = 0.0568532 (31 samples)
	maximum = 0.0852796 (31 samples)
Injected packet size average = 2.75615 (31 samples)
Accepted packet size average = 2.75615 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 38 min, 29 sec (9509 sec)
gpgpu_simulation_rate = 94049 (inst/sec)
gpgpu_simulation_rate = 1125 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 32: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 32 
gpu_sim_cycle = 39404
gpu_sim_insn = 28848876
gpu_ipc =     732.1307
gpu_tot_sim_cycle = 10964486
gpu_tot_sim_insn = 923164032
gpu_tot_ipc =      84.1958
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 16242
partiton_reqs_in_parallel = 866888
partiton_reqs_in_parallel_total    = 83958204
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.7363
partiton_reqs_in_parallel_util = 866888
partiton_reqs_in_parallel_util_total    = 83958204
gpu_sim_cycle_parition_util = 39404
gpu_tot_sim_cycle_parition_util    = 3816282
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1442128
L2_BW  =     111.8626 GB/Sec
L2_BW_total  =      12.8687 GB/Sec
gpu_total_sim_rate=96132

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18535296
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57344
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0285
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55712
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18532856
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18535296
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
154485, 148506, 148721, 154082, 154501, 148540, 148735, 154070, 43519, 41739, 41913, 28931, 
gpgpu_n_tot_thrd_icount = 1066221568
gpgpu_n_tot_w_icount = 33319424
gpgpu_n_stall_shd_mem = 20016
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1004288
gpgpu_n_mem_write_global = 483840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 24518656
gpgpu_n_store_insn = 15240960
gpgpu_n_shmem_insn = 100969216
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1835008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 947
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:952313	W0_Idle:3722964	W0_Scoreboard:177395805	W1:1935360	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13061760	W32:18322304
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8034304 {8:1004288,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65802240 {136:483840,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 113358848 {40:241920,136:762368,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3870720 {8:483840,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1485 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 10964485 
mrq_lat_table:671988 	107216 	71311 	164852 	196776 	147199 	85237 	35701 	1544 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	948501 	513819 	988 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	40 	1326760 	60046 	382 	0 	76556 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	841979 	159901 	2428 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	151200 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3523 	136 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.430820  7.155626  7.478553  7.489469  6.963576  6.868464  7.630327  7.515625  7.791296  7.631783  7.214154  6.927626  8.207977  8.156752  7.172908  7.131641 
dram[1]:  7.706185  7.678082  7.075548  7.109477  6.502645  6.373333  8.184043  7.731658  7.898696  8.110196  6.752789  6.704177  7.826087  7.404456  7.298459  6.823976 
dram[2]:  7.683725  7.662762  7.760036  7.821942  6.885600  6.709048  7.836049  7.440039  7.781621  7.367633  7.300836  6.968085  8.156604  7.942096  6.765111  6.601195 
dram[3]:  7.738176  7.594527  7.211267  7.225083  6.499245  6.307918  8.069255  7.658367  7.471090  7.419021  6.943313  6.802083  7.846503  7.580702  7.278419  6.774540 
dram[4]:  7.949653  7.779949  7.878733  7.733333  6.789389  6.499615  7.547369  7.494297  7.506196  7.095496  7.664383  7.496651  7.779478  7.566550  6.843653  6.575893 
dram[5]:  7.505017  7.282467  7.263935  7.145968  6.674308  6.561771  8.254450  8.039796  7.103697  7.300278  7.275766  6.871053  8.086143  7.795126  7.100401  6.804465 
dram[6]:  8.092960  7.678938  7.741485  7.577416  6.593897  6.524400  7.700195  7.413923  7.644660  7.540230  7.357747  7.372530  7.334201  7.269363  6.980680  6.748879 
dram[7]:  7.579392  7.360131  7.140210  7.068581  7.104553  6.744596  8.164597  8.052094  6.855880  6.542616  7.303003  7.195516  8.336624  8.145613  7.051522  6.823885 
dram[8]:  7.706185  7.480401  7.568259  7.583405  6.457915  6.505058  7.947581  7.704790  7.692155  7.336174  7.129663  7.071366  7.558639  7.389327  6.993803  6.579446 
dram[9]:  7.348837  7.086620  7.099359  7.044515  7.341527  6.974958  7.775148  7.779862  6.960503  6.788091  7.514981  7.204668  8.283334  7.990539  7.054226  6.943441 
dram[10]:  7.888889  7.788265  7.315182  7.390325  6.625198  6.595107  8.193347  8.131063  7.508721  7.248831  7.135379  7.165911  7.644248  7.334465  7.093901  6.689629 
average row locality = 1481826/202630 = 7.312964
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5993      5990      5948      5946      5708      5703      5235      5232      5317      5316      5321      5321      5827      5822      6010      6001 
dram[1]:      5994      5992      5862      5854      5803      5804      5229      5229      5315      5315      5339      5336      5824      5825      6007      6002 
dram[2]:      6087      6085      5851      5850      5807      5801      5231      5229      5315      5316      5335      5332      5830      5825      5930      5927 
dram[3]:      6090      6087      5856      5851      5805      5804      5226      5225      5322      5319      5327      5324      5823      5826      5924      5922 
dram[4]:      6086      6085      5858      5852      5726      5723      5327      5324      5314      5316      5321      5322      5827      5825      5930      5926 
dram[5]:      6000      5996      5934      5933      5723      5725      5323      5319      5318      5317      5324      5321      5820      5821      5928      5927 
dram[6]:      5991      5993      5936      5930      5707      5703      5325      5321      5314      5312      5324      5325      5729      5727      6025      6022 
dram[7]:      5998      5996      5933      5936      5706      5704      5327      5323      5258      5257      5418      5415      5725      5727      6025      6020 
dram[8]:      5994      5993      5942      5937      5675      5671      5324      5322      5250      5251      5420      5418      5723      5726      6021      6019 
dram[9]:      6092      6091      5932      5934      5674      5668      5324      5321      5258      5256      5418      5418      5729      5726      5934      5927 
dram[10]:      6087      6087      5938      5933      5673      5668      5322      5319      5253      5253      5362      5360      5822      5824      5927      5925 
total reads: 997986
bank skew: 6092/5225 = 1.17
chip skew: 90768/90684 = 1.00
number of total write accesses:
dram[0]:      2976      2976      2944      2944      2704      2704      2464      2464      2560      2560      2528      2528      2816      2816      2992      2992 
dram[1]:      2976      2976      2848      2848      2800      2800      2464      2464      2560      2560      2528      2528      2816      2816      2992      2992 
dram[2]:      3072      3072      2848      2848      2800      2800      2464      2464      2560      2560      2528      2528      2816      2816      2912      2912 
dram[3]:      3072      3072      2848      2848      2800      2800      2464      2464      2560      2560      2512      2512      2816      2816      2912      2912 
dram[4]:      3072      3072      2848      2848      2720      2720      2560      2560      2560      2560      2512      2512      2816      2816      2912      2912 
dram[5]:      2976      2976      2928      2928      2720      2720      2560      2560      2560      2560      2512      2512      2816      2816      2912      2912 
dram[6]:      2976      2976      2928      2928      2720      2720      2560      2560      2560      2560      2512      2512      2720      2720      3008      3008 
dram[7]:      2976      2976      2928      2928      2720      2720      2560      2560      2496      2496      2608      2608      2720      2720      3008      3008 
dram[8]:      2976      2976      2928      2928      2688      2688      2560      2560      2496      2496      2608      2608      2720      2720      3008      3008 
dram[9]:      3072      3072      2928      2928      2688      2688      2560      2560      2496      2496      2608      2608      2720      2720      2912      2912 
dram[10]:      3072      3072      2928      2928      2688      2688      2560      2560      2496      2496      2544      2544      2816      2816      2912      2912 
total reads: 483840
bank skew: 3072/2464 = 1.25
chip skew: 44032/43968 = 1.00
average mf latency per bank:
dram[0]:       1916      1051      1857       990      1903       977      2069      1050      2011      1032      1991      1048      1926      1073      1937      1063
dram[1]:       1921      1053      1873      1010      1903       962      2070      1052      1997      1032      1987      1046      1931      1074      1916      1063
dram[2]:       1919      1034      1880      1012      1890       962      2075      1052      1997      1031      1966      1047      1940      1072      1924      1069
dram[3]:       1906      1032      1878      1011      1889       962      2070      1054      2001      1032      1966      1054      1948      1073      1935      1070
dram[4]:       1911      1030      1878      1012      1890       986      2060      1031      2024      1032      1966      1056      1924      1075      1935      1069
dram[5]:       1904      1036      1868       985      1919       988      2061      1031      2009      1032      1963      1054      1936      1076      1934      1071
dram[6]:       1916      1037      1856       986      1928       988      2064      1031      1994      1032      1968      1057      1953      1097      1934      1062
dram[7]:       1914      1039      1859       985      1902       989      2078      1031      2005      1056      1966      1037      1958      1100      1924      1062
dram[8]:       1905      1044      1870       985      1908       979      2083      1031      2020      1057      1959      1036      1959      1102      1923      1062
dram[9]:       1897      1029      1897       983      1904       980      2050      1031      2014      1045      1966      1036      1950      1098      1923      1080
dram[10]:       1903      1030      1875       987      1906       980      2059      1031      2010      1046      1963      1049      1946      1078      1950      1084
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7159398 n_nop=6584394 n_act=18194 n_pre=18178 n_req=134658 n_rd=362760 n_write=175872 bw_util=0.1505
n_activity=1875394 dram_eff=0.5744
bk0: 23972a 6938974i bk1: 23960a 6946923i bk2: 23792a 6940634i bk3: 23784a 6948109i bk4: 22832a 6954915i bk5: 22812a 6958465i bk6: 20940a 6968070i bk7: 20928a 6976535i bk8: 21268a 6966856i bk9: 21264a 6968982i bk10: 21284a 6966534i bk11: 21284a 6973010i bk12: 23308a 6946862i bk13: 23288a 6956473i bk14: 24040a 6930968i bk15: 24004a 6937241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.656084
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7159398 n_nop=6583576 n_act=18523 n_pre=18507 n_req=134698 n_rd=362920 n_write=175872 bw_util=0.1505
n_activity=1883432 dram_eff=0.5721
bk0: 23976a 6939562i bk1: 23968a 6947217i bk2: 23448a 6943810i bk3: 23416a 6951636i bk4: 23212a 6948019i bk5: 23216a 6953564i bk6: 20916a 6970394i bk7: 20916a 6975509i bk8: 21260a 6967426i bk9: 21260a 6971874i bk10: 21356a 6968690i bk11: 21344a 6973492i bk12: 23296a 6947611i bk13: 23300a 6953135i bk14: 24028a 6932521i bk15: 24008a 6937513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.646198
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7159398 n_nop=6583914 n_act=18248 n_pre=18232 n_req=134751 n_rd=363004 n_write=176000 bw_util=0.1506
n_activity=1875404 dram_eff=0.5748
bk0: 24348a 6931896i bk1: 24340a 6939219i bk2: 23404a 6942627i bk3: 23400a 6953006i bk4: 23228a 6951560i bk5: 23204a 6955967i bk6: 20924a 6969400i bk7: 20916a 6975124i bk8: 21260a 6968191i bk9: 21264a 6971539i bk10: 21340a 6967283i bk11: 21328a 6976117i bk12: 23320a 6946476i bk13: 23300a 6955947i bk14: 23720a 6934761i bk15: 23708a 6936979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.647657
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7159398 n_nop=6583412 n_act=18603 n_pre=18587 n_req=134699 n_rd=362924 n_write=175872 bw_util=0.1505
n_activity=1879062 dram_eff=0.5735
bk0: 24360a 6932741i bk1: 24348a 6941613i bk2: 23424a 6943834i bk3: 23404a 6950028i bk4: 23220a 6948014i bk5: 23216a 6952496i bk6: 20904a 6967533i bk7: 20900a 6974326i bk8: 21288a 6963343i bk9: 21276a 6969859i bk10: 21308a 6970552i bk11: 21296a 6974827i bk12: 23292a 6943304i bk13: 23304a 6950165i bk14: 23696a 6936021i bk15: 23688a 6940433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.650085
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ff113a4ec20 :  mf: uid=20566052, sid27:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (10964485), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7159398 n_nop=6583740 n_act=18314 n_pre=18298 n_req=134762 n_rd=363046 n_write=176000 bw_util=0.1506
n_activity=1879974 dram_eff=0.5735
bk0: 24344a 6934241i bk1: 24340a 6941376i bk2: 23432a 6945649i bk3: 23408a 6951972i bk4: 22904a 6952610i bk5: 22890a 6957820i bk6: 21308a 6964162i bk7: 21296a 6970508i bk8: 21256a 6966604i bk9: 21264a 6969048i bk10: 21284a 6970715i bk11: 21288a 6978262i bk12: 23308a 6945368i bk13: 23300a 6952812i bk14: 23720a 6935306i bk15: 23704a 6939365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.647042
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7159398 n_nop=6583626 n_act=18500 n_pre=18484 n_req=134697 n_rd=362916 n_write=175872 bw_util=0.1505
n_activity=1880033 dram_eff=0.5732
bk0: 24000a 6936024i bk1: 23984a 6946440i bk2: 23736a 6944266i bk3: 23732a 6944507i bk4: 22892a 6951274i bk5: 22900a 6957091i bk6: 21292a 6966632i bk7: 21276a 6972001i bk8: 21272a 6964323i bk9: 21268a 6967468i bk10: 21296a 6971628i bk11: 21284a 6977298i bk12: 23280a 6946216i bk13: 23284a 6953644i bk14: 23712a 6939547i bk15: 23708a 6944951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.648015
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7159398 n_nop=6584018 n_act=18394 n_pre=18378 n_req=134652 n_rd=362736 n_write=175872 bw_util=0.1505
n_activity=1875913 dram_eff=0.5742
bk0: 23964a 6937361i bk1: 23972a 6945765i bk2: 23744a 6942575i bk3: 23720a 6947350i bk4: 22828a 6952127i bk5: 22812a 6958508i bk6: 21300a 6963498i bk7: 21284a 6969929i bk8: 21256a 6966660i bk9: 21248a 6970454i bk10: 21296a 6966960i bk11: 21300a 6975224i bk12: 22916a 6948414i bk13: 22908a 6957024i bk14: 24100a 6931781i bk15: 24088a 6931939i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.651631
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7159398 n_nop=6583290 n_act=18462 n_pre=18446 n_req=134800 n_rd=363072 n_write=176128 bw_util=0.1506
n_activity=1875484 dram_eff=0.575
bk0: 23992a 6938362i bk1: 23984a 6946453i bk2: 23732a 6941104i bk3: 23744a 6946249i bk4: 22824a 6952338i bk5: 22816a 6958611i bk6: 21308a 6966038i bk7: 21292a 6969603i bk8: 21032a 6964849i bk9: 21028a 6966173i bk10: 21672a 6963858i bk11: 21660a 6970368i bk12: 22900a 6950763i bk13: 22908a 6956773i bk14: 24100a 6935377i bk15: 24080a 6935400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.650947
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7ff1139b49e0 :  mf: uid=20566051, sid27:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (10964484), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7159398 n_nop=6583706 n_act=18546 n_pre=18530 n_req=134654 n_rd=362744 n_write=175872 bw_util=0.1505
n_activity=1879898 dram_eff=0.573
bk0: 23976a 6940178i bk1: 23972a 6946888i bk2: 23768a 6943280i bk3: 23748a 6949747i bk4: 22700a 6955995i bk5: 22684a 6958767i bk6: 21296a 6962725i bk7: 21288a 6969367i bk8: 21000a 6966066i bk9: 21004a 6975369i bk10: 21680a 6965198i bk11: 21672a 6969488i bk12: 22892a 6947830i bk13: 22904a 6955973i bk14: 24084a 6930595i bk15: 24076a 6934168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.641458
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7159398 n_nop=6583830 n_act=18452 n_pre=18436 n_req=134670 n_rd=362808 n_write=175872 bw_util=0.1505
n_activity=1875712 dram_eff=0.5744
bk0: 24368a 6934025i bk1: 24364a 6937835i bk2: 23728a 6937266i bk3: 23736a 6945375i bk4: 22696a 6959090i bk5: 22672a 6962552i bk6: 21296a 6966103i bk7: 21284a 6971289i bk8: 21032a 6966657i bk9: 21024a 6971833i bk10: 21672a 6963626i bk11: 21672a 6971130i bk12: 22916a 6950724i bk13: 22904a 6958156i bk14: 23736a 6936408i bk15: 23708a 6941612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.649473
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ff1139a0fe0 :  mf: uid=20566050, sid27:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (10964481), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7159398 n_nop=6583484 n_act=18395 n_pre=18379 n_req=134785 n_rd=363012 n_write=176128 bw_util=0.1506
n_activity=1880741 dram_eff=0.5733
bk0: 24348a 6936030i bk1: 24348a 6944093i bk2: 23752a 6941854i bk3: 23732a 6946175i bk4: 22692a 6957518i bk5: 22672a 6959759i bk6: 21288a 6964890i bk7: 21276a 6971013i bk8: 21012a 6967904i bk9: 21012a 6972863i bk10: 21448a 6965061i bk11: 21440a 6970993i bk12: 23288a 6943751i bk13: 23296a 6949716i bk14: 23708a 6938944i bk15: 23700a 6938995i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.647184

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67672, Miss = 45359, Miss_rate = 0.670, Pending_hits = 390, Reservation_fails = 0
L2_cache_bank[1]: Access = 67612, Miss = 45331, Miss_rate = 0.670, Pending_hits = 1280, Reservation_fails = 0
L2_cache_bank[2]: Access = 67644, Miss = 45373, Miss_rate = 0.671, Pending_hits = 366, Reservation_fails = 0
L2_cache_bank[3]: Access = 67648, Miss = 45357, Miss_rate = 0.670, Pending_hits = 1299, Reservation_fails = 0
L2_cache_bank[4]: Access = 67680, Miss = 45386, Miss_rate = 0.671, Pending_hits = 382, Reservation_fails = 0
L2_cache_bank[5]: Access = 67664, Miss = 45365, Miss_rate = 0.670, Pending_hits = 1304, Reservation_fails = 0
L2_cache_bank[6]: Access = 67600, Miss = 45373, Miss_rate = 0.671, Pending_hits = 367, Reservation_fails = 0
L2_cache_bank[7]: Access = 67600, Miss = 45358, Miss_rate = 0.671, Pending_hits = 1311, Reservation_fails = 0
L2_cache_bank[8]: Access = 67692, Miss = 45389, Miss_rate = 0.671, Pending_hits = 400, Reservation_fails = 0
L2_cache_bank[9]: Access = 67708, Miss = 45373, Miss_rate = 0.670, Pending_hits = 1350, Reservation_fails = 0
L2_cache_bank[10]: Access = 67676, Miss = 45370, Miss_rate = 0.670, Pending_hits = 399, Reservation_fails = 0
L2_cache_bank[11]: Access = 67644, Miss = 45359, Miss_rate = 0.671, Pending_hits = 1305, Reservation_fails = 0
L2_cache_bank[12]: Access = 67612, Miss = 45351, Miss_rate = 0.671, Pending_hits = 365, Reservation_fails = 0
L2_cache_bank[13]: Access = 67644, Miss = 45333, Miss_rate = 0.670, Pending_hits = 1292, Reservation_fails = 1
L2_cache_bank[14]: Access = 67740, Miss = 45390, Miss_rate = 0.670, Pending_hits = 388, Reservation_fails = 0
L2_cache_bank[15]: Access = 67740, Miss = 45378, Miss_rate = 0.670, Pending_hits = 1318, Reservation_fails = 0
L2_cache_bank[16]: Access = 67660, Miss = 45349, Miss_rate = 0.670, Pending_hits = 368, Reservation_fails = 0
L2_cache_bank[17]: Access = 67628, Miss = 45337, Miss_rate = 0.670, Pending_hits = 1270, Reservation_fails = 0
L2_cache_bank[18]: Access = 67628, Miss = 45361, Miss_rate = 0.671, Pending_hits = 363, Reservation_fails = 0
L2_cache_bank[19]: Access = 67660, Miss = 45341, Miss_rate = 0.670, Pending_hits = 1287, Reservation_fails = 1
L2_cache_bank[20]: Access = 67740, Miss = 45384, Miss_rate = 0.670, Pending_hits = 379, Reservation_fails = 0
L2_cache_bank[21]: Access = 67740, Miss = 45369, Miss_rate = 0.670, Pending_hits = 1305, Reservation_fails = 0
L2_total_cache_accesses = 1488632
L2_total_cache_misses = 997986
L2_total_cache_miss_rate = 0.6704
L2_total_cache_pending_hits = 18488
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 467595
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 518373
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 479595
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1004288
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 483840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.047

icnt_total_pkts_mem_to_simt=4781984
icnt_total_pkts_simt_to_mem=3423992
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55107
	minimum = 6
	maximum = 53
Network latency average = 8.42079
	minimum = 6
	maximum = 49
Slowest packet = 2957417
Flit latency average = 6.88731
	minimum = 6
	maximum = 45
Slowest flit = 8151179
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236043
	minimum = 0.0186788 (at node 5)
	maximum = 0.0280182 (at node 0)
Accepted packet rate average = 0.0236043
	minimum = 0.0186788 (at node 5)
	maximum = 0.0280182 (at node 0)
Injected flit rate average = 0.065057
	minimum = 0.0430424 (at node 5)
	maximum = 0.0862371 (at node 42)
Accepted flit rate average= 0.065057
	minimum = 0.0598939 (at node 5)
	maximum = 0.0898409 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.59261 (32 samples)
	minimum = 6 (32 samples)
	maximum = 51.8438 (32 samples)
Network latency average = 8.44257 (32 samples)
	minimum = 6 (32 samples)
	maximum = 48.4375 (32 samples)
Flit latency average = 6.91935 (32 samples)
	minimum = 6 (32 samples)
	maximum = 44.9375 (32 samples)
Fragmentation average = 0 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0 (32 samples)
Injected packet rate average = 0.0224433 (32 samples)
	minimum = 0.0177601 (32 samples)
	maximum = 0.0266401 (32 samples)
Accepted packet rate average = 0.0224433 (32 samples)
	minimum = 0.0177601 (32 samples)
	maximum = 0.0266401 (32 samples)
Injected flit rate average = 0.0618572 (32 samples)
	minimum = 0.0409252 (32 samples)
	maximum = 0.0819963 (32 samples)
Accepted flit rate average = 0.0618572 (32 samples)
	minimum = 0.0569482 (32 samples)
	maximum = 0.0854221 (32 samples)
Injected packet size average = 2.75615 (32 samples)
Accepted packet size average = 2.75615 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 40 min, 3 sec (9603 sec)
gpgpu_simulation_rate = 96132 (inst/sec)
gpgpu_simulation_rate = 1141 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 33: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 33 
gpu_sim_cycle = 38848
gpu_sim_insn = 28848876
gpu_ipc =     742.6091
gpu_tot_sim_cycle = 11225484
gpu_tot_sim_insn = 952012908
gpu_tot_ipc =      84.8082
gpu_tot_issued_cta = 2112
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 16620
partiton_reqs_in_parallel = 854656
partiton_reqs_in_parallel_total    = 84825092
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.6326
partiton_reqs_in_parallel_util = 854656
partiton_reqs_in_parallel_util_total    = 84825092
gpu_sim_cycle_parition_util = 38848
gpu_tot_sim_cycle_parition_util    = 3855686
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1488632
L2_BW  =     113.4636 GB/Sec
L2_BW_total  =      12.9621 GB/Sec
gpu_total_sim_rate=98196

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19114524
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 59136
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0276
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 57504
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19112084
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 59136
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19114524
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
159312, 153145, 153368, 158903, 159328, 153187, 153382, 158881, 43519, 41739, 41913, 28931, 
gpgpu_n_tot_thrd_icount = 1099540992
gpgpu_n_tot_w_icount = 34360656
gpgpu_n_stall_shd_mem = 20040
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1035672
gpgpu_n_mem_write_global = 498960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 25284864
gpgpu_n_store_insn = 15717240
gpgpu_n_shmem_insn = 104124504
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1892352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 971
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:982780	W0_Idle:3738077	W0_Scoreboard:178519767	W1:1995840	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13469940	W32:18894876
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8285376 {8:1035672,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 67858560 {136:498960,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 116901312 {40:249480,136:786192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3991680 {8:498960,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1447 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 11225483 
mrq_lat_table:693608 	111268 	73888 	169262 	202087 	151692 	88148 	36863 	1632 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	981439 	527356 	1017 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	44 	1371127 	62171 	390 	0 	76556 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	868339 	164855 	2498 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	166320 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3598 	138 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.589007  7.310672  7.617622  7.628643  7.105824  7.009717  7.793137  7.662488  7.948141  7.787152  7.355454  7.066376  8.370196  8.318732  7.309206  7.267815 
dram[1]:  7.867347  7.838983  7.209639  7.243942  6.640930  6.509919  8.352261  7.895626  8.040594  8.253049  6.890399  6.841350  7.985689  7.560542  7.435548  6.958021 
dram[2]:  7.846345  7.825186  7.898678  7.960924  7.028549  6.849961  8.001007  7.600957  7.938416  7.520370  7.443526  7.107895  8.318436  8.102541  6.896448  6.731365 
dram[3]:  7.901338  7.756157  7.346437  7.360427  6.637453  6.443636  8.236514  7.806293  7.596262  7.544104  7.083261  6.940722  8.006278  7.738302  7.413008  6.895613 
dram[4]:  8.115120  7.943650  8.017873  7.871818  6.930677  6.637404  7.711174  7.657573  7.631579  7.219555  7.810445  7.641438  7.952805  7.737435  6.986217  6.715758 
dram[5]:  7.663907  7.438907  7.400324  7.281499  6.814263  6.700308  8.425466  8.192347  7.227758  7.425045  7.418733  7.010417  8.247689  7.954545  7.222486  6.925589 
dram[6]:  8.258036  7.839830  7.880932  7.715976  6.733127  6.662827  7.865700  7.576350  7.770335  7.665722  7.501393  7.516279  7.487993  7.422619  7.126147  6.892012 
dram[7]:  7.739130  7.517466  7.275697  7.203470  7.249791  6.885714  8.334698  8.204638  6.977313  6.662500  7.448245  7.339840  8.497565  8.305424  7.175519  6.957431 
dram[8]:  7.867347  7.639141  7.706577  7.721893  6.594946  6.642747  8.115653  7.870406  7.800781  7.459384  7.273286  7.214473  7.714412  7.543647  7.139463  6.720779 
dram[9]:  7.507545  7.242146  7.234549  7.179245  7.488696  7.118279  7.941463  7.946289  7.081488  6.908384  7.662037  7.349023  8.443907  8.149393  7.176101  7.076028 
dram[10]:  8.053708  7.952020  7.464052  7.540050  6.764336  6.733959  8.363823  8.301021  7.631328  7.370849  7.277678  7.308520  7.802447  7.489933  7.238889  6.830712 
average row locality = 1528450/204916 = 7.458910
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6182      6179      6132      6130      5881      5876      5408      5405      5483      5482      5483      5483      6019      6014      6202      6193 
dram[1]:      6183      6181      6043      6035      5979      5980      5402      5402      5481      5481      5502      5499      6016      6017      6199      6194 
dram[2]:      6279      6277      6032      6031      5983      5977      5404      5402      5481      5482      5498      5495      6022      6017      6119      6116 
dram[3]:      6282      6279      6037      6032      5981      5980      5399      5398      5488      5485      5490      5487      6015      6018      6113      6111 
dram[4]:      6278      6277      6039      6033      5900      5897      5503      5500      5480      5482      5484      5485      6019      6017      6119      6115 
dram[5]:      6189      6185      6117      6116      5897      5899      5499      5495      5484      5483      5487      5484      6012      6013      6117      6116 
dram[6]:      6180      6182      6119      6113      5881      5877      5501      5497      5480      5478      5487      5488      5918      5916      6217      6214 
dram[7]:      6187      6185      6116      6119      5880      5878      5503      5499      5422      5421      5584      5581      5914      5916      6217      6212 
dram[8]:      6183      6182      6125      6120      5848      5844      5500      5498      5414      5415      5586      5584      5912      5915      6213      6211 
dram[9]:      6284      6283      6115      6117      5847      5841      5500      5497      5421      5419      5584      5584      5918      5915      6123      6116 
dram[10]:      6279      6279      6121      6116      5846      5841      5498      5495      5416      5416      5526      5524      6014      6016      6116      6114 
total reads: 1029490
bank skew: 6284/5398 = 1.16
chip skew: 93634/93548 = 1.00
number of total write accesses:
dram[0]:      3069      3069      3032      3032      2781      2781      2541      2541      2640      2640      2608      2608      2912      2912      3088      3088 
dram[1]:      3069      3069      2933      2933      2880      2880      2541      2541      2640      2640      2608      2608      2912      2912      3088      3088 
dram[2]:      3168      3168      2933      2933      2880      2880      2541      2541      2640      2640      2608      2608      2912      2912      3005      3005 
dram[3]:      3168      3168      2933      2933      2880      2880      2541      2541      2640      2640      2592      2592      2912      2912      3005      3005 
dram[4]:      3168      3168      2933      2933      2798      2798      2640      2640      2640      2640      2592      2592      2912      2912      3005      3005 
dram[5]:      3069      3069      3015      3015      2798      2798      2640      2640      2640      2640      2592      2592      2912      2912      3005      3005 
dram[6]:      3069      3069      3015      3015      2798      2798      2640      2640      2640      2640      2592      2592      2813      2813      3104      3104 
dram[7]:      3069      3069      3015      3015      2798      2798      2640      2640      2574      2574      2691      2691      2813      2813      3104      3104 
dram[8]:      3069      3069      3015      3015      2765      2765      2640      2640      2574      2574      2691      2691      2813      2813      3104      3104 
dram[9]:      3168      3168      3015      3015      2765      2765      2640      2640      2574      2574      2691      2691      2813      2813      3005      3005 
dram[10]:      3168      3168      3015      3015      2765      2765      2640      2640      2574      2574      2625      2625      2912      2912      3005      3005 
total reads: 498960
bank skew: 3168/2541 = 1.25
chip skew: 45408/45342 = 1.00
average mf latency per bank:
dram[0]:       1864      1026      1809       967      1854       955      2011      1023      1956      1008      1938      1023      1871      1046      1884      1037
dram[1]:       1869      1028      1825       987      1855       941      2011      1026      1943      1007      1934      1021      1876      1046      1863      1037
dram[2]:       1868      1009      1831       989      1842       940      2017      1025      1943      1007      1913      1022      1884      1044      1871      1043
dram[3]:       1855      1007      1829       988      1841       940      2012      1027      1947      1007      1913      1029      1892      1046      1882      1044
dram[4]:       1859      1005      1829       988      1842       964      2002      1005      1969      1008      1914      1031      1869      1047      1882      1042
dram[5]:       1853      1011      1820       963      1870       966      2004      1006      1955      1008      1911      1029      1880      1049      1881      1045
dram[6]:       1864      1012      1808       963      1879       966      2006      1005      1940      1008      1915      1031      1897      1069      1881      1036
dram[7]:       1863      1014      1811       962      1853       967      2019      1006      1951      1030      1913      1012      1902      1072      1871      1035
dram[8]:       1854      1019      1822       962      1859       957      2024      1005      1966      1031      1907      1011      1903      1073      1870      1036
dram[9]:       1846      1004      1848       960      1855       958      1993      1005      1960      1020      1913      1011      1894      1070      1870      1053
dram[10]:       1851      1005      1827       965      1857       958      2001      1005      1956      1021      1910      1024      1890      1050      1896      1057
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7231532 n_nop=6639176 n_act=18398 n_pre=18382 n_req=138894 n_rd=374208 n_write=181368 bw_util=0.1537
n_activity=1931469 dram_eff=0.5753
bk0: 24728a 7004579i bk1: 24716a 7013193i bk2: 24528a 7006027i bk3: 24520a 7014357i bk4: 23524a 7021419i bk5: 23504a 7025061i bk6: 21632a 7034449i bk7: 21620a 7043354i bk8: 21932a 7033397i bk9: 21928a 7035344i bk10: 21932a 7033254i bk11: 21932a 7039731i bk12: 24076a 7012283i bk13: 24056a 7022533i bk14: 24808a 6996147i bk15: 24772a 7002858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.67051
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7ff108070a60 :  mf: uid=21208696, sid07:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (11225483), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7231532 n_nop=6638347 n_act=18729 n_pre=18713 n_req=138936 n_rd=374375 n_write=181368 bw_util=0.1537
n_activity=1939674 dram_eff=0.573
bk0: 24732a 7005557i bk1: 24724a 7013353i bk2: 24172a 7009759i bk3: 24139a 7018034i bk4: 23916a 7014337i bk5: 23920a 7019790i bk6: 21608a 7036986i bk7: 21608a 7042065i bk8: 21924a 7033686i bk9: 21924a 7038138i bk10: 22008a 7035546i bk11: 21996a 7039877i bk12: 24064a 7012938i bk13: 24068a 7018136i bk14: 24796a 6997582i bk15: 24776a 7003090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.660714
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7231532 n_nop=6638692 n_act=18450 n_pre=18434 n_req=138989 n_rd=374460 n_write=181496 bw_util=0.1538
n_activity=1931253 dram_eff=0.5757
bk0: 25116a 6997385i bk1: 25108a 7004996i bk2: 24128a 7008562i bk3: 24124a 7019163i bk4: 23932a 7017918i bk5: 23908a 7021748i bk6: 21616a 7035551i bk7: 21608a 7041339i bk8: 21924a 7034186i bk9: 21928a 7037646i bk10: 21992a 7033864i bk11: 21980a 7042911i bk12: 24088a 7011621i bk13: 24068a 7021673i bk14: 24476a 6999996i bk15: 24464a 7002390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.660856
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7231532 n_nop=6638166 n_act=18817 n_pre=18801 n_req=138937 n_rd=374380 n_write=181368 bw_util=0.1537
n_activity=1935068 dram_eff=0.5744
bk0: 25128a 6998101i bk1: 25116a 7007338i bk2: 24148a 7009812i bk3: 24128a 7015982i bk4: 23924a 7014289i bk5: 23920a 7019119i bk6: 21596a 7034298i bk7: 21592a 7040924i bk8: 21952a 7029170i bk9: 21940a 7036280i bk10: 21960a 7037250i bk11: 21948a 7041887i bk12: 24060a 7008844i bk13: 24072a 7015500i bk14: 24452a 7001373i bk15: 24444a 7006020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.663853
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7231532 n_nop=6638500 n_act=18516 n_pre=18500 n_req=139004 n_rd=374512 n_write=181504 bw_util=0.1538
n_activity=1935972 dram_eff=0.5744
bk0: 25112a 6999835i bk1: 25108a 7007382i bk2: 24156a 7011783i bk3: 24132a 7018118i bk4: 23600a 7019243i bk5: 23588a 7024112i bk6: 22012a 7030409i bk7: 22000a 7036633i bk8: 21920a 7032964i bk9: 21928a 7035429i bk10: 21936a 7037256i bk11: 21940a 7045024i bk12: 24076a 7010298i bk13: 24068a 7018783i bk14: 24476a 7000905i bk15: 24460a 7004940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.659898
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7231532 n_nop=6638376 n_act=18716 n_pre=18700 n_req=138935 n_rd=374372 n_write=181368 bw_util=0.1537
n_activity=1936196 dram_eff=0.5741
bk0: 24756a 7001729i bk1: 24740a 7012234i bk2: 24468a 7010177i bk3: 24464a 7010302i bk4: 23588a 7017559i bk5: 23596a 7023804i bk6: 21996a 7033108i bk7: 21980a 7038262i bk8: 21936a 7030123i bk9: 21932a 7033679i bk10: 21948a 7038427i bk11: 21936a 7044106i bk12: 24048a 7011555i bk13: 24052a 7019066i bk14: 24468a 7004700i bk15: 24464a 7010783i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.662227
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7231532 n_nop=6638788 n_act=18600 n_pre=18584 n_req=138890 n_rd=374192 n_write=181368 bw_util=0.1536
n_activity=1931770 dram_eff=0.5752
bk0: 24720a 7002587i bk1: 24728a 7011699i bk2: 24476a 7008339i bk3: 24452a 7013691i bk4: 23524a 7018398i bk5: 23508a 7024855i bk6: 22004a 7029572i bk7: 21988a 7036855i bk8: 21920a 7033162i bk9: 21912a 7037060i bk10: 21948a 7033678i bk11: 21952a 7041802i bk12: 23672a 7013657i bk13: 23664a 7022869i bk14: 24868a 6997124i bk15: 24856a 6997211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.665169
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7231532 n_nop=6638028 n_act=18676 n_pre=18660 n_req=139042 n_rd=374536 n_write=181632 bw_util=0.1538
n_activity=1931489 dram_eff=0.5759
bk0: 24748a 7004084i bk1: 24740a 7012559i bk2: 24464a 7007004i bk3: 24476a 7012611i bk4: 23520a 7018776i bk5: 23512a 7025284i bk6: 22012a 7032372i bk7: 21996a 7035722i bk8: 21688a 7031169i bk9: 21684a 7032774i bk10: 22336a 7030173i bk11: 22324a 7036856i bk12: 23656a 7016294i bk13: 23664a 7022684i bk14: 24868a 7000171i bk15: 24848a 7000805i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.664921
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7231532 n_nop=6638472 n_act=18754 n_pre=18738 n_req=138892 n_rd=374200 n_write=181368 bw_util=0.1537
n_activity=1935541 dram_eff=0.5741
bk0: 24732a 7005526i bk1: 24728a 7013108i bk2: 24500a 7009147i bk3: 24480a 7016093i bk4: 23392a 7022478i bk5: 23376a 7025098i bk6: 22000a 7028998i bk7: 21992a 7035567i bk8: 21656a 7032285i bk9: 21660a 7042011i bk10: 22344a 7031377i bk11: 22336a 7035845i bk12: 23648a 7013031i bk13: 23660a 7021352i bk14: 24852a 6995284i bk15: 24844a 6999602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.655439
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7231532 n_nop=6638596 n_act=18664 n_pre=18648 n_req=138906 n_rd=374256 n_write=181368 bw_util=0.1537
n_activity=1931278 dram_eff=0.5754
bk0: 25136a 6999616i bk1: 25132a 7003777i bk2: 24460a 7003139i bk3: 24468a 7011410i bk4: 23388a 7026067i bk5: 23364a 7029207i bk6: 22000a 7032130i bk7: 21988a 7037620i bk8: 21684a 7032881i bk9: 21676a 7037941i bk10: 22336a 7030121i bk11: 22336a 7037580i bk12: 23672a 7016193i bk13: 23660a 7023808i bk14: 24492a 7001173i bk15: 24464a 7006983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.662648
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7231532 n_nop=6638254 n_act=18597 n_pre=18581 n_req=139025 n_rd=374468 n_write=181632 bw_util=0.1538
n_activity=1936717 dram_eff=0.5743
bk0: 25116a 7001557i bk1: 25116a 7010009i bk2: 24484a 7007661i bk3: 24464a 7012342i bk4: 23384a 7024021i bk5: 23364a 7026222i bk6: 21992a 7030979i bk7: 21980a 7037800i bk8: 21664a 7033923i bk9: 21664a 7039630i bk10: 22104a 7031480i bk11: 22096a 7037749i bk12: 24056a 7008931i bk13: 24064a 7014935i bk14: 24464a 7004308i bk15: 24456a 7004447i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.661556

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69785, Miss = 46790, Miss_rate = 0.670, Pending_hits = 392, Reservation_fails = 0
L2_cache_bank[1]: Access = 69724, Miss = 46762, Miss_rate = 0.671, Pending_hits = 1282, Reservation_fails = 0
L2_cache_bank[2]: Access = 69757, Miss = 46805, Miss_rate = 0.671, Pending_hits = 368, Reservation_fails = 0
L2_cache_bank[3]: Access = 69762, Miss = 46789, Miss_rate = 0.671, Pending_hits = 1301, Reservation_fails = 0
L2_cache_bank[4]: Access = 69795, Miss = 46818, Miss_rate = 0.671, Pending_hits = 386, Reservation_fails = 0
L2_cache_bank[5]: Access = 69779, Miss = 46797, Miss_rate = 0.671, Pending_hits = 1307, Reservation_fails = 0
L2_cache_bank[6]: Access = 69713, Miss = 46805, Miss_rate = 0.671, Pending_hits = 369, Reservation_fails = 0
L2_cache_bank[7]: Access = 69712, Miss = 46790, Miss_rate = 0.671, Pending_hits = 1313, Reservation_fails = 0
L2_cache_bank[8]: Access = 69806, Miss = 46822, Miss_rate = 0.671, Pending_hits = 403, Reservation_fails = 0
L2_cache_bank[9]: Access = 69823, Miss = 46806, Miss_rate = 0.670, Pending_hits = 1353, Reservation_fails = 0
L2_cache_bank[10]: Access = 69790, Miss = 46802, Miss_rate = 0.671, Pending_hits = 402, Reservation_fails = 0
L2_cache_bank[11]: Access = 69757, Miss = 46791, Miss_rate = 0.671, Pending_hits = 1309, Reservation_fails = 0
L2_cache_bank[12]: Access = 69724, Miss = 46783, Miss_rate = 0.671, Pending_hits = 368, Reservation_fails = 0
L2_cache_bank[13]: Access = 69757, Miss = 46765, Miss_rate = 0.670, Pending_hits = 1296, Reservation_fails = 1
L2_cache_bank[14]: Access = 69856, Miss = 46823, Miss_rate = 0.670, Pending_hits = 391, Reservation_fails = 0
L2_cache_bank[15]: Access = 69856, Miss = 46811, Miss_rate = 0.670, Pending_hits = 1322, Reservation_fails = 0
L2_cache_bank[16]: Access = 69774, Miss = 46781, Miss_rate = 0.670, Pending_hits = 371, Reservation_fails = 0
L2_cache_bank[17]: Access = 69741, Miss = 46769, Miss_rate = 0.671, Pending_hits = 1272, Reservation_fails = 0
L2_cache_bank[18]: Access = 69740, Miss = 46792, Miss_rate = 0.671, Pending_hits = 365, Reservation_fails = 0
L2_cache_bank[19]: Access = 69773, Miss = 46772, Miss_rate = 0.670, Pending_hits = 1290, Reservation_fails = 1
L2_cache_bank[20]: Access = 69856, Miss = 46816, Miss_rate = 0.670, Pending_hits = 383, Reservation_fails = 0
L2_cache_bank[21]: Access = 69856, Miss = 46801, Miss_rate = 0.670, Pending_hits = 1308, Reservation_fails = 0
L2_total_cache_accesses = 1535136
L2_total_cache_misses = 1029490
L2_total_cache_miss_rate = 0.6706
L2_total_cache_pending_hits = 18551
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 482532
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 534757
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 494715
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1035672
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 498960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.048

icnt_total_pkts_mem_to_simt=4931344
icnt_total_pkts_simt_to_mem=3530976
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56102
	minimum = 6
	maximum = 44
Network latency average = 8.4372
	minimum = 6
	maximum = 44
Slowest packet = 2978158
Flit latency average = 6.90341
	minimum = 6
	maximum = 40
Slowest flit = 8208374
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239421
	minimum = 0.0189461 (at node 0)
	maximum = 0.0284192 (at node 7)
Accepted packet rate average = 0.0239421
	minimum = 0.0189461 (at node 0)
	maximum = 0.0284192 (at node 7)
Injected flit rate average = 0.0659881
	minimum = 0.0436585 (at node 0)
	maximum = 0.0874714 (at node 42)
Accepted flit rate average= 0.0659881
	minimum = 0.0607512 (at node 0)
	maximum = 0.0911267 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.59165 (33 samples)
	minimum = 6 (33 samples)
	maximum = 51.6061 (33 samples)
Network latency average = 8.44241 (33 samples)
	minimum = 6 (33 samples)
	maximum = 48.303 (33 samples)
Flit latency average = 6.91887 (33 samples)
	minimum = 6 (33 samples)
	maximum = 44.7879 (33 samples)
Fragmentation average = 0 (33 samples)
	minimum = 0 (33 samples)
	maximum = 0 (33 samples)
Injected packet rate average = 0.0224887 (33 samples)
	minimum = 0.017796 (33 samples)
	maximum = 0.026694 (33 samples)
Accepted packet rate average = 0.0224887 (33 samples)
	minimum = 0.017796 (33 samples)
	maximum = 0.026694 (33 samples)
Injected flit rate average = 0.0619823 (33 samples)
	minimum = 0.0410081 (33 samples)
	maximum = 0.0821623 (33 samples)
Accepted flit rate average = 0.0619823 (33 samples)
	minimum = 0.0570635 (33 samples)
	maximum = 0.085595 (33 samples)
Injected packet size average = 2.75615 (33 samples)
Accepted packet size average = 2.75615 (33 samples)
Hops average = 1 (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 41 min, 35 sec (9695 sec)
gpgpu_simulation_rate = 98196 (inst/sec)
gpgpu_simulation_rate = 1157 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 34: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 34 
gpu_sim_cycle = 39328
gpu_sim_insn = 28848876
gpu_ipc =     733.5455
gpu_tot_sim_cycle = 11486962
gpu_tot_sim_insn = 980861784
gpu_tot_ipc =      85.3891
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 17122
partiton_reqs_in_parallel = 865216
partiton_reqs_in_parallel_total    = 85679748
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.5342
partiton_reqs_in_parallel_util = 865216
partiton_reqs_in_parallel_util_total    = 85679748
gpu_sim_cycle_parition_util = 39328
gpu_tot_sim_cycle_parition_util    = 3894534
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1535136
L2_BW  =     112.0788 GB/Sec
L2_BW_total  =      13.0508 GB/Sec
gpu_total_sim_rate=100179

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19693752
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 60928
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0268
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59296
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19691312
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60928
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19693752
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
164139, 157782, 158015, 163718, 164155, 157829, 158029, 163700, 43519, 41739, 41913, 28931, 
gpgpu_n_tot_thrd_icount = 1132860416
gpgpu_n_tot_w_icount = 35401888
gpgpu_n_stall_shd_mem = 20075
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1067056
gpgpu_n_mem_write_global = 514080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26051072
gpgpu_n_store_insn = 16193520
gpgpu_n_shmem_insn = 107279792
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1949696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1006
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1012900	W0_Idle:3754058	W0_Scoreboard:179668484	W1:2056320	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13878120	W32:19467448
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8536448 {8:1067056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 69914880 {136:514080,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120443776 {40:257040,136:810016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4112640 {8:514080,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1411 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 11486961 
mrq_lat_table:712091 	113679 	75960 	174652 	209116 	157571 	91752 	38599 	1652 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1009587 	545694 	1035 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	45 	1415499 	64291 	401 	0 	76556 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	894777 	169720 	2579 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	181440 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3674 	140 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.500393  7.214231  7.567654  7.578187  7.034618  6.954086  7.676360  7.539171  7.839888  7.673694  7.261096  6.999161  8.336660  8.212880  7.253980  7.203466 
dram[1]:  7.814754  7.800327  7.127021  7.170543  6.550143  6.399580  8.301523  7.832376  7.957224  8.174805  6.842881  6.807003  7.856287  7.455357  7.397525  6.927536 
dram[2]:  7.763158  7.730739  7.869787  7.889079  6.977880  6.786934  7.917716  7.508724  7.845361  7.421986  7.357394  7.026913  8.271827  8.021834  6.805213  6.611541 
dram[3]:  7.815409  7.689573  7.256471  7.269654  6.537527  6.355108  8.190381  7.746920  7.547748  7.444445  7.013468  6.877787  7.902754  7.623237  7.360502  6.814223 
dram[4]:  8.018122  7.842869  7.984469  7.857264  6.847445  6.550365  7.552252  7.488829  7.581522  7.186266  7.702127  7.556262  7.865582  7.647793  6.879941  6.634181 
dram[5]:  7.583466  7.335385  7.347894  7.212098  6.687034  6.609720  8.345617  8.123181  7.132879  7.357645  7.370797  6.932556  8.131089  7.840307  7.167048  6.862673 
dram[6]:  8.202237  7.775693  7.806131  7.636659  6.620103  6.573421  7.724424  7.452847  7.757183  7.642009  7.463262  7.411032  7.379622  7.305940  6.997813  6.807092 
dram[7]:  7.654896  7.409480  7.206580  7.105581  7.170537  6.814308  8.275419  8.134952  6.891304  6.550874  7.367012  7.288889  8.405431  8.192518  7.106588  6.878853 
dram[8]:  7.776509  7.571882  7.652597  7.679707  6.497807  6.552360  7.988561  7.728782  7.738722  7.398922  7.237489  7.168908  7.593062  7.444445  7.061810  6.672462 
dram[9]:  7.406844  7.145268  7.167428  7.147192  7.382060  7.032463  7.853796  7.858349  6.978831  6.804294  7.583111  7.248088  8.401310  8.059246  7.111951  6.995533 
dram[10]:  7.959935  7.876214  7.385580  7.481334  6.666917  6.648203  8.286844  8.194716  7.563820  7.328292  7.250216  7.267301  7.658048  7.353083  7.193721  6.801593 
average row locality = 1575074/213478 = 7.378156
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6371      6368      6324      6322      6068      6063      5565      5562      5653      5652      5657      5657      6195      6190      6389      6380 
dram[1]:      6372      6370      6232      6224      6169      6170      5559      5559      5651      5651      5676      5673      6192      6193      6386      6381 
dram[2]:      6471      6469      6221      6220      6173      6167      5561      5559      5651      5652      5672      5669      6198      6193      6304      6301 
dram[3]:      6474      6471      6226      6221      6171      6170      5556      5555      5658      5655      5663      5660      6191      6194      6298      6296 
dram[4]:      6470      6469      6228      6222      6087      6084      5663      5660      5650      5652      5657      5658      6195      6193      6304      6300 
dram[5]:      6378      6374      6309      6308      6084      6086      5659      5655      5654      5653      5660      5657      6188      6189      6302      6301 
dram[6]:      6369      6371      6311      6305      6067      6063      5661      5657      5650      5648      5660      5661      6091      6089      6405      6402 
dram[7]:      6376      6374      6308      6311      6066      6064      5663      5659      5590      5589      5760      5757      6087      6089      6405      6400 
dram[8]:      6372      6371      6317      6312      6033      6029      5660      5658      5582      5583      5762      5760      6085      6088      6401      6399 
dram[9]:      6476      6475      6307      6309      6032      6026      5660      5657      5590      5588      5760      5760      6091      6088      6308      6301 
dram[10]:      6471      6471      6313      6308      6031      6026      5658      5655      5585      5585      5700      5698      6190      6192      6301      6299 
total reads: 1060994
bank skew: 6476/5555 = 1.17
chip skew: 96498/96410 = 1.00
number of total write accesses:
dram[0]:      3162      3162      3128      3128      2873      2873      2618      2618      2720      2720      2686      2686      2992      2992      3179      3179 
dram[1]:      3162      3162      3026      3026      2975      2975      2618      2618      2720      2720      2686      2686      2992      2992      3179      3179 
dram[2]:      3264      3264      3026      3026      2975      2975      2618      2618      2720      2720      2686      2686      2992      2992      3094      3094 
dram[3]:      3264      3264      3026      3026      2975      2975      2618      2618      2720      2720      2669      2669      2992      2992      3094      3094 
dram[4]:      3264      3264      3026      3026      2890      2890      2720      2720      2720      2720      2669      2669      2992      2992      3094      3094 
dram[5]:      3162      3162      3111      3111      2890      2890      2720      2720      2720      2720      2669      2669      2992      2992      3094      3094 
dram[6]:      3162      3162      3111      3111      2890      2890      2720      2720      2720      2720      2669      2669      2890      2890      3196      3196 
dram[7]:      3162      3162      3111      3111      2890      2890      2720      2720      2652      2652      2771      2771      2890      2890      3196      3196 
dram[8]:      3162      3162      3111      3111      2856      2856      2720      2720      2652      2652      2771      2771      2890      2890      3196      3196 
dram[9]:      3264      3264      3111      3111      2856      2856      2720      2720      2652      2652      2771      2771      2890      2890      3094      3094 
dram[10]:      3264      3264      3111      3111      2856      2856      2720      2720      2652      2652      2703      2703      2992      2992      3094      3094 
total reads: 514080
bank skew: 3264/2618 = 1.25
chip skew: 46784/46716 = 1.00
average mf latency per bank:
dram[0]:       1816      1002      1760       944      1803       932      1960      1000      1905       984      1886       999      1825      1023      1836      1013
dram[1]:       1820      1004      1776       964      1804       918      1960      1003      1892       983      1883       997      1830      1023      1816      1013
dram[2]:       1819       986      1782       966      1791       918      1966      1002      1892       983      1862       998      1838      1021      1823      1019
dram[3]:       1807       984      1780       965      1790       917      1961      1004      1896       984      1862      1005      1846      1023      1833      1020
dram[4]:       1811       982      1780       965      1791       941      1951       983      1917       984      1863      1006      1824      1025      1834      1019
dram[5]:       1805       988      1771       940      1819       942      1953       983      1903       984      1860      1005      1835      1026      1833      1021
dram[6]:       1816       989      1760       940      1827       943      1955       983      1889       984      1865      1007      1851      1045      1833      1012
dram[7]:       1814       990      1762       939      1802       944      1968       983      1900      1006      1863       988      1855      1049      1823      1012
dram[8]:       1806       995      1773       940      1808       934      1973       983      1914      1007      1856       988      1857      1050      1822      1012
dram[9]:       1798       981      1798       938      1805       935      1942       983      1908       996      1863       988      1848      1047      1822      1029
dram[10]:       1803       982      1778       942      1806       935      1950       983      1904       997      1860      1000      1844      1028      1847      1033
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7304557 n_nop=6693721 n_act=19162 n_pre=19146 n_req=143132 n_rd=385664 n_write=186864 bw_util=0.1568
n_activity=1990203 dram_eff=0.5753
bk0: 25484a 7069975i bk1: 25472a 7078800i bk2: 25296a 7071606i bk3: 25288a 7080308i bk4: 24272a 7087440i bk5: 24252a 7091095i bk6: 22260a 7101268i bk7: 22248a 7110196i bk8: 22612a 7099966i bk9: 22608a 7101752i bk10: 22628a 7099545i bk11: 22628a 7106364i bk12: 24780a 7078457i bk13: 24760a 7088767i bk14: 25556a 7061942i bk15: 25520a 7068542i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.688877
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7304557 n_nop=6692907 n_act=19485 n_pre=19469 n_req=143174 n_rd=385832 n_write=186864 bw_util=0.1568
n_activity=1998605 dram_eff=0.5731
bk0: 25488a 7070776i bk1: 25480a 7079313i bk2: 24928a 7075074i bk3: 24896a 7083390i bk4: 24676a 7079821i bk5: 24680a 7085459i bk6: 22236a 7103699i bk7: 22236a 7108718i bk8: 22604a 7100175i bk9: 22604a 7104944i bk10: 22704a 7101932i bk11: 22692a 7106594i bk12: 24768a 7079060i bk13: 24772a 7084294i bk14: 25544a 7063358i bk15: 25524a 7068355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.680055
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7304557 n_nop=6693213 n_act=19218 n_pre=19202 n_req=143231 n_rd=385924 n_write=187000 bw_util=0.1569
n_activity=1989815 dram_eff=0.5759
bk0: 25884a 7062991i bk1: 25876a 7070350i bk2: 24884a 7074267i bk3: 24880a 7084713i bk4: 24692a 7083986i bk5: 24668a 7087746i bk6: 22244a 7102447i bk7: 22236a 7108292i bk8: 22604a 7100630i bk9: 22608a 7104648i bk10: 22688a 7100269i bk11: 22676a 7109301i bk12: 24792a 7077588i bk13: 24772a 7088051i bk14: 25216a 7065529i bk15: 25204a 7067526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.680597
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7304557 n_nop=6692663 n_act=19605 n_pre=19589 n_req=143175 n_rd=385836 n_write=186864 bw_util=0.1568
n_activity=1993550 dram_eff=0.5746
bk0: 25896a 7063561i bk1: 25884a 7072967i bk2: 24904a 7075310i bk3: 24884a 7081973i bk4: 24684a 7079242i bk5: 24680a 7084954i bk6: 22224a 7100742i bk7: 22220a 7108142i bk8: 22632a 7095339i bk9: 22620a 7102340i bk10: 22652a 7103765i bk11: 22640a 7108866i bk12: 24764a 7074755i bk13: 24776a 7081799i bk14: 25192a 7066526i bk15: 25184a 7071731i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.682861
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ff10893e820 :  mf: uid=21851340, sid15:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (11486961), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7304557 n_nop=6692999 n_act=19304 n_pre=19288 n_req=143242 n_rd=385966 n_write=187000 bw_util=0.1569
n_activity=1994646 dram_eff=0.5745
bk0: 25880a 7065536i bk1: 25876a 7072913i bk2: 24912a 7077451i bk3: 24888a 7084201i bk4: 24348a 7085132i bk5: 24334a 7089926i bk6: 22652a 7096583i bk7: 22640a 7102995i bk8: 22600a 7099541i bk9: 22608a 7102228i bk10: 22628a 7103752i bk11: 22632a 7111855i bk12: 24780a 7076623i bk13: 24772a 7085308i bk14: 25216a 7066207i bk15: 25200a 7070725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.679998
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7304557 n_nop=6692873 n_act=19504 n_pre=19488 n_req=143173 n_rd=385828 n_write=186864 bw_util=0.1568
n_activity=1994798 dram_eff=0.5742
bk0: 25512a 7067186i bk1: 25496a 7077831i bk2: 25236a 7075645i bk3: 25232a 7076036i bk4: 24336a 7082903i bk5: 24344a 7089633i bk6: 22636a 7099273i bk7: 22620a 7104754i bk8: 22616a 7096487i bk9: 22612a 7100359i bk10: 22640a 7105188i bk11: 22628a 7111151i bk12: 24752a 7077497i bk13: 24756a 7085708i bk14: 25208a 7070317i bk15: 25204a 7076194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.68165
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7304557 n_nop=6693281 n_act=19394 n_pre=19378 n_req=143126 n_rd=385640 n_write=186864 bw_util=0.1568
n_activity=1990094 dram_eff=0.5754
bk0: 25476a 7068061i bk1: 25484a 7077666i bk2: 25244a 7073682i bk3: 25220a 7079417i bk4: 24268a 7083943i bk5: 24252a 7090894i bk6: 22644a 7096007i bk7: 22628a 7103496i bk8: 22600a 7099470i bk9: 22592a 7103417i bk10: 22640a 7100119i bk11: 22644a 7108436i bk12: 24364a 7079865i bk13: 24356a 7088955i bk14: 25620a 7062312i bk15: 25608a 7062868i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.684504
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7304557 n_nop=6692517 n_act=19464 n_pre=19448 n_req=143282 n_rd=385992 n_write=187136 bw_util=0.1569
n_activity=1989756 dram_eff=0.5761
bk0: 25504a 7069330i bk1: 25496a 7078461i bk2: 25232a 7072248i bk3: 25244a 7078127i bk4: 24264a 7084588i bk5: 24256a 7091101i bk6: 22652a 7099064i bk7: 22636a 7102283i bk8: 22360a 7097767i bk9: 22356a 7098910i bk10: 23040a 7096665i bk11: 23028a 7103807i bk12: 24348a 7082439i bk13: 24356a 7089371i bk14: 25620a 7065544i bk15: 25600a 7066358i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.684334
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7304557 n_nop=6692997 n_act=19532 n_pre=19516 n_req=143128 n_rd=385648 n_write=186864 bw_util=0.1568
n_activity=1994311 dram_eff=0.5741
bk0: 25488a 7070867i bk1: 25484a 7078894i bk2: 25268a 7074633i bk3: 25248a 7081901i bk4: 24132a 7088289i bk5: 24116a 7091104i bk6: 22640a 7095689i bk7: 22632a 7101989i bk8: 22328a 7098879i bk9: 22332a 7108453i bk10: 23048a 7098032i bk11: 23040a 7102383i bk12: 24340a 7079553i bk13: 24352a 7087815i bk14: 25604a 7060613i bk15: 25596a 7065460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.674493
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7304557 n_nop=6693093 n_act=19452 n_pre=19436 n_req=143144 n_rd=385712 n_write=186864 bw_util=0.1568
n_activity=1989504 dram_eff=0.5756
bk0: 25904a 7064853i bk1: 25900a 7068916i bk2: 25228a 7068364i bk3: 25236a 7077060i bk4: 24128a 7091811i bk5: 24104a 7095101i bk6: 22640a 7098566i bk7: 22628a 7104290i bk8: 22360a 7099245i bk9: 22352a 7104561i bk10: 23040a 7096314i bk11: 23040a 7103936i bk12: 24364a 7082688i bk13: 24352a 7090463i bk14: 25232a 7066758i bk15: 25204a 7072732i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.681801
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ff108a4f530 :  mf: uid=21851339, sid15:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (11486961), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7304557 n_nop=6692787 n_act=19359 n_pre=19343 n_req=143267 n_rd=385932 n_write=187136 bw_util=0.1569
n_activity=1995235 dram_eff=0.5744
bk0: 25884a 7067007i bk1: 25884a 7075693i bk2: 25252a 7072992i bk3: 25232a 7078027i bk4: 24124a 7089565i bk5: 24104a 7092451i bk6: 22632a 7097782i bk7: 22620a 7104753i bk8: 22340a 7100263i bk9: 22340a 7106019i bk10: 22800a 7097795i bk11: 22792a 7104250i bk12: 24760a 7075070i bk13: 24768a 7081012i bk14: 25204a 7070514i bk15: 25196a 7070276i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.68009

========= L2 cache stats =========
L2_cache_bank[0]: Access = 71898, Miss = 48222, Miss_rate = 0.671, Pending_hits = 397, Reservation_fails = 0
L2_cache_bank[1]: Access = 71836, Miss = 48194, Miss_rate = 0.671, Pending_hits = 1292, Reservation_fails = 1
L2_cache_bank[2]: Access = 71870, Miss = 48237, Miss_rate = 0.671, Pending_hits = 373, Reservation_fails = 0
L2_cache_bank[3]: Access = 71876, Miss = 48221, Miss_rate = 0.671, Pending_hits = 1312, Reservation_fails = 0
L2_cache_bank[4]: Access = 71910, Miss = 48251, Miss_rate = 0.671, Pending_hits = 392, Reservation_fails = 0
L2_cache_bank[5]: Access = 71893, Miss = 48230, Miss_rate = 0.671, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 71825, Miss = 48237, Miss_rate = 0.672, Pending_hits = 375, Reservation_fails = 0
L2_cache_bank[7]: Access = 71825, Miss = 48222, Miss_rate = 0.671, Pending_hits = 1322, Reservation_fails = 0
L2_cache_bank[8]: Access = 71921, Miss = 48254, Miss_rate = 0.671, Pending_hits = 410, Reservation_fails = 0
L2_cache_bank[9]: Access = 71938, Miss = 48238, Miss_rate = 0.671, Pending_hits = 1364, Reservation_fails = 0
L2_cache_bank[10]: Access = 71904, Miss = 48234, Miss_rate = 0.671, Pending_hits = 406, Reservation_fails = 0
L2_cache_bank[11]: Access = 71870, Miss = 48223, Miss_rate = 0.671, Pending_hits = 1321, Reservation_fails = 0
L2_cache_bank[12]: Access = 71836, Miss = 48214, Miss_rate = 0.671, Pending_hits = 371, Reservation_fails = 0
L2_cache_bank[13]: Access = 71870, Miss = 48196, Miss_rate = 0.671, Pending_hits = 1303, Reservation_fails = 1
L2_cache_bank[14]: Access = 71972, Miss = 48255, Miss_rate = 0.670, Pending_hits = 398, Reservation_fails = 0
L2_cache_bank[15]: Access = 71972, Miss = 48243, Miss_rate = 0.670, Pending_hits = 1334, Reservation_fails = 0
L2_cache_bank[16]: Access = 71887, Miss = 48212, Miss_rate = 0.671, Pending_hits = 376, Reservation_fails = 0
L2_cache_bank[17]: Access = 71853, Miss = 48200, Miss_rate = 0.671, Pending_hits = 1282, Reservation_fails = 0
L2_cache_bank[18]: Access = 71853, Miss = 48224, Miss_rate = 0.671, Pending_hits = 371, Reservation_fails = 0
L2_cache_bank[19]: Access = 71887, Miss = 48204, Miss_rate = 0.671, Pending_hits = 1299, Reservation_fails = 1
L2_cache_bank[20]: Access = 71972, Miss = 48249, Miss_rate = 0.670, Pending_hits = 389, Reservation_fails = 0
L2_cache_bank[21]: Access = 71972, Miss = 48234, Miss_rate = 0.670, Pending_hits = 1317, Reservation_fails = 0
L2_total_cache_accesses = 1581640
L2_total_cache_misses = 1060994
L2_total_cache_miss_rate = 0.6708
L2_total_cache_pending_hits = 18720
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 497363
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18552
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 551141
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 509835
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1067056
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 514080
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.049

icnt_total_pkts_mem_to_simt=5080704
icnt_total_pkts_simt_to_mem=3637960
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55155
	minimum = 6
	maximum = 42
Network latency average = 8.42119
	minimum = 6
	maximum = 40
Slowest packet = 3070998
Flit latency average = 6.89025
	minimum = 6
	maximum = 36
Slowest flit = 8634380
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236499
	minimum = 0.0187149 (at node 0)
	maximum = 0.0280723 (at node 15)
Accepted packet rate average = 0.0236499
	minimum = 0.0187149 (at node 0)
	maximum = 0.0280723 (at node 15)
Injected flit rate average = 0.0651827
	minimum = 0.0431256 (at node 0)
	maximum = 0.0864037 (at node 42)
Accepted flit rate average= 0.0651827
	minimum = 0.0600097 (at node 0)
	maximum = 0.0900145 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.59047 (34 samples)
	minimum = 6 (34 samples)
	maximum = 51.3235 (34 samples)
Network latency average = 8.44178 (34 samples)
	minimum = 6 (34 samples)
	maximum = 48.0588 (34 samples)
Flit latency average = 6.91803 (34 samples)
	minimum = 6 (34 samples)
	maximum = 44.5294 (34 samples)
Fragmentation average = 0 (34 samples)
	minimum = 0 (34 samples)
	maximum = 0 (34 samples)
Injected packet rate average = 0.0225229 (34 samples)
	minimum = 0.017823 (34 samples)
	maximum = 0.0267345 (34 samples)
Accepted packet rate average = 0.0225229 (34 samples)
	minimum = 0.017823 (34 samples)
	maximum = 0.0267345 (34 samples)
Injected flit rate average = 0.0620765 (34 samples)
	minimum = 0.0410704 (34 samples)
	maximum = 0.082287 (34 samples)
Accepted flit rate average = 0.0620765 (34 samples)
	minimum = 0.0571501 (34 samples)
	maximum = 0.085725 (34 samples)
Injected packet size average = 2.75615 (34 samples)
Accepted packet size average = 2.75615 (34 samples)
Hops average = 1 (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 43 min, 11 sec (9791 sec)
gpgpu_simulation_rate = 100179 (inst/sec)
gpgpu_simulation_rate = 1173 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 35: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 35 
gpu_sim_cycle = 38750
gpu_sim_insn = 28848876
gpu_ipc =     744.4871
gpu_tot_sim_cycle = 11747862
gpu_tot_sim_insn = 1009710660
gpu_tot_ipc =      85.9485
gpu_tot_issued_cta = 2240
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 17721
partiton_reqs_in_parallel = 852500
partiton_reqs_in_parallel_total    = 86544964
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.4394
partiton_reqs_in_parallel_util = 852500
partiton_reqs_in_parallel_util_total    = 86544964
gpu_sim_cycle_parition_util = 38750
gpu_tot_sim_cycle_parition_util    = 3933862
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1581640
L2_BW  =     113.7506 GB/Sec
L2_BW_total  =      13.1362 GB/Sec
gpu_total_sim_rate=102135

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20272980
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 62720
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0260
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20270540
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 62720
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20272980
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
168965, 162418, 162662, 168530, 168986, 162456, 162678, 168512, 48359, 46383, 46575, 30130, 
gpgpu_n_tot_thrd_icount = 1166179840
gpgpu_n_tot_w_icount = 36443120
gpgpu_n_stall_shd_mem = 20114
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1098440
gpgpu_n_mem_write_global = 529200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26817280
gpgpu_n_store_insn = 16669800
gpgpu_n_shmem_insn = 110435080
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2007040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1045
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1043320	W0_Idle:3769303	W0_Scoreboard:180791650	W1:2116800	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:14286300	W32:20040020
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8787520 {8:1098440,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 71971200 {136:529200,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 123986240 {40:264600,136:833840,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4233600 {8:529200,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1377 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 11747861 
mrq_lat_table:733956 	117714 	78512 	179065 	214531 	161971 	94600 	39605 	1742 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1042640 	559110 	1070 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	46 	1459940 	66346 	408 	0 	76556 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	921106 	174690 	2664 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	196560 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3749 	142 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.650039  7.360840  7.699129  7.709754  7.169267  7.087963  7.830083  7.691606  7.987952  7.820327  7.394487  7.130399  8.505386  8.365725  7.382771  7.343028 
dram[1]:  7.967533  7.952998  7.253618  7.297546  6.680882  6.528472  8.460843  7.987678  8.106303  8.309546  6.973258  6.937097  8.020322  7.602729  7.527120  7.054441 
dram[2]:  7.917062  7.884343  8.000841  8.020236  7.113464  6.920471  8.073755  7.660909  7.993506  7.566286  7.492160  7.159034  8.439893  8.173426  6.929134  6.743554 
dram[3]:  7.969793  7.842723  7.384018  7.397356  6.668085  6.483449  8.348860  7.901501  7.679430  7.562281  7.145833  7.008994  8.067291  7.771944  7.487616  6.928367 
dram[4]:  8.174551  7.997606  8.115942  7.988245  6.981089  6.680666  7.706512  7.642478  7.713518  7.315790  7.839890  7.692998  8.029661  7.809563  7.014493  6.766434 
dram[5]:  7.733858  7.483232  7.476852  7.340151  6.818921  6.740686  8.507389  8.283110  7.262005  7.475282  7.506130  7.064303  8.297984  7.990717  7.282167  6.976929 
dram[6]:  8.358603  7.928110  7.937756  7.767442  6.751466  6.704297  7.880475  7.606167  7.890110  7.774368  7.599291  7.546655  7.537022  7.450523  7.134921  6.942416 
dram[7]:  7.806041  7.558122  7.334595  7.232836  7.307937  6.947925  8.436523  8.294909  7.005780  6.663786  7.504273  7.425550  8.573148  8.358303  7.234089  6.995046 
dram[8]:  7.928917  7.722266  7.783307  7.810637  6.627266  6.682517  8.147170  7.884932  7.870009  7.528419  7.373636  7.304492  7.739966  7.590164  7.199563  6.806474 
dram[9]:  7.556895  7.292364  7.295181  7.274775  7.520988  7.167975  8.011131  8.015784  7.092809  6.917618  7.722075  7.384356  8.553093  8.194691  7.226866  7.131172 
dram[10]:  8.115789  8.031250  7.526398  7.611155  6.798363  6.779510  8.448141  8.355276  7.693285  7.456464  7.385141  7.402397  7.819983  7.511499  7.319970  6.935484 
average row locality = 1621698/215712 = 7.517885
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6560      6557      6508      6506      6241      6236      5738      5735      5819      5818      5819      5819      6387      6382      6581      6572 
dram[1]:      6561      6559      6413      6405      6345      6346      5732      5732      5817      5817      5839      5836      6384      6385      6578      6573 
dram[2]:      6663      6661      6402      6401      6349      6343      5734      5732      5817      5818      5835      5832      6390      6385      6493      6490 
dram[3]:      6666      6663      6407      6402      6347      6346      5729      5728      5824      5821      5826      5823      6383      6386      6487      6485 
dram[4]:      6662      6661      6409      6403      6261      6258      5839      5836      5816      5818      5820      5821      6387      6385      6493      6489 
dram[5]:      6567      6563      6492      6491      6258      6260      5835      5831      5820      5819      5823      5820      6380      6381      6491      6490 
dram[6]:      6558      6560      6494      6488      6241      6237      5837      5833      5816      5814      5823      5824      6280      6278      6597      6594 
dram[7]:      6565      6563      6491      6494      6240      6238      5839      5835      5754      5753      5926      5923      6276      6278      6597      6592 
dram[8]:      6561      6560      6500      6495      6206      6202      5836      5834      5746      5747      5928      5926      6274      6277      6593      6591 
dram[9]:      6668      6667      6490      6492      6205      6199      5836      5833      5753      5751      5926      5926      6280      6277      6497      6490 
dram[10]:      6663      6663      6496      6491      6204      6199      5834      5831      5748      5748      5864      5862      6382      6384      6490      6488 
total reads: 1092498
bank skew: 6668/5728 = 1.16
chip skew: 99364/99274 = 1.00
number of total write accesses:
dram[0]:      3255      3255      3216      3216      2950      2950      2695      2695      2800      2800      2766      2766      3088      3088      3275      3275 
dram[1]:      3255      3255      3111      3111      3055      3055      2695      2695      2800      2800      2766      2766      3088      3088      3275      3275 
dram[2]:      3360      3360      3111      3111      3055      3055      2695      2695      2800      2800      2766      2766      3088      3088      3187      3187 
dram[3]:      3360      3360      3111      3111      3055      3055      2695      2695      2800      2800      2749      2749      3088      3088      3187      3187 
dram[4]:      3360      3360      3111      3111      2968      2968      2800      2800      2800      2800      2749      2749      3088      3088      3187      3187 
dram[5]:      3255      3255      3198      3198      2968      2968      2800      2800      2800      2800      2749      2749      3088      3088      3187      3187 
dram[6]:      3255      3255      3198      3198      2968      2968      2800      2800      2800      2800      2749      2749      2983      2983      3292      3292 
dram[7]:      3255      3255      3198      3198      2968      2968      2800      2800      2730      2730      2854      2854      2983      2983      3292      3292 
dram[8]:      3255      3255      3198      3198      2933      2933      2800      2800      2730      2730      2854      2854      2983      2983      3292      3292 
dram[9]:      3360      3360      3198      3198      2933      2933      2800      2800      2730      2730      2854      2854      2983      2983      3187      3187 
dram[10]:      3360      3360      3198      3198      2933      2933      2800      2800      2730      2730      2784      2784      3088      3088      3187      3187 
total reads: 529200
bank skew: 3360/2695 = 1.25
chip skew: 48160/48090 = 1.00
average mf latency per bank:
dram[0]:       1770       980      1717       924      1760       913      1908       977      1857       962      1839       977      1776       998      1788       990
dram[1]:       1774       981      1733       943      1761       899      1909       980      1844       962      1836       975      1782       999      1769       990
dram[2]:       1773       964      1739       945      1749       899      1914       979      1844       961      1816       976      1789       997      1776       995
dram[3]:       1761       962      1737       944      1748       899      1909       981      1848       962      1816       982      1797       998      1786       997
dram[4]:       1765       960      1737       944      1748       921      1900       960      1869       962      1816       984      1775      1000      1787       995
dram[5]:       1760       966      1728       920      1775       923      1901       960      1855       962      1814       982      1785      1001      1786       997
dram[6]:       1770       966      1717       920      1783       923      1904       960      1841       962      1818       985      1801      1020      1786       989
dram[7]:       1769       968      1719       919      1759       924      1916       960      1852       984      1816       966      1805      1023      1776       989
dram[8]:       1760       973      1730       920      1765       915      1921       960      1865       985      1810       966      1807      1024      1776       989
dram[9]:       1753       959      1755       918      1761       916      1891       960      1860       974      1816       966      1798      1021      1776      1005
dram[10]:       1758       960      1734       922      1763       916      1899       960      1857       975      1813       978      1795      1003      1800      1009
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7376509 n_nop=6748333 n_act=19360 n_pre=19344 n_req=147368 n_rd=397112 n_write=192360 bw_util=0.1598
n_activity=2046300 dram_eff=0.5761
bk0: 26240a 7135172i bk1: 26228a 7144676i bk2: 26032a 7136994i bk3: 26024a 7145945i bk4: 24964a 7153879i bk5: 24944a 7157357i bk6: 22952a 7167578i bk7: 22940a 7176466i bk8: 23276a 7166143i bk9: 23272a 7167870i bk10: 23276a 7166006i bk11: 23276a 7173096i bk12: 25548a 7143245i bk13: 25528a 7154084i bk14: 26324a 7126527i bk15: 26288a 7133819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.702486
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7ff108e8ba10 :  mf: uid=22493984, sid23:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (11747861), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7376509 n_nop=6747504 n_act=19687 n_pre=19671 n_req=147412 n_rd=397287 n_write=192360 bw_util=0.1599
n_activity=2054900 dram_eff=0.5739
bk0: 26244a 7135850i bk1: 26236a 7145201i bk2: 25652a 7140637i bk3: 25619a 7149010i bk4: 25380a 7145663i bk5: 25384a 7151619i bk6: 22928a 7170191i bk7: 22928a 7175414i bk8: 23268a 7166741i bk9: 23268a 7171433i bk10: 23356a 7168499i bk11: 23344a 7173214i bk12: 25536a 7144619i bk13: 25540a 7149892i bk14: 26312a 7128054i bk15: 26292a 7133355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.693685
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7376509 n_nop=6747817 n_act=19416 n_pre=19400 n_req=147469 n_rd=397380 n_write=192496 bw_util=0.1599
n_activity=2045115 dram_eff=0.5769
bk0: 26652a 7128112i bk1: 26644a 7135844i bk2: 25608a 7139935i bk3: 25604a 7150677i bk4: 25396a 7150398i bk5: 25372a 7153593i bk6: 22936a 7168270i bk7: 22928a 7174415i bk8: 23268a 7166540i bk9: 23272a 7170973i bk10: 23340a 7166650i bk11: 23328a 7175908i bk12: 25560a 7142553i bk13: 25540a 7153624i bk14: 25972a 7130386i bk15: 25960a 7132568i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.692368
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7376509 n_nop=6747247 n_act=19813 n_pre=19797 n_req=147413 n_rd=397292 n_write=192360 bw_util=0.1599
n_activity=2049324 dram_eff=0.5755
bk0: 26664a 7128726i bk1: 26652a 7138852i bk2: 25628a 7141230i bk3: 25608a 7147904i bk4: 25388a 7145413i bk5: 25384a 7151626i bk6: 22916a 7167107i bk7: 22912a 7174206i bk8: 23296a 7161494i bk9: 23284a 7168512i bk10: 23304a 7170033i bk11: 23292a 7175586i bk12: 25532a 7139984i bk13: 25544a 7147044i bk14: 25948a 7131755i bk15: 25940a 7136715i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.695638
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7376509 n_nop=6747585 n_act=19502 n_pre=19486 n_req=147484 n_rd=397432 n_write=192504 bw_util=0.1599
n_activity=2050454 dram_eff=0.5754
bk0: 26648a 7130572i bk1: 26644a 7138305i bk2: 25636a 7142952i bk3: 25612a 7149918i bk4: 25044a 7151824i bk5: 25032a 7156448i bk6: 23356a 7162342i bk7: 23344a 7169211i bk8: 23264a 7165380i bk9: 23272a 7168572i bk10: 23280a 7170504i bk11: 23284a 7178554i bk12: 25548a 7141802i bk13: 25540a 7150922i bk14: 25972a 7131587i bk15: 25956a 7136183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.691292
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7376509 n_nop=6747453 n_act=19714 n_pre=19698 n_req=147411 n_rd=397284 n_write=192360 bw_util=0.1599
n_activity=2051056 dram_eff=0.575
bk0: 26268a 7132450i bk1: 26252a 7143493i bk2: 25968a 7141091i bk3: 25964a 7142057i bk4: 25032a 7149407i bk5: 25040a 7156013i bk6: 23340a 7165532i bk7: 23324a 7171322i bk8: 23280a 7162797i bk9: 23276a 7166601i bk10: 23292a 7171828i bk11: 23280a 7178023i bk12: 25520a 7143101i bk13: 25524a 7151141i bk14: 25964a 7135209i bk15: 25960a 7141347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.694067
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7376509 n_nop=6747881 n_act=19594 n_pre=19578 n_req=147364 n_rd=397096 n_write=192360 bw_util=0.1598
n_activity=2046045 dram_eff=0.5762
bk0: 26232a 7133552i bk1: 26240a 7143444i bk2: 25976a 7139430i bk3: 25952a 7145336i bk4: 24964a 7150093i bk5: 24948a 7157734i bk6: 23348a 7161979i bk7: 23332a 7169775i bk8: 23264a 7165647i bk9: 23256a 7169638i bk10: 23292a 7166348i bk11: 23296a 7174803i bk12: 25120a 7145472i bk13: 25112a 7154571i bk14: 26388a 7127251i bk15: 26376a 7127736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.69684
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7376509 n_nop=6747085 n_act=19672 n_pre=19656 n_req=147524 n_rd=397456 n_write=192640 bw_util=0.16
n_activity=2045750 dram_eff=0.5769
bk0: 26260a 7134443i bk1: 26252a 7144785i bk2: 25964a 7137682i bk3: 25976a 7144272i bk4: 24960a 7150758i bk5: 24952a 7157615i bk6: 23356a 7165244i bk7: 23340a 7168887i bk8: 23016a 7164059i bk9: 23012a 7165194i bk10: 23704a 7162615i bk11: 23692a 7170659i bk12: 25104a 7148253i bk13: 25112a 7154970i bk14: 26388a 7130590i bk15: 26368a 7131802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.696311
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7376509 n_nop=6747593 n_act=19734 n_pre=19718 n_req=147366 n_rd=397104 n_write=192360 bw_util=0.1598
n_activity=2050225 dram_eff=0.575
bk0: 26244a 7136210i bk1: 26240a 7144807i bk2: 26000a 7140244i bk3: 25980a 7147764i bk4: 24824a 7154581i bk5: 24808a 7157444i bk6: 23344a 7162003i bk7: 23336a 7168130i bk8: 22984a 7165279i bk9: 22988a 7175012i bk10: 23712a 7164456i bk11: 23704a 7168745i bk12: 25096a 7144625i bk13: 25108a 7153592i bk14: 26372a 7125435i bk15: 26364a 7130349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.687079
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7376509 n_nop=6747677 n_act=19664 n_pre=19648 n_req=147380 n_rd=397160 n_write=192360 bw_util=0.1598
n_activity=2045283 dram_eff=0.5765
bk0: 26672a 7130028i bk1: 26668a 7134464i bk2: 25960a 7133628i bk3: 25968a 7143279i bk4: 24820a 7158213i bk5: 24796a 7161432i bk6: 23344a 7164448i bk7: 23332a 7170559i bk8: 23012a 7165630i bk9: 23004a 7170917i bk10: 23704a 7162142i bk11: 23704a 7170636i bk12: 25120a 7148240i bk13: 25108a 7155971i bk14: 25988a 7131679i bk15: 25960a 7138172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.694174
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7376509 n_nop=6747383 n_act=19557 n_pre=19541 n_req=147507 n_rd=397388 n_write=192640 bw_util=0.16
n_activity=2051259 dram_eff=0.5753
bk0: 26652a 7132173i bk1: 26652a 7141688i bk2: 25984a 7138644i bk3: 25964a 7144014i bk4: 24816a 7155641i bk5: 24796a 7158945i bk6: 23336a 7163991i bk7: 23324a 7171274i bk8: 22992a 7166289i bk9: 22992a 7172379i bk10: 23456a 7164107i bk11: 23448a 7170639i bk12: 25528a 7139983i bk13: 25536a 7146224i bk14: 25960a 7135990i bk15: 25952a 7135432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.692966

========= L2 cache stats =========
L2_cache_bank[0]: Access = 74011, Miss = 49653, Miss_rate = 0.671, Pending_hits = 400, Reservation_fails = 0
L2_cache_bank[1]: Access = 73948, Miss = 49625, Miss_rate = 0.671, Pending_hits = 1295, Reservation_fails = 1
L2_cache_bank[2]: Access = 73983, Miss = 49669, Miss_rate = 0.671, Pending_hits = 375, Reservation_fails = 0
L2_cache_bank[3]: Access = 73990, Miss = 49653, Miss_rate = 0.671, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[4]: Access = 74025, Miss = 49683, Miss_rate = 0.671, Pending_hits = 395, Reservation_fails = 0
L2_cache_bank[5]: Access = 74008, Miss = 49662, Miss_rate = 0.671, Pending_hits = 1319, Reservation_fails = 0
L2_cache_bank[6]: Access = 73938, Miss = 49669, Miss_rate = 0.672, Pending_hits = 378, Reservation_fails = 0
L2_cache_bank[7]: Access = 73937, Miss = 49654, Miss_rate = 0.672, Pending_hits = 1325, Reservation_fails = 0
L2_cache_bank[8]: Access = 74035, Miss = 49687, Miss_rate = 0.671, Pending_hits = 413, Reservation_fails = 0
L2_cache_bank[9]: Access = 74053, Miss = 49671, Miss_rate = 0.671, Pending_hits = 1367, Reservation_fails = 0
L2_cache_bank[10]: Access = 74018, Miss = 49666, Miss_rate = 0.671, Pending_hits = 410, Reservation_fails = 0
L2_cache_bank[11]: Access = 73983, Miss = 49655, Miss_rate = 0.671, Pending_hits = 1325, Reservation_fails = 0
L2_cache_bank[12]: Access = 73948, Miss = 49646, Miss_rate = 0.671, Pending_hits = 373, Reservation_fails = 0
L2_cache_bank[13]: Access = 73983, Miss = 49628, Miss_rate = 0.671, Pending_hits = 1305, Reservation_fails = 1
L2_cache_bank[14]: Access = 74088, Miss = 49688, Miss_rate = 0.671, Pending_hits = 401, Reservation_fails = 0
L2_cache_bank[15]: Access = 74088, Miss = 49676, Miss_rate = 0.670, Pending_hits = 1337, Reservation_fails = 0
L2_cache_bank[16]: Access = 74001, Miss = 49644, Miss_rate = 0.671, Pending_hits = 379, Reservation_fails = 0
L2_cache_bank[17]: Access = 73966, Miss = 49632, Miss_rate = 0.671, Pending_hits = 1285, Reservation_fails = 0
L2_cache_bank[18]: Access = 73965, Miss = 49655, Miss_rate = 0.671, Pending_hits = 372, Reservation_fails = 0
L2_cache_bank[19]: Access = 74000, Miss = 49635, Miss_rate = 0.671, Pending_hits = 1300, Reservation_fails = 1
L2_cache_bank[20]: Access = 74088, Miss = 49681, Miss_rate = 0.671, Pending_hits = 392, Reservation_fails = 0
L2_cache_bank[21]: Access = 74088, Miss = 49666, Miss_rate = 0.670, Pending_hits = 1320, Reservation_fails = 0
L2_total_cache_accesses = 1628144
L2_total_cache_misses = 1092498
L2_total_cache_miss_rate = 0.6710
L2_total_cache_pending_hits = 18782
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 512301
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18614
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 567525
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 524955
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1098440
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 529200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.050

icnt_total_pkts_mem_to_simt=5230064
icnt_total_pkts_simt_to_mem=3744944
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56539
	minimum = 6
	maximum = 48
Network latency average = 8.43807
	minimum = 6
	maximum = 48
Slowest packet = 3226316
Flit latency average = 6.90605
	minimum = 6
	maximum = 44
Slowest flit = 8892437
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0240027
	minimum = 0.018994 (at node 1)
	maximum = 0.0284911 (at node 23)
Accepted packet rate average = 0.0240027
	minimum = 0.018994 (at node 1)
	maximum = 0.0284911 (at node 23)
Injected flit rate average = 0.066155
	minimum = 0.0437689 (at node 1)
	maximum = 0.0876926 (at node 42)
Accepted flit rate average= 0.066155
	minimum = 0.0609048 (at node 1)
	maximum = 0.0913572 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58976 (35 samples)
	minimum = 6 (35 samples)
	maximum = 51.2286 (35 samples)
Network latency average = 8.44168 (35 samples)
	minimum = 6 (35 samples)
	maximum = 48.0571 (35 samples)
Flit latency average = 6.91768 (35 samples)
	minimum = 6 (35 samples)
	maximum = 44.5143 (35 samples)
Fragmentation average = 0 (35 samples)
	minimum = 0 (35 samples)
	maximum = 0 (35 samples)
Injected packet rate average = 0.0225652 (35 samples)
	minimum = 0.0178565 (35 samples)
	maximum = 0.0267847 (35 samples)
Accepted packet rate average = 0.0225652 (35 samples)
	minimum = 0.0178565 (35 samples)
	maximum = 0.0267847 (35 samples)
Injected flit rate average = 0.062193 (35 samples)
	minimum = 0.0411475 (35 samples)
	maximum = 0.0824415 (35 samples)
Accepted flit rate average = 0.062193 (35 samples)
	minimum = 0.0572574 (35 samples)
	maximum = 0.0858859 (35 samples)
Injected packet size average = 2.75615 (35 samples)
Accepted packet size average = 2.75615 (35 samples)
Hops average = 1 (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 44 min, 46 sec (9886 sec)
gpgpu_simulation_rate = 102135 (inst/sec)
gpgpu_simulation_rate = 1188 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 36: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 36 
gpu_sim_cycle = 39381
gpu_sim_insn = 28848876
gpu_ipc =     732.5582
gpu_tot_sim_cycle = 12009393
gpu_tot_sim_insn = 1038559536
gpu_tot_ipc =      86.4789
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 18007
partiton_reqs_in_parallel = 866382
partiton_reqs_in_parallel_total    = 87397464
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.3496
partiton_reqs_in_parallel_util = 866382
partiton_reqs_in_parallel_util_total    = 87397464
gpu_sim_cycle_parition_util = 39381
gpu_tot_sim_cycle_parition_util    = 3972612
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1628144
L2_BW  =     111.9280 GB/Sec
L2_BW_total  =      13.2171 GB/Sec
gpu_total_sim_rate=104043

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20852208
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 64512
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0253
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 62880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20849768
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 64512
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20852208
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
173792, 167061, 167309, 173346, 173813, 167101, 167325, 173321, 48359, 46383, 46575, 30130, 
gpgpu_n_tot_thrd_icount = 1199499264
gpgpu_n_tot_w_icount = 37484352
gpgpu_n_stall_shd_mem = 20156
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1129824
gpgpu_n_mem_write_global = 544320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 27583488
gpgpu_n_store_insn = 17146080
gpgpu_n_shmem_insn = 113590368
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2064384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1087
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1073294	W0_Idle:3784758	W0_Scoreboard:181932913	W1:2177280	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:14694480	W32:20612592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9038592 {8:1129824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 74027520 {136:544320,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 127528704 {40:272160,136:857664,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4354560 {8:544320,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1345 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 12009392 
mrq_lat_table:753444 	120189 	80640 	184804 	221538 	167193 	97625 	41119 	1768 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1071242 	576994 	1088 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	49 	1504309 	68460 	426 	0 	76556 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	947734 	179394 	2716 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	211680 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3825 	144 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.540702  7.235842  7.636919  7.647059  7.067164  6.980089  7.745308  7.586690  7.827890  7.644827  7.291254  7.052674  8.367154  8.249364  7.264516  7.226981 
dram[1]:  7.889062  7.850700  7.183883  7.225664  6.566102  6.423077  8.264313  7.823848  8.009936  8.217794  6.871218  6.847641  7.896104  7.501156  7.432868  6.973829 
dram[2]:  7.811364  7.756960  7.931174  7.962602  6.990621  6.790323  7.962316  7.557591  7.846903  7.445844  7.346888  7.046178  8.319658  8.053808  6.841237  6.620759 
dram[3]:  7.873282  7.717814  7.297096  7.298808  6.545270  6.355643  8.191107  7.757168  7.591104  7.492399  7.043097  6.924647  8.005761  7.685624  7.379822  6.831044 
dram[4]:  8.079937  7.887529  8.054232  7.919159  6.830460  6.559696  7.608397  7.547619  7.623388  7.209756  7.722417  7.596899  7.892133  7.660630  6.874310  6.642190 
dram[5]:  7.642965  7.361516  7.391111  7.250727  6.736357  6.643606  8.349012  8.168509  7.182186  7.409357  7.419681  6.988114  8.198988  7.855412  7.185560  6.886505 
dram[6]:  8.288177  7.827132  7.839749  7.713844  6.606546  6.589993  7.773205  7.487764  7.832156  7.694445  7.495327  7.458157  7.443662  7.361455  7.003444  6.831989 
dram[7]:  7.664643  7.442889  7.256000  7.148997  7.186364  6.818117  8.282649  8.164674  6.901186  6.568096  7.400491  7.349878  8.437445  8.263249  7.136140  6.909585 
dram[8]:  7.864486  7.631897  7.681539  7.767315  6.506565  6.521830  8.025316  7.723238  7.766696  7.404923  7.276973  7.211493  7.685530  7.529691  7.073765  6.686184 
dram[9]:  7.426926  7.188153  7.228985  7.209538  7.371965  7.052474  7.882771  7.901157  6.961722  6.786936  7.644670  7.252007  8.448490  8.079865  7.112857  7.032509 
dram[10]:  8.036633  7.931539  7.427083  7.518463  6.657001  6.648763  8.308989  8.160994  7.626748  7.375317  7.259380  7.287469  7.731319  7.414634  7.200434  6.866115 
average row locality = 1668322/225110 = 7.411141
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6749      6746      6700      6698      6428      6423      5895      5892      5989      5988      5993      5993      6563      6558      6768      6759 
dram[1]:      6750      6748      6602      6594      6535      6536      5889      5889      5987      5987      6013      6010      6560      6561      6765      6760 
dram[2]:      6855      6853      6591      6590      6539      6533      5891      5889      5987      5988      6009      6006      6566      6561      6678      6675 
dram[3]:      6858      6855      6596      6591      6537      6536      5886      5885      5994      5991      5999      5996      6559      6562      6672      6670 
dram[4]:      6854      6853      6598      6592      6448      6445      5999      5996      5986      5988      5993      5994      6563      6561      6678      6674 
dram[5]:      6756      6752      6684      6683      6445      6447      5995      5991      5990      5989      5996      5993      6556      6557      6676      6675 
dram[6]:      6747      6749      6686      6680      6427      6423      5997      5993      5986      5984      5996      5997      6453      6451      6785      6782 
dram[7]:      6754      6752      6683      6686      6426      6424      5999      5995      5922      5921      6102      6099      6449      6451      6785      6780 
dram[8]:      6750      6749      6692      6687      6391      6387      5996      5994      5914      5915      6104      6102      6447      6450      6781      6779 
dram[9]:      6860      6859      6682      6684      6390      6384      5996      5993      5922      5920      6102      6102      6453      6450      6682      6675 
dram[10]:      6855      6855      6688      6683      6389      6384      5994      5991      5917      5917      6038      6036      6558      6560      6675      6673 
total reads: 1124002
bank skew: 6860/5885 = 1.17
chip skew: 102228/102136 = 1.00
number of total write accesses:
dram[0]:      3348      3348      3312      3312      3042      3042      2772      2772      2880      2880      2844      2844      3168      3168      3366      3366 
dram[1]:      3348      3348      3204      3204      3150      3150      2772      2772      2880      2880      2844      2844      3168      3168      3366      3366 
dram[2]:      3456      3456      3204      3204      3150      3150      2772      2772      2880      2880      2844      2844      3168      3168      3276      3276 
dram[3]:      3456      3456      3204      3204      3150      3150      2772      2772      2880      2880      2826      2826      3168      3168      3276      3276 
dram[4]:      3456      3456      3204      3204      3060      3060      2880      2880      2880      2880      2826      2826      3168      3168      3276      3276 
dram[5]:      3348      3348      3294      3294      3060      3060      2880      2880      2880      2880      2826      2826      3168      3168      3276      3276 
dram[6]:      3348      3348      3294      3294      3060      3060      2880      2880      2880      2880      2826      2826      3060      3060      3384      3384 
dram[7]:      3348      3348      3294      3294      3060      3060      2880      2880      2808      2808      2934      2934      3060      3060      3384      3384 
dram[8]:      3348      3348      3294      3294      3024      3024      2880      2880      2808      2808      2934      2934      3060      3060      3384      3384 
dram[9]:      3456      3456      3294      3294      3024      3024      2880      2880      2808      2808      2934      2934      3060      3060      3276      3276 
dram[10]:      3456      3456      3294      3294      3024      3024      2880      2880      2808      2808      2862      2862      3168      3168      3276      3276 
total reads: 544320
bank skew: 3456/2772 = 1.25
chip skew: 49536/49464 = 1.00
average mf latency per bank:
dram[0]:       1727       958      1674       904      1715       892      1863       957      1811       942      1793       955      1736       978      1746       969
dram[1]:       1731       960      1689       922      1715       879      1863       959      1799       941      1790       953      1741       979      1727       969
dram[2]:       1730       943      1695       924      1704       879      1868       959      1799       940      1771       954      1748       977      1734       974
dram[3]:       1718       941      1693       923      1703       878      1863       960      1802       941      1771       961      1756       978      1743       975
dram[4]:       1722       940      1693       924      1704       900      1855       940      1822       942      1771       962      1734       980      1744       974
dram[5]:       1717       945      1684       900      1729       902      1856       940      1809       942      1769       961      1745       981      1743       976
dram[6]:       1727       946      1674       900      1737       902      1858       940      1795       941      1773       963      1760       999      1743       968
dram[7]:       1726       947      1676       899      1714       903      1871       940      1806       962      1771       945      1764      1002      1734       968
dram[8]:       1717       952      1687       900      1720       894      1875       940      1819       963      1765       945      1766      1003      1733       968
dram[9]:       1711       939      1710       898      1716       895      1846       940      1814       952      1771       945      1757      1001      1733       983
dram[10]:       1715       939      1691       902      1717       895      1853       940      1810       954      1769       956      1754       983      1756       988
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7449632 n_nop=6802808 n_act=20208 n_pre=20192 n_req=151606 n_rd=408568 n_write=197856 bw_util=0.1628
n_activity=2106352 dram_eff=0.5758
bk0: 26996a 7200947i bk1: 26984a 7210634i bk2: 26800a 7203134i bk3: 26792a 7212239i bk4: 25712a 7219666i bk5: 25692a 7223402i bk6: 23580a 7234654i bk7: 23568a 7243646i bk8: 23956a 7232757i bk9: 23952a 7234767i bk10: 23972a 7232645i bk11: 23972a 7239900i bk12: 26252a 7209557i bk13: 26232a 7220970i bk14: 27072a 7192437i bk15: 27036a 7199325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.718406
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7449632 n_nop=6801974 n_act=20537 n_pre=20521 n_req=151650 n_rd=408744 n_write=197856 bw_util=0.1629
n_activity=2114797 dram_eff=0.5737
bk0: 27000a 7201801i bk1: 26992a 7211140i bk2: 26408a 7206549i bk3: 26376a 7214940i bk4: 26140a 7211442i bk5: 26144a 7217693i bk6: 23556a 7236973i bk7: 23556a 7242594i bk8: 23948a 7233483i bk9: 23948a 7238693i bk10: 24052a 7235039i bk11: 24040a 7240312i bk12: 26240a 7211170i bk13: 26244a 7216351i bk14: 27060a 7193688i bk15: 27040a 7198809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.708733
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7449632 n_nop=6802248 n_act=20278 n_pre=20262 n_req=151711 n_rd=408844 n_write=198000 bw_util=0.1629
n_activity=2104685 dram_eff=0.5767
bk0: 27420a 7193406i bk1: 27412a 7201482i bk2: 26364a 7205783i bk3: 26360a 7216915i bk4: 26156a 7215675i bk5: 26132a 7219501i bk6: 23564a 7235372i bk7: 23556a 7241301i bk8: 23948a 7233301i bk9: 23952a 7237807i bk10: 24036a 7233285i bk11: 24024a 7242861i bk12: 26264a 7208794i bk13: 26244a 7220052i bk14: 26712a 7196072i bk15: 26700a 7198286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.708433
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7449632 n_nop=6801698 n_act=20673 n_pre=20657 n_req=151651 n_rd=408748 n_write=197856 bw_util=0.1629
n_activity=2109296 dram_eff=0.5752
bk0: 27432a 7194357i bk1: 27420a 7204366i bk2: 26384a 7206916i bk3: 26364a 7213630i bk4: 26148a 7211204i bk5: 26144a 7217292i bk6: 23544a 7233837i bk7: 23540a 7241333i bk8: 23976a 7228113i bk9: 23964a 7235510i bk10: 23996a 7236645i bk11: 23984a 7242522i bk12: 26236a 7206774i bk13: 26248a 7213675i bk14: 26688a 7197477i bk15: 26680a 7202964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.711701
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ff1098ac440 :  mf: uid=23136627, sid03:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (12009389), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7449632 n_nop=6802028 n_act=20366 n_pre=20350 n_req=151722 n_rd=408888 n_write=198000 bw_util=0.1629
n_activity=2109956 dram_eff=0.5753
bk0: 27416a 7196122i bk1: 27412a 7204162i bk2: 26392a 7208708i bk3: 26368a 7216070i bk4: 25792a 7217578i bk5: 25780a 7222272i bk6: 23996a 7228858i bk7: 23984a 7236334i bk8: 23944a 7232221i bk9: 23952a 7235301i bk10: 23972a 7237100i bk11: 23976a 7245519i bk12: 26252a 7208026i bk13: 26244a 7217188i bk14: 26712a 7197127i bk15: 26696a 7201645i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.709036
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7449632 n_nop=6801956 n_act=20548 n_pre=20532 n_req=151649 n_rd=408740 n_write=197856 bw_util=0.1629
n_activity=2110565 dram_eff=0.5748
bk0: 27024a 7197952i bk1: 27008a 7209131i bk2: 26736a 7206817i bk3: 26732a 7208299i bk4: 25780a 7215647i bk5: 25788a 7222444i bk6: 23980a 7232215i bk7: 23964a 7238357i bk8: 23960a 7229742i bk9: 23956a 7233850i bk10: 23984a 7238654i bk11: 23972a 7244889i bk12: 26224a 7209633i bk13: 26228a 7217564i bk14: 26704a 7200694i bk15: 26700a 7207077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.709886
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7449632 n_nop=6802388 n_act=20430 n_pre=20414 n_req=151600 n_rd=408544 n_write=197856 bw_util=0.1628
n_activity=2105443 dram_eff=0.576
bk0: 26988a 7199187i bk1: 26996a 7209018i bk2: 26744a 7204905i bk3: 26720a 7211377i bk4: 25708a 7215732i bk5: 25692a 7223614i bk6: 23988a 7228685i bk7: 23972a 7236941i bk8: 23944a 7232507i bk9: 23936a 7236724i bk10: 23984a 7232996i bk11: 23988a 7241734i bk12: 25812a 7212411i bk13: 25804a 7221219i bk14: 27140a 7193052i bk15: 27128a 7193209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.713574
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7449632 n_nop=6801524 n_act=20534 n_pre=20518 n_req=151764 n_rd=408912 n_write=198144 bw_util=0.163
n_activity=2105290 dram_eff=0.5767
bk0: 27016a 7199768i bk1: 27008a 7210746i bk2: 26732a 7203190i bk3: 26744a 7210032i bk4: 25704a 7216635i bk5: 25696a 7223365i bk6: 23996a 7231715i bk7: 23980a 7235958i bk8: 23688a 7230711i bk9: 23684a 7231924i bk10: 24408a 7229195i bk11: 24396a 7237532i bk12: 25796a 7214660i bk13: 25804a 7221911i bk14: 27140a 7196247i bk15: 27120a 7197630i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.712316
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7ff142f31480 :  mf: uid=23136628, sid03:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (12009392), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7449632 n_nop=6802061 n_act=20590 n_pre=20574 n_req=151602 n_rd=408551 n_write=197856 bw_util=0.1628
n_activity=2109884 dram_eff=0.5748
bk0: 27000a 7202084i bk1: 26996a 7210428i bk2: 26768a 7205814i bk3: 26748a 7213353i bk4: 25564a 7220391i bk5: 25547a 7223214i bk6: 23984a 7228726i bk7: 23976a 7235121i bk8: 23656a 7231898i bk9: 23660a 7241673i bk10: 24416a 7230917i bk11: 24408a 7235910i bk12: 25788a 7211222i bk13: 25800a 7220487i bk14: 27124a 7191095i bk15: 27116a 7195824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.703104
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7449632 n_nop=6802108 n_act=20534 n_pre=20518 n_req=151618 n_rd=408616 n_write=197856 bw_util=0.1628
n_activity=2104857 dram_eff=0.5763
bk0: 27440a 7195132i bk1: 27436a 7200051i bk2: 26728a 7199366i bk3: 26736a 7209450i bk4: 25560a 7224156i bk5: 25536a 7227423i bk6: 23984a 7230836i bk7: 23972a 7237305i bk8: 23688a 7232391i bk9: 23680a 7237701i bk10: 24408a 7228687i bk11: 24408a 7237057i bk12: 25812a 7214610i bk13: 25800a 7222798i bk14: 26728a 7197527i bk15: 26700a 7204088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.710237
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ff1098d46d0 :  mf: uid=23136626, sid03:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (12009386), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7449632 n_nop=6801826 n_act=20413 n_pre=20397 n_req=151749 n_rd=408852 n_write=198144 bw_util=0.163
n_activity=2111001 dram_eff=0.5751
bk0: 27420a 7197965i bk1: 27420a 7207362i bk2: 26752a 7204364i bk3: 26732a 7209829i bk4: 25556a 7221492i bk5: 25536a 7225049i bk6: 23976a 7230893i bk7: 23964a 7238186i bk8: 23668a 7232929i bk9: 23668a 7238927i bk10: 24152a 7230396i bk11: 24144a 7237674i bk12: 26232a 7206436i bk13: 26240a 7212793i bk14: 26700a 7201865i bk15: 26692a 7201579i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.708835

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76124, Miss = 51085, Miss_rate = 0.671, Pending_hits = 405, Reservation_fails = 0
L2_cache_bank[1]: Access = 76060, Miss = 51057, Miss_rate = 0.671, Pending_hits = 1302, Reservation_fails = 1
L2_cache_bank[2]: Access = 76096, Miss = 51101, Miss_rate = 0.672, Pending_hits = 379, Reservation_fails = 0
L2_cache_bank[3]: Access = 76104, Miss = 51085, Miss_rate = 0.671, Pending_hits = 1322, Reservation_fails = 0
L2_cache_bank[4]: Access = 76140, Miss = 51116, Miss_rate = 0.671, Pending_hits = 401, Reservation_fails = 0
L2_cache_bank[5]: Access = 76122, Miss = 51095, Miss_rate = 0.671, Pending_hits = 1328, Reservation_fails = 0
L2_cache_bank[6]: Access = 76050, Miss = 51101, Miss_rate = 0.672, Pending_hits = 382, Reservation_fails = 0
L2_cache_bank[7]: Access = 76050, Miss = 51086, Miss_rate = 0.672, Pending_hits = 1333, Reservation_fails = 0
L2_cache_bank[8]: Access = 76150, Miss = 51119, Miss_rate = 0.671, Pending_hits = 418, Reservation_fails = 0
L2_cache_bank[9]: Access = 76168, Miss = 51103, Miss_rate = 0.671, Pending_hits = 1379, Reservation_fails = 0
L2_cache_bank[10]: Access = 76132, Miss = 51098, Miss_rate = 0.671, Pending_hits = 414, Reservation_fails = 0
L2_cache_bank[11]: Access = 76096, Miss = 51087, Miss_rate = 0.671, Pending_hits = 1333, Reservation_fails = 0
L2_cache_bank[12]: Access = 76060, Miss = 51077, Miss_rate = 0.672, Pending_hits = 376, Reservation_fails = 0
L2_cache_bank[13]: Access = 76096, Miss = 51059, Miss_rate = 0.671, Pending_hits = 1311, Reservation_fails = 1
L2_cache_bank[14]: Access = 76204, Miss = 51120, Miss_rate = 0.671, Pending_hits = 405, Reservation_fails = 0
L2_cache_bank[15]: Access = 76204, Miss = 51108, Miss_rate = 0.671, Pending_hits = 1349, Reservation_fails = 0
L2_cache_bank[16]: Access = 76114, Miss = 51075, Miss_rate = 0.671, Pending_hits = 385, Reservation_fails = 0
L2_cache_bank[17]: Access = 76078, Miss = 51063, Miss_rate = 0.671, Pending_hits = 1292, Reservation_fails = 0
L2_cache_bank[18]: Access = 76078, Miss = 51087, Miss_rate = 0.672, Pending_hits = 376, Reservation_fails = 0
L2_cache_bank[19]: Access = 76114, Miss = 51067, Miss_rate = 0.671, Pending_hits = 1309, Reservation_fails = 1
L2_cache_bank[20]: Access = 76204, Miss = 51114, Miss_rate = 0.671, Pending_hits = 398, Reservation_fails = 0
L2_cache_bank[21]: Access = 76204, Miss = 51099, Miss_rate = 0.671, Pending_hits = 1329, Reservation_fails = 0
L2_total_cache_accesses = 1674648
L2_total_cache_misses = 1124002
L2_total_cache_miss_rate = 0.6712
L2_total_cache_pending_hits = 18926
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 527157
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18758
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 583909
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 540075
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1129824
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 544320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.051

icnt_total_pkts_mem_to_simt=5379424
icnt_total_pkts_simt_to_mem=3851928
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.51842
	minimum = 6
	maximum = 44
Network latency average = 8.39386
	minimum = 6
	maximum = 43
Slowest packet = 3259105
Flit latency average = 6.85252
	minimum = 6
	maximum = 42
Slowest flit = 8983031
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236181
	minimum = 0.0186897 (at node 0)
	maximum = 0.0280345 (at node 3)
Accepted packet rate average = 0.0236181
	minimum = 0.0186897 (at node 0)
	maximum = 0.0280345 (at node 3)
Injected flit rate average = 0.065095
	minimum = 0.0430675 (at node 0)
	maximum = 0.0862875 (at node 42)
Accepted flit rate average= 0.065095
	minimum = 0.0599289 (at node 0)
	maximum = 0.0898933 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58778 (36 samples)
	minimum = 6 (36 samples)
	maximum = 51.0278 (36 samples)
Network latency average = 8.44035 (36 samples)
	minimum = 6 (36 samples)
	maximum = 47.9167 (36 samples)
Flit latency average = 6.91587 (36 samples)
	minimum = 6 (36 samples)
	maximum = 44.4444 (36 samples)
Fragmentation average = 0 (36 samples)
	minimum = 0 (36 samples)
	maximum = 0 (36 samples)
Injected packet rate average = 0.0225944 (36 samples)
	minimum = 0.0178796 (36 samples)
	maximum = 0.0268194 (36 samples)
Accepted packet rate average = 0.0225944 (36 samples)
	minimum = 0.0178796 (36 samples)
	maximum = 0.0268194 (36 samples)
Injected flit rate average = 0.0622736 (36 samples)
	minimum = 0.0412008 (36 samples)
	maximum = 0.0825483 (36 samples)
Accepted flit rate average = 0.0622736 (36 samples)
	minimum = 0.0573316 (36 samples)
	maximum = 0.0859972 (36 samples)
Injected packet size average = 2.75615 (36 samples)
Accepted packet size average = 2.75615 (36 samples)
Hops average = 1 (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 46 min, 22 sec (9982 sec)
gpgpu_simulation_rate = 104043 (inst/sec)
gpgpu_simulation_rate = 1203 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 37: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 37 
gpu_sim_cycle = 38833
gpu_sim_insn = 28848876
gpu_ipc =     742.8959
gpu_tot_sim_cycle = 12270376
gpu_tot_sim_insn = 1067408412
gpu_tot_ipc =      86.9907
gpu_tot_issued_cta = 2368
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 18496
partiton_reqs_in_parallel = 854326
partiton_reqs_in_parallel_total    = 88263846
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.2629
partiton_reqs_in_parallel_util = 854326
partiton_reqs_in_parallel_util_total    = 88263846
gpu_sim_cycle_parition_util = 38833
gpu_tot_sim_cycle_parition_util    = 4011993
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1674648
L2_BW  =     113.5075 GB/Sec
L2_BW_total  =      13.2952 GB/Sec
gpu_total_sim_rate=105925

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21431436
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 66304
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0246
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 64672
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21428996
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 66304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21431436
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
178619, 171703, 171956, 178158, 178641, 171743, 171972, 178136, 48359, 46383, 46575, 30130, 
gpgpu_n_tot_thrd_icount = 1232818688
gpgpu_n_tot_w_icount = 38525584
gpgpu_n_stall_shd_mem = 20195
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1161208
gpgpu_n_mem_write_global = 559440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 28349696
gpgpu_n_store_insn = 17622360
gpgpu_n_shmem_insn = 116745656
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2121728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1126
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1103616	W0_Idle:3799734	W0_Scoreboard:183057209	W1:2237760	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15102660	W32:21185164
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9289664 {8:1161208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 76083840 {136:559440,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 131071168 {40:279720,136:881488,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4475520 {8:559440,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1315 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 12270375 
mrq_lat_table:775006 	124188 	83237 	189279 	226972 	171681 	100372 	42367 	1842 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1104178 	590542 	1108 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	53 	1548638 	70620 	437 	0 	76556 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	974039 	184392 	2797 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	226800 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3900 	146 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.682457  7.374556  7.761509  7.771731  7.194671  7.106803  7.891150  7.731136  7.967658  7.783092  7.417484  7.177075  8.526809  8.408060  7.386251  7.348624 
dram[1]:  8.034056  7.995378  7.293266  7.345985  6.689771  6.545095  8.414542  7.970483  8.136607  8.345238  6.994619  6.970881  8.038524  7.640732  7.544533  7.094006 
dram[2]:  7.957207  7.902312  8.055244  8.086817  7.118826  6.916492  8.110100  7.701815  7.986854  7.582363  7.474117  7.171135  8.478849  8.210656  6.958531  6.736669 
dram[3]:  8.019668  7.862760  7.417833  7.419617  6.668679  6.476873  8.340824  7.903283  7.715736  7.603837  7.168379  7.048989  8.148902  7.826562  7.500000  6.938941 
dram[4]:  8.228261  8.034117  8.178717  8.043165  6.956522  6.682877  7.754669  7.693345  7.748299  7.332261  7.852686  7.726343  8.047390  7.813572  7.001368  6.767196 
dram[5]:  7.785607  7.501445  7.513196  7.371943  6.861463  6.767684  8.501863  8.319963  7.304487  7.520627  7.547877  7.113030  8.343333  7.997604  7.304782  6.994532 
dram[6]:  8.436585  7.971582  7.964258  7.837797  6.730477  6.713793  7.921075  7.632943  7.958078  7.819743  7.624054  7.586611  7.581269  7.498468  7.133015  6.960053 
dram[7]:  7.807519  7.583638  7.377250  7.269504  7.316304  6.944365  8.434903  8.316030  7.020344  6.674851  7.530414  7.479452  8.581069  8.391603  7.256766  7.028917 
dram[8]:  8.009259  7.774532  7.805175  7.891455  6.628944  6.644429  8.175470  7.870690  7.876977  7.514669  7.405901  7.339921  7.824940  7.667972  7.203997  6.804037 
dram[9]:  7.568880  7.327574  7.350072  7.330472  7.503106  7.180669  8.031662  8.050264  7.069346  6.893928  7.776382  7.380763  8.592105  8.207879  7.221438  7.150943 
dram[10]:  8.184556  8.078506  7.560472  7.641313  6.781053  6.772791  8.461538  8.312387  7.735979  7.484140  7.386914  7.415247  7.872642  7.553545  7.319743  6.983618 
average row locality = 1714946/227376 = 7.542335
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6938      6935      6884      6882      6601      6596      6068      6065      6155      6154      6155      6155      6755      6750      6960      6951 
dram[1]:      6939      6937      6783      6775      6711      6712      6062      6062      6153      6153      6176      6173      6752      6753      6957      6952 
dram[2]:      7047      7045      6772      6771      6715      6709      6064      6062      6153      6154      6172      6169      6758      6753      6867      6864 
dram[3]:      7050      7047      6777      6772      6713      6712      6059      6058      6160      6157      6162      6159      6751      6754      6861      6859 
dram[4]:      7046      7045      6779      6773      6622      6619      6175      6172      6152      6154      6156      6157      6755      6753      6867      6863 
dram[5]:      6945      6941      6867      6866      6619      6621      6171      6167      6156      6155      6159      6156      6748      6749      6865      6864 
dram[6]:      6936      6938      6869      6863      6601      6597      6173      6169      6152      6150      6159      6160      6642      6640      6977      6974 
dram[7]:      6943      6941      6866      6869      6600      6598      6175      6171      6086      6085      6268      6265      6638      6640      6977      6972 
dram[8]:      6939      6938      6875      6870      6564      6560      6172      6170      6078      6079      6270      6268      6636      6639      6973      6971 
dram[9]:      7052      7051      6865      6867      6563      6557      6172      6169      6085      6083      6268      6268      6642      6639      6871      6864 
dram[10]:      7047      7047      6871      6866      6562      6557      6170      6167      6080      6080      6202      6200      6750      6752      6864      6862 
total reads: 1155506
bank skew: 7052/6058 = 1.16
chip skew: 105094/105000 = 1.00
number of total write accesses:
dram[0]:      3441      3441      3400      3400      3119      3119      2849      2849      2960      2960      2924      2924      3264      3264      3462      3462 
dram[1]:      3441      3441      3289      3289      3230      3230      2849      2849      2960      2960      2924      2924      3264      3264      3462      3462 
dram[2]:      3552      3552      3289      3289      3230      3230      2849      2849      2960      2960      2924      2924      3264      3264      3369      3369 
dram[3]:      3552      3552      3289      3289      3230      3230      2849      2849      2960      2960      2906      2906      3264      3264      3369      3369 
dram[4]:      3552      3552      3289      3289      3138      3138      2960      2960      2960      2960      2906      2906      3264      3264      3369      3369 
dram[5]:      3441      3441      3381      3381      3138      3138      2960      2960      2960      2960      2906      2906      3264      3264      3369      3369 
dram[6]:      3441      3441      3381      3381      3138      3138      2960      2960      2960      2960      2906      2906      3153      3153      3480      3480 
dram[7]:      3441      3441      3381      3381      3138      3138      2960      2960      2886      2886      3017      3017      3153      3153      3480      3480 
dram[8]:      3441      3441      3381      3381      3101      3101      2960      2960      2886      2886      3017      3017      3153      3153      3480      3480 
dram[9]:      3552      3552      3381      3381      3101      3101      2960      2960      2886      2886      3017      3017      3153      3153      3369      3369 
dram[10]:      3552      3552      3381      3381      3101      3101      2960      2960      2886      2886      2943      2943      3264      3264      3369      3369 
total reads: 559440
bank skew: 3552/2849 = 1.25
chip skew: 50912/50838 = 1.00
average mf latency per bank:
dram[0]:       1687       938      1636       886      1676       875      1817       936      1768       922      1751       935      1692       956      1703       948
dram[1]:       1690       940      1651       904      1677       862      1817       939      1756       921      1748       933      1697       957      1685       948
dram[2]:       1689       924      1656       905      1666       862      1822       938      1756       921      1729       934      1704       955      1692       953
dram[3]:       1678       922      1654       904      1665       862      1817       940      1760       922      1729       941      1711       956      1701       954
dram[4]:       1681       920      1654       905      1665       883      1809       920      1779       922      1730       942      1691       958      1702       953
dram[5]:       1676       925      1646       882      1691       884      1810       920      1766       922      1727       941      1701       959      1701       955
dram[6]:       1686       926      1636       882      1698       885      1812       920      1753       922      1731       943      1716       977      1701       947
dram[7]:       1685       928      1638       881      1676       885      1824       920      1763       942      1729       925      1720       980      1692       947
dram[8]:       1677       932      1648       882      1681       877      1829       920      1776       943      1723       925      1721       981      1691       947
dram[9]:       1670       919      1671       880      1678       878      1800       920      1771       932      1729       925      1713       978      1691       962
dram[10]:       1675       920      1652       884      1679       878      1808       920      1768       934      1727       936      1709       961      1714       966
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7521738 n_nop=6857574 n_act=20406 n_pre=20390 n_req=155842 n_rd=420016 n_write=203352 bw_util=0.1658
n_activity=2162130 dram_eff=0.5766
bk0: 27752a 7266359i bk1: 27740a 7276558i bk2: 27536a 7269036i bk3: 27528a 7278112i bk4: 26404a 7286231i bk5: 26384a 7289818i bk6: 24272a 7300965i bk7: 24260a 7309984i bk8: 24620a 7299288i bk9: 24616a 7301422i bk10: 24620a 7299054i bk11: 24620a 7306808i bk12: 27020a 7275000i bk13: 27000a 7286596i bk14: 27840a 7257562i bk15: 27804a 7264551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.732144
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7ff109ecc7c0 :  mf: uid=23779272, sid11:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (12270375), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7521738 n_nop=6856710 n_act=20747 n_pre=20731 n_req=155888 n_rd=420198 n_write=203352 bw_util=0.1658
n_activity=2170431 dram_eff=0.5746
bk0: 27756a 7267078i bk1: 27748a 7277126i bk2: 27132a 7272103i bk3: 27098a 7280814i bk4: 26844a 7278008i bk5: 26848a 7283949i bk6: 24248a 7303393i bk7: 24248a 7309367i bk8: 24612a 7300183i bk9: 24612a 7304989i bk10: 24704a 7301202i bk11: 24692a 7307133i bk12: 27008a 7276421i bk13: 27012a 7281920i bk14: 27828a 7258631i bk15: 27808a 7264041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.721986
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7521738 n_nop=6857006 n_act=20476 n_pre=20460 n_req=155949 n_rd=420300 n_write=203496 bw_util=0.1659
n_activity=2160539 dram_eff=0.5774
bk0: 28188a 7258531i bk1: 28180a 7267361i bk2: 27088a 7271646i bk3: 27084a 7283038i bk4: 26860a 7281859i bk5: 26836a 7285981i bk6: 24256a 7301894i bk7: 24248a 7307648i bk8: 24612a 7299860i bk9: 24616a 7304156i bk10: 24688a 7299765i bk11: 24676a 7309917i bk12: 27032a 7274183i bk13: 27012a 7285497i bk14: 27468a 7261241i bk15: 27456a 7263602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.720989
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7521738 n_nop=6856432 n_act=20883 n_pre=20867 n_req=155889 n_rd=420204 n_write=203352 bw_util=0.1658
n_activity=2164788 dram_eff=0.5761
bk0: 28200a 7259365i bk1: 28188a 7270225i bk2: 27108a 7272763i bk3: 27088a 7280028i bk4: 26852a 7277564i bk5: 26848a 7283529i bk6: 24236a 7300174i bk7: 24232a 7307510i bk8: 24640a 7294552i bk9: 24628a 7302170i bk10: 24648a 7302819i bk11: 24636a 7309208i bk12: 27004a 7271994i bk13: 27016a 7278890i bk14: 27444a 7262500i bk15: 27436a 7268119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.724951
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7521738 n_nop=6856770 n_act=20564 n_pre=20548 n_req=155964 n_rd=420352 n_write=203504 bw_util=0.1659
n_activity=2165680 dram_eff=0.5761
bk0: 28184a 7261381i bk1: 28180a 7269590i bk2: 27116a 7274699i bk3: 27092a 7282168i bk4: 26488a 7283857i bk5: 26476a 7288475i bk6: 24700a 7294950i bk7: 24688a 7302923i bk8: 24608a 7298608i bk9: 24616a 7301751i bk10: 24624a 7303270i bk11: 24628a 7312311i bk12: 27020a 7273377i bk13: 27012a 7282460i bk14: 27468a 7262391i bk15: 27452a 7267295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.72167
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7521738 n_nop=6856690 n_act=20758 n_pre=20742 n_req=155887 n_rd=420196 n_write=203352 bw_util=0.1658
n_activity=2165994 dram_eff=0.5758
bk0: 27780a 7263351i bk1: 27764a 7275439i bk2: 27468a 7272609i bk3: 27464a 7274143i bk4: 26476a 7281705i bk5: 26484a 7289173i bk6: 24684a 7298507i bk7: 24668a 7304753i bk8: 24624a 7295939i bk9: 24620a 7300387i bk10: 24636a 7304993i bk11: 24624a 7311295i bk12: 26992a 7274955i bk13: 26996a 7283217i bk14: 27460a 7265858i bk15: 27456a 7272597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.722143
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7521738 n_nop=6857138 n_act=20632 n_pre=20616 n_req=155838 n_rd=420000 n_write=203352 bw_util=0.1657
n_activity=2160883 dram_eff=0.5769
bk0: 27744a 7264817i bk1: 27752a 7274808i bk2: 27476a 7270484i bk3: 27452a 7276999i bk4: 26404a 7281962i bk5: 26388a 7289533i bk6: 24692a 7294724i bk7: 24676a 7303591i bk8: 24608a 7298932i bk9: 24600a 7303464i bk10: 24636a 7299267i bk11: 24640a 7308688i bk12: 26568a 7277891i bk13: 26560a 7286852i bk14: 27908a 7258177i bk15: 27896a 7258573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.726103
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7521738 n_nop=6856242 n_act=20744 n_pre=20728 n_req=156006 n_rd=420376 n_write=203648 bw_util=0.1659
n_activity=2160882 dram_eff=0.5776
bk0: 27772a 7265466i bk1: 27764a 7276961i bk2: 27464a 7269346i bk3: 27476a 7276015i bk4: 26400a 7282989i bk5: 26392a 7289861i bk6: 24700a 7298146i bk7: 24684a 7302139i bk8: 24344a 7297142i bk9: 24340a 7298488i bk10: 25072a 7295533i bk11: 25060a 7303603i bk12: 26552a 7279808i bk13: 26560a 7287517i bk14: 27908a 7261271i bk15: 27888a 7262929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.724588
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7521738 n_nop=6856798 n_act=20798 n_pre=20782 n_req=155840 n_rd=420008 n_write=203352 bw_util=0.1657
n_activity=2165542 dram_eff=0.5757
bk0: 27756a 7267647i bk1: 27752a 7276209i bk2: 27500a 7271478i bk3: 27480a 7279000i bk4: 26256a 7286733i bk5: 26240a 7289736i bk6: 24688a 7294872i bk7: 24680a 7301425i bk8: 24312a 7298301i bk9: 24316a 7308470i bk10: 25080a 7297478i bk11: 25072a 7302635i bk12: 26544a 7276307i bk13: 26556a 7286191i bk14: 27892a 7256024i bk15: 27884a 7261172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.715391
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7521738 n_nop=6856842 n_act=20748 n_pre=20732 n_req=155854 n_rd=420064 n_write=203352 bw_util=0.1658
n_activity=2160699 dram_eff=0.5771
bk0: 28208a 7260786i bk1: 28204a 7265907i bk2: 27460a 7265171i bk3: 27468a 7275698i bk4: 26252a 7290473i bk5: 26228a 7293948i bk6: 24688a 7297197i bk7: 24676a 7303893i bk8: 24340a 7298829i bk9: 24332a 7304258i bk10: 25072a 7295072i bk11: 25072a 7303502i bk12: 26568a 7280239i bk13: 26556a 7288232i bk14: 27484a 7262118i bk15: 27456a 7269330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.722825
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7521738 n_nop=6856556 n_act=20621 n_pre=20605 n_req=155989 n_rd=420308 n_write=203648 bw_util=0.1659
n_activity=2166866 dram_eff=0.5759
bk0: 28188a 7263112i bk1: 28188a 7272992i bk2: 27484a 7270208i bk3: 27464a 7275652i bk4: 26248a 7287951i bk5: 26228a 7291557i bk6: 24680a 7297085i bk7: 24668a 7304581i bk8: 24320a 7299381i bk9: 24320a 7305739i bk10: 24808a 7296684i bk11: 24800a 7304415i bk12: 27000a 7271353i bk13: 27008a 7278172i bk14: 27456a 7266971i bk15: 27448a 7267655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.721641

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78237, Miss = 52516, Miss_rate = 0.671, Pending_hits = 408, Reservation_fails = 0
L2_cache_bank[1]: Access = 78172, Miss = 52488, Miss_rate = 0.671, Pending_hits = 1306, Reservation_fails = 1
L2_cache_bank[2]: Access = 78209, Miss = 52533, Miss_rate = 0.672, Pending_hits = 382, Reservation_fails = 0
L2_cache_bank[3]: Access = 78218, Miss = 52517, Miss_rate = 0.671, Pending_hits = 1325, Reservation_fails = 0
L2_cache_bank[4]: Access = 78255, Miss = 52548, Miss_rate = 0.671, Pending_hits = 404, Reservation_fails = 0
L2_cache_bank[5]: Access = 78237, Miss = 52527, Miss_rate = 0.671, Pending_hits = 1333, Reservation_fails = 0
L2_cache_bank[6]: Access = 78163, Miss = 52533, Miss_rate = 0.672, Pending_hits = 385, Reservation_fails = 0
L2_cache_bank[7]: Access = 78162, Miss = 52518, Miss_rate = 0.672, Pending_hits = 1337, Reservation_fails = 0
L2_cache_bank[8]: Access = 78264, Miss = 52552, Miss_rate = 0.671, Pending_hits = 421, Reservation_fails = 0
L2_cache_bank[9]: Access = 78283, Miss = 52536, Miss_rate = 0.671, Pending_hits = 1382, Reservation_fails = 0
L2_cache_bank[10]: Access = 78246, Miss = 52530, Miss_rate = 0.671, Pending_hits = 417, Reservation_fails = 0
L2_cache_bank[11]: Access = 78209, Miss = 52519, Miss_rate = 0.672, Pending_hits = 1337, Reservation_fails = 0
L2_cache_bank[12]: Access = 78172, Miss = 52509, Miss_rate = 0.672, Pending_hits = 380, Reservation_fails = 0
L2_cache_bank[13]: Access = 78209, Miss = 52491, Miss_rate = 0.671, Pending_hits = 1315, Reservation_fails = 1
L2_cache_bank[14]: Access = 78320, Miss = 52553, Miss_rate = 0.671, Pending_hits = 408, Reservation_fails = 0
L2_cache_bank[15]: Access = 78320, Miss = 52541, Miss_rate = 0.671, Pending_hits = 1352, Reservation_fails = 0
L2_cache_bank[16]: Access = 78228, Miss = 52507, Miss_rate = 0.671, Pending_hits = 388, Reservation_fails = 0
L2_cache_bank[17]: Access = 78191, Miss = 52495, Miss_rate = 0.671, Pending_hits = 1295, Reservation_fails = 0
L2_cache_bank[18]: Access = 78190, Miss = 52518, Miss_rate = 0.672, Pending_hits = 379, Reservation_fails = 0
L2_cache_bank[19]: Access = 78227, Miss = 52498, Miss_rate = 0.671, Pending_hits = 1312, Reservation_fails = 1
L2_cache_bank[20]: Access = 78320, Miss = 52546, Miss_rate = 0.671, Pending_hits = 401, Reservation_fails = 0
L2_cache_bank[21]: Access = 78320, Miss = 52531, Miss_rate = 0.671, Pending_hits = 1334, Reservation_fails = 0
L2_total_cache_accesses = 1721152
L2_total_cache_misses = 1155506
L2_total_cache_miss_rate = 0.6714
L2_total_cache_pending_hits = 19001
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 542082
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18833
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 600293
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 555195
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1161208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 559440
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.052

icnt_total_pkts_mem_to_simt=5528784
icnt_total_pkts_simt_to_mem=3958912
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57298
	minimum = 6
	maximum = 56
Network latency average = 8.44794
	minimum = 6
	maximum = 56
Slowest packet = 3364614
Flit latency average = 6.92347
	minimum = 6
	maximum = 52
Slowest flit = 9273985
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239514
	minimum = 0.0189534 (at node 0)
	maximum = 0.0284302 (at node 11)
Accepted packet rate average = 0.0239514
	minimum = 0.0189534 (at node 0)
	maximum = 0.0284302 (at node 11)
Injected flit rate average = 0.0660136
	minimum = 0.0436753 (at node 0)
	maximum = 0.0875052 (at node 42)
Accepted flit rate average= 0.0660136
	minimum = 0.0607746 (at node 0)
	maximum = 0.0911619 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58738 (37 samples)
	minimum = 6 (37 samples)
	maximum = 51.1622 (37 samples)
Network latency average = 8.44055 (37 samples)
	minimum = 6 (37 samples)
	maximum = 48.1351 (37 samples)
Flit latency average = 6.91608 (37 samples)
	minimum = 6 (37 samples)
	maximum = 44.6486 (37 samples)
Fragmentation average = 0 (37 samples)
	minimum = 0 (37 samples)
	maximum = 0 (37 samples)
Injected packet rate average = 0.0226311 (37 samples)
	minimum = 0.0179087 (37 samples)
	maximum = 0.0268629 (37 samples)
Accepted packet rate average = 0.0226311 (37 samples)
	minimum = 0.0179087 (37 samples)
	maximum = 0.0268629 (37 samples)
Injected flit rate average = 0.0623747 (37 samples)
	minimum = 0.0412677 (37 samples)
	maximum = 0.0826823 (37 samples)
Accepted flit rate average = 0.0623747 (37 samples)
	minimum = 0.0574247 (37 samples)
	maximum = 0.0861368 (37 samples)
Injected packet size average = 2.75615 (37 samples)
Accepted packet size average = 2.75615 (37 samples)
Hops average = 1 (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 47 min, 57 sec (10077 sec)
gpgpu_simulation_rate = 105925 (inst/sec)
gpgpu_simulation_rate = 1217 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 38: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 38 
gpu_sim_cycle = 39458
gpu_sim_insn = 28848876
gpu_ipc =     731.1287
gpu_tot_sim_cycle = 12531984
gpu_tot_sim_insn = 1096257288
gpu_tot_ipc =      87.4768
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 18737
partiton_reqs_in_parallel = 868076
partiton_reqs_in_parallel_total    = 89118172
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.1805
partiton_reqs_in_parallel_util = 868076
partiton_reqs_in_parallel_util_total    = 89118172
gpu_sim_cycle_parition_util = 39458
gpu_tot_sim_cycle_parition_util    = 4050826
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1721152
L2_BW  =     111.7095 GB/Sec
L2_BW_total  =      13.3694 GB/Sec
gpu_total_sim_rate=107772

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22010664
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 68096
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0240
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 66464
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22008224
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 68096
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22010664
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
183446, 176341, 176603, 182978, 183468, 176382, 176619, 182952, 48359, 46383, 46575, 30130, 
gpgpu_n_tot_thrd_icount = 1266138112
gpgpu_n_tot_w_icount = 39566816
gpgpu_n_stall_shd_mem = 20205
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1192592
gpgpu_n_mem_write_global = 574560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29115904
gpgpu_n_store_insn = 18098640
gpgpu_n_shmem_insn = 119900944
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2179072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1136
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1133661	W0_Idle:3815037	W0_Scoreboard:184196309	W1:2298240	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15510840	W32:21757736
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9540736 {8:1192592,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78140160 {136:574560,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 134613632 {40:287280,136:905312,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4596480 {8:574560,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1286 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 12531983 
mrq_lat_table:793624 	126561 	85174 	194899 	234139 	177317 	103914 	44073 	1867 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1132192 	609016 	1124 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	54 	1592799 	72938 	461 	0 	76556 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1000540 	189229 	2843 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	241920 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3977 	147 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.587900  7.295003  7.688727  7.698471  7.056458  6.974180  7.794719  7.655230  7.856544  7.694330  7.364641  7.133792  8.435961  8.295638  7.313739  7.267845 
dram[1]:  7.921248  7.884615  7.235500  7.285915  6.588918  6.436123  8.366880  7.910900  8.099481  8.285841  6.906942  6.874265  7.932046  7.553677  7.464759  7.015748 
dram[2]:  7.832374  7.780558  7.999227  8.017055  7.002053  6.802395  8.030728  7.627189  7.887953  7.491200  7.395570  7.117289  8.390204  8.146708  6.873774  6.645794 
dram[3]:  7.925764  7.787554  7.344216  7.345881  6.594455  6.387883  8.250902  7.832905  7.655229  7.547945  7.069803  6.956684  8.036777  7.730625  7.428571  6.855092 
dram[4]:  8.136024  7.927895  8.117647  7.963048  6.852560  6.593956  7.671849  7.613323  7.648693  7.230888  7.753539  7.646141  7.965117  7.741522  6.896326  6.674714 
dram[5]:  7.708093  7.426184  7.440678  7.295706  6.781081  6.674202  8.322380  8.180786  7.249226  7.456210  7.475923  7.038549  8.287329  7.917502  7.221993  6.889836 
dram[6]:  8.327344  7.873708  7.905477  7.784184  6.638171  6.604881  7.869857  7.555645  7.887110  7.741935  7.536408  7.488746  7.468401  7.411808  7.008486  6.863172 
dram[7]:  7.728985  7.504574  7.280581  7.158967  7.210943  6.849521  8.318544  8.205779  6.972768  6.611908  7.465571  7.405280  8.523769  8.300000  7.181940  6.982433 
dram[8]:  7.897778  7.686373  7.752941  7.882573  6.540132  6.537500  8.100259  7.834448  7.805085  7.422240  7.323868  7.238998  7.734207  7.573153  7.131561  6.749057 
dram[9]:  7.465387  7.236545  7.274862  7.226337  7.428998  7.040397  7.935648  7.953310  6.988628  6.852045  7.725506  7.322333  8.476793  8.098387  7.123306  7.046948 
dram[10]:  8.082405  7.993392  7.507123  7.606498  6.683928  6.676075  8.373548  8.274735  7.671107  7.417874  7.290147  7.305599  7.750943  7.438088  7.246207  6.924852 
average row locality = 1761570/236244 = 7.456570
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7127      7124      7076      7074      6788      6783      6225      6222      6325      6324      6329      6329      6931      6926      7147      7138 
dram[1]:      7128      7126      6972      6964      6901      6902      6219      6219      6323      6323      6350      6347      6928      6929      7144      7139 
dram[2]:      7239      7237      6961      6960      6905      6899      6221      6219      6323      6324      6346      6343      6934      6929      7052      7049 
dram[3]:      7242      7239      6966      6961      6903      6902      6216      6215      6330      6327      6335      6332      6927      6930      7046      7044 
dram[4]:      7238      7237      6968      6962      6809      6806      6335      6332      6322      6324      6329      6330      6931      6929      7052      7048 
dram[5]:      7134      7130      7059      7058      6806      6808      6331      6327      6326      6325      6332      6329      6924      6925      7050      7049 
dram[6]:      7125      7127      7061      7055      6787      6783      6333      6329      6322      6320      6332      6333      6815      6813      7165      7162 
dram[7]:      7132      7130      7058      7061      6786      6784      6335      6331      6254      6253      6444      6441      6811      6813      7165      7160 
dram[8]:      7128      7127      7067      7062      6749      6745      6332      6330      6246      6247      6446      6444      6809      6812      7161      7159 
dram[9]:      7244      7243      7057      7059      6748      6742      6332      6329      6254      6252      6444      6444      6815      6812      7056      7049 
dram[10]:      7239      7239      7063      7058      6747      6742      6330      6327      6249      6249      6376      6374      6926      6928      7049      7047 
total reads: 1187010
bank skew: 7244/6215 = 1.17
chip skew: 107958/107862 = 1.00
number of total write accesses:
dram[0]:      3534      3534      3496      3496      3211      3211      2926      2926      3040      3040      3002      3002      3344      3344      3553      3553 
dram[1]:      3534      3534      3382      3382      3325      3325      2926      2926      3040      3040      3002      3002      3344      3344      3553      3553 
dram[2]:      3648      3648      3382      3382      3325      3325      2926      2926      3040      3040      3002      3002      3344      3344      3458      3458 
dram[3]:      3648      3648      3382      3382      3325      3325      2926      2926      3040      3040      2983      2983      3344      3344      3458      3458 
dram[4]:      3648      3648      3382      3382      3230      3230      3040      3040      3040      3040      2983      2983      3344      3344      3458      3458 
dram[5]:      3534      3534      3477      3477      3230      3230      3040      3040      3040      3040      2983      2983      3344      3344      3458      3458 
dram[6]:      3534      3534      3477      3477      3230      3230      3040      3040      3040      3040      2983      2983      3230      3230      3572      3572 
dram[7]:      3534      3534      3477      3477      3230      3230      3040      3040      2964      2964      3097      3097      3230      3230      3572      3572 
dram[8]:      3534      3534      3477      3477      3192      3192      3040      3040      2964      2964      3097      3097      3230      3230      3572      3572 
dram[9]:      3648      3648      3477      3477      3192      3192      3040      3040      2964      2964      3097      3097      3230      3230      3458      3458 
dram[10]:      3648      3648      3477      3477      3192      3192      3040      3040      2964      2964      3021      3021      3344      3344      3458      3458 
total reads: 574560
bank skew: 3648/2926 = 1.25
chip skew: 52288/52212 = 1.00
average mf latency per bank:
dram[0]:       1648       919      1598       868      1636       857      1776       918      1727       903      1710       916      1656       938      1665       929
dram[1]:       1652       921      1612       885      1636       844      1776       920      1715       902      1707       914      1661       939      1647       930
dram[2]:       1651       905      1617       887      1625       844      1781       920      1715       902      1689       915      1668       937      1654       934
dram[3]:       1639       903      1615       886      1624       843      1777       921      1719       903      1689       921      1675       938      1663       935
dram[4]:       1643       902      1615       886      1625       864      1768       902      1738       903      1689       923      1654       940      1664       934
dram[5]:       1638       907      1607       864      1650       866      1769       902      1725       903      1687       921      1664       941      1662       936
dram[6]:       1647       907      1597       864      1657       866      1771       902      1712       903      1691       924      1679       958      1662       929
dram[7]:       1646       909      1599       863      1635       867      1783       902      1722       923      1689       907      1683       961      1654       928
dram[8]:       1638       914      1610       864      1640       858      1788       902      1734       924      1683       906      1684       962      1653       928
dram[9]:       1632       901      1632       862      1637       859      1760       902      1730       913      1689       906      1676       960      1653       943
dram[10]:       1636       901      1613       866      1638       859      1767       902      1726       915      1687       917      1673       942      1675       947
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7595004 n_nop=6912284 n_act=21208 n_pre=21192 n_req=160080 n_rd=431472 n_write=208848 bw_util=0.1686
n_activity=2221290 dram_eff=0.5765
bk0: 28508a 7332157i bk1: 28496a 7342641i bk2: 28304a 7335126i bk3: 28296a 7344320i bk4: 27152a 7352406i bk5: 27132a 7355855i bk6: 24900a 7367994i bk7: 24888a 7377287i bk8: 25300a 7366122i bk9: 25296a 7368697i bk10: 25316a 7366039i bk11: 25316a 7373916i bk12: 27724a 7341427i bk13: 27704a 7353594i bk14: 28588a 7323320i bk15: 28552a 7330731i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.749626
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7595004 n_nop=6911414 n_act=21551 n_pre=21535 n_req=160126 n_rd=431656 n_write=208848 bw_util=0.1687
n_activity=2229993 dram_eff=0.5744
bk0: 28512a 7332714i bk1: 28504a 7343433i bk2: 27888a 7337899i bk3: 27856a 7346781i bk4: 27604a 7343703i bk5: 27608a 7349400i bk6: 24876a 7370500i bk7: 24876a 7376529i bk8: 25292a 7367066i bk9: 25292a 7372455i bk10: 25400a 7367989i bk11: 25388a 7374201i bk12: 27712a 7342906i bk13: 27716a 7348762i bk14: 28576a 7324707i bk15: 28556a 7329976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.739107
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7595004 n_nop=6911688 n_act=21284 n_pre=21268 n_req=160191 n_rd=431764 n_write=209000 bw_util=0.1687
n_activity=2219692 dram_eff=0.5773
bk0: 28956a 7324052i bk1: 28948a 7333393i bk2: 27844a 7337897i bk3: 27840a 7349278i bk4: 27620a 7347899i bk5: 27596a 7351875i bk6: 24884a 7368789i bk7: 24876a 7375427i bk8: 25292a 7366720i bk9: 25296a 7371250i bk10: 25384a 7366503i bk11: 25372a 7376974i bk12: 27736a 7340872i bk13: 27716a 7352513i bk14: 28208a 7327371i bk15: 28196a 7329489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.738312
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7595004 n_nop=6911130 n_act=21691 n_pre=21675 n_req=160127 n_rd=431660 n_write=208848 bw_util=0.1687
n_activity=2223615 dram_eff=0.5761
bk0: 28968a 7325080i bk1: 28956a 7336147i bk2: 27864a 7338440i bk3: 27844a 7346361i bk4: 27612a 7343327i bk5: 27608a 7349578i bk6: 24864a 7367253i bk7: 24860a 7374771i bk8: 25320a 7361443i bk9: 25308a 7369107i bk10: 25340a 7369611i bk11: 25328a 7375910i bk12: 27708a 7338579i bk13: 27720a 7345486i bk14: 28184a 7328741i bk15: 28176a 7334271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.743322
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ff10a5badc0 :  mf: uid=24421916, sid19:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (12531983), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7595004 n_nop=6911457 n_act=21378 n_pre=21362 n_req=160202 n_rd=431807 n_write=209000 bw_util=0.1687
n_activity=2225045 dram_eff=0.576
bk0: 28952a 7326976i bk1: 28948a 7335719i bk2: 27872a 7340802i bk3: 27848a 7348688i bk4: 27236a 7350119i bk5: 27223a 7354476i bk6: 25340a 7361715i bk7: 25328a 7370103i bk8: 25288a 7365632i bk9: 25296a 7368485i bk10: 25316a 7370308i bk11: 25320a 7379309i bk12: 27724a 7339816i bk13: 27716a 7349363i bk14: 28208a 7328169i bk15: 28192a 7333395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.739709
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7595004 n_nop=6911384 n_act=21568 n_pre=21552 n_req=160125 n_rd=431652 n_write=208848 bw_util=0.1687
n_activity=2224968 dram_eff=0.5757
bk0: 28536a 7329027i bk1: 28520a 7341836i bk2: 28236a 7338473i bk3: 28232a 7340082i bk4: 27224a 7347688i bk5: 27232a 7354814i bk6: 25324a 7364843i bk7: 25308a 7371614i bk8: 25304a 7362561i bk9: 25300a 7367254i bk10: 25328a 7371949i bk11: 25316a 7378339i bk12: 27696a 7341503i bk13: 27700a 7349803i bk14: 28200a 7332273i bk15: 28196a 7338855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.739893
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7595004 n_nop=6911828 n_act=21448 n_pre=21432 n_req=160074 n_rd=431448 n_write=208848 bw_util=0.1686
n_activity=2220267 dram_eff=0.5768
bk0: 28500a 7330592i bk1: 28508a 7341200i bk2: 28244a 7336312i bk3: 28220a 7343201i bk4: 27148a 7347724i bk5: 27132a 7355675i bk6: 25332a 7361700i bk7: 25316a 7370635i bk8: 25288a 7366142i bk9: 25280a 7370308i bk10: 25328a 7366270i bk11: 25332a 7375704i bk12: 27260a 7344467i bk13: 27252a 7353879i bk14: 28660a 7323887i bk15: 28648a 7324523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.743074
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7595004 n_nop=6910952 n_act=21542 n_pre=21526 n_req=160246 n_rd=431832 n_write=209152 bw_util=0.1688
n_activity=2220036 dram_eff=0.5775
bk0: 28528a 7331392i bk1: 28520a 7343101i bk2: 28232a 7334940i bk3: 28244a 7341686i bk4: 27144a 7349115i bk5: 27136a 7356045i bk6: 25340a 7365118i bk7: 25324a 7369204i bk8: 25016a 7363508i bk9: 25012a 7365670i bk10: 25776a 7362526i bk11: 25764a 7370257i bk12: 27244a 7346675i bk13: 27252a 7354400i bk14: 28660a 7327278i bk15: 28640a 7328817i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.742412
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7595004 n_nop=6911540 n_act=21588 n_pre=21572 n_req=160076 n_rd=431456 n_write=208848 bw_util=0.1686
n_activity=2224902 dram_eff=0.5756
bk0: 28512a 7333688i bk1: 28508a 7342742i bk2: 28268a 7337272i bk3: 28248a 7345266i bk4: 26996a 7352782i bk5: 26980a 7355796i bk6: 25328a 7361526i bk7: 25320a 7368463i bk8: 24984a 7365525i bk9: 24988a 7375526i bk10: 25784a 7364069i bk11: 25776a 7369499i bk12: 27236a 7342681i bk13: 27248a 7353404i bk14: 28644a 7321956i bk15: 28636a 7327218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.734018
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7595004 n_nop=6911508 n_act=21572 n_pre=21556 n_req=160092 n_rd=431520 n_write=208848 bw_util=0.1686
n_activity=2219814 dram_eff=0.577
bk0: 28976a 7326407i bk1: 28972a 7331576i bk2: 28228a 7330851i bk3: 28236a 7341401i bk4: 26992a 7357007i bk5: 26968a 7359927i bk6: 25328a 7363828i bk7: 25316a 7371037i bk8: 25016a 7365133i bk9: 25008a 7371530i bk10: 25776a 7361965i bk11: 25776a 7370294i bk12: 27260a 7346759i bk13: 27248a 7355143i bk14: 28224a 7328312i bk15: 28196a 7335475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.740459
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ff10a52ade0 :  mf: uid=24421915, sid19:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (12531983), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7595004 n_nop=6911266 n_act=21415 n_pre=21399 n_req=160231 n_rd=431772 n_write=209152 bw_util=0.1688
n_activity=2226277 dram_eff=0.5758
bk0: 28956a 7329008i bk1: 28956a 7339282i bk2: 28252a 7335607i bk3: 28232a 7341778i bk4: 26988a 7353985i bk5: 26968a 7357859i bk6: 25320a 7364070i bk7: 25308a 7371958i bk8: 24996a 7366280i bk9: 24996a 7373108i bk10: 25504a 7363558i bk11: 25496a 7371888i bk12: 27704a 7337749i bk13: 27712a 7345033i bk14: 28196a 7333218i bk15: 28188a 7333445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.739068

========= L2 cache stats =========
L2_cache_bank[0]: Access = 80350, Miss = 53948, Miss_rate = 0.671, Pending_hits = 413, Reservation_fails = 0
L2_cache_bank[1]: Access = 80284, Miss = 53920, Miss_rate = 0.672, Pending_hits = 1314, Reservation_fails = 1
L2_cache_bank[2]: Access = 80322, Miss = 53965, Miss_rate = 0.672, Pending_hits = 389, Reservation_fails = 0
L2_cache_bank[3]: Access = 80332, Miss = 53949, Miss_rate = 0.672, Pending_hits = 1335, Reservation_fails = 0
L2_cache_bank[4]: Access = 80370, Miss = 53981, Miss_rate = 0.672, Pending_hits = 410, Reservation_fails = 0
L2_cache_bank[5]: Access = 80351, Miss = 53960, Miss_rate = 0.672, Pending_hits = 1342, Reservation_fails = 0
L2_cache_bank[6]: Access = 80275, Miss = 53965, Miss_rate = 0.672, Pending_hits = 390, Reservation_fails = 0
L2_cache_bank[7]: Access = 80275, Miss = 53950, Miss_rate = 0.672, Pending_hits = 1350, Reservation_fails = 0
L2_cache_bank[8]: Access = 80379, Miss = 53984, Miss_rate = 0.672, Pending_hits = 427, Reservation_fails = 0
L2_cache_bank[9]: Access = 80398, Miss = 53968, Miss_rate = 0.671, Pending_hits = 1391, Reservation_fails = 0
L2_cache_bank[10]: Access = 80360, Miss = 53962, Miss_rate = 0.672, Pending_hits = 422, Reservation_fails = 0
L2_cache_bank[11]: Access = 80322, Miss = 53951, Miss_rate = 0.672, Pending_hits = 1347, Reservation_fails = 0
L2_cache_bank[12]: Access = 80284, Miss = 53940, Miss_rate = 0.672, Pending_hits = 385, Reservation_fails = 0
L2_cache_bank[13]: Access = 80322, Miss = 53922, Miss_rate = 0.671, Pending_hits = 1323, Reservation_fails = 1
L2_cache_bank[14]: Access = 80436, Miss = 53985, Miss_rate = 0.671, Pending_hits = 414, Reservation_fails = 0
L2_cache_bank[15]: Access = 80436, Miss = 53973, Miss_rate = 0.671, Pending_hits = 1362, Reservation_fails = 0
L2_cache_bank[16]: Access = 80341, Miss = 53938, Miss_rate = 0.671, Pending_hits = 393, Reservation_fails = 0
L2_cache_bank[17]: Access = 80303, Miss = 53926, Miss_rate = 0.672, Pending_hits = 1304, Reservation_fails = 0
L2_cache_bank[18]: Access = 80303, Miss = 53950, Miss_rate = 0.672, Pending_hits = 386, Reservation_fails = 0
L2_cache_bank[19]: Access = 80341, Miss = 53930, Miss_rate = 0.671, Pending_hits = 1322, Reservation_fails = 1
L2_cache_bank[20]: Access = 80436, Miss = 53979, Miss_rate = 0.671, Pending_hits = 407, Reservation_fails = 0
L2_cache_bank[21]: Access = 80436, Miss = 53964, Miss_rate = 0.671, Pending_hits = 1344, Reservation_fails = 0
L2_total_cache_accesses = 1767656
L2_total_cache_misses = 1187010
L2_total_cache_miss_rate = 0.6715
L2_total_cache_pending_hits = 19170
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 556913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19002
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 616677
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 570315
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1192592
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 574560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.053

icnt_total_pkts_mem_to_simt=5678144
icnt_total_pkts_simt_to_mem=4065896
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54264
	minimum = 6
	maximum = 36
Network latency average = 8.41834
	minimum = 6
	maximum = 35
Slowest packet = 3443005
Flit latency average = 6.89311
	minimum = 6
	maximum = 34
Slowest flit = 9530487
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023572
	minimum = 0.0186532 (at node 0)
	maximum = 0.0279798 (at node 19)
Accepted packet rate average = 0.023572
	minimum = 0.0186532 (at node 0)
	maximum = 0.0279798 (at node 19)
Injected flit rate average = 0.0649679
	minimum = 0.0429835 (at node 0)
	maximum = 0.0861191 (at node 42)
Accepted flit rate average= 0.0649679
	minimum = 0.0598119 (at node 0)
	maximum = 0.0897179 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.5862 (38 samples)
	minimum = 6 (38 samples)
	maximum = 50.7632 (38 samples)
Network latency average = 8.43997 (38 samples)
	minimum = 6 (38 samples)
	maximum = 47.7895 (38 samples)
Flit latency average = 6.91547 (38 samples)
	minimum = 6 (38 samples)
	maximum = 44.3684 (38 samples)
Fragmentation average = 0 (38 samples)
	minimum = 0 (38 samples)
	maximum = 0 (38 samples)
Injected packet rate average = 0.0226558 (38 samples)
	minimum = 0.0179283 (38 samples)
	maximum = 0.0268923 (38 samples)
Accepted packet rate average = 0.0226558 (38 samples)
	minimum = 0.0179283 (38 samples)
	maximum = 0.0268923 (38 samples)
Injected flit rate average = 0.0624429 (38 samples)
	minimum = 0.0413128 (38 samples)
	maximum = 0.0827727 (38 samples)
Accepted flit rate average = 0.0624429 (38 samples)
	minimum = 0.0574875 (38 samples)
	maximum = 0.086231 (38 samples)
Injected packet size average = 2.75615 (38 samples)
Accepted packet size average = 2.75615 (38 samples)
Hops average = 1 (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 49 min, 32 sec (10172 sec)
gpgpu_simulation_rate = 107772 (inst/sec)
gpgpu_simulation_rate = 1232 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 39: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 39 
gpu_sim_cycle = 38865
gpu_sim_insn = 28848876
gpu_ipc =     742.2842
gpu_tot_sim_cycle = 12792999
gpu_tot_sim_insn = 1125106164
gpu_tot_ipc =      87.9470
gpu_tot_issued_cta = 2496
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 19289
partiton_reqs_in_parallel = 855030
partiton_reqs_in_parallel_total    = 89986248
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.1009
partiton_reqs_in_parallel_util = 855030
partiton_reqs_in_parallel_util_total    = 89986248
gpu_sim_cycle_parition_util = 38865
gpu_tot_sim_cycle_parition_util    = 4090284
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1767656
L2_BW  =     113.4140 GB/Sec
L2_BW_total  =      13.4412 GB/Sec
gpu_total_sim_rate=109584

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22589892
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 69888
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0234
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 68256
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22587452
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 69888
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22589892
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
188276, 180976, 181250, 187796, 188301, 181020, 181269, 187774, 53195, 51026, 51232, 34955, 
gpgpu_n_tot_thrd_icount = 1299457536
gpgpu_n_tot_w_icount = 40608048
gpgpu_n_stall_shd_mem = 20251
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1223976
gpgpu_n_mem_write_global = 589680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29882112
gpgpu_n_store_insn = 18574920
gpgpu_n_shmem_insn = 123056232
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2236416
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1182
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1164289	W0_Idle:3830000	W0_Scoreboard:185320678	W1:2358720	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15919020	W32:22330308
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9791808 {8:1223976,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 80196480 {136:589680,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 138156096 {40:294840,136:929136,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4717440 {8:589680,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1259 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 12792998 
mrq_lat_table:814913 	130551 	87677 	199352 	239642 	181804 	106959 	45345 	1949 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1164957 	622728 	1151 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	56 	1637019 	75204 	477 	0 	76556 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1026646 	194403 	2947 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	257040 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4052 	149 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.722653  7.427020  7.807055  7.816871  7.177171  7.094183  7.933333  7.792703  7.989194  7.825733  7.484754  7.252273  8.587805  8.446400  7.429344  7.383322 
dram[1]:  8.058910  8.021995  7.349481  7.400279  6.706334  6.551875  8.509964  8.050557  8.219846  8.406824  7.024158  6.991254  8.067227  7.686317  7.581090  7.129870 
dram[2]:  7.970756  7.918498  8.104660  8.122512  7.123641  6.922061  8.171305  7.764463  8.020868  7.620936  7.516458  7.236227  8.541633  8.296151  6.985113  6.755792 
dram[3]:  8.064935  7.925532  7.458889  7.460619  6.711908  6.503102  8.393209  7.971986  7.773646  7.665869  7.188722  7.074759  8.172601  7.864482  7.542657  6.957419 
dram[4]:  8.277037  8.067148  8.223083  8.068441  6.972222  6.711024  7.811030  7.752013  7.767179  7.347095  7.877164  7.769106  8.112904  7.887229  7.016905  6.793451 
dram[5]:  7.843840  7.559392  7.556643  7.410837  6.900067  6.792079  8.467018  8.324394  7.365517  7.573680  7.597774  7.157303  8.424581  8.052631  7.335146  7.001298 
dram[6]:  8.468266  8.010981  8.023756  7.901975  6.755921  6.722332  8.010816  7.693845  7.993344  7.848039  7.658654  7.610669  7.598970  7.542001  7.131307  6.975949 
dram[7]:  7.864943  7.638521  7.395619  7.273217  7.334286  6.969450  8.463093  8.349523  7.086143  6.722815  7.589147  7.528461  8.660234  8.435457  7.296493  7.095943 
dram[8]:  8.035242  7.822016  7.881924  8.000740  6.656434  6.653821  8.243151  7.975145  7.909624  7.526274  7.446388  7.360902  7.866616  7.704478  7.255431  6.861145 
dram[9]:  7.600272  7.369150  7.389877  7.341033  7.553743  7.161744  8.077181  8.095037  7.101351  6.953677  7.850842  7.444867  8.613010  8.232855  7.226238  7.159257 
dram[10]:  8.222958  8.133188  7.634181  7.734431  6.801736  6.793862  8.518584  8.419072  7.774671  7.521082  7.411222  7.426810  7.884989  7.569892  7.359482  7.045722 
average row locality = 1808194/238500 = 7.581526
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7316      7313      7260      7258      6961      6956      6398      6395      6491      6490      6491      6491      7123      7118      7339      7330 
dram[1]:      7317      7315      7153      7145      7077      7078      6392      6392      6489      6489      6513      6510      7120      7121      7336      7331 
dram[2]:      7431      7429      7142      7141      7081      7075      6394      6392      6489      6490      6509      6506      7126      7121      7241      7238 
dram[3]:      7434      7431      7147      7142      7079      7078      6389      6388      6496      6493      6498      6495      7119      7122      7235      7233 
dram[4]:      7430      7429      7149      7143      6983      6980      6511      6508      6488      6490      6492      6493      7123      7121      7241      7237 
dram[5]:      7323      7319      7242      7241      6980      6982      6507      6503      6492      6491      6495      6492      7116      7117      7239      7238 
dram[6]:      7314      7316      7244      7238      6961      6957      6509      6505      6488      6486      6495      6496      7004      7002      7357      7354 
dram[7]:      7321      7319      7241      7244      6960      6958      6511      6507      6418      6417      6610      6607      7000      7002      7357      7352 
dram[8]:      7317      7316      7250      7245      6922      6918      6508      6506      6410      6411      6612      6610      6998      7001      7353      7351 
dram[9]:      7436      7435      7240      7242      6921      6915      6508      6505      6417      6415      6610      6610      7004      7001      7245      7238 
dram[10]:      7431      7431      7246      7241      6920      6915      6506      6503      6412      6412      6540      6538      7118      7120      7238      7236 
total reads: 1218514
bank skew: 7436/6388 = 1.16
chip skew: 110824/110726 = 1.00
number of total write accesses:
dram[0]:      3627      3627      3584      3584      3288      3288      3003      3003      3120      3120      3082      3082      3440      3440      3649      3649 
dram[1]:      3627      3627      3467      3467      3405      3405      3003      3003      3120      3120      3082      3082      3440      3440      3649      3649 
dram[2]:      3744      3744      3467      3467      3405      3405      3003      3003      3120      3120      3082      3082      3440      3440      3551      3551 
dram[3]:      3744      3744      3467      3467      3405      3405      3003      3003      3120      3120      3063      3063      3440      3440      3551      3551 
dram[4]:      3744      3744      3467      3467      3308      3308      3120      3120      3120      3120      3063      3063      3440      3440      3551      3551 
dram[5]:      3627      3627      3564      3564      3308      3308      3120      3120      3120      3120      3063      3063      3440      3440      3551      3551 
dram[6]:      3627      3627      3564      3564      3308      3308      3120      3120      3120      3120      3063      3063      3323      3323      3668      3668 
dram[7]:      3627      3627      3564      3564      3308      3308      3120      3120      3042      3042      3180      3180      3323      3323      3668      3668 
dram[8]:      3627      3627      3564      3564      3269      3269      3120      3120      3042      3042      3180      3180      3323      3323      3668      3668 
dram[9]:      3744      3744      3564      3564      3269      3269      3120      3120      3042      3042      3180      3180      3323      3323      3551      3551 
dram[10]:      3744      3744      3564      3564      3269      3269      3120      3120      3042      3042      3102      3102      3440      3440      3551      3551 
total reads: 589680
bank skew: 3744/3003 = 1.25
chip skew: 53664/53586 = 1.00
average mf latency per bank:
dram[0]:       1611       901      1563       851      1601       841      1735       899      1688       886      1672       898      1617       918      1627       910
dram[1]:       1615       903      1577       868      1602       829      1735       902      1677       885      1670       896      1621       919      1610       911
dram[2]:       1614       888      1582       870      1591       828      1740       901      1677       885      1651       897      1628       917      1616       915
dram[3]:       1603       886      1581       869      1590       828      1735       903      1681       885      1651       903      1635       918      1625       917
dram[4]:       1606       884      1581       870      1591       849      1727       884      1699       886      1652       905      1615       920      1626       915
dram[5]:       1602       889      1573       848      1615       850      1728       884      1687       886      1649       903      1625       921      1625       917
dram[6]:       1611       890      1563       848      1622       850      1730       884      1674       886      1654       906      1639       938      1625       910
dram[7]:       1610       891      1565       847      1601       851      1742       884      1684       905      1651       889      1643       941      1616       909
dram[8]:       1602       896      1575       848      1606       843      1746       884      1696       906      1646       889      1644       942      1616       910
dram[9]:       1596       883      1597       846      1602       844      1719       884      1691       896      1652       889      1636       939      1616       924
dram[10]:       1600       884      1579       850      1604       843      1726       884      1688       897      1650       899      1633       923      1637       928
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7667169 n_nop=6967109 n_act=21406 n_pre=21390 n_req=164316 n_rd=442920 n_write=214344 bw_util=0.1714
n_activity=2276886 dram_eff=0.5773
bk0: 29264a 7397847i bk1: 29252a 7408581i bk2: 29040a 7400917i bk3: 29032a 7410396i bk4: 27844a 7418886i bk5: 27824a 7422175i bk6: 25592a 7434128i bk7: 25580a 7443826i bk8: 25964a 7432595i bk9: 25960a 7435555i bk10: 25964a 7432573i bk11: 25964a 7440701i bk12: 28492a 7406536i bk13: 28472a 7419433i bk14: 29356a 7388407i bk15: 29320a 7396183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.763117
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7667169 n_nop=6966215 n_act=21757 n_pre=21741 n_req=164364 n_rd=443112 n_write=214344 bw_util=0.1715
n_activity=2285733 dram_eff=0.5753
bk0: 29268a 7398022i bk1: 29260a 7409465i bk2: 28612a 7403544i bk3: 28580a 7412818i bk4: 28308a 7409843i bk5: 28312a 7415968i bk6: 25568a 7437266i bk7: 25568a 7443544i bk8: 25956a 7433391i bk9: 25956a 7439089i bk10: 26052a 7434575i bk11: 26040a 7441145i bk12: 28480a 7408614i bk13: 28484a 7414530i bk14: 29344a 7389748i bk15: 29324a 7395265i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.75203
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7667169 n_nop=6966497 n_act=21486 n_pre=21470 n_req=164429 n_rd=443220 n_write=214496 bw_util=0.1716
n_activity=2275364 dram_eff=0.5781
bk0: 29724a 7389695i bk1: 29716a 7399344i bk2: 28568a 7403830i bk3: 28564a 7415412i bk4: 28324a 7414320i bk5: 28300a 7417815i bk6: 25576a 7435017i bk7: 25568a 7442126i bk8: 25956a 7433321i bk9: 25960a 7437613i bk10: 26036a 7432716i bk11: 26024a 7443672i bk12: 28504a 7406353i bk13: 28484a 7418507i bk14: 28964a 7392188i bk15: 28952a 7394602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.751156
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7667169 n_nop=6965927 n_act=21899 n_pre=21883 n_req=164365 n_rd=443116 n_write=214344 bw_util=0.1715
n_activity=2279575 dram_eff=0.5768
bk0: 29736a 7390522i bk1: 29724a 7402116i bk2: 28588a 7404072i bk3: 28568a 7412549i bk4: 28316a 7409542i bk5: 28312a 7416388i bk6: 25556a 7433980i bk7: 25552a 7441270i bk8: 25984a 7427426i bk9: 25972a 7435405i bk10: 25992a 7436475i bk11: 25980a 7443006i bk12: 28476a 7403964i bk13: 28488a 7411018i bk14: 28940a 7393958i bk15: 28932a 7399854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.756251
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7667169 n_nop=6966249 n_act=21580 n_pre=21564 n_req=164444 n_rd=443272 n_write=214504 bw_util=0.1716
n_activity=2281299 dram_eff=0.5767
bk0: 29720a 7392444i bk1: 29716a 7401497i bk2: 28596a 7406450i bk3: 28572a 7415129i bk4: 27932a 7416512i bk5: 27920a 7420974i bk6: 26044a 7428018i bk7: 26032a 7436955i bk8: 25952a 7432274i bk9: 25960a 7435264i bk10: 25968a 7436615i bk11: 25972a 7446300i bk12: 28492a 7404962i bk13: 28484a 7415310i bk14: 28964a 7393719i bk15: 28948a 7399095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.752333
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7667169 n_nop=6966185 n_act=21774 n_pre=21758 n_req=164363 n_rd=443108 n_write=214344 bw_util=0.1715
n_activity=2280858 dram_eff=0.5765
bk0: 29292a 7394452i bk1: 29276a 7408131i bk2: 28968a 7404466i bk3: 28964a 7405949i bk4: 27920a 7414100i bk5: 27928a 7421560i bk6: 26028a 7431019i bk7: 26012a 7438235i bk8: 25968a 7428782i bk9: 25964a 7433758i bk10: 25980a 7438912i bk11: 25968a 7445288i bk12: 28464a 7406694i bk13: 28468a 7415446i bk14: 28956a 7397613i bk15: 28952a 7404429i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.752547
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7667169 n_nop=6966625 n_act=21656 n_pre=21640 n_req=164312 n_rd=442904 n_write=214344 bw_util=0.1714
n_activity=2275999 dram_eff=0.5775
bk0: 29256a 7395738i bk1: 29264a 7406789i bk2: 28976a 7402222i bk3: 28952a 7409016i bk4: 27844a 7414119i bk5: 27828a 7422124i bk6: 26036a 7428129i bk7: 26020a 7437282i bk8: 25952a 7432601i bk9: 25944a 7436917i bk10: 25980a 7432483i bk11: 25984a 7442972i bk12: 28016a 7409965i bk13: 28008a 7419744i bk14: 29428a 7389309i bk15: 29416a 7390130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.756776
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7667169 n_nop=6965737 n_act=21748 n_pre=21732 n_req=164488 n_rd=443296 n_write=214656 bw_util=0.1716
n_activity=2276007 dram_eff=0.5782
bk0: 29284a 7396992i bk1: 29276a 7409451i bk2: 28964a 7401181i bk3: 28976a 7407824i bk4: 27840a 7415610i bk5: 27832a 7422651i bk6: 26044a 7431492i bk7: 26028a 7436327i bk8: 25672a 7429986i bk9: 25668a 7432440i bk10: 26440a 7429284i bk11: 26428a 7436395i bk12: 28000a 7412305i bk13: 28008a 7420161i bk14: 29428a 7392223i bk15: 29408a 7394325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.754508
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7667169 n_nop=6966341 n_act=21794 n_pre=21778 n_req=164314 n_rd=442912 n_write=214344 bw_util=0.1714
n_activity=2280635 dram_eff=0.5764
bk0: 29268a 7399047i bk1: 29264a 7408815i bk2: 29000a 7402932i bk3: 28980a 7411438i bk4: 27688a 7419238i bk5: 27672a 7422571i bk6: 26032a 7427806i bk7: 26024a 7435051i bk8: 25640a 7431948i bk9: 25644a 7442561i bk10: 26448a 7430267i bk11: 26440a 7436257i bk12: 27992a 7407941i bk13: 28004a 7419186i bk14: 29412a 7387038i bk15: 29404a 7392730i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.746889
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ff10adaeff0 :  mf: uid=25064560, sid01:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (12792998), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7667169 n_nop=6966311 n_act=21782 n_pre=21766 n_req=164328 n_rd=442966 n_write=214344 bw_util=0.1715
n_activity=2275560 dram_eff=0.5777
bk0: 29744a 7391985i bk1: 29740a 7397737i bk2: 28960a 7396728i bk3: 28966a 7407725i bk4: 27684a 7423222i bk5: 27660a 7426141i bk6: 26032a 7429906i bk7: 26020a 7437112i bk8: 25668a 7431680i bk9: 25660a 7438420i bk10: 26440a 7428282i bk11: 26440a 7437004i bk12: 28016a 7411790i bk13: 28004a 7420808i bk14: 28980a 7393142i bk15: 28952a 7401022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.753583
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7667169 n_nop=6966063 n_act=21619 n_pre=21603 n_req=164471 n_rd=443228 n_write=214656 bw_util=0.1716
n_activity=2282545 dram_eff=0.5764
bk0: 29724a 7394129i bk1: 29724a 7405252i bk2: 28984a 7401630i bk3: 28964a 7408157i bk4: 27680a 7421125i bk5: 27660a 7425045i bk6: 26024a 7430412i bk7: 26012a 7438149i bk8: 25648a 7432529i bk9: 25648a 7440031i bk10: 26160a 7429961i bk11: 26152a 7438742i bk12: 28472a 7403165i bk13: 28480a 7410065i bk14: 28952a 7398877i bk15: 28944a 7399168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.751923

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82463, Miss = 55379, Miss_rate = 0.672, Pending_hits = 415, Reservation_fails = 0
L2_cache_bank[1]: Access = 82396, Miss = 55351, Miss_rate = 0.672, Pending_hits = 1317, Reservation_fails = 1
L2_cache_bank[2]: Access = 82435, Miss = 55397, Miss_rate = 0.672, Pending_hits = 393, Reservation_fails = 0
L2_cache_bank[3]: Access = 82446, Miss = 55381, Miss_rate = 0.672, Pending_hits = 1339, Reservation_fails = 0
L2_cache_bank[4]: Access = 82485, Miss = 55413, Miss_rate = 0.672, Pending_hits = 414, Reservation_fails = 0
L2_cache_bank[5]: Access = 82466, Miss = 55392, Miss_rate = 0.672, Pending_hits = 1347, Reservation_fails = 0
L2_cache_bank[6]: Access = 82388, Miss = 55397, Miss_rate = 0.672, Pending_hits = 392, Reservation_fails = 0
L2_cache_bank[7]: Access = 82387, Miss = 55382, Miss_rate = 0.672, Pending_hits = 1353, Reservation_fails = 0
L2_cache_bank[8]: Access = 82493, Miss = 55417, Miss_rate = 0.672, Pending_hits = 431, Reservation_fails = 0
L2_cache_bank[9]: Access = 82513, Miss = 55401, Miss_rate = 0.671, Pending_hits = 1395, Reservation_fails = 0
L2_cache_bank[10]: Access = 82474, Miss = 55394, Miss_rate = 0.672, Pending_hits = 427, Reservation_fails = 0
L2_cache_bank[11]: Access = 82435, Miss = 55383, Miss_rate = 0.672, Pending_hits = 1351, Reservation_fails = 0
L2_cache_bank[12]: Access = 82396, Miss = 55372, Miss_rate = 0.672, Pending_hits = 389, Reservation_fails = 0
L2_cache_bank[13]: Access = 82435, Miss = 55354, Miss_rate = 0.671, Pending_hits = 1327, Reservation_fails = 1
L2_cache_bank[14]: Access = 82552, Miss = 55418, Miss_rate = 0.671, Pending_hits = 417, Reservation_fails = 0
L2_cache_bank[15]: Access = 82552, Miss = 55406, Miss_rate = 0.671, Pending_hits = 1366, Reservation_fails = 0
L2_cache_bank[16]: Access = 82455, Miss = 55370, Miss_rate = 0.672, Pending_hits = 395, Reservation_fails = 0
L2_cache_bank[17]: Access = 82416, Miss = 55358, Miss_rate = 0.672, Pending_hits = 1307, Reservation_fails = 0
L2_cache_bank[18]: Access = 82415, Miss = 55381, Miss_rate = 0.672, Pending_hits = 389, Reservation_fails = 0
L2_cache_bank[19]: Access = 82454, Miss = 55361, Miss_rate = 0.671, Pending_hits = 1324, Reservation_fails = 1
L2_cache_bank[20]: Access = 82552, Miss = 55411, Miss_rate = 0.671, Pending_hits = 410, Reservation_fails = 0
L2_cache_bank[21]: Access = 82552, Miss = 55396, Miss_rate = 0.671, Pending_hits = 1347, Reservation_fails = 0
L2_total_cache_accesses = 1814160
L2_total_cache_misses = 1218514
L2_total_cache_miss_rate = 0.6717
L2_total_cache_pending_hits = 19245
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 571838
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19077
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 633061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 585435
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1223976
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 589680
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.054

icnt_total_pkts_mem_to_simt=5827504
icnt_total_pkts_simt_to_mem=4172880
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.6054
	minimum = 6
	maximum = 46
Network latency average = 8.47503
	minimum = 6
	maximum = 46
Slowest packet = 3536215
Flit latency average = 6.95972
	minimum = 6
	maximum = 42
Slowest flit = 9927330
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239317
	minimum = 0.0189378 (at node 5)
	maximum = 0.0284068 (at node 0)
Accepted packet rate average = 0.0239317
	minimum = 0.0189378 (at node 5)
	maximum = 0.0284068 (at node 0)
Injected flit rate average = 0.0659592
	minimum = 0.0436394 (at node 5)
	maximum = 0.0874331 (at node 42)
Accepted flit rate average= 0.0659592
	minimum = 0.0607246 (at node 5)
	maximum = 0.0910869 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58669 (39 samples)
	minimum = 6 (39 samples)
	maximum = 50.641 (39 samples)
Network latency average = 8.44087 (39 samples)
	minimum = 6 (39 samples)
	maximum = 47.7436 (39 samples)
Flit latency average = 6.91661 (39 samples)
	minimum = 6 (39 samples)
	maximum = 44.3077 (39 samples)
Fragmentation average = 0 (39 samples)
	minimum = 0 (39 samples)
	maximum = 0 (39 samples)
Injected packet rate average = 0.0226886 (39 samples)
	minimum = 0.0179541 (39 samples)
	maximum = 0.0269312 (39 samples)
Accepted packet rate average = 0.0226886 (39 samples)
	minimum = 0.0179541 (39 samples)
	maximum = 0.0269312 (39 samples)
Injected flit rate average = 0.0625331 (39 samples)
	minimum = 0.0413725 (39 samples)
	maximum = 0.0828922 (39 samples)
Accepted flit rate average = 0.0625331 (39 samples)
	minimum = 0.0575705 (39 samples)
	maximum = 0.0863555 (39 samples)
Injected packet size average = 2.75615 (39 samples)
Accepted packet size average = 2.75615 (39 samples)
Hops average = 1 (39 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 51 min, 7 sec (10267 sec)
gpgpu_simulation_rate = 109584 (inst/sec)
gpgpu_simulation_rate = 1246 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 40: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 40 
gpu_sim_cycle = 39298
gpu_sim_insn = 28848876
gpu_ipc =     734.1055
gpu_tot_sim_cycle = 13054447
gpu_tot_sim_insn = 1153955040
gpu_tot_ipc =      88.3956
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 19734
partiton_reqs_in_parallel = 864556
partiton_reqs_in_parallel_total    = 90841278
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.0249
partiton_reqs_in_parallel_util = 864556
partiton_reqs_in_parallel_util_total    = 90841278
gpu_sim_cycle_parition_util = 39298
gpu_tot_sim_cycle_parition_util    = 4129149
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1814160
L2_BW  =     112.1644 GB/Sec
L2_BW_total  =      13.5097 GB/Sec
gpu_total_sim_rate=111353

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23169120
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 71680
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0228
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 70048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23166680
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 71680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23169120
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
193103, 185612, 185897, 192619, 193128, 185661, 185916, 192580, 53195, 51026, 51232, 34955, 
gpgpu_n_tot_thrd_icount = 1332776960
gpgpu_n_tot_w_icount = 41649280
gpgpu_n_stall_shd_mem = 20290
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1255360
gpgpu_n_mem_write_global = 604800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 30648320
gpgpu_n_store_insn = 19051200
gpgpu_n_shmem_insn = 126211520
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2293760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1221
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17625
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1194098	W0_Idle:3845492	W0_Scoreboard:186462517	W1:2419200	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:16327200	W32:22902880
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10042880 {8:1255360,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82252800 {136:604800,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 141698560 {40:302400,136:952960,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4838400 {8:604800,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222172 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1233 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 13054446 
mrq_lat_table:833998 	133009 	89827 	204883 	246643 	187476 	110098 	46905 	1977 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1193415 	640761 	1164 	20 	72 	248 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	57 	1681234 	77482 	487 	0 	76556 	0 	0 	0 	20 	97 	231 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1053037 	199331 	3012 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	272160 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4128 	151 	7 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.662116  7.358688  7.746695  7.713098  7.084791  7.005992  7.814274  7.693291  7.882494  7.727273  7.398344  7.166302  8.539068  8.350579  7.348989  7.286084 
dram[1]:  8.007133  7.960284  7.234240  7.311409  6.642196  6.486747  8.402268  7.938170  8.154674  8.333897  6.949188  6.908070  7.941263  7.559050  7.503664  7.062735 
dram[2]:  7.905517  7.833903  8.073388  8.054733  7.003251  6.813291  8.052675  7.629952  7.925241  7.509520  7.462471  7.161572  8.441498  8.182300  6.894704  6.676524 
dram[3]:  8.006983  7.862140  7.367140  7.378726  6.639334  6.432497  8.319793  7.876432  7.725920  7.633901  7.114576  7.005714  8.040893  7.749284  7.462888  6.911250 
dram[4]:  8.187143  7.953505  8.138909  7.967813  6.890482  6.641735  7.717748  7.661491  7.707584  7.271387  7.818979  7.666927  7.984502  7.770833  6.916250  6.720535 
dram[5]:  7.789182  7.475366  7.465680  7.326949  6.813024  6.701966  8.368957  8.260469  7.288988  7.498859  7.527245  7.074315  8.278713  7.950735  7.255082  6.936050 
dram[6]:  8.362891  7.904930  7.954122  7.826394  6.650063  6.618330  7.895200  7.606014  7.950000  7.785150  7.573745  7.528012  7.501419  7.447183  7.030473  6.891463 
dram[7]:  7.798611  7.530517  7.302831  7.158710  7.273103  6.905043  8.379457  8.270746  6.977714  6.642711  7.480268  7.433753  8.533495  8.333333  7.223642  7.014277 
dram[8]:  7.950425  7.736044  7.818310  7.932095  6.570621  6.535290  8.115131  7.886491  7.890968  7.495363  7.323615  7.284989  7.755686  7.601726  7.157062  6.798436 
dram[9]:  7.539776  7.299172  7.297369  7.250980  7.491768  7.105978  7.996758  7.987854  7.023155  6.882269  7.775542  7.375918  8.516103  8.102682  7.160414  7.087124 
dram[10]:  8.170349  8.038569  7.529172  7.634549  6.751613  6.700833  8.418089  8.337278  7.723726  7.433716  7.296460  7.343727  7.768678  7.469613  7.249672  6.978549 
average row locality = 1854818/247454 = 7.495607
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7505      7502      7452      7450      7148      7143      6555      6552      6661      6660      6665      6665      7299      7294      7526      7517 
dram[1]:      7506      7504      7342      7334      7267      7268      6549      6549      6659      6659      6687      6684      7296      7297      7523      7518 
dram[2]:      7623      7621      7331      7330      7271      7265      6551      6549      6659      6660      6683      6680      7302      7297      7426      7423 
dram[3]:      7626      7623      7336      7331      7269      7268      6546      6545      6666      6663      6671      6668      7295      7298      7420      7418 
dram[4]:      7622      7621      7338      7332      7170      7167      6671      6668      6658      6660      6665      6666      7299      7297      7426      7422 
dram[5]:      7512      7508      7434      7433      7167      7169      6667      6663      6662      6661      6668      6665      7292      7293      7424      7423 
dram[6]:      7503      7505      7436      7430      7147      7143      6669      6665      6658      6656      6668      6669      7177      7175      7545      7542 
dram[7]:      7510      7508      7433      7436      7146      7144      6671      6667      6586      6585      6786      6783      7173      7175      7545      7540 
dram[8]:      7506      7505      7442      7437      7107      7103      6668      6666      6578      6579      6788      6786      7171      7174      7541      7539 
dram[9]:      7628      7627      7432      7434      7106      7100      6668      6665      6586      6584      6786      6786      7177      7174      7430      7423 
dram[10]:      7623      7623      7438      7433      7105      7100      6666      6663      6581      6581      6714      6712      7294      7296      7423      7421 
total reads: 1250018
bank skew: 7628/6545 = 1.17
chip skew: 113688/113588 = 1.00
number of total write accesses:
dram[0]:      3720      3720      3680      3680      3380      3380      3080      3080      3200      3200      3160      3160      3520      3520      3740      3740 
dram[1]:      3720      3720      3560      3560      3500      3500      3080      3080      3200      3200      3160      3160      3520      3520      3740      3740 
dram[2]:      3840      3840      3560      3560      3500      3500      3080      3080      3200      3200      3160      3160      3520      3520      3640      3640 
dram[3]:      3840      3840      3560      3560      3500      3500      3080      3080      3200      3200      3140      3140      3520      3520      3640      3640 
dram[4]:      3840      3840      3560      3560      3400      3400      3200      3200      3200      3200      3140      3140      3520      3520      3640      3640 
dram[5]:      3720      3720      3660      3660      3400      3400      3200      3200      3200      3200      3140      3140      3520      3520      3640      3640 
dram[6]:      3720      3720      3660      3660      3400      3400      3200      3200      3200      3200      3140      3140      3400      3400      3760      3760 
dram[7]:      3720      3720      3660      3660      3400      3400      3200      3200      3120      3120      3260      3260      3400      3400      3760      3760 
dram[8]:      3720      3720      3660      3660      3360      3360      3200      3200      3120      3120      3260      3260      3400      3400      3760      3760 
dram[9]:      3840      3840      3660      3660      3360      3360      3200      3200      3120      3120      3260      3260      3400      3400      3640      3640 
dram[10]:      3840      3840      3660      3660      3360      3360      3200      3200      3120      3120      3180      3180      3520      3520      3640      3640 
total reads: 604800
bank skew: 3840/3080 = 1.25
chip skew: 55040/54960 = 1.00
average mf latency per bank:
dram[0]:       1576       884      1528       835      1565       825      1698       883      1651       869      1635       881      1584       902      1593       894
dram[1]:       1580       886      1542       852      1565       813      1698       885      1640       868      1633       879      1589       903      1576       894
dram[2]:       1579       871      1547       853      1555       812      1703       884      1640       868      1615       880      1595       901      1582       898
dram[3]:       1568       869      1545       852      1554       812      1698       886      1644       869      1615       886      1602       902      1590       899
dram[4]:       1572       868      1545       853      1555       832      1690       867      1662       869      1616       887      1583       904      1591       898
dram[5]:       1567       872      1538       832      1578       833      1692       868      1650       869      1613       886      1592       905      1590       900
dram[6]:       1576       873      1528       832      1585       834      1694       868      1637       869      1617       888      1606       921      1590       893
dram[7]:       1575       874      1530       831      1564       834      1705       868      1647       887      1615       872      1609       924      1582       892
dram[8]:       1567       879      1540       831      1569       826      1709       868      1658       888      1610       872      1611       925      1581       893
dram[9]:       1561       866      1561       830      1566       827      1683       868      1654       878      1615       872      1603       923      1582       907
dram[10]:       1565       867      1543       833      1567       827      1689       868      1651       880      1614       882      1600       906      1603       911
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7740138 n_nop=7021518 n_act=22210 n_pre=22194 n_req=168554 n_rd=454376 n_write=219840 bw_util=0.1742
n_activity=2335860 dram_eff=0.5773
bk0: 30020a 7463991i bk1: 30008a 7474282i bk2: 29808a 7466714i bk3: 29800a 7475973i bk4: 28592a 7484756i bk5: 28572a 7488194i bk6: 26220a 7500763i bk7: 26208a 7510648i bk8: 26644a 7499010i bk9: 26640a 7501954i bk10: 26660a 7499195i bk11: 26660a 7507556i bk12: 29196a 7472866i bk13: 29176a 7486295i bk14: 30104a 7454027i bk15: 30068a 7461982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.777957
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7ff10b5ac1a0 :  mf: uid=25707203, sid09:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (13054445), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7740138 n_nop=7020604 n_act=22571 n_pre=22555 n_req=168602 n_rd=454568 n_write=219840 bw_util=0.1743
n_activity=2344360 dram_eff=0.5753
bk0: 30024a 7464010i bk1: 30016a 7475647i bk2: 29368a 7469161i bk3: 29336a 7478844i bk4: 29068a 7475682i bk5: 29072a 7481557i bk6: 26196a 7503782i bk7: 26196a 7510201i bk8: 26636a 7499804i bk9: 26636a 7505935i bk10: 26748a 7501142i bk11: 26736a 7507712i bk12: 29184a 7474609i bk13: 29188a 7480585i bk14: 30092a 7455264i bk15: 30072a 7461038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.768059
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7740138 n_nop=7020858 n_act=22306 n_pre=22290 n_req=168671 n_rd=454684 n_write=220000 bw_util=0.1743
n_activity=2334392 dram_eff=0.578
bk0: 30492a 7455221i bk1: 30484a 7465206i bk2: 29324a 7469202i bk3: 29320a 7481275i bk4: 29084a 7479979i bk5: 29060a 7483314i bk6: 26204a 7501632i bk7: 26196a 7509043i bk8: 26636a 7499931i bk9: 26640a 7503841i bk10: 26732a 7499001i bk11: 26720a 7510548i bk12: 29208a 7472829i bk13: 29188a 7484988i bk14: 29704a 7457829i bk15: 29692a 7460082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.767169
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc01ef280, atomic=0 1 entries : 0x7ff10b515d30 :  mf: uid=25707202, sid09:w09, part=3, addr=0xc01ef280, load , size=128, unknown  status = IN_PARTITION_DRAM (13054442), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7740138 n_nop=7020360 n_act=22691 n_pre=22675 n_req=168603 n_rd=454572 n_write=219840 bw_util=0.1743
n_activity=2338395 dram_eff=0.5768
bk0: 30504a 7456061i bk1: 30492a 7468445i bk2: 29344a 7469831i bk3: 29324a 7478612i bk4: 29076a 7474951i bk5: 29072a 7482166i bk6: 26184a 7500907i bk7: 26180a 7508154i bk8: 26664a 7494157i bk9: 26652a 7502365i bk10: 26684a 7502997i bk11: 26672a 7509933i bk12: 29180a 7469999i bk13: 29192a 7477194i bk14: 29680a 7459456i bk15: 29672a 7465410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.771686
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7740138 n_nop=7020626 n_act=22400 n_pre=22384 n_req=168682 n_rd=454728 n_write=220000 bw_util=0.1743
n_activity=2340275 dram_eff=0.5766
bk0: 30488a 7458155i bk1: 30484a 7467203i bk2: 29352a 7472001i bk3: 29328a 7481028i bk4: 28680a 7482009i bk5: 28668a 7486614i bk6: 26684a 7494729i bk7: 26672a 7503617i bk8: 26632a 7498849i bk9: 26640a 7501915i bk10: 26660a 7503420i bk11: 26664a 7513489i bk12: 29196a 7471354i bk13: 29188a 7481913i bk14: 29704a 7459279i bk15: 29688a 7464914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.7677
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc01ef480, atomic=0 1 entries : 0x7ff10b51d0f0 :  mf: uid=25707204, sid09:w10, part=5, addr=0xc01ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (13054446), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7740138 n_nop=7020576 n_act=22588 n_pre=22572 n_req=168601 n_rd=454562 n_write=219840 bw_util=0.1743
n_activity=2339966 dram_eff=0.5764
bk0: 30048a 7460018i bk1: 30032a 7474041i bk2: 29736a 7469955i bk3: 29732a 7471770i bk4: 28668a 7479331i bk5: 28674a 7487156i bk6: 26668a 7497551i bk7: 26652a 7504777i bk8: 26648a 7495351i bk9: 26644a 7500709i bk10: 26672a 7506017i bk11: 26660a 7512446i bk12: 29168a 7472927i bk13: 29172a 7482067i bk14: 29696a 7463722i bk15: 29692a 7470367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.767862
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7740138 n_nop=7020998 n_act=22482 n_pre=22466 n_req=168548 n_rd=454352 n_write=219840 bw_util=0.1742
n_activity=2334857 dram_eff=0.5775
bk0: 30012a 7461309i bk1: 30020a 7472683i bk2: 29744a 7467604i bk3: 29720a 7474758i bk4: 28588a 7479763i bk5: 28572a 7487660i bk6: 26676a 7494305i bk7: 26660a 7503869i bk8: 26632a 7498904i bk9: 26624a 7503208i bk10: 26672a 7499249i bk11: 26676a 7509755i bk12: 28708a 7476449i bk13: 28700a 7486366i bk14: 30180a 7454612i bk15: 30168a 7455674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.772937
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7740138 n_nop=7020086 n_act=22578 n_pre=22562 n_req=168728 n_rd=454752 n_write=220160 bw_util=0.1744
n_activity=2334822 dram_eff=0.5781
bk0: 30040a 7463132i bk1: 30032a 7475218i bk2: 29732a 7466321i bk3: 29744a 7473271i bk4: 28584a 7481231i bk5: 28576a 7488320i bk6: 26684a 7498159i bk7: 26668a 7503054i bk8: 26344a 7496312i bk9: 26340a 7498882i bk10: 27144a 7495585i bk11: 27132a 7502987i bk12: 28692a 7478366i bk13: 28700a 7486417i bk14: 30180a 7458182i bk15: 30160a 7459892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.770499
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7740138 n_nop=7020730 n_act=22612 n_pre=22596 n_req=168550 n_rd=454360 n_write=219840 bw_util=0.1742
n_activity=2339743 dram_eff=0.5763
bk0: 30024a 7464719i bk1: 30020a 7474705i bk2: 29768a 7468440i bk3: 29748a 7477378i bk4: 28428a 7484874i bk5: 28412a 7488492i bk6: 26672a 7494064i bk7: 26664a 7501354i bk8: 26312a 7498354i bk9: 26316a 7509393i bk10: 27152a 7496812i bk11: 27144a 7502867i bk12: 28684a 7474685i bk13: 28696a 7486075i bk14: 30164a 7452187i bk15: 30156a 7458265i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.762648
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7740138 n_nop=7020730 n_act=22580 n_pre=22564 n_req=168566 n_rd=454424 n_write=219840 bw_util=0.1742
n_activity=2334136 dram_eff=0.5777
bk0: 30512a 7457743i bk1: 30508a 7463367i bk2: 29728a 7462220i bk3: 29736a 7473169i bk4: 28424a 7488901i bk5: 28400a 7492391i bk6: 26672a 7496407i bk7: 26660a 7503714i bk8: 26344a 7498285i bk9: 26336a 7505019i bk10: 27144a 7494820i bk11: 27144a 7503875i bk12: 28708a 7478294i bk13: 28696a 7487285i bk14: 29720a 7458808i bk15: 29692a 7466752i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.769511
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7740138 n_nop=7020428 n_act=22437 n_pre=22421 n_req=168713 n_rd=454692 n_write=220160 bw_util=0.1744
n_activity=2341432 dram_eff=0.5764
bk0: 30492a 7459856i bk1: 30492a 7470995i bk2: 29752a 7467165i bk3: 29732a 7473565i bk4: 28420a 7487205i bk5: 28400a 7491316i bk6: 26664a 7496469i bk7: 26652a 7504738i bk8: 26324a 7499031i bk9: 26324a 7506516i bk10: 26856a 7496109i bk11: 26848a 7505159i bk12: 29176a 7469311i bk13: 29184a 7476551i bk14: 29692a 7463871i bk15: 29684a 7465234i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.768377

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84576, Miss = 56811, Miss_rate = 0.672, Pending_hits = 420, Reservation_fails = 0
L2_cache_bank[1]: Access = 84508, Miss = 56783, Miss_rate = 0.672, Pending_hits = 1325, Reservation_fails = 1
L2_cache_bank[2]: Access = 84548, Miss = 56829, Miss_rate = 0.672, Pending_hits = 399, Reservation_fails = 0
L2_cache_bank[3]: Access = 84560, Miss = 56813, Miss_rate = 0.672, Pending_hits = 1346, Reservation_fails = 0
L2_cache_bank[4]: Access = 84600, Miss = 56846, Miss_rate = 0.672, Pending_hits = 422, Reservation_fails = 0
L2_cache_bank[5]: Access = 84580, Miss = 56825, Miss_rate = 0.672, Pending_hits = 1357, Reservation_fails = 0
L2_cache_bank[6]: Access = 84500, Miss = 56829, Miss_rate = 0.673, Pending_hits = 396, Reservation_fails = 0
L2_cache_bank[7]: Access = 84500, Miss = 56814, Miss_rate = 0.672, Pending_hits = 1357, Reservation_fails = 0
L2_cache_bank[8]: Access = 84608, Miss = 56849, Miss_rate = 0.672, Pending_hits = 438, Reservation_fails = 0
L2_cache_bank[9]: Access = 84628, Miss = 56833, Miss_rate = 0.672, Pending_hits = 1404, Reservation_fails = 0
L2_cache_bank[10]: Access = 84588, Miss = 56826, Miss_rate = 0.672, Pending_hits = 434, Reservation_fails = 0
L2_cache_bank[11]: Access = 84548, Miss = 56815, Miss_rate = 0.672, Pending_hits = 1358, Reservation_fails = 0
L2_cache_bank[12]: Access = 84508, Miss = 56803, Miss_rate = 0.672, Pending_hits = 394, Reservation_fails = 0
L2_cache_bank[13]: Access = 84548, Miss = 56785, Miss_rate = 0.672, Pending_hits = 1334, Reservation_fails = 1
L2_cache_bank[14]: Access = 84668, Miss = 56850, Miss_rate = 0.671, Pending_hits = 425, Reservation_fails = 0
L2_cache_bank[15]: Access = 84668, Miss = 56838, Miss_rate = 0.671, Pending_hits = 1374, Reservation_fails = 0
L2_cache_bank[16]: Access = 84568, Miss = 56801, Miss_rate = 0.672, Pending_hits = 401, Reservation_fails = 0
L2_cache_bank[17]: Access = 84528, Miss = 56789, Miss_rate = 0.672, Pending_hits = 1315, Reservation_fails = 0
L2_cache_bank[18]: Access = 84528, Miss = 56813, Miss_rate = 0.672, Pending_hits = 395, Reservation_fails = 0
L2_cache_bank[19]: Access = 84568, Miss = 56793, Miss_rate = 0.672, Pending_hits = 1330, Reservation_fails = 1
L2_cache_bank[20]: Access = 84668, Miss = 56844, Miss_rate = 0.671, Pending_hits = 418, Reservation_fails = 0
L2_cache_bank[21]: Access = 84668, Miss = 56829, Miss_rate = 0.671, Pending_hits = 1356, Reservation_fails = 0
L2_total_cache_accesses = 1860664
L2_total_cache_misses = 1250018
L2_total_cache_miss_rate = 0.6718
L2_total_cache_pending_hits = 19398
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 586685
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19230
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 649445
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 600555
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1255360
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 604800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.055

icnt_total_pkts_mem_to_simt=5976864
icnt_total_pkts_simt_to_mem=4279864
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55368
	minimum = 6
	maximum = 45
Network latency average = 8.42246
	minimum = 6
	maximum = 42
Slowest packet = 3629105
Flit latency average = 6.89143
	minimum = 6
	maximum = 38
Slowest flit = 10059319
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023668
	minimum = 0.0187292 (at node 0)
	maximum = 0.0280937 (at node 7)
Accepted packet rate average = 0.023668
	minimum = 0.0187292 (at node 0)
	maximum = 0.0280937 (at node 7)
Injected flit rate average = 0.0652325
	minimum = 0.0431585 (at node 0)
	maximum = 0.0864697 (at node 42)
Accepted flit rate average= 0.0652325
	minimum = 0.0600555 (at node 0)
	maximum = 0.0900832 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58587 (40 samples)
	minimum = 6 (40 samples)
	maximum = 50.5 (40 samples)
Network latency average = 8.44041 (40 samples)
	minimum = 6 (40 samples)
	maximum = 47.6 (40 samples)
Flit latency average = 6.91598 (40 samples)
	minimum = 6 (40 samples)
	maximum = 44.15 (40 samples)
Fragmentation average = 0 (40 samples)
	minimum = 0 (40 samples)
	maximum = 0 (40 samples)
Injected packet rate average = 0.022713 (40 samples)
	minimum = 0.0179735 (40 samples)
	maximum = 0.0269602 (40 samples)
Accepted packet rate average = 0.022713 (40 samples)
	minimum = 0.0179735 (40 samples)
	maximum = 0.0269602 (40 samples)
Injected flit rate average = 0.0626006 (40 samples)
	minimum = 0.0414171 (40 samples)
	maximum = 0.0829816 (40 samples)
Accepted flit rate average = 0.0626006 (40 samples)
	minimum = 0.0576326 (40 samples)
	maximum = 0.0864487 (40 samples)
Injected packet size average = 2.75615 (40 samples)
Accepted packet size average = 2.75615 (40 samples)
Hops average = 1 (40 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 52 min, 43 sec (10363 sec)
gpgpu_simulation_rate = 111353 (inst/sec)
gpgpu_simulation_rate = 1259 (cycle/sec)
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 66226 Tlb_hit: 62681 Tlb_miss: 3545 Tlb_hit_rate: 0.946471
Shader1: Tlb_access: 66812 Tlb_hit: 63064 Tlb_miss: 3748 Tlb_hit_rate: 0.943902
Shader2: Tlb_access: 66812 Tlb_hit: 62979 Tlb_miss: 3833 Tlb_hit_rate: 0.942630
Shader3: Tlb_access: 66812 Tlb_hit: 63166 Tlb_miss: 3646 Tlb_hit_rate: 0.945429
Shader4: Tlb_access: 66812 Tlb_hit: 63148 Tlb_miss: 3664 Tlb_hit_rate: 0.945160
Shader5: Tlb_access: 66812 Tlb_hit: 63105 Tlb_miss: 3707 Tlb_hit_rate: 0.944516
Shader6: Tlb_access: 66812 Tlb_hit: 63102 Tlb_miss: 3710 Tlb_hit_rate: 0.944471
Shader7: Tlb_access: 66812 Tlb_hit: 63147 Tlb_miss: 3665 Tlb_hit_rate: 0.945145
Shader8: Tlb_access: 66812 Tlb_hit: 63157 Tlb_miss: 3655 Tlb_hit_rate: 0.945294
Shader9: Tlb_access: 66812 Tlb_hit: 63106 Tlb_miss: 3706 Tlb_hit_rate: 0.944531
Shader10: Tlb_access: 66812 Tlb_hit: 63154 Tlb_miss: 3658 Tlb_hit_rate: 0.945249
Shader11: Tlb_access: 66812 Tlb_hit: 63300 Tlb_miss: 3512 Tlb_hit_rate: 0.947435
Shader12: Tlb_access: 66812 Tlb_hit: 63291 Tlb_miss: 3521 Tlb_hit_rate: 0.947300
Shader13: Tlb_access: 66226 Tlb_hit: 62660 Tlb_miss: 3566 Tlb_hit_rate: 0.946154
Shader14: Tlb_access: 66226 Tlb_hit: 62622 Tlb_miss: 3604 Tlb_hit_rate: 0.945580
Shader15: Tlb_access: 66076 Tlb_hit: 62483 Tlb_miss: 3593 Tlb_hit_rate: 0.945623
Shader16: Tlb_access: 66076 Tlb_hit: 62550 Tlb_miss: 3526 Tlb_hit_rate: 0.946637
Shader17: Tlb_access: 66076 Tlb_hit: 62492 Tlb_miss: 3584 Tlb_hit_rate: 0.945759
Shader18: Tlb_access: 66076 Tlb_hit: 62362 Tlb_miss: 3714 Tlb_hit_rate: 0.943792
Shader19: Tlb_access: 66226 Tlb_hit: 62697 Tlb_miss: 3529 Tlb_hit_rate: 0.946713
Shader20: Tlb_access: 66226 Tlb_hit: 62678 Tlb_miss: 3548 Tlb_hit_rate: 0.946426
Shader21: Tlb_access: 66226 Tlb_hit: 62739 Tlb_miss: 3487 Tlb_hit_rate: 0.947347
Shader22: Tlb_access: 66226 Tlb_hit: 62629 Tlb_miss: 3597 Tlb_hit_rate: 0.945686
Shader23: Tlb_access: 66076 Tlb_hit: 62505 Tlb_miss: 3571 Tlb_hit_rate: 0.945956
Shader24: Tlb_access: 66076 Tlb_hit: 62505 Tlb_miss: 3571 Tlb_hit_rate: 0.945956
Shader25: Tlb_access: 66076 Tlb_hit: 62426 Tlb_miss: 3650 Tlb_hit_rate: 0.944761
Shader26: Tlb_access: 66076 Tlb_hit: 62335 Tlb_miss: 3741 Tlb_hit_rate: 0.943383
Shader27: Tlb_access: 66226 Tlb_hit: 62673 Tlb_miss: 3553 Tlb_hit_rate: 0.946350
Tlb_tot_access: 1860160 Tlb_tot_hit: 1758756, Tlb_tot_miss: 101404, Tlb_tot_hit_rate: 0.945486
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader1: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader2: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader3: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader4: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader5: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader6: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader7: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader8: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader9: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader10: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader11: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader12: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader13: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader14: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader15: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader16: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader17: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader18: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader19: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader20: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader21: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader22: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader23: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader24: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader25: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader26: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader27: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Tlb_tot_valiate: 28672 Tlb_invalidate: 26880, Tlb_tot_evict: 0, Tlb_tot_evict page: 26880
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:3545 Page_hit: 2733 Page_miss: 812 Page_hit_rate: 0.770945
Shader1: Page_table_access:3748 Page_hit: 2658 Page_miss: 1090 Page_hit_rate: 0.709178
Shader2: Page_table_access:3833 Page_hit: 2743 Page_miss: 1090 Page_hit_rate: 0.715627
Shader3: Page_table_access:3646 Page_hit: 2436 Page_miss: 1210 Page_hit_rate: 0.668129
Shader4: Page_table_access:3664 Page_hit: 2454 Page_miss: 1210 Page_hit_rate: 0.669760
Shader5: Page_table_access:3707 Page_hit: 2587 Page_miss: 1120 Page_hit_rate: 0.697869
Shader6: Page_table_access:3710 Page_hit: 2590 Page_miss: 1120 Page_hit_rate: 0.698113
Shader7: Page_table_access:3665 Page_hit: 2575 Page_miss: 1090 Page_hit_rate: 0.702592
Shader8: Page_table_access:3655 Page_hit: 2565 Page_miss: 1090 Page_hit_rate: 0.701778
Shader9: Page_table_access:3706 Page_hit: 2885 Page_miss: 821 Page_hit_rate: 0.778467
Shader10: Page_table_access:3658 Page_hit: 2837 Page_miss: 821 Page_hit_rate: 0.775560
Shader11: Page_table_access:3512 Page_hit: 2692 Page_miss: 820 Page_hit_rate: 0.766515
Shader12: Page_table_access:3521 Page_hit: 2701 Page_miss: 820 Page_hit_rate: 0.767112
Shader13: Page_table_access:3566 Page_hit: 2806 Page_miss: 760 Page_hit_rate: 0.786876
Shader14: Page_table_access:3604 Page_hit: 2844 Page_miss: 760 Page_hit_rate: 0.789123
Shader15: Page_table_access:3593 Page_hit: 2772 Page_miss: 821 Page_hit_rate: 0.771500
Shader16: Page_table_access:3526 Page_hit: 2705 Page_miss: 821 Page_hit_rate: 0.767158
Shader17: Page_table_access:3584 Page_hit: 2832 Page_miss: 752 Page_hit_rate: 0.790179
Shader18: Page_table_access:3714 Page_hit: 2962 Page_miss: 752 Page_hit_rate: 0.797523
Shader19: Page_table_access:3529 Page_hit: 2717 Page_miss: 812 Page_hit_rate: 0.769906
Shader20: Page_table_access:3548 Page_hit: 2736 Page_miss: 812 Page_hit_rate: 0.771139
Shader21: Page_table_access:3487 Page_hit: 2735 Page_miss: 752 Page_hit_rate: 0.784342
Shader22: Page_table_access:3597 Page_hit: 2845 Page_miss: 752 Page_hit_rate: 0.790937
Shader23: Page_table_access:3571 Page_hit: 2819 Page_miss: 752 Page_hit_rate: 0.789415
Shader24: Page_table_access:3571 Page_hit: 2819 Page_miss: 752 Page_hit_rate: 0.789415
Shader25: Page_table_access:3650 Page_hit: 2838 Page_miss: 812 Page_hit_rate: 0.777534
Shader26: Page_table_access:3741 Page_hit: 2929 Page_miss: 812 Page_hit_rate: 0.782946
Shader27: Page_table_access:3553 Page_hit: 2741 Page_miss: 812 Page_hit_rate: 0.771461
Page_talbe_tot_access: 101404 Page_tot_hit: 76556, Page_tot_miss 24848, Page_tot_hit_rate: 0.754960 Page_tot_fault: 1024 Page_tot_pending: 23824
Total_memory_access_page_fault: 1024, Average_latency: 1565570.750000
========================================Page threshing statistics==============================
Page_validate: 1024 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.132989
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:  2807998 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(1746.014893)
F:   223546----T:   226151 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   226151----T:   228756 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   228756----T:   231361 	 St: c000d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   231361----T:   233966 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   233966----T:   236571 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   236571----T:   239176 	 St: c0007000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   239176----T:   241781 	 St: c000e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   241781----T:   244386 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   244386----T:   246991 	 St: c0001000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   246991----T:   249596 	 St: c000a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249596----T:   252201 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   252201----T:   254806 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   254806----T:   257411 	 St: c0004000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   257411----T:   260016 	 St: c000f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   260016----T:   262621 	 St: c0012000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   262621----T:   265226 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   265226----T:   267831 	 St: c001d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   267831----T:   270436 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   270436----T:   273041 	 St: c0019000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   273041----T:   275646 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275646----T:   278251 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   278251----T:   280856 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   280856----T:   283461 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   283461----T:   286066 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   286066----T:   288671 	 St: c001e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   288671----T:   291276 	 St: c001a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   291276----T:   293881 	 St: c0014000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   293881----T:   296486 	 St: c0018000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   296486----T:   299091 	 St: c001b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   299091----T:   301696 	 St: c001f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   301696----T:   304301 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   304301----T:   306906 	 St: c001c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   306906----T:   309511 	 St: c0026000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   309511----T:   312116 	 St: c0022000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   312116----T:   314721 	 St: c002d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   314721----T:   317326 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   317326----T:   319931 	 St: c0029000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   319931----T:   322536 	 St: c0027000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   322536----T:   325141 	 St: c0023000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   325141----T:   327746 	 St: c0021000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   327746----T:   330351 	 St: c002e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   330351----T:   332956 	 St: c002a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   332956----T:   335561 	 St: c0024000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   335561----T:   338166 	 St: c0028000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   338166----T:   340771 	 St: c002b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   340771----T:   343376 	 St: c002f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   343376----T:   345981 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   345981----T:   348586 	 St: c002c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   348586----T:   351191 	 St: c0216000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   351191----T:   353796 	 St: c0036000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   353796----T:   356401 	 St: c0212000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   356401----T:   359006 	 St: c0032000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   359006----T:   361611 	 St: c021d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   361611----T:   364216 	 St: c003d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   364216----T:   366821 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   366821----T:   369426 	 St: c0030000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   369426----T:   372031 	 St: c0219000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   372031----T:   374636 	 St: c0039000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   374636----T:   377241 	 St: c0217000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   377241----T:   379846 	 St: c0037000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   379846----T:   382451 	 St: c0213000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   382451----T:   385056 	 St: c0033000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   385056----T:   387661 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   387661----T:   390266 	 St: c0031000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   390266----T:   392871 	 St: c021e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   392871----T:   395476 	 St: c003e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   395476----T:   398081 	 St: c021a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   398081----T:   400686 	 St: c003a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   400686----T:   403291 	 St: c0214000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   403291----T:   405896 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   405896----T:   408501 	 St: c0218000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   408501----T:   411106 	 St: c0038000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   411106----T:   413711 	 St: c021b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   413711----T:   416316 	 St: c003b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   416316----T:   418921 	 St: c021f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   418921----T:   421526 	 St: c003f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   421526----T:   424131 	 St: c0215000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   424131----T:   426736 	 St: c0035000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   426736----T:   429341 	 St: c021c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   429341----T:   431946 	 St: c003c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   431946----T:   434551 	 St: c0226000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   434551----T:   437156 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   437156----T:   439761 	 St: c0222000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   439761----T:   442366 	 St: c0042000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   442366----T:   444971 	 St: c022d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   444971----T:   447576 	 St: c004d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   447576----T:   450181 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   450181----T:   452786 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   452786----T:   455391 	 St: c0229000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   455391----T:   457996 	 St: c0049000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   457996----T:   460601 	 St: c0227000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   460601----T:   463206 	 St: c0047000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   463206----T:   465811 	 St: c0223000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   465811----T:   468416 	 St: c0043000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   468416----T:   471021 	 St: c0221000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   471021----T:   473626 	 St: c0041000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   473626----T:   476231 	 St: c022e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   476231----T:   478836 	 St: c004e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   478836----T:   481441 	 St: c022a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   481441----T:   484046 	 St: c004a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   484046----T:   486651 	 St: c0224000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   486651----T:   489256 	 St: c0044000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   489256----T:   491861 	 St: c0228000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   491861----T:   494466 	 St: c0048000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   494466----T:   497071 	 St: c022b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   497071----T:   499676 	 St: c004b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   499676----T:   502281 	 St: c022f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   502281----T:   504886 	 St: c004f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   504886----T:   507491 	 St: c0225000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   507491----T:   510096 	 St: c0045000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   510096----T:   512701 	 St: c022c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   512701----T:   515306 	 St: c004c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   515306----T:   517911 	 St: c0236000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   517911----T:   520516 	 St: c0056000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   520516----T:   523121 	 St: c0232000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   523121----T:   525726 	 St: c0052000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   525726----T:   528331 	 St: c023d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   528331----T:   530936 	 St: c005d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   530936----T:   533541 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   533541----T:   536146 	 St: c0050000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   536146----T:   538751 	 St: c0239000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   538751----T:   541356 	 St: c0059000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   541356----T:   543961 	 St: c0237000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   543961----T:   546566 	 St: c0057000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   546566----T:   549171 	 St: c0233000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   549171----T:   551776 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   551776----T:   554381 	 St: c0231000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   554381----T:   556986 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   556986----T:   559591 	 St: c023e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   559591----T:   562196 	 St: c005e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   562196----T:   564801 	 St: c023a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   564801----T:   567406 	 St: c005a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   567406----T:   570011 	 St: c0234000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   570011----T:   572616 	 St: c0054000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   572616----T:   575221 	 St: c0238000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   575221----T:   577826 	 St: c0058000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   577826----T:   580431 	 St: c023b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   580431----T:   583036 	 St: c005b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   583036----T:   585641 	 St: c023f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   585641----T:   588246 	 St: c005f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   588246----T:   590851 	 St: c0235000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   590851----T:   593456 	 St: c0055000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   593456----T:   596061 	 St: c023c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   596061----T:   598666 	 St: c005c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   598666----T:   601271 	 St: c0246000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   601271----T:   603876 	 St: c0066000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   603876----T:   606481 	 St: c0242000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   606481----T:   609086 	 St: c0062000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   609086----T:   611691 	 St: c024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   611691----T:   614296 	 St: c006d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   614296----T:   616901 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   616901----T:   619506 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   619506----T:   622111 	 St: c0249000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   622111----T:   624716 	 St: c0069000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   624716----T:   627321 	 St: c0247000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   627321----T:   629926 	 St: c0067000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   629926----T:   632531 	 St: c0243000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   632531----T:   635136 	 St: c0063000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   635136----T:   637741 	 St: c0241000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   637741----T:   640346 	 St: c0061000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   640346----T:   642951 	 St: c024e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   642951----T:   645556 	 St: c006e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   645556----T:   648161 	 St: c024a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   648161----T:   650766 	 St: c006a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   650766----T:   653371 	 St: c0244000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   653371----T:   655976 	 St: c0064000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   655976----T:   658581 	 St: c0248000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   658581----T:   661186 	 St: c0068000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   661186----T:   663791 	 St: c024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   663791----T:   666396 	 St: c006b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   666396----T:   669001 	 St: c024f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   669001----T:   671606 	 St: c006f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   671606----T:   674211 	 St: c0245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   674211----T:   676816 	 St: c0065000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   676816----T:   679421 	 St: c024c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   679421----T:   682026 	 St: c006c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   682026----T:   684631 	 St: c0256000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   684631----T:   687236 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   687236----T:   689841 	 St: c0252000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   689841----T:   692446 	 St: c0072000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   692446----T:   695051 	 St: c025d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   695051----T:   697656 	 St: c007d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   697656----T:   700261 	 St: c0250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   700261----T:   702866 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   702866----T:   705471 	 St: c0259000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   705471----T:   708076 	 St: c0079000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   708076----T:   710681 	 St: c0257000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   710681----T:   713286 	 St: c0077000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   713286----T:   715891 	 St: c0253000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   715891----T:   718496 	 St: c0073000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   718496----T:   721101 	 St: c0251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   721101----T:   723706 	 St: c0071000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   723706----T:   726311 	 St: c025e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   726311----T:   728916 	 St: c007e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   728916----T:   731521 	 St: c025a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   731521----T:   734126 	 St: c007a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   734126----T:   736731 	 St: c0254000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   736731----T:   739336 	 St: c0074000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   739336----T:   741941 	 St: c0258000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   741941----T:   744546 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   744546----T:   747151 	 St: c025b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   747151----T:   749756 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   749756----T:   752361 	 St: c025f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   752361----T:   754966 	 St: c007f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   754966----T:   757571 	 St: c0255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   757571----T:   760176 	 St: c0075000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   760176----T:   762781 	 St: c025c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   762781----T:   765386 	 St: c007c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   765386----T:   767991 	 St: c0266000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   767991----T:   770596 	 St: c0086000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   770596----T:   773201 	 St: c0262000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   773201----T:   775806 	 St: c0082000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   775806----T:   778411 	 St: c026d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   778411----T:   781016 	 St: c008d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   781016----T:   783621 	 St: c0260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   783621----T:   786226 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   786226----T:   788831 	 St: c0269000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   788831----T:   791436 	 St: c0089000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   791436----T:   794041 	 St: c0267000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   794041----T:   796646 	 St: c0087000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   796646----T:   799251 	 St: c0263000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   799251----T:   801856 	 St: c0083000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   801856----T:   804461 	 St: c0261000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   804461----T:   807066 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   807066----T:   809671 	 St: c026e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   809671----T:   812276 	 St: c008e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   812276----T:   814881 	 St: c026a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   814881----T:   817486 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   817486----T:   820091 	 St: c0264000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   820091----T:   822696 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   822696----T:   825301 	 St: c0268000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   825301----T:   827906 	 St: c0088000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   827906----T:   830511 	 St: c026b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   830511----T:   833116 	 St: c008b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   833116----T:   835721 	 St: c026f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   835721----T:   838326 	 St: c008f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   838326----T:   840931 	 St: c0265000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   840931----T:   843536 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   843536----T:   846141 	 St: c026c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   846141----T:   848746 	 St: c008c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   848746----T:   851351 	 St: c0276000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   851351----T:   853956 	 St: c0096000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   853956----T:   856561 	 St: c0272000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   856561----T:   859166 	 St: c0092000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   859166----T:   861771 	 St: c027d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   861771----T:   864376 	 St: c009d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   864376----T:   866981 	 St: c0270000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   866981----T:   869586 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   869586----T:   872191 	 St: c0279000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   872191----T:   874796 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   874796----T:   877401 	 St: c0277000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   877401----T:   880006 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   880006----T:   882611 	 St: c0273000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   882611----T:   885216 	 St: c0093000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   885216----T:   887821 	 St: c0271000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   887821----T:   890426 	 St: c0091000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   890426----T:   893031 	 St: c027e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   893031----T:   895636 	 St: c009e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   895636----T:   898241 	 St: c027a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   898241----T:   900846 	 St: c009a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   900846----T:   903451 	 St: c0274000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   903451----T:   906056 	 St: c0094000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   906056----T:   908661 	 St: c0278000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   908661----T:   911266 	 St: c0098000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   911266----T:   913871 	 St: c027b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   913871----T:   916476 	 St: c009b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   916476----T:   919081 	 St: c027f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   919081----T:   921686 	 St: c009f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   921686----T:   924291 	 St: c0275000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   924291----T:   926896 	 St: c0095000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   926896----T:   929501 	 St: c027c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   929501----T:   932106 	 St: c009c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   932106----T:   934711 	 St: c0286000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   934711----T:   937316 	 St: c00a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   937316----T:   939921 	 St: c0282000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   939921----T:   942526 	 St: c00a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   942526----T:   945131 	 St: c028d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   945131----T:   947736 	 St: c00ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   947736----T:   950341 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   950341----T:   952946 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   952946----T:   955551 	 St: c0289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   955551----T:   958156 	 St: c00a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   958156----T:   960761 	 St: c0287000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   960761----T:   963366 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   963366----T:   965971 	 St: c0283000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   965971----T:   968576 	 St: c00a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   968576----T:   971181 	 St: c0281000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   971181----T:   973786 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   973786----T:   976391 	 St: c028e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   976391----T:   978996 	 St: c00ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   978996----T:   981601 	 St: c028a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   981601----T:   984206 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   984206----T:   986811 	 St: c0284000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   986811----T:   989416 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   989416----T:   992021 	 St: c0288000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   992021----T:   994626 	 St: c00a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   994626----T:   997231 	 St: c028b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   997231----T:   999836 	 St: c00ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   999836----T:  1002441 	 St: c028f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1002441----T:  1005046 	 St: c00af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1005046----T:  1007651 	 St: c0285000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1007651----T:  1010256 	 St: c00a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1010256----T:  1012861 	 St: c028c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1012861----T:  1015466 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1015466----T:  1018071 	 St: c0296000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1018071----T:  1020676 	 St: c00b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1020676----T:  1023281 	 St: c0292000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1023281----T:  1025886 	 St: c00b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1025886----T:  1028491 	 St: c029d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1028491----T:  1031096 	 St: c00bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1031096----T:  1033701 	 St: c0290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1033701----T:  1036306 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1036306----T:  1038911 	 St: c0299000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1038911----T:  1041516 	 St: c00b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1041516----T:  1044121 	 St: c0297000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1044121----T:  1046726 	 St: c00b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1046726----T:  1049331 	 St: c0293000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1049331----T:  1051936 	 St: c00b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1051936----T:  1054541 	 St: c0291000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1054541----T:  1057146 	 St: c00b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1057146----T:  1059751 	 St: c029e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1059751----T:  1062356 	 St: c00be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1062356----T:  1064961 	 St: c029a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1064961----T:  1067566 	 St: c00ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1067566----T:  1070171 	 St: c0294000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1070171----T:  1072776 	 St: c00b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1072776----T:  1075381 	 St: c0298000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1075381----T:  1077986 	 St: c00b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1077986----T:  1080591 	 St: c029b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1080591----T:  1083196 	 St: c00bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1083196----T:  1085801 	 St: c029f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1085801----T:  1088406 	 St: c00bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1088406----T:  1091011 	 St: c0295000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1091011----T:  1093616 	 St: c00b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1093616----T:  1096221 	 St: c029c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1096221----T:  1098826 	 St: c00bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1098826----T:  1101431 	 St: c02a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1101431----T:  1104036 	 St: c00c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1104036----T:  1106641 	 St: c02a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1106641----T:  1109246 	 St: c00c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1109246----T:  1111851 	 St: c02ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1111851----T:  1114456 	 St: c00cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1114456----T:  1117061 	 St: c02a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1117061----T:  1119666 	 St: c00c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1119666----T:  1122271 	 St: c02a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1122271----T:  1124876 	 St: c00c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1124876----T:  1127481 	 St: c02a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1127481----T:  1130086 	 St: c00c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1130086----T:  1132691 	 St: c02a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1132691----T:  1135296 	 St: c00c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1135296----T:  1137901 	 St: c02a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1137901----T:  1140506 	 St: c00c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1140506----T:  1143111 	 St: c02ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1143111----T:  1145716 	 St: c00ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1145716----T:  1148321 	 St: c02aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1148321----T:  1150926 	 St: c00ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1150926----T:  1153531 	 St: c02a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1153531----T:  1156136 	 St: c00c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1156136----T:  1158741 	 St: c02a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1158741----T:  1161346 	 St: c00c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1161346----T:  1163951 	 St: c02ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1163951----T:  1166556 	 St: c00cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1166556----T:  1169161 	 St: c02af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1169161----T:  1171766 	 St: c00cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1171766----T:  1174371 	 St: c02a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1174371----T:  1176976 	 St: c00c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1176976----T:  1179581 	 St: c02ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1179581----T:  1182186 	 St: c00cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1182186----T:  1184791 	 St: c02b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1184791----T:  1187396 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1187396----T:  1190001 	 St: c02b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1190001----T:  1192606 	 St: c00d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1192606----T:  1195211 	 St: c02bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1195211----T:  1197816 	 St: c00dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1197816----T:  1200421 	 St: c02b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1200421----T:  1203026 	 St: c00d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1203026----T:  1205631 	 St: c02b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1205631----T:  1208236 	 St: c00d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1208236----T:  1210841 	 St: c02b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1210841----T:  1213446 	 St: c00d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1213446----T:  1216051 	 St: c02b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1216051----T:  1218656 	 St: c00d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1218656----T:  1221261 	 St: c02b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1221261----T:  1223866 	 St: c00d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1223866----T:  1226471 	 St: c02be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1226471----T:  1229076 	 St: c00de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1229076----T:  1231681 	 St: c02ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1231681----T:  1234286 	 St: c00da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1234286----T:  1236891 	 St: c02b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1236891----T:  1239496 	 St: c00d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1239496----T:  1242101 	 St: c02b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1242101----T:  1244706 	 St: c00d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1244706----T:  1247311 	 St: c02bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1247311----T:  1249916 	 St: c00db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1249916----T:  1252521 	 St: c02bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1252521----T:  1255126 	 St: c00df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1255126----T:  1257731 	 St: c02b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1257731----T:  1260336 	 St: c00d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1260336----T:  1262941 	 St: c02bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1262941----T:  1265546 	 St: c00dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1265546----T:  1268151 	 St: c02c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1268151----T:  1270756 	 St: c00e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1270756----T:  1273361 	 St: c02c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1273361----T:  1275966 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1275966----T:  1278571 	 St: c02cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1278571----T:  1281176 	 St: c00ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1281176----T:  1283781 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1283781----T:  1286386 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1286386----T:  1288991 	 St: c02c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1288991----T:  1291596 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1291596----T:  1294201 	 St: c02c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1294201----T:  1296806 	 St: c00e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1296806----T:  1299411 	 St: c02c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1299411----T:  1302016 	 St: c00e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1302016----T:  1304621 	 St: c02c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1304621----T:  1307226 	 St: c00e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1307226----T:  1309831 	 St: c02ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1309831----T:  1312436 	 St: c00ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1312436----T:  1315041 	 St: c02ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1315041----T:  1317646 	 St: c00ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1317646----T:  1320251 	 St: c02c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1320251----T:  1322856 	 St: c00e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1322856----T:  1325461 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1325461----T:  1328066 	 St: c00e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1328066----T:  1330671 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1330671----T:  1333276 	 St: c00eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1333276----T:  1335881 	 St: c02cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1335881----T:  1338486 	 St: c00ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1338486----T:  1341091 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1341091----T:  1343696 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1343696----T:  1346301 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1346301----T:  1348906 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1348906----T:  1351511 	 St: c02d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1351511----T:  1354116 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1354116----T:  1356721 	 St: c02d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1356721----T:  1359326 	 St: c00f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1359326----T:  1361931 	 St: c02dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1361931----T:  1364536 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1364536----T:  1367141 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1367141----T:  1369746 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1369746----T:  1372351 	 St: c02d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1372351----T:  1374956 	 St: c00f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1374956----T:  1377561 	 St: c02d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1377561----T:  1380166 	 St: c00f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1380166----T:  1382771 	 St: c02d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1382771----T:  1385376 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1385376----T:  1387981 	 St: c02d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1387981----T:  1390586 	 St: c00f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1390586----T:  1393191 	 St: c02de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1393191----T:  1395796 	 St: c00fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1395796----T:  1398401 	 St: c02da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1398401----T:  1401006 	 St: c00fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1401006----T:  1403611 	 St: c02d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1403611----T:  1406216 	 St: c00f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1406216----T:  1408821 	 St: c02d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1408821----T:  1411426 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1411426----T:  1414031 	 St: c02db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1414031----T:  1416636 	 St: c00fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1416636----T:  1419241 	 St: c02df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1419241----T:  1421846 	 St: c00ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1421846----T:  1424451 	 St: c02d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1424451----T:  1427056 	 St: c00f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1427056----T:  1429661 	 St: c02dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1429661----T:  1432266 	 St: c00fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1432266----T:  1434871 	 St: c02e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1434871----T:  1437476 	 St: c0106000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1437476----T:  1440081 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1440081----T:  1442686 	 St: c0102000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1442686----T:  1445291 	 St: c02ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1445291----T:  1447896 	 St: c010d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1447896----T:  1450501 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1450501----T:  1453106 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1453106----T:  1455711 	 St: c02e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1455711----T:  1458316 	 St: c0109000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1458316----T:  1460921 	 St: c02e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1460921----T:  1463526 	 St: c0107000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1463526----T:  1466131 	 St: c02e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1466131----T:  1468736 	 St: c0103000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1468736----T:  1471341 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1471341----T:  1473946 	 St: c0101000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1473946----T:  1476551 	 St: c02ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1476551----T:  1479156 	 St: c010e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1479156----T:  1481761 	 St: c02ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1481761----T:  1484366 	 St: c010a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1484366----T:  1486971 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1486971----T:  1489576 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1489576----T:  1492181 	 St: c02e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1492181----T:  1494786 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1494786----T:  1497391 	 St: c02eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1497391----T:  1499996 	 St: c010b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1499996----T:  1502601 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1502601----T:  1505206 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1505206----T:  1507811 	 St: c02e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1507811----T:  1510416 	 St: c0105000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1510416----T:  1513021 	 St: c02ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1513021----T:  1515626 	 St: c010c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1515626----T:  1518231 	 St: c02f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1518231----T:  1520836 	 St: c0116000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1520836----T:  1523441 	 St: c02f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1523441----T:  1526046 	 St: c0112000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1526046----T:  1528651 	 St: c02fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1528651----T:  1531256 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1531256----T:  1533861 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1533861----T:  1536466 	 St: c0110000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1536466----T:  1539071 	 St: c02f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1539071----T:  1541676 	 St: c0119000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1541676----T:  1544281 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1544281----T:  1546886 	 St: c0117000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1546886----T:  1549491 	 St: c02f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1549491----T:  1552096 	 St: c0113000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1552096----T:  1554701 	 St: c02f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1554701----T:  1557306 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1557306----T:  1559911 	 St: c02fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1559911----T:  1562516 	 St: c011e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1562516----T:  1565121 	 St: c02fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1565121----T:  1567726 	 St: c011a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1567726----T:  1570331 	 St: c02f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1570331----T:  1572936 	 St: c0114000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1572936----T:  1575541 	 St: c02f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1575541----T:  1578146 	 St: c0118000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1578146----T:  1580751 	 St: c02fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1580751----T:  1583356 	 St: c011b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1583356----T:  1585961 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1585961----T:  1588566 	 St: c011f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1588566----T:  1591171 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1591171----T:  1593776 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1593776----T:  1596381 	 St: c02fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1596381----T:  1598986 	 St: c011c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1598986----T:  1601591 	 St: c0306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1601591----T:  1604196 	 St: c0126000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1604196----T:  1606801 	 St: c0302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1606801----T:  1609406 	 St: c0122000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1609406----T:  1612011 	 St: c030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1612011----T:  1614616 	 St: c012d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1614616----T:  1617221 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1617221----T:  1619826 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1619826----T:  1622431 	 St: c0309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1622431----T:  1625036 	 St: c0129000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1625036----T:  1627641 	 St: c0307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1627641----T:  1630246 	 St: c0127000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1630246----T:  1632851 	 St: c0303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1632851----T:  1635456 	 St: c0123000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1635456----T:  1638061 	 St: c0301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1638061----T:  1640666 	 St: c0121000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1640666----T:  1643271 	 St: c030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1643271----T:  1645876 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1645876----T:  1648481 	 St: c030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1648481----T:  1651086 	 St: c012a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1651086----T:  1653691 	 St: c0304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1653691----T:  1656296 	 St: c0124000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1656296----T:  1658901 	 St: c0308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1658901----T:  1661506 	 St: c0128000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1661506----T:  1664111 	 St: c030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1664111----T:  1666716 	 St: c012b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1666716----T:  1669321 	 St: c030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1669321----T:  1671926 	 St: c012f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1671926----T:  1674531 	 St: c0305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1674531----T:  1677136 	 St: c0125000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1677136----T:  1679741 	 St: c030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1679741----T:  1682346 	 St: c012c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1682346----T:  1684951 	 St: c0316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1684951----T:  1687556 	 St: c0136000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1687556----T:  1690161 	 St: c0312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1690161----T:  1692766 	 St: c0132000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1692766----T:  1695371 	 St: c031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1695371----T:  1697976 	 St: c013d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1697976----T:  1700581 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1700581----T:  1703186 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1703186----T:  1705791 	 St: c0319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1705791----T:  1708396 	 St: c0139000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1708396----T:  1711001 	 St: c0317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1711001----T:  1713606 	 St: c0137000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1713606----T:  1716211 	 St: c0313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1716211----T:  1718816 	 St: c0133000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1718816----T:  1721421 	 St: c0311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1721421----T:  1724026 	 St: c0131000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1724026----T:  1726631 	 St: c031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1726631----T:  1729236 	 St: c013e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1729236----T:  1731841 	 St: c031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1731841----T:  1734446 	 St: c013a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1734446----T:  1737051 	 St: c0314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1737051----T:  1739656 	 St: c0134000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1739656----T:  1742261 	 St: c0318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1742261----T:  1744866 	 St: c0138000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1744866----T:  1747471 	 St: c031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1747471----T:  1750076 	 St: c013b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1750076----T:  1752681 	 St: c031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1752681----T:  1755286 	 St: c013f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1755286----T:  1757891 	 St: c0315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1757891----T:  1760496 	 St: c0135000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1760496----T:  1763101 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1763101----T:  1765706 	 St: c013c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1765706----T:  1768311 	 St: c0326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1768311----T:  1770916 	 St: c0146000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1770916----T:  1773521 	 St: c0322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1773521----T:  1776126 	 St: c0142000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1776126----T:  1778731 	 St: c032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1778731----T:  1781336 	 St: c014d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1781336----T:  1783941 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1783941----T:  1786546 	 St: c0140000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1786546----T:  1789151 	 St: c0329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1789151----T:  1791756 	 St: c0149000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1791756----T:  1794361 	 St: c0327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1794361----T:  1796966 	 St: c0147000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1796966----T:  1799571 	 St: c0323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1799571----T:  1802176 	 St: c0143000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1802176----T:  1804781 	 St: c0321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1804781----T:  1807386 	 St: c0141000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1807386----T:  1809991 	 St: c032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1809991----T:  1812596 	 St: c014e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1812596----T:  1815201 	 St: c032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1815201----T:  1817806 	 St: c014a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1817806----T:  1820411 	 St: c0324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1820411----T:  1823016 	 St: c0144000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1823016----T:  1825621 	 St: c0328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1825621----T:  1828226 	 St: c0148000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1828226----T:  1830831 	 St: c032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1830831----T:  1833436 	 St: c014b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1833436----T:  1836041 	 St: c032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1836041----T:  1838646 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1838646----T:  1841251 	 St: c0325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1841251----T:  1843856 	 St: c0145000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1843856----T:  1846461 	 St: c032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1846461----T:  1849066 	 St: c014c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1849066----T:  1851671 	 St: c0336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1851671----T:  1854276 	 St: c0156000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1854276----T:  1856881 	 St: c0332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1856881----T:  1859486 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1859486----T:  1862091 	 St: c033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1862091----T:  1864696 	 St: c015d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1864696----T:  1867301 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1867301----T:  1869906 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1869906----T:  1872511 	 St: c0339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1872511----T:  1875116 	 St: c0159000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1875116----T:  1877721 	 St: c0337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1877721----T:  1880326 	 St: c0157000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1880326----T:  1882931 	 St: c0333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1882931----T:  1885536 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1885536----T:  1888141 	 St: c0331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1888141----T:  1890746 	 St: c0151000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1890746----T:  1893351 	 St: c033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1893351----T:  1895956 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1895956----T:  1898561 	 St: c033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1898561----T:  1901166 	 St: c015a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1901166----T:  1903771 	 St: c0334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1903771----T:  1906376 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1906376----T:  1908981 	 St: c0338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1908981----T:  1911586 	 St: c0158000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1911586----T:  1914191 	 St: c033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1914191----T:  1916796 	 St: c015b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1916796----T:  1919401 	 St: c033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1919401----T:  1922006 	 St: c015f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1922006----T:  1924611 	 St: c0335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1924611----T:  1927216 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1927216----T:  1929821 	 St: c033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1929821----T:  1932426 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1932426----T:  1935031 	 St: c0346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1935031----T:  1937636 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1937636----T:  1940241 	 St: c0342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1940241----T:  1942846 	 St: c0162000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1942846----T:  1945451 	 St: c034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1945451----T:  1948056 	 St: c016d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1948056----T:  1950661 	 St: c0340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1950661----T:  1953266 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1953266----T:  1955871 	 St: c0349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1955871----T:  1958476 	 St: c0169000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1958476----T:  1961081 	 St: c0347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1961081----T:  1963686 	 St: c0167000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1963686----T:  1966291 	 St: c0343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1966291----T:  1968896 	 St: c0163000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1968896----T:  1971501 	 St: c0341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1971501----T:  1974106 	 St: c0161000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1974106----T:  1976711 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1976711----T:  1979316 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1979316----T:  1981921 	 St: c034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1981921----T:  1984526 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1984526----T:  1987131 	 St: c0344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1987131----T:  1989736 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1989736----T:  1992341 	 St: c0348000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1992341----T:  1994946 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1994946----T:  1997551 	 St: c034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1997551----T:  2000156 	 St: c016b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2000156----T:  2002761 	 St: c034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2002761----T:  2005366 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2005366----T:  2007971 	 St: c0345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2007971----T:  2010576 	 St: c0165000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2010576----T:  2013181 	 St: c034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2013181----T:  2015786 	 St: c016c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2015786----T:  2018391 	 St: c0356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2018391----T:  2020996 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2020996----T:  2023601 	 St: c0352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2023601----T:  2026206 	 St: c0172000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2026206----T:  2028811 	 St: c035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2028811----T:  2031416 	 St: c017d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2031416----T:  2034021 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2034021----T:  2036626 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2036626----T:  2039231 	 St: c0359000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2039231----T:  2041836 	 St: c0179000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2041836----T:  2044441 	 St: c0357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2044441----T:  2047046 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2047046----T:  2049651 	 St: c0353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2049651----T:  2052256 	 St: c0173000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2052256----T:  2054861 	 St: c0351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2054861----T:  2057466 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2057466----T:  2060071 	 St: c035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2060071----T:  2062676 	 St: c017e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2062676----T:  2065281 	 St: c035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2065281----T:  2067886 	 St: c017a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2067886----T:  2070491 	 St: c0354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2070491----T:  2073096 	 St: c0174000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2073096----T:  2075701 	 St: c0358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2075701----T:  2078306 	 St: c0178000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2078306----T:  2080911 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2080911----T:  2083516 	 St: c017b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2083516----T:  2086121 	 St: c035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2086121----T:  2088726 	 St: c017f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2088726----T:  2091331 	 St: c0355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2091331----T:  2093936 	 St: c0175000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2093936----T:  2096541 	 St: c035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2096541----T:  2099146 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2099146----T:  2101751 	 St: c0366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2101751----T:  2104356 	 St: c0186000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2104356----T:  2106961 	 St: c0362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2106961----T:  2109566 	 St: c0182000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2109566----T:  2112171 	 St: c036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2112171----T:  2114776 	 St: c018d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2114776----T:  2117381 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2117381----T:  2119986 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2119986----T:  2122591 	 St: c0369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2122591----T:  2125196 	 St: c0189000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2125196----T:  2127801 	 St: c0367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2127801----T:  2130406 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2130406----T:  2133011 	 St: c0363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2133011----T:  2135616 	 St: c0183000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2135616----T:  2138221 	 St: c0361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2138221----T:  2140826 	 St: c0181000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2140826----T:  2143431 	 St: c036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2143431----T:  2146036 	 St: c018e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2146036----T:  2148641 	 St: c036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2148641----T:  2151246 	 St: c018a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2151246----T:  2153851 	 St: c0364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2153851----T:  2156456 	 St: c0184000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2156456----T:  2159061 	 St: c0368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2159061----T:  2161666 	 St: c0188000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2161666----T:  2164271 	 St: c036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2164271----T:  2166876 	 St: c018b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2166876----T:  2169481 	 St: c036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2169481----T:  2172086 	 St: c018f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2172086----T:  2174691 	 St: c0365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2174691----T:  2177296 	 St: c0185000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2177296----T:  2179901 	 St: c036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2179901----T:  2182506 	 St: c018c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2182506----T:  2185111 	 St: c0376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2185111----T:  2187716 	 St: c0196000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2187716----T:  2190321 	 St: c0372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2190321----T:  2192926 	 St: c0192000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2192926----T:  2195531 	 St: c037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2195531----T:  2198136 	 St: c019d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2198136----T:  2200741 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2200741----T:  2203346 	 St: c0190000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2203346----T:  2205951 	 St: c0379000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2205951----T:  2208556 	 St: c0199000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2208556----T:  2211161 	 St: c0377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2211161----T:  2213766 	 St: c0197000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2213766----T:  2216371 	 St: c0373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2216371----T:  2218976 	 St: c0193000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2218976----T:  2221581 	 St: c0371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2221581----T:  2224186 	 St: c0191000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2224186----T:  2226791 	 St: c037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2226791----T:  2229396 	 St: c019e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2229396----T:  2232001 	 St: c037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2232001----T:  2234606 	 St: c019a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2234606----T:  2237211 	 St: c0374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2237211----T:  2239816 	 St: c0194000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2239816----T:  2242421 	 St: c0378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2242421----T:  2245026 	 St: c0198000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2245026----T:  2247631 	 St: c037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2247631----T:  2250236 	 St: c019b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2250236----T:  2252841 	 St: c037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2252841----T:  2255446 	 St: c019f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2255446----T:  2258051 	 St: c0375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2258051----T:  2260656 	 St: c0195000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2260656----T:  2263261 	 St: c037c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2263261----T:  2265866 	 St: c019c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2265866----T:  2268471 	 St: c0386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2268471----T:  2271076 	 St: c01a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2271076----T:  2273681 	 St: c0382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2273681----T:  2276286 	 St: c01a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2276286----T:  2278891 	 St: c038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2278891----T:  2281496 	 St: c01ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2281496----T:  2284101 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2284101----T:  2286706 	 St: c01a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2286706----T:  2289311 	 St: c0389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2289311----T:  2291916 	 St: c01a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2291916----T:  2294521 	 St: c0387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2294521----T:  2297126 	 St: c01a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2297126----T:  2299731 	 St: c0383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2299731----T:  2302336 	 St: c01a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2302336----T:  2304941 	 St: c0381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2304941----T:  2307546 	 St: c01a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2307546----T:  2310151 	 St: c038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2310151----T:  2312756 	 St: c01ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2312756----T:  2315361 	 St: c038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2315361----T:  2317966 	 St: c01aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2317966----T:  2320571 	 St: c0384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2320571----T:  2323176 	 St: c01a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2323176----T:  2325781 	 St: c0388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2325781----T:  2328386 	 St: c01a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2328386----T:  2330991 	 St: c038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2330991----T:  2333596 	 St: c01ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2333596----T:  2336201 	 St: c038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2336201----T:  2338806 	 St: c01af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2338806----T:  2341411 	 St: c0385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2341411----T:  2344016 	 St: c01a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2344016----T:  2346621 	 St: c038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2346621----T:  2349226 	 St: c01ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2349226----T:  2351831 	 St: c0396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2351831----T:  2354436 	 St: c01b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2354436----T:  2357041 	 St: c0392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2357041----T:  2359646 	 St: c01b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2359646----T:  2362251 	 St: c039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2362251----T:  2364856 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2364856----T:  2367461 	 St: c0390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2367461----T:  2370066 	 St: c01b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2370066----T:  2372671 	 St: c0399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2372671----T:  2375276 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2375276----T:  2377881 	 St: c0397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2377881----T:  2380486 	 St: c01b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2380486----T:  2383091 	 St: c0393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2383091----T:  2385696 	 St: c01b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2385696----T:  2388301 	 St: c0391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2388301----T:  2390906 	 St: c01b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2390906----T:  2393511 	 St: c039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2393511----T:  2396116 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2396116----T:  2398721 	 St: c039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2398721----T:  2401326 	 St: c01ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2401326----T:  2403931 	 St: c0394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2403931----T:  2406536 	 St: c01b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2406536----T:  2409141 	 St: c0398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2409141----T:  2411746 	 St: c01b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2411746----T:  2414351 	 St: c039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2414351----T:  2416956 	 St: c01bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2416956----T:  2419561 	 St: c039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2419561----T:  2422166 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2422166----T:  2424771 	 St: c0395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2424771----T:  2427376 	 St: c01b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2427376----T:  2429981 	 St: c039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2429981----T:  2432586 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2432586----T:  2435191 	 St: c03a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2435191----T:  2437796 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2437796----T:  2440401 	 St: c03a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2440401----T:  2443006 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2443006----T:  2445611 	 St: c03ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2445611----T:  2448216 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2448216----T:  2450821 	 St: c03a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2450821----T:  2453426 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2453426----T:  2456031 	 St: c03a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2456031----T:  2458636 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2458636----T:  2461241 	 St: c03a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2461241----T:  2463846 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2463846----T:  2466451 	 St: c03a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2466451----T:  2469056 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2469056----T:  2471661 	 St: c03a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2471661----T:  2474266 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2474266----T:  2476871 	 St: c03ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2476871----T:  2479476 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2479476----T:  2482081 	 St: c03aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2482081----T:  2484686 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2484686----T:  2487291 	 St: c03a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2487291----T:  2489896 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2489896----T:  2492501 	 St: c03a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2492501----T:  2495106 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2495106----T:  2497711 	 St: c03ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2497711----T:  2500316 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2500316----T:  2502921 	 St: c03af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2502921----T:  2505526 	 St: c01cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2505526----T:  2508131 	 St: c03a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2508131----T:  2510736 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2510736----T:  2513341 	 St: c03ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2513341----T:  2515946 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2515946----T:  2518551 	 St: c03b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2518551----T:  2521156 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2521156----T:  2523761 	 St: c03b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2523761----T:  2526366 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2526366----T:  2528971 	 St: c03bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2528971----T:  2531576 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2531576----T:  2534181 	 St: c03b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2534181----T:  2536786 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2536786----T:  2539391 	 St: c03b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2539391----T:  2541996 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2541996----T:  2544601 	 St: c03b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2544601----T:  2547206 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2547206----T:  2549811 	 St: c03b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2549811----T:  2552416 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2552416----T:  2555021 	 St: c03b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2555021----T:  2557626 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2557626----T:  2560231 	 St: c03be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2560231----T:  2562836 	 St: c01de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2562836----T:  2565441 	 St: c03ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2565441----T:  2568046 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2568046----T:  2570651 	 St: c03b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2570651----T:  2573256 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2573256----T:  2575861 	 St: c03b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2575861----T:  2578466 	 St: c01d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2578466----T:  2581071 	 St: c03bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2581071----T:  2583676 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2583676----T:  2586281 	 St: c03bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2586281----T:  2588886 	 St: c01df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2588886----T:  2591491 	 St: c03b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2591491----T:  2594096 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2594096----T:  2596701 	 St: c03bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2596701----T:  2599306 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2599306----T:  2601911 	 St: c03c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2601911----T:  2604516 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2604516----T:  2607121 	 St: c03c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2607121----T:  2609726 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2609726----T:  2612331 	 St: c03cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2612331----T:  2614936 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2614936----T:  2617541 	 St: c03c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2617541----T:  2620146 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2620146----T:  2622751 	 St: c03c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2622751----T:  2625356 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2625356----T:  2627961 	 St: c03c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2627961----T:  2630566 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2630566----T:  2633171 	 St: c03c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2633171----T:  2635776 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2635776----T:  2638381 	 St: c03c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2638381----T:  2640986 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2640986----T:  2643591 	 St: c03ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2643591----T:  2646196 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2646196----T:  2648801 	 St: c03ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2648801----T:  2651406 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2651406----T:  2654011 	 St: c03c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2654011----T:  2656616 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2656616----T:  2659221 	 St: c03c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2659221----T:  2661826 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2661826----T:  2664431 	 St: c03cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2664431----T:  2667036 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2667036----T:  2669641 	 St: c03cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2669641----T:  2672246 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2672246----T:  2674851 	 St: c03c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2674851----T:  2677456 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2677456----T:  2680061 	 St: c03cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2680061----T:  2682666 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2682666----T:  2685271 	 St: c03d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2685271----T:  2687876 	 St: c01f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2687876----T:  2690481 	 St: c03d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2690481----T:  2693086 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2693086----T:  2695691 	 St: c03dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2695691----T:  2698296 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2698296----T:  2700901 	 St: c03d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2700901----T:  2703506 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2703506----T:  2706111 	 St: c03d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2706111----T:  2708716 	 St: c01f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2708716----T:  2711321 	 St: c03d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2711321----T:  2713926 	 St: c01f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2713926----T:  2716531 	 St: c03d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2716531----T:  2719136 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2719136----T:  2721741 	 St: c03d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2721741----T:  2724346 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2724346----T:  2726951 	 St: c03de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2726951----T:  2729556 	 St: c01fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2729556----T:  2732161 	 St: c03da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2732161----T:  2734766 	 St: c01fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2734766----T:  2737371 	 St: c03d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2737371----T:  2739976 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2739976----T:  2742581 	 St: c03d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2742581----T:  2745186 	 St: c01f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2745186----T:  2747791 	 St: c03db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2747791----T:  2750396 	 St: c01fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2750396----T:  2753001 	 St: c03df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2753001----T:  2755606 	 St: c01ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2755606----T:  2758211 	 St: c03d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2758211----T:  2760816 	 St: c01f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2760816----T:  2763421 	 St: c03dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2763421----T:  2766026 	 St: c01fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2766026----T:  2768631 	 St: c03e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2768631----T:  2771236 	 St: c03e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2771236----T:  2773841 	 St: c03ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2773841----T:  2776446 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2776446----T:  2779051 	 St: c03e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2779051----T:  2781656 	 St: c03e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2781656----T:  2784261 	 St: c03e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2784261----T:  2786866 	 St: c03e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2786866----T:  2789471 	 St: c03ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2789471----T:  2792076 	 St: c03ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2792076----T:  2794681 	 St: c03e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2794681----T:  2797286 	 St: c03e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2797286----T:  2799891 	 St: c03eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2799891----T:  2802496 	 St: c03ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2802496----T:  2805101 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2805101----T:  2807706 	 St: c03ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3030148----T:  3115144 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(57.390953)
F:  3030532----T:  3033137 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3033137----T:  3035742 	 St: c0203000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3035742----T:  3038347 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3038347----T:  3040952 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3040952----T:  3043557 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3043557----T:  3046162 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3046162----T:  3048767 	 St: c020c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3048767----T:  3051372 	 St: c020d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3051372----T:  3053977 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3053977----T:  3056582 	 St: c0209000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3056582----T:  3059187 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3059187----T:  3061792 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3061792----T:  3064397 	 St: c0207000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3064397----T:  3067002 	 St: c0208000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3067002----T:  3069607 	 St: c020e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3069607----T:  3072212 	 St: c020f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3072212----T:  3074817 	 St: c03f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3074817----T:  3077422 	 St: c03f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3077422----T:  3080027 	 St: c03f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3080027----T:  3082632 	 St: c03f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3082632----T:  3085237 	 St: c03f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3085237----T:  3087842 	 St: c03fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3087842----T:  3090447 	 St: c03fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3090447----T:  3093052 	 St: c03fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3093052----T:  3095657 	 St: c03fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3095657----T:  3098262 	 St: c03f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3098262----T:  3100867 	 St: c03f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3100867----T:  3103472 	 St: c03f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3103472----T:  3106077 	 St: c03f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3106077----T:  3108682 	 St: c03f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3108682----T:  3111287 	 St: c03fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3111287----T:  3113892 	 St: c03ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3337294----T:  3378178 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(27.605671)
F:  3600328----T:  3642274 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(28.322756)
F:  3864424----T:  3905868 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(27.983795)
F:  4128018----T:  4169637 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(28.101957)
F:  4391787----T:  4433305 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(28.033760)
F:  4655455----T:  4695011 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(26.708981)
F:  4917161----T:  4956145 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(26.322756)
F:  5178295----T:  5217823 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(26.690075)
F:  5439973----T:  5478970 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(26.331533)
F:  5701120----T:  5740493 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(26.585415)
F:  5962643----T:  6001545 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(26.267387)
F:  6223695----T:  6263170 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(26.654287)
F:  6485320----T:  6524148 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(26.217421)
F:  6746298----T:  6785533 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(26.492235)
F:  7007683----T:  7046621 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(26.291695)
F:  7268771----T:  7307956 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(26.458473)
F:  7530106----T:  7568853 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(26.162727)
F:  7791003----T:  7830441 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(26.629305)
F:  8052591----T:  8091438 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(26.230249)
F:  8313588----T:  8352683 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(26.397705)
F:  8574833----T:  8613721 	 	 	 Kl: 23 	 Sm: 0 	 T: kernel_launch(26.257935)
F:  8835871----T:  8875088 	 	 	 Kl: 24 	 Sm: 0 	 T: kernel_launch(26.480082)
F:  9097238----T:  9136013 	 	 	 Kl: 25 	 Sm: 0 	 T: kernel_launch(26.181635)
F:  9358163----T:  9397312 	 	 	 Kl: 26 	 Sm: 0 	 T: kernel_launch(26.434166)
F:  9619462----T:  9658223 	 	 	 Kl: 27 	 Sm: 0 	 T: kernel_launch(26.172180)
F:  9880373----T:  9919406 	 	 	 Kl: 28 	 Sm: 0 	 T: kernel_launch(26.355841)
F: 10141556----T: 10180524 	 	 	 Kl: 29 	 Sm: 0 	 T: kernel_launch(26.311951)
F: 10402674----T: 10442016 	 	 	 Kl: 30 	 Sm: 0 	 T: kernel_launch(26.564484)
F: 10664166----T: 10702932 	 	 	 Kl: 31 	 Sm: 0 	 T: kernel_launch(26.175556)
F: 10925082----T: 10964486 	 	 	 Kl: 32 	 Sm: 0 	 T: kernel_launch(26.606346)
F: 11186636----T: 11225484 	 	 	 Kl: 33 	 Sm: 0 	 T: kernel_launch(26.230925)
F: 11447634----T: 11486962 	 	 	 Kl: 34 	 Sm: 0 	 T: kernel_launch(26.555031)
F: 11709112----T: 11747862 	 	 	 Kl: 35 	 Sm: 0 	 T: kernel_launch(26.164753)
F: 11970012----T: 12009393 	 	 	 Kl: 36 	 Sm: 0 	 T: kernel_launch(26.590816)
F: 12231543----T: 12270376 	 	 	 Kl: 37 	 Sm: 0 	 T: kernel_launch(26.220797)
F: 12492526----T: 12531984 	 	 	 Kl: 38 	 Sm: 0 	 T: kernel_launch(26.642809)
F: 12754134----T: 12792999 	 	 	 Kl: 39 	 Sm: 0 	 T: kernel_launch(26.242403)
F: 13015149----T: 13054447 	 	 	 Kl: 40 	 Sm: 0 	 T: kernel_launch(26.534773)
F: 13054447----T: 13057052 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13054447----T: 13062687 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13065292----T: 13067897 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13065292----T: 13073532 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13076137----T: 13078742 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13076137----T: 13091832 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 13094437----T: 13097042 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13094437----T: 13125160 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 13127765----T: 13130370 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13127765----T: 13188601 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 13191206----T: 13193811 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13191206----T: 13312295 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 13314900----T: 13317505 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13314900----T: 13323140 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13325745----T: 13328350 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13325745----T: 13333985 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13336590----T: 13339195 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13336590----T: 13352285 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 13354890----T: 13357495 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13354890----T: 13385613 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 13388218----T: 13390823 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13388218----T: 13449054 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 13451659----T: 13454264 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13451659----T: 13542620 	 St: 0 Sz: 782336 	 Sm: 0 	 T: device_sync(61.418636)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 4168447(cycle), 2814.616455(us)
Tot_kernel_exec_time_and_fault_time: 72412927(cycle), 48894.617188(us)
Tot_memcpy_h2d_time: 2667520(cycle), 1801.161377(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 2667520(cycle), 1801.161377(us)
Tot_devicesync_time: 490778(cycle), 331.382843(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 490778(cycle), 331.382843(us)
GPGPU-Sim: *** exit detected ***
