// Seed: 657112718
module module_0 (
    input wand id_0,
    output tri1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input wor id_6,
    input tri id_7,
    output wand id_8,
    output tri0 id_9
);
  assign id_1 = id_2;
  wire id_11;
  assign id_1 = 1'b0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output wire id_2,
    input wire id_3,
    output wire id_4,
    input wire id_5,
    input tri0 id_6,
    output tri0 id_7,
    input supply1 id_8,
    input wor id_9
    , id_33,
    input wand id_10,
    input wor id_11,
    input wor id_12,
    input uwire id_13,
    input supply1 id_14,
    input supply1 id_15,
    output tri1 id_16,
    output supply0 id_17,
    input tri1 id_18,
    input wand id_19,
    input uwire id_20,
    input tri0 id_21,
    input wor id_22
    , id_34,
    input supply1 id_23,
    output wire id_24,
    output wor id_25,
    input supply0 id_26,
    input supply0 id_27,
    output supply1 id_28,
    input supply1 id_29,
    input wire id_30,
    output uwire id_31
);
  wire id_35 = id_33;
  assign id_17 = 0 - 1;
  uwire id_36;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_8,
      id_17,
      id_5,
      id_12,
      id_20,
      id_19,
      id_12,
      id_9,
      id_25,
      id_7
  );
  assign id_36 = 1'b0;
endmodule
