static void F_1 ( struct V_1 * V_2 )\r\n{\r\nF_2 ( V_2 , V_3 , F_3 ( 2 ) | F_3 ( 1 ) | F_3 ( 0 ) ) ;\r\nF_4 ( V_2 , V_4 , F_3 ( 2 ) , F_3 ( 2 ) ) ;\r\n}\r\nstatic void F_5 ( struct V_1 * V_5 , int V_6 )\r\n{\r\nint V_7 = F_6 ( V_5 , V_8 ) ;\r\nif ( V_6 ) {\r\nV_7 |= ( V_9 | V_10 ) ;\r\nV_7 &= ( ~ V_11 ) ;\r\n} else {\r\nV_7 &= ( ~ V_10 ) ;\r\n}\r\nF_2 ( V_5 , V_8 , V_7 ) ;\r\n}\r\nstatic int F_7 ( struct V_1 * V_5 )\r\n{\r\nint V_12 , V_7 ;\r\nV_7 = F_6 ( V_5 , V_8 ) ;\r\nif ( ( V_7 & V_9 ) == 0 )\r\nreturn 0 ;\r\nfor ( V_12 = 0 ; V_12 < V_13 ; V_12 ++ ) {\r\nV_7 = F_6 ( V_5 ,\r\nV_14 + V_12 ) ;\r\nif ( V_7 & V_15 )\r\nbreak;\r\n}\r\nreturn ( V_12 == V_13 ) ? ( - V_16 ) : V_12 ;\r\n}\r\nstatic int F_8 ( struct V_1 * V_5 )\r\n{\r\nint V_17 , V_18 ;\r\nint V_7 ;\r\nint V_19 ;\r\nV_19 = F_7 ( V_5 ) ;\r\nif ( V_19 < 0 ) {\r\nF_9 ( L_1 ) ;\r\nreturn V_19 ;\r\n}\r\nV_17 = V_14 + V_19 ;\r\nif ( ! ( V_19 == 0 || V_19 == V_20 ) ) {\r\nV_7 = F_6 ( V_5 , V_17 ) ;\r\nF_2 ( V_5 , V_17 , V_7 & 0xEF ) ;\r\nV_17 ++ ;\r\nV_19 ++ ;\r\n}\r\nF_2 ( V_5 , V_17 ,\r\nV_21 | 0x10 ) ;\r\nV_18 = V_22 + 2 * V_19 ;\r\nF_10 ( L_2 , V_18 ) ;\r\nF_5 ( V_5 , 1 ) ;\r\nreturn V_18 ;\r\n}\r\nstatic unsigned int F_11 ( struct V_1 * V_2 )\r\n{\r\nT_1 V_23 = F_8 ( V_2 ) ;\r\nT_1 V_24 , V_25 ;\r\nunsigned int V_26 ;\r\nF_1 ( V_2 ) ;\r\nF_2 ( V_2 , V_27 , 0x05 ) ;\r\nF_2 ( V_2 , V_27 , 0x04 ) ;\r\nF_12 ( 1000 ) ;\r\nV_24 = F_6 ( V_2 , V_23 ) ;\r\nV_23 ++ ;\r\nV_25 = F_6 ( V_2 , V_23 ) ;\r\nV_26 = ( V_24 << 2 ) + ( V_25 & 3 ) ;\r\nV_26 = ( V_26 * V_28 ) / 1000 ;\r\nF_10 ( L_3 , V_26 ) ;\r\nreturn V_26 ;\r\n}\r\nstatic int F_13 ( void * V_29 , unsigned int V_30 , unsigned int * V_6 )\r\n{\r\nT_2 V_7 = 0 ;\r\nint V_31 ;\r\nV_31 = F_14 ( V_30 , & V_7 ) ;\r\nif ( V_31 == 0 )\r\n* V_6 = V_7 ;\r\nreturn V_31 ;\r\n}\r\nstatic int F_15 ( void * V_29 , unsigned int V_30 , unsigned int V_7 )\r\n{\r\nreturn F_16 ( V_30 , V_7 ) ;\r\n}\r\nstatic int F_17 ( struct V_1 * V_2 ,\r\nenum V_32 V_33 )\r\n{\r\nswitch ( V_33 ) {\r\ncase V_34 :\r\nbreak;\r\ncase V_35 :\r\nif ( F_18 ( V_2 ) == V_36 ) {\r\nF_10 ( L_4 ) ;\r\nF_2 ( V_2 , V_37 , F_3 ( 5 ) ) ;\r\nF_4 ( V_2 , V_38 ,\r\nF_3 ( 0 ) , F_3 ( 0 ) ) ;\r\n}\r\nbreak;\r\ncase V_36 :\r\nswitch ( F_18 ( V_2 ) ) {\r\ncase V_39 :\r\nF_10 ( L_5 ) ;\r\nF_2 ( V_2 , V_3 ,\r\nF_3 ( 2 ) | F_3 ( 1 ) | F_3 ( 0 ) ) ;\r\nF_12 ( 1 ) ;\r\nbreak;\r\ncase V_35 :\r\nF_10 ( L_6 ) ;\r\nF_4 ( V_2 , V_38 , F_3 ( 0 ) , 0 ) ;\r\nF_2 ( V_2 , V_37 , 0 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nbreak;\r\ncase V_39 :\r\nF_10 ( L_7 ) ;\r\nF_2 ( V_2 , V_3 , F_3 ( 3 ) ) ;\r\nbreak;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_19 ( struct V_40 * V_41 ,\r\nstruct V_42 * V_43 , int V_44 )\r\n{\r\nstruct V_1 * V_2 = F_20 ( V_41 -> V_45 ) ;\r\nif ( F_21 ( V_44 ) ) {\r\nF_10 ( L_8 ) ;\r\nF_2 ( V_2 , V_46 , 0x3D ) ;\r\nF_2 ( V_2 , V_47 , 0x3F ) ;\r\nF_12 ( 1 ) ;\r\n} else if ( F_22 ( V_44 ) ) {\r\nF_10 ( L_9 ) ;\r\nF_2 ( V_2 , V_46 , 0xC4 ) ;\r\nF_2 ( V_2 , V_47 , 0x04 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_23 ( struct V_40 * V_41 ,\r\nstruct V_42 * V_43 , int V_44 )\r\n{\r\nstruct V_1 * V_2 = F_20 ( V_41 -> V_45 ) ;\r\nif ( F_21 ( V_44 ) ) {\r\nF_10 ( L_10 ) ;\r\nF_2 ( V_2 , V_48 , 0x27 ) ;\r\nF_12 ( 1 ) ;\r\n} else if ( F_22 ( V_44 ) ) {\r\nF_10 ( L_11 ) ;\r\nF_2 ( V_2 , V_48 , 0x24 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_24 ( struct V_40 * V_41 ,\r\nstruct V_42 * V_49 , int V_44 )\r\n{\r\nstruct V_1 * V_2 = F_20 ( V_41 -> V_45 ) ;\r\nunsigned int V_50 = 0 , V_51 = 0 , V_52 = 0 ;\r\nif ( F_21 ( V_44 ) ) {\r\nV_50 = F_3 ( 5 ) | F_3 ( 4 ) ;\r\nV_51 = F_3 ( 0 ) ;\r\nV_52 = F_3 ( 7 ) ;\r\n}\r\nF_4 ( V_2 , V_4 , F_3 ( 5 ) | F_3 ( 4 ) , V_50 ) ;\r\nF_4 ( V_2 , V_53 , F_3 ( 0 ) , V_51 ) ;\r\nF_4 ( V_2 , V_53 , F_3 ( 7 ) , V_52 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_25 ( struct V_40 * V_41 ,\r\nstruct V_42 * V_49 , int V_44 )\r\n{\r\nstruct V_1 * V_2 = F_20 ( V_41 -> V_45 ) ;\r\nunsigned int V_50 = 0 , V_51 = 0 , V_52 = 0 ;\r\nif ( F_21 ( V_44 ) ) {\r\nV_50 = F_3 ( 5 ) | F_3 ( 4 ) ;\r\nV_51 = F_3 ( 2 ) ;\r\nV_52 = F_3 ( 1 ) ;\r\n}\r\nF_4 ( V_2 , V_4 , F_3 ( 5 ) | F_3 ( 4 ) , V_50 ) ;\r\nF_4 ( V_2 , V_53 , F_3 ( 2 ) , V_51 ) ;\r\nF_4 ( V_2 , V_54 , F_3 ( 1 ) , V_52 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_26 ( struct V_40 * V_41 ,\r\nstruct V_42 * V_49 , int V_44 )\r\n{\r\nstruct V_1 * V_2 = F_20 ( V_41 -> V_45 ) ;\r\nunsigned int V_50 = 0 ;\r\nif ( F_21 ( V_44 ) )\r\nV_50 = F_3 ( 7 ) | F_3 ( 6 ) ;\r\nF_4 ( V_2 , V_4 , F_3 ( 7 ) | F_3 ( 6 ) , V_50 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_27 ( struct V_55 * V_56 , int V_57 )\r\n{\r\nF_4 ( V_56 -> V_2 ,\r\nV_58 , F_3 ( 7 ) , ( ! V_57 << 7 ) ) ;\r\nF_4 ( V_56 -> V_2 ,\r\nV_59 , F_3 ( 7 ) , ( ! V_57 << 7 ) ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_28 ( struct V_55 * V_56 , int V_57 )\r\n{\r\nF_4 ( V_56 -> V_2 ,\r\nV_60 , F_3 ( 7 ) , ( ! V_57 << 7 ) ) ;\r\nF_4 ( V_56 -> V_2 ,\r\nV_61 , F_3 ( 7 ) , ( ! V_57 << 7 ) ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_29 ( struct V_62 * V_63 ,\r\nstruct V_64 * V_65 , struct V_55 * V_56 )\r\n{\r\nunsigned int V_66 , V_67 ;\r\nswitch ( F_30 ( V_65 ) ) {\r\ncase 16 :\r\nV_66 = F_3 ( 4 ) | F_3 ( 5 ) ;\r\nbreak;\r\ncase 24 :\r\nV_66 = 0 ;\r\nbreak;\r\ndefault:\r\nreturn - V_16 ;\r\n}\r\nF_4 ( V_56 -> V_2 , V_38 ,\r\nF_3 ( 4 ) | F_3 ( 5 ) , V_66 ) ;\r\nswitch ( F_31 ( V_65 ) ) {\r\ncase 48000 :\r\nF_10 ( L_12 ) ;\r\nV_67 = 0 ;\r\nbreak;\r\ncase 44100 :\r\nF_10 ( L_13 ) ;\r\nV_67 = F_3 ( 7 ) ;\r\nbreak;\r\ndefault:\r\nF_9 ( L_14 , F_31 ( V_65 ) ) ;\r\nreturn - V_16 ;\r\n}\r\nF_4 ( V_56 -> V_2 , V_68 , F_3 ( 7 ) , V_67 ) ;\r\nreturn 0 ;\r\n}\r\nstatic inline void F_32 ( struct V_1 * V_2 )\r\n{\r\nF_2 ( V_2 , V_69 , 0x00 ) ;\r\n}\r\nstatic inline void F_33 ( struct V_1 * V_2 )\r\n{\r\nF_2 ( V_2 , V_70 , 0x77 ) ;\r\nF_2 ( V_2 , V_69 , 0x01 ) ;\r\n}\r\nstatic int F_34 ( struct V_1 * V_2 ,\r\nstruct V_71 * V_72 )\r\n{\r\nint V_73 = F_11 ( V_2 ) ;\r\nint V_74 = F_35 ( V_72 , V_73 ) ;\r\nF_10 ( L_15 , V_74 ) ;\r\nif ( V_74 == V_75 )\r\nF_33 ( V_2 ) ;\r\nreturn V_74 ;\r\n}\r\nvoid F_36 ( struct V_1 * V_2 ,\r\nstruct V_76 * V_77 )\r\n{\r\nunsigned int V_78 ;\r\nunsigned int V_79 = V_80 | V_81 | V_75 ;\r\nF_10 ( L_16 , V_77 -> V_82 ) ;\r\nif ( V_77 -> V_82 & 0x1 ) {\r\nF_10 ( L_17 ) ;\r\nV_78 = V_75 | V_80 ;\r\n} else if ( V_77 -> V_82 & 0x2 ) {\r\nF_10 ( L_18 ) ;\r\nV_78 = V_75 | V_81 ;\r\n} else if ( V_77 -> V_82 & 0x4 ) {\r\nF_10 ( L_19 ) ;\r\nV_78 = F_34 ( V_2 , V_77 -> V_72 ) ;\r\n} else if ( V_77 -> V_82 & 0x8 ) {\r\nF_10 ( L_20 ) ;\r\nV_78 = 0 ;\r\nF_32 ( V_2 ) ;\r\n} else {\r\nF_9 ( L_21 ) ;\r\nreturn;\r\n}\r\nF_37 ( V_77 -> V_72 , V_78 , V_79 ) ;\r\nif ( ( V_78 & V_80 ) | ( V_78 & V_81 ) )\r\nF_37 ( V_77 -> V_72 ,\r\nV_75 , V_79 ) ;\r\n}\r\nstatic int F_38 ( struct V_1 * V_2 )\r\n{\r\nF_10 ( L_22 ) ;\r\nF_2 ( V_2 , V_83 , 0x10 ) ;\r\nF_2 ( V_2 , V_84 , 0x32 ) ;\r\nF_2 ( V_2 , V_85 , 0x54 ) ;\r\nF_2 ( V_2 , V_86 , 0x10 ) ;\r\nF_2 ( V_2 , V_87 , 0x32 ) ;\r\nF_2 ( V_2 , V_68 , 0x00 ) ;\r\nF_2 ( V_2 , V_88 , 0x01 ) ;\r\nF_2 ( V_2 , V_38 , 0x0A ) ;\r\nF_2 ( V_2 , V_89 , F_3 ( 0 ) | F_3 ( 4 ) ) ;\r\nF_2 ( V_2 , V_90 , 0x80 ) ;\r\nF_2 ( V_2 , V_91 , 0x80 ) ;\r\nF_2 ( V_2 , V_92 , 0x00 ) ;\r\nF_2 ( V_2 , V_93 , 0x00 ) ;\r\nF_2 ( V_2 , V_94 , 0x00 ) ;\r\nF_2 ( V_2 , V_95 , 0x00 ) ;\r\nF_2 ( V_2 , V_96 , 0x3 ) ;\r\nF_2 ( V_2 , V_58 , 0x08 ) ;\r\nF_2 ( V_2 , V_59 , 0x08 ) ;\r\nF_2 ( V_2 , V_60 , 0x08 ) ;\r\nF_2 ( V_2 , V_61 , 0x08 ) ;\r\nF_2 ( V_2 , V_97 , 0x10 ) ;\r\nF_2 ( V_2 , V_98 , 0x40 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_39 ( struct V_99 * V_100 )\r\n{\r\nstruct V_101 * V_101 ;\r\nF_10 ( L_23 , F_40 ( & V_100 -> V_102 ) ) ;\r\nV_101 = F_41 ( & V_100 -> V_102 , NULL , NULL , & V_103 ) ;\r\nif ( F_42 ( V_101 ) )\r\nreturn F_43 ( V_101 ) ;\r\nreturn F_44 ( & V_100 -> V_102 , & V_5 ,\r\nV_104 , F_45 ( V_104 ) ) ;\r\n}\r\nstatic int F_46 ( struct V_99 * V_100 )\r\n{\r\nF_10 ( L_24 ) ;\r\nF_47 ( & V_100 -> V_102 ) ;\r\nreturn 0 ;\r\n}
