// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 12.1 Build 177 11/07/2012 SJ Full Version"

// DATE "11/16/2016 14:47:07"

// 
// Device: Altera EP4CE40F23C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module HELLO_WORLD (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	inclk0,
	reset_reset_n);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	inclk0;
input 	reset_reset_n;

// Design Ports Information
// inclk0	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_reset_n	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("HELLO_WORLD_6_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[0]~5_combout ;
wire \inst|nios2|d_address_tag_field[5]~1_combout ;
wire \inst|nios2|A_st_bypass_delayed_started~q ;
wire \inst|nios2|Add17|auto_generated|result_int[4]~8_combout ;
wire \inst|nios2|Add17|auto_generated|result_int[18]~36_combout ;
wire \inst|nios2|Add17|auto_generated|result_int[27]~54_combout ;
wire \inst|nios2|Add17|auto_generated|result_int[29]~58_combout ;
wire \inst|nios2|Add17|auto_generated|result_int[32]~65 ;
wire \inst|nios2|Add17|auto_generated|result_int[33]~66_combout ;
wire \inst|nios2|W_regnum_b_cmp_D~q ;
wire \inst|nios2|Add1~2_combout ;
wire \inst|nios2|F_pc_plus_one[2]~4_combout ;
wire \inst|nios2|M_ctrl_ld_st~q ;
wire \inst|nios2|A_mul_result[4]~40_combout ;
wire \inst|nios2|A_slow_inst_result[5]~5_combout ;
wire \inst|nios2|A_slow_inst_result[0]~0_combout ;
wire \inst|nios2|A_slow_inst_result[8]~8_combout ;
wire \inst|nios2|A_mul_result[7]~46_combout ;
wire \inst|nios2|A_mul_result[14]~60_combout ;
wire \inst|nios2|D_br_taken_waddr_partial[1]~13_combout ;
wire \inst|nios2|D_br_taken_waddr_partial[2]~15_combout ;
wire \inst|nios2|A_mul_result[23]~78_combout ;
wire \inst|nios2|A_mul_result[25]~82_combout ;
wire \inst|nios2|M_pipe_flush_waddr[5]~2_combout ;
wire \inst|nios2|M_pipe_flush_waddr[6]~3_combout ;
wire \inst|nios2|M_pipe_flush_waddr[8]~5_combout ;
wire \inst|nios2|M_pipe_flush_waddr[2]~9_combout ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT17 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT19 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT20 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT21 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT24 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT29 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~0 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~1 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~2 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~3 ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21~portadataout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20~portadataout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3~portadataout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a52 ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42~portadataout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a43 ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17~portadataout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a55 ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a54 ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a47 ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a41 ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a62 ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24~portadataout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23~portadataout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22~portadataout ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~dataout ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT2 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT6 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT7 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT9 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT10 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT11 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT12 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT14 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT16 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT17 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT18 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT19 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT20 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT21 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT22 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT23 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT24 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT25 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT26 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT27 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT28 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT29 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT30 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT31 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~0 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~1 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~2 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~3 ;
wire \inst|jtag_uart_0|Add0~1 ;
wire \inst|jtag_uart_0|Add0~0_combout ;
wire \inst|jtag_uart_0|Add0~3 ;
wire \inst|jtag_uart_0|Add0~2_combout ;
wire \inst|jtag_uart_0|Add0~5 ;
wire \inst|jtag_uart_0|Add0~4_combout ;
wire \inst|jtag_uart_0|Add0~7 ;
wire \inst|jtag_uart_0|Add0~6_combout ;
wire \inst|jtag_uart_0|Add0~9 ;
wire \inst|jtag_uart_0|Add0~8_combout ;
wire \inst|jtag_uart_0|Add0~11 ;
wire \inst|jtag_uart_0|Add0~10_combout ;
wire \inst|jtag_uart_0|Add0~12_combout ;
wire \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout ;
wire \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout ;
wire \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18 ;
wire \inst|nios2|Mn_rot_step2[2]~4_combout ;
wire \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout ;
wire \inst|nios2|M_rot_step1[16]~4_combout ;
wire \inst|nios2|M_rot_step1[8]~6_combout ;
wire \inst|nios2|M_rot_step1[26]~18_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_q ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|DRsize.000~q ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~10_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~11_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~12_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid~q ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~0_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout ;
wire \inst|addr_router|Equal1~1_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|comb~0_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|comb~1_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~0_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|always1~0_combout ;
wire \inst|nios2|M_op_eret~0_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~18_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~24_combout ;
wire \inst|nios2|A_st_bypass_delayed~q ;
wire \inst|nios2|d_write_nxt~2_combout ;
wire \inst|addr_router_001|Equal2~1_combout ;
wire \inst|cmd_xbar_demux_001|sink_ready~0_combout ;
wire \inst|cmd_xbar_demux_001|WideOr0~combout ;
wire \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~q ;
wire \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~q ;
wire \inst|limiter_001|response_accepted~2_combout ;
wire \inst|nios2|ic_fill_prevent_refill~q ;
wire \inst|limiter|cmd_sink_ready~0_combout ;
wire \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg~0_combout ;
wire \inst|nios2_jtag_debug_module_translator|wait_latency_counter~2_combout ;
wire \inst|nios2|d_address_offset_field_nxt[0]~0_combout ;
wire \inst|nios2|d_address_offset_field_nxt[1]~3_combout ;
wire \inst|nios2|ic_fill_req_accepted~combout ;
wire \inst|nios2|d_address_offset_field_nxt[2]~5_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|jtag_break~q ;
wire \inst|nios2|E_hbreak_req~1_combout ;
wire \inst|nios2|A_shift_rot_cnt~q ;
wire \inst|nios2|A_st_bypass_transfer_done_d1~q ;
wire \inst|nios2|A_ctrl_st_bypass~q ;
wire \inst|nios2|A_st_bypass_transfer_done~combout ;
wire \inst|nios2|A_mem_stall_nxt~2_combout ;
wire \inst|nios2|A_mem_stall_nxt~4_combout ;
wire \inst|nios2|Add17|auto_generated|_~0_combout ;
wire \inst|nios2|Add17|auto_generated|_~1_combout ;
wire \inst|nios2|Add17|auto_generated|_~2_combout ;
wire \inst|nios2|Add17|auto_generated|_~4_combout ;
wire \inst|nios2|Add17|auto_generated|_~5_combout ;
wire \inst|nios2|Add17|auto_generated|_~6_combout ;
wire \inst|nios2|Add17|auto_generated|_~7_combout ;
wire \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~2_combout ;
wire \inst|nios2|Add17|auto_generated|_~8_combout ;
wire \inst|nios2|M_dc_valid_st_cache_hit~2_combout ;
wire \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~3_combout ;
wire \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~4_combout ;
wire \inst|nios2|Add17|auto_generated|_~9_combout ;
wire \inst|nios2|M_dc_hit~3_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~3_combout ;
wire \inst|nios2|Add17|auto_generated|_~11_combout ;
wire \inst|nios2|Add17|auto_generated|_~12_combout ;
wire \inst|nios2|Add17|auto_generated|_~13_combout ;
wire \inst|nios2|Add17|auto_generated|_~14_combout ;
wire \inst|nios2|Add17|auto_generated|_~16_combout ;
wire \inst|nios2|A_ctrl_dc_addr_wb_inv~q ;
wire \inst|nios2|Add17|auto_generated|_~18_combout ;
wire \inst|nios2|Add17|auto_generated|_~22_combout ;
wire \inst|nios2|Add17|auto_generated|_~23_combout ;
wire \inst|nios2|Add17|auto_generated|_~24_combout ;
wire \inst|nios2|Add17|auto_generated|_~25_combout ;
wire \inst|nios2|Add17|auto_generated|_~26_combout ;
wire \inst|nios2|Add17|auto_generated|_~30_combout ;
wire \inst|nios2|Add17|auto_generated|_~31_combout ;
wire \inst|nios2|A_st_bypass_delayed~0_combout ;
wire \inst|nios2|A_st_bypass_delayed_started~0_combout ;
wire \inst|cmd_xbar_mux_001|update_grant~0_combout ;
wire \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \inst|nios2|Add15~0_combout ;
wire \inst|nios2|A_dc_rd_addr_cnt_nxt[3]~0_combout ;
wire \inst|nios2|A_dc_rd_addr_cnt[0]~0_combout ;
wire \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~q ;
wire \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ;
wire \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout ;
wire \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~q ;
wire \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ;
wire \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout ;
wire \inst|nios2|D_data_depend~1_combout ;
wire \inst|nios2|F_ic_valid~0_combout ;
wire \inst|nios2|F_ic_valid~1_combout ;
wire \inst|nios2|F_ic_valid~2_combout ;
wire \inst|nios2|F_ic_valid~3_combout ;
wire \inst|nios2|F_ic_hit~2_combout ;
wire \inst|nios2|D_ctrl_br~q ;
wire \inst|nios2|F_ic_fill_same_tag_line~0_combout ;
wire \inst|nios2|F_ic_fill_same_tag_line~6_combout ;
wire \inst|nios2|E_logic_result[18]~9_combout ;
wire \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~0_combout ;
wire \inst|nios2|E_logic_result[20]~11_combout ;
wire \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~1_combout ;
wire \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~2_combout ;
wire \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~3_combout ;
wire \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~4_combout ;
wire \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~6_combout ;
wire \inst|limiter|pending_response_count[0]~0_combout ;
wire \inst|nios2|A_dc_xfer_wr_active~q ;
wire \inst|nios2|E_alu_result[4]~11_combout ;
wire \inst|nios2|E_alu_result[6]~13_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|probepresent~q ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|jtag_break~0_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|jtag_break~1_combout ;
wire \inst|nios2|A_shift_rot_cnt_nxt~0_combout ;
wire \inst|nios2|A_dc_dcache_management_done_nxt~0_combout ;
wire \inst|nios2|M_valid_mem_d1~q ;
wire \inst|nios2|D_ctrl_alu_subtract~0_combout ;
wire \inst|nios2|D_ctrl_alu_subtract~1_combout ;
wire \inst|nios2|D_ctrl_alu_subtract~2_combout ;
wire \inst|nios2|D_ctrl_alu_subtract~3_combout ;
wire \inst|nios2|D_src2_reg[5]~6_combout ;
wire \inst|nios2|D_src2_reg[5]~7_combout ;
wire \inst|nios2|D_src1_reg[5]~0_combout ;
wire \inst|nios2|D_src1_reg[5]~1_combout ;
wire \inst|nios2|A_wr_data_unfiltered[4]~21_combout ;
wire \inst|nios2|D_src1_reg[4]~3_combout ;
wire \inst|nios2|A_wr_data_unfiltered[3]~24_combout ;
wire \inst|nios2|A_wr_data_unfiltered[2]~27_combout ;
wire \inst|nios2|A_wr_data_unfiltered[2]~28_combout ;
wire \inst|nios2|D_src1_reg[2]~9_combout ;
wire \inst|nios2|D_src1_reg[2]~10_combout ;
wire \inst|nios2|A_data_ram_ld16_data[9]~4_combout ;
wire \inst|nios2|A_wr_data_unfiltered[1]~31_combout ;
wire \inst|nios2|D_src1_reg[1]~12_combout ;
wire \inst|nios2|A_data_ram_ld16_data[8]~5_combout ;
wire \inst|nios2|A_wr_data_unfiltered[0]~34_combout ;
wire \inst|nios2|A_wr_data_unfiltered[0]~35_combout ;
wire \inst|nios2|A_wr_data_unfiltered[6]~40_combout ;
wire \inst|nios2|D_src2_reg[6]~20_combout ;
wire \inst|nios2|A_wr_data_unfiltered[8]~44_combout ;
wire \inst|nios2|A_wr_data_unfiltered[8]~45_combout ;
wire \inst|nios2|D_src2_reg[8]~22_combout ;
wire \inst|nios2|D_src1_reg[8]~24_combout ;
wire \inst|nios2|D_src1_reg[8]~25_combout ;
wire \inst|nios2|A_wr_data_unfiltered[9]~47_combout ;
wire \inst|nios2|D_src2_reg[9]~24_combout ;
wire \inst|nios2|D_src2_reg[9]~25_combout ;
wire \inst|nios2|D_src1_reg[9]~27_combout ;
wire \inst|nios2|D_src2_reg[10]~26_combout ;
wire \inst|nios2|D_src2_reg[10]~27_combout ;
wire \inst|nios2|D_src1_reg[10]~30_combout ;
wire \inst|nios2|A_ctrl_dc_addr_inv~q ;
wire \inst|nios2|A_ctrl_dc_index_inv~q ;
wire \inst|nios2|A_dc_dcache_management_wr_en~0_combout ;
wire \inst|nios2|dc_tag_wr_port_en~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~4_combout ;
wire \inst|nios2|D_src1_reg[17]~33_combout ;
wire \inst|nios2|D_src1_reg[17]~34_combout ;
wire \inst|nios2|D_src2_reg[14]~34_combout ;
wire \inst|nios2|D_src2_reg[12]~38_combout ;
wire \inst|nios2|Equal154~3_combout ;
wire \inst|nios2|D_ctrl_retaddr~0_combout ;
wire \inst|nios2|Equal264~2_combout ;
wire \inst|nios2|M_ctrl_dc_addr_wb_inv~q ;
wire \inst|nios2|D_src1_reg[31]~54_combout ;
wire \inst|nios2|D_src1_reg[31]~55_combout ;
wire \inst|nios2|D_src1_reg[30]~57_combout ;
wire \inst|nios2|D_src1_reg[30]~58_combout ;
wire \inst|nios2|A_wr_data_unfiltered[29]~81_combout ;
wire \inst|nios2|D_src2[28]~13_combout ;
wire \inst|nios2|D_src2_reg[27]~54_combout ;
wire \inst|nios2|D_src2[26]~17_combout ;
wire \inst|nios2|D_src2_reg[26]~58_combout ;
wire \inst|nios2|D_src1_reg[26]~69_combout ;
wire \inst|nios2|D_src2_reg[25]~62_combout ;
wire \inst|nios2|D_src2_reg[25]~63_combout ;
wire \inst|nios2|D_src2_reg[25]~64_combout ;
wire \inst|nios2|D_src2[24]~21_combout ;
wire \inst|nios2|A_wr_data_unfiltered[24]~96_combout ;
wire \inst|nios2|D_src2_reg[24]~66_combout ;
wire \inst|nios2|D_src2_reg[24]~67_combout ;
wire \inst|nios2|D_src2_reg[23]~70_combout ;
wire \inst|nios2|D_src2_reg[23]~71_combout ;
wire \inst|nios2|D_src2_reg[20]~82_combout ;
wire \inst|nios2|D_src1_reg[20]~87_combout ;
wire \inst|nios2|A_wr_data_unfiltered[19]~111_combout ;
wire \inst|nios2|A_wr_data_unfiltered[19]~112_combout ;
wire \inst|nios2|D_src2_reg[19]~86_combout ;
wire \inst|nios2|D_src2_reg[18]~90_combout ;
wire \inst|nios2|D_src2_reg[18]~91_combout ;
wire \inst|nios2|D_src2_reg[18]~92_combout ;
wire \inst|nios2|D_src1_reg[18]~94_combout ;
wire \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \inst|nios2|Add15~1_combout ;
wire \inst|nios2|A_dc_rd_addr_cnt_nxt[2]~1_combout ;
wire \inst|nios2|A_dc_rd_addr_cnt_nxt[1]~2_combout ;
wire \inst|nios2|A_dc_rd_addr_cnt_nxt[0]~3_combout ;
wire \inst|nios2|D_extra_pc[10]~5_combout ;
wire \inst|nios2|Equal154~5_combout ;
wire \inst|nios2|D_dst_regnum[1]~0_combout ;
wire \inst|nios2|D_regnum_b_cmp_F~1_combout ;
wire \inst|nios2|A_valid_wrctl_ienable~q ;
wire \inst|nios2|Equal293~0_combout ;
wire \inst|nios2|E_regnum_b_cmp_F~1_combout ;
wire \inst|nios2|ic_tag_clr_valid_bits~q ;
wire \inst|nios2|ic_tag_wren~combout ;
wire \inst|nios2|F_ic_tag_rd_addr_nxt[3]~12_combout ;
wire \inst|nios2|F_ic_tag_rd_addr_nxt[6]~24_combout ;
wire \inst|nios2|F_ic_tag_rd_addr_nxt[6]~25_combout ;
wire \inst|nios2|F_pc_nxt~9_combout ;
wire \inst|nios2|F_ic_data_rd_addr_nxt[1]~4_combout ;
wire \inst|nios2|F_ic_data_rd_addr_nxt[2]~8_combout ;
wire \inst|nios2|F_ic_data_rd_addr_nxt[2]~9_combout ;
wire \inst|nios2|F_pc_nxt~15_combout ;
wire \inst|nios2|F_pc_nxt~16_combout ;
wire \inst|nios2|F_ctrl_br~0_combout ;
wire \inst|nios2|D_ctrl_flush_pipe_always~1_combout ;
wire \inst|nios2|ic_fill_ap_cnt_nxt[2]~1_combout ;
wire \inst|nios2|D_extra_pc[8]~7_combout ;
wire \inst|nios2|A_dc_xfer_rd_data_active~q ;
wire \inst|nios2|D_extra_pc[2]~10_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|resetlatch~q ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~51_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|cfgdout[16]~0_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~6_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|probepresent~0_combout ;
wire \inst|nios2|M_valid_mem_d1~0_combout ;
wire \inst|nios2|A_regnum_b_cmp_F~0_combout ;
wire \inst|nios2|A_regnum_b_cmp_F~1_combout ;
wire \inst|nios2|A_regnum_b_cmp_F~2_combout ;
wire \inst|nios2|A_regnum_b_cmp_F~3_combout ;
wire \inst|nios2|M_regnum_b_cmp_F~0_combout ;
wire \inst|nios2|A_shift_rot_result~0_combout ;
wire \inst|nios2|A_shift_rot_result~1_combout ;
wire \inst|nios2|M_inst_result[13]~2_combout ;
wire \inst|nios2|F_op_roli~0_combout ;
wire \inst|nios2|A_regnum_a_cmp_F~1_combout ;
wire \inst|nios2|M_regnum_a_cmp_F~0_combout ;
wire \inst|nios2|A_shift_rot_result~2_combout ;
wire \inst|nios2|A_shift_rot_result~3_combout ;
wire \inst|nios2|A_shift_rot_result~4_combout ;
wire \inst|nios2|A_shift_rot_result~5_combout ;
wire \inst|nios2|A_shift_rot_result~6_combout ;
wire \inst|nios2|A_shift_rot_result~7_combout ;
wire \inst|nios2|M_inst_result[18]~14_combout ;
wire \inst|nios2|M_inst_result[2]~15_combout ;
wire \inst|nios2|M_inst_result[9]~18_combout ;
wire \inst|nios2|M_inst_result[1]~19_combout ;
wire \inst|nios2|M_inst_result[24]~20_combout ;
wire \inst|nios2|M_inst_result[8]~21_combout ;
wire \inst|nios2|M_inst_result~23_combout ;
wire \inst|nios2|A_shift_rot_result~14_combout ;
wire \inst|nios2|M_inst_result[6]~31_combout ;
wire \inst|nios2|A_slow_ld_data_sign_bit~1_combout ;
wire \inst|nios2|A_shift_rot_result~16_combout ;
wire \inst|nios2|A_shift_rot_result~17_combout ;
wire \inst|nios2|A_shift_rot_result~18_combout ;
wire \inst|nios2|M_ctrl_dc_addr_inv~q ;
wire \inst|nios2|M_ctrl_dc_index_inv~q ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~53_combout ;
wire \inst|nios2|F_ctrl_unsigned_lo_imm16~0_combout ;
wire \inst|nios2|A_shift_rot_result~26_combout ;
wire \inst|nios2|A_shift_rot_result~28_combout ;
wire \inst|nios2|A_shift_rot_result~29_combout ;
wire \inst|nios2|E_ctrl_dc_index_inv~0_combout ;
wire \inst|nios2|Equal181~0_combout ;
wire \inst|nios2|A_shift_rot_result~38_combout ;
wire \inst|nios2|A_shift_rot_result~39_combout ;
wire \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[5]~2_combout ;
wire \inst|nios2|A_shift_rot_result~40_combout ;
wire \inst|nios2|A_shift_rot_result~46_combout ;
wire \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[0]~7_combout ;
wire \inst|nios2|A_shift_rot_result~50_combout ;
wire \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[3]~6_combout ;
wire \inst|nios2|A_shift_rot_result~60_combout ;
wire \inst|nios2|A_shift_rot_result~61_combout ;
wire \inst|nios2|F_iw[23]~27_combout ;
wire \inst|nios2|F_ctrl_implicit_dst_eretaddr~2_combout ;
wire \inst|nios2|F_ctrl_implicit_dst_eretaddr~3_combout ;
wire \inst|nios2|F_ctrl_implicit_dst_eretaddr~4_combout ;
wire \inst|nios2|M_ctrl_wrctl_inst~q ;
wire \inst|nios2|A_ienable_reg_irq0_nxt~0_combout ;
wire \inst|nios2|M_wrctl_status~combout ;
wire \inst|nios2|A_status_reg_pie_inst_nxt~0_combout ;
wire \inst|nios2|A_estatus_reg_pie~q ;
wire \inst|jtag_uart_0|fifo_AF~q ;
wire \inst|nios2|M_pipe_flush_waddr_nxt[10]~1_combout ;
wire \inst|nios2|M_pipe_flush_waddr_nxt[5]~5_combout ;
wire \inst|nios2|M_pipe_flush_waddr_nxt[6]~6_combout ;
wire \inst|nios2|M_pipe_flush_waddr_nxt[8]~8_combout ;
wire \inst|nios2|M_pipe_flush_waddr_nxt[1]~13_combout ;
wire \inst|nios2|M_pipe_flush_waddr_nxt[2]~14_combout ;
wire \inst|nios2|M_pipe_flush_waddr_nxt[14]~15_combout ;
wire \inst|nios2|M_pipe_flush_waddr_nxt[14]~16_combout ;
wire \inst|nios2|M_ctrl_br_cond~q ;
wire \inst|nios2|M_bht_wr_en_unfiltered~combout ;
wire \inst|nios2|dc_data_wr_port_addr[1]~2_combout ;
wire \inst|nios2|dc_data_wr_port_addr[2]~4_combout ;
wire \inst|nios2|dc_data_rd_port_addr[0]~0_combout ;
wire \inst|nios2|dc_data_rd_port_addr[4]~8_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|resetlatch~0_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~15_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~57_combout ;
wire \inst|nios2|A_rot~0_combout ;
wire \inst|rsp_xbar_mux_001|src_payload~1_combout ;
wire \inst|nios2|A_rot~1_combout ;
wire \inst|rsp_xbar_mux_001|src_data[4]~22_combout ;
wire \inst|rsp_xbar_mux|src_data[20]~5_combout ;
wire \inst|rsp_xbar_mux_001|src_payload~6_combout ;
wire \inst|nios2|A_rot~2_combout ;
wire \inst|nios2|dc_data_wr_port_data[27]~20_combout ;
wire \inst|rsp_xbar_mux_001|src_data[19]~27_combout ;
wire \inst|rsp_xbar_mux_001|src_payload~9_combout ;
wire \inst|nios2|A_rot~3_combout ;
wire \inst|nios2|dc_data_wr_port_data[10]~28_combout ;
wire \inst|rsp_xbar_mux_001|src_data[2]~29_combout ;
wire \inst|nios2|A_rot~4_combout ;
wire \inst|rsp_xbar_mux_001|src_payload~14_combout ;
wire \inst|rsp_xbar_mux_001|src_data[1]~32_combout ;
wire \inst|rsp_xbar_mux_001|src_data[1]~33_combout ;
wire \inst|rsp_xbar_mux_001|src_payload~16_combout ;
wire \inst|nios2|dc_data_wr_port_data[8]~44_combout ;
wire \inst|rsp_xbar_mux_001|src_data[0]~38_combout ;
wire \inst|rsp_xbar_mux_001|src_data[7]~43_combout ;
wire \inst|rsp_xbar_mux|src_data[23]~25_combout ;
wire \inst|nios2|dc_data_wr_port_data[6]~62_combout ;
wire \inst|rsp_xbar_mux_001|src_data[6]~47_combout ;
wire \inst|rsp_xbar_mux_001|src_data[22]~49_combout ;
wire \inst|rsp_xbar_mux|src_data[22]~29_combout ;
wire \inst|rsp_xbar_mux_001|src_data[14]~50_combout ;
wire \inst|nios2|A_rot~8_combout ;
wire \inst|nios2|E_ctrl_dc_addr_inv~0_combout ;
wire \inst|nios2|E_ctrl_dc_index_inv~1_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~16_combout ;
wire \inst|nios2|A_rot~11_combout ;
wire \inst|nios2|A_rot~14_combout ;
wire \inst|nios2|A_rot~19_combout ;
wire \inst|nios2|A_rot~22_combout ;
wire \inst|nios2|A_rot~24_combout ;
wire \inst|nios2|A_rot~30_combout ;
wire \inst|nios2|D_ctrl_exception~1_combout ;
wire \inst|nios2|E_op_wrctl~combout ;
wire \inst|nios2|M_wrctl_estatus~combout ;
wire \inst|nios2|A_estatus_reg_pie_inst_nxt~0_combout ;
wire \inst|nios2|A_estatus_reg_pie_inst_nxt~1_combout ;
wire \inst|jtag_uart_0|LessThan1~0_combout ;
wire \inst|jtag_uart_0|LessThan1~1_combout ;
wire \inst|jtag_uart_0|LessThan1~2_combout ;
wire \inst|nios2|d_byteenable_nxt[2]~2_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~19_combout ;
wire \inst|nios2|Add8~2_combout ;
wire \inst|nios2|E_ctrl_rot~q ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node[1]~0_combout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout ;
wire \inst|jtag_uart_0|av_readdata[4]~2_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[4]~4_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[28]~7_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[11]~9_combout ;
wire \inst|jtag_uart_0|av_readdata[2]~4_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[10]~12_combout ;
wire \inst|jtag_uart_0|av_readdata[1]~5_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[9]~15_combout ;
wire \inst|nios2|D_control_reg_rddata_muxed[0]~0_combout ;
wire \inst|nios2|D_control_reg_rddata_muxed[0]~1_combout ;
wire \inst|nios2|D_control_reg_rddata_muxed[0]~2_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~1_combout ;
wire \inst|jtag_uart_0|av_readdata[0]~6_combout ;
wire \inst|jtag_uart_0|av_readdata[7]~7_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[15]~22_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[31]~23_combout ;
wire \inst|nios2|E_rot_mask[6]~7_combout ;
wire \inst|jtag_uart_0|av_readdata[6]~8_combout ;
wire \inst|jtag_uart_0|woverflow~q ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~22_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate2~q ;
wire \inst|nios2|A_mul_src1[14]~_Duplicate_1_q ;
wire \inst|nios2|A_mul_src1[15]~_Duplicate_1_q ;
wire \inst|nios2|D_ctrl_rot~0_combout ;
wire \inst|jtag_uart_0|woverflow~0_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~10_combout ;
wire \inst|nios2|A_mul_src2_nxt[26]~26_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~29_combout ;
wire \inst|limiter_001|response_accepted~4_combout ;
wire \inst|nios2|ic_fill_prevent_refill_nxt~combout ;
wire \inst|nios2|D_src2[17]~35_combout ;
wire \inst|rsp_xbar_mux_001|src_data[22]~59_combout ;
wire \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_ienable[0]~0_combout ;
wire \altera_internal_jtag~TCKUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[0]~feeder_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder_combout ;
wire \inst|nios2|A_dc_rd_data[13]~feeder_combout ;
wire \inst|nios2|A_dc_rd_data[5]~feeder_combout ;
wire \inst|nios2|A_dc_rd_data[20]~feeder_combout ;
wire \inst|nios2|A_dc_rd_data[19]~feeder_combout ;
wire \inst|nios2|A_dc_rd_data[27]~feeder_combout ;
wire \inst|nios2|A_dc_rd_data[11]~feeder_combout ;
wire \inst|nios2|A_dc_rd_data[17]~feeder_combout ;
wire \inst|nios2|A_dc_rd_data[23]~feeder_combout ;
wire \inst|nios2|A_dc_rd_data[22]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[1]~feeder_combout ;
wire \inst|nios2|E_pc[8]~feeder_combout ;
wire \inst|nios2|E_pc[2]~feeder_combout ;
wire \inst|nios2|E_pc[5]~feeder_combout ;
wire \inst|nios2|E_pc[6]~feeder_combout ;
wire \inst|nios2|M_iw[15]~feeder_combout ;
wire \inst|nios2|M_iw[4]~feeder_combout ;
wire \inst|nios2|A_dc_wb_tag[5]~feeder_combout ;
wire \inst|nios2|M_src2[26]~feeder_combout ;
wire \inst|nios2|M_src2[24]~feeder_combout ;
wire \inst|nios2|A_ctrl_dc_addr_wb_inv~feeder_combout ;
wire \inst|nios2|A_dc_xfer_wr_active~feeder_combout ;
wire \inst|nios2|A_dc_xfer_rd_data_active~feeder_combout ;
wire \inst|nios2|M_control_reg_rddata[0]~feeder_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|DRsize.000~feeder_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder_combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout ;
wire \~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ;
wire \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~29_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~20_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_cdr~combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[36]~21_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~22_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[36]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_udr~0_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~q ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|sync2_udr~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|sync2_udr~q ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~0_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~21_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_uir~0_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|sync2_uir~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|sync2_uir~q ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jxuir~0_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jxuir~q ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~61_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~9_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|enable_action_strobe~q ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|Mux37~0_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|DRsize.100~q ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[35]~6_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~q ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|dreg[0]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~23_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~25_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~12_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~45_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[30]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~13_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~32_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[33]~31_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~50_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[33]~feeder_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q ;
wire \inst|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout ;
wire \inclk0~input_o ;
wire \inst2|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \inst|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout ;
wire \inst|cmd_xbar_mux_001|packet_in_progress~0_combout ;
wire \inst|cmd_xbar_mux_001|packet_in_progress~q ;
wire \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|rden_b_store~q ;
wire \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout ;
wire \inst|rsp_xbar_demux_001|src0_valid~combout ;
wire \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~q ;
wire \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ;
wire \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ;
wire \inst|rsp_xbar_demux|src0_valid~combout ;
wire \inst|cmd_xbar_mux|src_payload~0_combout ;
wire \inst|nios2|A_ctrl_shift_rot~q ;
wire \inst|nios2|E_ctrl_ld_signed~0_combout ;
wire \inst|nios2|M_ctrl_ld_signed~q ;
wire \inst|nios2|A_ctrl_ld_signed~q ;
wire \inst|nios2|D_ctrl_late_result~4_combout ;
wire \inst|nios2|ic_fill_dp_offset_nxt[2]~1_combout ;
wire \inst|nios2|ic_fill_dp_offset_nxt[2]~2_combout ;
wire \inst|nios2|ic_fill_dp_offset_en~0_combout ;
wire \inst|nios2|ic_tag_wraddress_nxt~1_combout ;
wire \inst|nios2|D_ic_fill_starting~1_wirecell_combout ;
wire \inst|nios2|ic_tag_wraddress[2]~1_combout ;
wire \inst|nios2|Equal171~0_combout ;
wire \inst|nios2|Equal171~2_combout ;
wire \inst|nios2|D_compare_op[0]~1_combout ;
wire \inst|nios2|D_op_rdctl~0_combout ;
wire \inst|nios2|D_op_div~combout ;
wire \inst|nios2|F_ctrl_ignore_dst~combout ;
wire \inst|nios2|D_ctrl_ignore_dst~q ;
wire \inst|nios2|D_wr_dst_reg~combout ;
wire \inst|nios2|E_wr_dst_reg_from_D~q ;
wire \inst|nios2|F_iw[11]~14_combout ;
wire \inst|nios2|Equal154~1_combout ;
wire \inst|nios2|D_ctrl_alu_force_xor~0_combout ;
wire \inst|nios2|D_ctrl_alu_force_xor~1_combout ;
wire \inst|nios2|D_ctrl_alu_force_xor~2_combout ;
wire \inst|nios2|D_ctrl_alu_force_xor~3_combout ;
wire \inst|nios2|D_logic_op[0]~1_combout ;
wire \inst|nios2|D_logic_op[1]~0_combout ;
wire \inst|nios2|E_logic_result[4]~28_combout ;
wire \inst|addr_router_001|src_data[77]~0_combout ;
wire \inst|nios2|d_address_tag_field_nxt~0_combout ;
wire \inst|nios2|E_ctrl_jmp_indirect~q ;
wire \inst|nios2|A_ctrl_ld_bypass~q ;
wire \inst|nios2|A_slow_inst_sel_nxt~0_combout ;
wire \inst|nios2|A_slow_inst_sel~q ;
wire \inst|nios2|A_wr_data_unfiltered[26]~43_combout ;
wire \inst|nios2|E_ctrl_ld8_ld16~0_combout ;
wire \inst|nios2|M_ctrl_ld8_ld16~q ;
wire \inst|nios2|A_ld_align_byte2_byte3_fill~q ;
wire \inst|nios2|E_src2[10]~10_combout ;
wire \inst|nios2|E_src2[10]~feeder_combout ;
wire \inst|nios2|F_iw[4]~12_combout ;
wire \inst|nios2|F_ctrl_hi_imm16~8_combout ;
wire \inst|nios2|F_ctrl_hi_imm16~9_combout ;
wire \inst|nios2|D_ctrl_hi_imm16~q ;
wire \inst|nios2|D_src2_imm[10]~10_combout ;
wire \inst|nios2|F_ctrl_b_is_dst~0_combout ;
wire \inst|nios2|F_op_slli~0_combout ;
wire \inst|nios2|F_ctrl_src2_choose_imm~combout ;
wire \inst|nios2|D_ctrl_src2_choose_imm~q ;
wire \inst|nios2|E_logic_result[10]~24_combout ;
wire \inst|nios2|E_alu_result[10]~8_combout ;
wire \inst|nios2|d_address_line_field[5]~5_combout ;
wire \inst|nios2|A_dc_wb_line[5]~feeder_combout ;
wire \inst|nios2|Equal193~0_combout ;
wire \inst|nios2|M_ctrl_dc_index_wb_inv~q ;
wire \inst|nios2|A_ctrl_dc_index_wb_inv~q ;
wire \inst|nios2|A_valid~q ;
wire \inst|nios2|A_dc_fill_starting_d1~q ;
wire \inst|nios2|dc_tag_wr_port_data[0]~0_combout ;
wire \inst|nios2|dc_tag_wr_port_addr~0_combout ;
wire \inst|nios2|dc_tag_wr_port_addr[0]~1_combout ;
wire \inst|nios2|D_ctrl_b_is_dst~q ;
wire \inst|nios2|D_src2_reg[31]~5_combout ;
wire \inst|nios2|F_ctrl_implicit_dst_retaddr~9_combout ;
wire \inst|nios2|D_ctrl_implicit_dst_retaddr~q ;
wire \inst|nios2|D_dst_regnum[1]~1_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_ienable[31]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|comb~2_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ;
wire \inst|nios2|ic_fill_ap_offset_nxt[0]~0_combout ;
wire \inst|nios2|ic_fill_ap_offset[1]~0_combout ;
wire \inst|nios2|ic_fill_ap_offset_nxt[1]~1_combout ;
wire \inst|nios2|Add5~0_combout ;
wire \inst|nios2|ic_fill_ap_offset_nxt[2]~2_combout ;
wire \inst|nios2|Add14~0_combout ;
wire \inst|jtag_uart_0|av_waitrequest~0_combout ;
wire \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_combout ;
wire \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~5_combout ;
wire \inst|rsp_xbar_demux|src1_valid~combout ;
wire \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~q ;
wire \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ;
wire \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~q ;
wire \inst|addr_router_001|Equal2~3_combout ;
wire \inst|jtag_uart_0|av_waitrequest~1_combout ;
wire \inst|jtag_uart_0|av_waitrequest~2_combout ;
wire \inst|jtag_uart_0|av_waitrequest~q ;
wire \inst|jtag_uart_0|fifo_rd~0_combout ;
wire \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \inst|cmd_xbar_demux_001|sink_ready~1_combout ;
wire \inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ;
wire \inst|rsp_xbar_demux_001|src1_valid~combout ;
wire \inst|rsp_xbar_mux_001|WideOr1~combout ;
wire \inst|limiter_001|response_accepted~3_combout ;
wire \inst|limiter_001|nonposted_cmd_accepted~combout ;
wire \inst|limiter_001|pending_response_count[0]~0_combout ;
wire \inst|limiter_001|has_pending_responses~0_combout ;
wire \inst|limiter_001|has_pending_responses~q ;
wire \inst|limiter_001|save_dest_id~8_combout ;
wire \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~1_combout ;
wire \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~2_combout ;
wire \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter~3_combout ;
wire \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter~4_combout ;
wire \inst|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0_combout ;
wire \inst|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~1_combout ;
wire \inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout ;
wire \inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1_combout ;
wire \inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~2_combout ;
wire \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \inst|sysid_qsys_0_control_slave_translator|uav_waitrequest~0_combout ;
wire \inst|sysid_qsys_0_control_slave_translator|uav_waitrequest~1_combout ;
wire \inst|cmd_xbar_demux_001|WideOr0~0_combout ;
wire \inst|limiter_001|nonposted_cmd_accepted~3_combout ;
wire \inst|nios2|d_address_tag_field[0]~6_combout ;
wire \inst|nios2|D_kill~q ;
wire \inst|nios2|F_pc[10]~1_combout ;
wire \inst|nios2|D_ctrl_alu_subtract~4_combout ;
wire \inst|nios2|D_ctrl_alu_subtract~5_combout ;
wire \inst|nios2|Equal154~2_combout ;
wire \inst|nios2|D_op_cmpge~0_combout ;
wire \inst|nios2|Equal77~0_combout ;
wire \inst|nios2|D_ctrl_alu_signed_comparison~0_combout ;
wire \inst|nios2|D_ctrl_alu_signed_comparison~1_combout ;
wire \inst|nios2|D_ctrl_alu_subtract~6_combout ;
wire \inst|nios2|E_ctrl_alu_subtract~q ;
wire \inst|nios2|Add17|auto_generated|_~15_combout ;
wire \inst|nios2|Add17|auto_generated|_~10_combout ;
wire \inst|nios2|E_logic_result[3]~29_combout ;
wire \inst|nios2|F_pc_plus_one[0]~1 ;
wire \inst|nios2|F_pc_plus_one[1]~2_combout ;
wire \inst|nios2|D_extra_pc[1]~9_combout ;
wire \inst|nios2|E_alu_result[3]~10_combout ;
wire \inst|nios2|Equal264~0_combout ;
wire \inst|nios2|Equal264~1_combout ;
wire \inst|nios2|Equal264~3_combout ;
wire \inst|nios2|M_A_dc_line_match_d1~q ;
wire \inst|nios2|A_dc_fill_need_extra_stall_nxt~0_combout ;
wire \inst|nios2|F_pc_plus_one[0]~0_combout ;
wire \inst|nios2|D_br_taken_waddr_partial[0]~11_combout ;
wire \inst|nios2|D_extra_pc[0]~8_combout ;
wire \inst|nios2|E_alu_result[2]~9_combout ;
wire \inst|nios2|D_src1_reg[2]~11_combout ;
wire \inst|nios2|E_logic_result[2]~8_combout ;
wire \inst|nios2|A_dc_fill_need_extra_stall_nxt~combout ;
wire \inst|nios2|A_dc_fill_need_extra_stall~q ;
wire \inst|nios2|d_readdatavalid_d1~q ;
wire \inst|nios2|A_dc_wb_active_nxt~0_combout ;
wire \inst|nios2|A_dc_wb_active~q ;
wire \inst|nios2|A_dc_rd_data_cnt[2]~0_combout ;
wire \inst|nios2|A_dc_rd_data_cnt_nxt[0]~3_combout ;
wire \inst|nios2|A_dc_rd_data_cnt[2]~1_combout ;
wire \inst|nios2|A_dc_rd_data_cnt_nxt[1]~2_combout ;
wire \inst|nios2|A_dc_rd_data_cnt_nxt[2]~1_combout ;
wire \inst|nios2|Add12~0_combout ;
wire \inst|nios2|A_dc_rd_data_cnt_nxt[3]~0_combout ;
wire \inst|nios2|A_ld_bypass_done~combout ;
wire \inst|nios2|A_dc_rd_last_transfer_d1~q ;
wire \inst|nios2|A_dc_fill_done~0_combout ;
wire \inst|nios2_jtag_debug_module_translator|av_readdata_pre[1]~1_combout ;
wire \inst|nios2|d_address_line_field[1]~1_combout ;
wire \inst|nios2|A_dc_wb_line[1]~feeder_combout ;
wire \inst|nios2|A_dc_xfer_wr_starting~feeder_combout ;
wire \inst|nios2|A_dc_xfer_wr_starting~q ;
wire \inst|nios2|A_dc_wb_rd_addr_starting~q ;
wire \inst|nios2|A_dc_wb_rd_data_starting~feeder_combout ;
wire \inst|nios2|A_dc_wb_rd_data_starting~q ;
wire \inst|nios2|A_dc_wb_rd_data_first_nxt~0_combout ;
wire \inst|nios2|A_dc_wb_rd_data_first~q ;
wire \inst|nios2|A_dc_wb_wr_starting~combout ;
wire \inst|nios2|A_dc_wb_wr_active_nxt~0_combout ;
wire \inst|nios2|A_dc_wb_wr_active~q ;
wire \inst|nios2|A_dc_wb_wr_want_dmaster~combout ;
wire \inst|nios2|d_address_line_field[2]~2_combout ;
wire \inst|nios2|A_dc_wb_line[2]~feeder_combout ;
wire \inst|nios2|d_address_line_field[3]~3_combout ;
wire \inst|nios2|A_dc_wb_line[3]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[2]~9_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[2]~10 ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[3]~11_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[27]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[3]~12 ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[4]~13_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~10_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~41_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~42_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[28]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[4]~14 ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[5]~15_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[5]~16 ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[6]~17_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[6]~18 ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[7]~19_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[31]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[7]~20 ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[8]~21_combout ;
wire \inst|nios2|Equal276~0_combout ;
wire \inst|nios2|E_src2_reg[8]~feeder_combout ;
wire \inst|nios2|M_st_data[24]~0_combout ;
wire \inst|nios2|M_st_data[8]~feeder_combout ;
wire \inst|nios2|d_writedata[8]~17_combout ;
wire \inst|nios2|av_wr_data_transfer~0_combout ;
wire \inst|nios2|A_dc_wb_en~combout ;
wire \inst|rsp_xbar_mux_001|src_payload~18_combout ;
wire \inst|cmd_xbar_demux|WideOr0~1_combout ;
wire \inst|cmd_xbar_demux|WideOr0~0_combout ;
wire \inst|limiter|nonposted_cmd_accepted~combout ;
wire \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~q ;
wire \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ;
wire \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~q ;
wire \inst|limiter|response_accepted~0_combout ;
wire \inst|limiter|has_pending_responses~0_combout ;
wire \inst|limiter|has_pending_responses~q ;
wire \inst|nios2|F_pc_plus_one[1]~3 ;
wire \inst|nios2|F_pc_plus_one[2]~5 ;
wire \inst|nios2|F_pc_plus_one[3]~7 ;
wire \inst|nios2|F_pc_plus_one[4]~9 ;
wire \inst|nios2|F_pc_plus_one[5]~11 ;
wire \inst|nios2|F_pc_plus_one[6]~13 ;
wire \inst|nios2|F_pc_plus_one[7]~15 ;
wire \inst|nios2|F_pc_plus_one[8]~17 ;
wire \inst|nios2|F_pc_plus_one[9]~19 ;
wire \inst|nios2|F_pc_plus_one[10]~20_combout ;
wire \inst|nios2|F_pc_nxt~3_combout ;
wire \inst|nios2|F_pc_nxt~4_combout ;
wire \inst|nios2|F_pc_nxt~5_combout ;
wire \inst|nios2|M_pipe_flush_waddr[10]~10_combout ;
wire \inst|nios2|E_pc[10]~feeder_combout ;
wire \inst|addr_router|Equal1~2_combout ;
wire \inst|limiter|last_dest_id[0]~0_combout ;
wire \inst|limiter|internal_valid~0_combout ;
wire \inst|cmd_xbar_demux|src1_valid~0_combout ;
wire \inst|cmd_xbar_mux_001|arb|grant[1]~0_combout ;
wire \inst|cmd_xbar_mux_001|src_payload~20_combout ;
wire \inst|nios2|d_address_line_field[0]~0_combout ;
wire \inst|nios2|A_dc_wb_line[0]~feeder_combout ;
wire \inst|nios2|Add17|auto_generated|result_int[10]~20_combout ;
wire \inst|nios2|F_pc_plus_one[7]~14_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[8]~22 ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[9]~23_combout ;
wire \inst|cmd_xbar_mux|src_payload~1_combout ;
wire \inst|nios2|A_st_data[2]~feeder_combout ;
wire \inst|nios2|d_writedata[2]~3_combout ;
wire \inst|nios2|dc_tag_wr_port_addr[3]~4_combout ;
wire \inst|nios2|dc_tag_wr_port_addr[4]~5_combout ;
wire \inst|nios2|dc_tag_wr_port_addr[5]~6_combout ;
wire \inst|nios2|dc_tag_rd_port_addr[0]~0_combout ;
wire \inst|nios2|M_ctrl_mem_nxt~0_combout ;
wire \inst|nios2|M_ctrl_mem~q ;
wire \inst|jtag_uart_0|fifo_rd~1_combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write~1_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~8_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~7_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~6_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~5_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~3_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|state~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|state~2_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|state~q ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write~0_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write~q ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write1~q ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write2~feeder_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write2~q ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|state~0_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~4_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~2_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write_valid~q ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write_stalled~q ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \inst|jtag_uart_0|t_dav~q ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|always2~0_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst2~q ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate~q ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate1~q ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q ;
wire \inst|jtag_uart_0|pause_irq~0_combout ;
wire \inst|jtag_uart_0|pause_irq~q ;
wire \inst|jtag_uart_0|ien_AF~feeder_combout ;
wire \inst|jtag_uart_0|ien_AE~0_combout ;
wire \inst|jtag_uart_0|ien_AF~q ;
wire \inst|jtag_uart_0|av_readdata[8]~0_combout ;
wire \inst|nios2|E_logic_result[1]~18_combout ;
wire \inst|nios2|Equal184~0_combout ;
wire \inst|nios2|M_ctrl_ld8~q ;
wire \inst|nios2|M_ld_align_sh16~0_combout ;
wire \inst|nios2|A_ld_align_sh16~q ;
wire \inst|nios2|D_src1_reg[0]~15_combout ;
wire \inst|nios2|D_src1_reg[0]~16_combout ;
wire \inst|nios2|D_src1_reg[0]~17_combout ;
wire \inst|nios2|D_src2_reg[0]~16_combout ;
wire \inst|nios2|D_src2_reg[0]~17_combout ;
wire \inst|nios2|E_src2[0]~0_combout ;
wire \inst|cmd_xbar_mux_001|src_payload~22_combout ;
wire \inst|nios2|E_src2[9]~9_combout ;
wire \inst|nios2|E_src2_reg[9]~feeder_combout ;
wire \inst|nios2|M_st_data[25]~1_combout ;
wire \inst|nios2|M_st_data[9]~feeder_combout ;
wire \inst|nios2|d_writedata[9]~18_combout ;
wire \inst|nios2|A_dc_xfer_rd_addr_offset_nxt[1]~1_combout ;
wire \inst|nios2|A_dc_xfer_rd_data_offset[1]~feeder_combout ;
wire \inst|nios2|A_dc_xfer_wr_offset[1]~feeder_combout ;
wire \inst|nios2|A_dc_xfer_rd_addr_offset_nxt[2]~0_combout ;
wire \inst|nios2|A_dc_xfer_wr_offset[2]~feeder_combout ;
wire \inst|nios2|A_dc_wb_rd_addr_offset_nxt[0]~0_combout ;
wire \inst|nios2|A_dc_wb_rd_addr_offset_nxt[1]~1_combout ;
wire \inst|nios2|A_dc_wb_rd_addr_offset_nxt[2]~2_combout ;
wire \inst|nios2|A_en_d1~q ;
wire \inst|nios2|dc_data_wr_port_addr[0]~0_combout ;
wire \inst|nios2|A_dc_fill_dp_offset_nxt[0]~1_combout ;
wire \inst|nios2|dc_data_wr_port_addr[0]~1_combout ;
wire \inst|nios2|A_dc_fill_dp_offset_nxt[1]~0_combout ;
wire \inst|nios2|dc_data_wr_port_addr[1]~3_combout ;
wire \inst|nios2|A_dc_fill_dp_offset_nxt[2]~2_combout ;
wire \inst|nios2|dc_data_wr_port_addr[2]~5_combout ;
wire \inst|nios2|A_dc_valid_st_bypass_hit_wr_en~combout ;
wire \inst|nios2|dc_data_wr_port_addr[3]~6_combout ;
wire \inst|nios2|dc_data_wr_port_addr[4]~7_combout ;
wire \inst|nios2|dc_data_wr_port_addr[5]~8_combout ;
wire \inst|nios2|dc_data_wr_port_addr[6]~9_combout ;
wire \inst|nios2|dc_data_wr_port_addr[7]~10_combout ;
wire \inst|nios2|dc_data_wr_port_addr[8]~11_combout ;
wire \inst|nios2|E_mem_byte_en[0]~6_combout ;
wire \inst|nios2|E_ctrl_st_bypass~0_combout ;
wire \inst|nios2|E_ctrl_st_bypass~1_combout ;
wire \inst|nios2|M_ctrl_st_bypass~q ;
wire \inst|nios2|M_dc_valid_st_bypass_hit~0_combout ;
wire \inst|nios2|A_dc_valid_st_bypass_hit~q ;
wire \inst|nios2|dc_data_wr_port_byte_en[0]~0_combout ;
wire \inst|nios2|A_dc_fill_byte_en~0_combout ;
wire \inst|nios2|A_dc_fill_byte_en~1_combout ;
wire \inst|nios2|M_ctrl_st_nxt~0_combout ;
wire \inst|nios2|M_ctrl_st~q ;
wire \inst|nios2|A_ctrl_st~q ;
wire \inst|nios2|A_dc_fill_byte_en~2_combout ;
wire \inst|nios2|dc_data_wr_port_byte_en[0]~1_combout ;
wire \inst|nios2|Add17|auto_generated|result_int[0]~1_cout ;
wire \inst|nios2|Add17|auto_generated|result_int[1]~3 ;
wire \inst|nios2|Add17|auto_generated|result_int[2]~5 ;
wire \inst|nios2|Add17|auto_generated|result_int[3]~6_combout ;
wire \inst|nios2|dc_data_rd_port_addr[0]~1_combout ;
wire \inst|nios2|A_dc_xfer_rd_addr_done_nxt~0_combout ;
wire \inst|nios2|A_dc_xfer_rd_addr_done~q ;
wire \inst|nios2|A_dc_xfer_rd_addr_active_nxt~0_combout ;
wire \inst|nios2|A_dc_xfer_rd_addr_active~q ;
wire \inst|nios2|dc_data_rd_port_addr[1]~2_combout ;
wire \inst|nios2|dc_data_rd_port_addr[1]~3_combout ;
wire \inst|nios2|dc_data_rd_port_addr[2]~4_combout ;
wire \inst|nios2|Add17|auto_generated|result_int[5]~10_combout ;
wire \inst|nios2|dc_data_rd_port_addr[2]~5_combout ;
wire \inst|nios2|dc_data_rd_port_addr[3]~6_combout ;
wire \inst|nios2|dc_data_rd_port_addr[3]~7_combout ;
wire \inst|nios2|dc_data_rd_port_addr[4]~9_combout ;
wire \inst|nios2|dc_data_rd_port_addr[5]~10_combout ;
wire \inst|nios2|Add17|auto_generated|result_int[6]~13 ;
wire \inst|nios2|Add17|auto_generated|result_int[7]~15 ;
wire \inst|nios2|Add17|auto_generated|result_int[8]~16_combout ;
wire \inst|nios2|dc_data_rd_port_addr[5]~11_combout ;
wire \inst|nios2|dc_data_rd_port_addr[6]~12_combout ;
wire \inst|nios2|dc_data_rd_port_addr[6]~13_combout ;
wire \inst|nios2|dc_data_rd_port_addr[7]~14_combout ;
wire \inst|nios2|dc_data_rd_port_addr[7]~15_combout ;
wire \inst|nios2|Add17|auto_generated|result_int[11]~22_combout ;
wire \inst|nios2|dc_data_rd_port_addr[8]~16_combout ;
wire \inst|nios2|dc_data_rd_port_addr[8]~17_combout ;
wire \inst|nios2|A_st_data[1]~feeder_combout ;
wire \inst|nios2|dc_data_wr_port_data[1]~40_combout ;
wire \inst|nios2|dc_data_wr_port_data[1]~41_combout ;
wire \inst|cmd_xbar_mux_001|src_payload~12_combout ;
wire \inst|nios2|F_pc_plus_one[10]~21 ;
wire \inst|nios2|F_pc_plus_one[11]~22_combout ;
wire \inst|nios2|F_pc_nxt~6_combout ;
wire \inst|nios2|F_pc_nxt~7_combout ;
wire \inst|nios2|Equal2~0_combout ;
wire \inst|nios2|Equal2~1_combout ;
wire \inst|nios2|F_ctrl_implicit_dst_eretaddr~5_combout ;
wire \inst|nios2|D_ctrl_implicit_dst_eretaddr~q ;
wire \inst|nios2|D_dst_regnum[4]~2_combout ;
wire \inst|nios2|F_iw[26]~28_combout ;
wire \inst|nios2|D_dst_regnum[4]~3_combout ;
wire \inst|nios2|F_iw_b_rf[0]~0_combout ;
wire \inst|nios2|F_iw_b_rf[1]~1_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_go~0_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_go~q ;
wire \inst|nios2_jtag_debug_module_translator|av_readdata_pre[2]~2_combout ;
wire \inst|nios2|A_wr_data_unfiltered[0]~18_combout ;
wire \inst|nios2|dc_data_wr_port_data[3]~24_combout ;
wire \inst|jtag_uart_0|wr_rfifo~combout ;
wire \inst|jtag_uart_0|fifo_rd~2_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read~0_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read~q ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read1~q ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read2~q ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \inst|jtag_uart_0|always2~0_combout ;
wire \inst|jtag_uart_0|fifo_wr~0_combout ;
wire \inst|jtag_uart_0|fifo_wr~q ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \inst|nios2|D_src2_reg[4]~8_combout ;
wire \inst|nios2|D_src2_reg[4]~9_combout ;
wire \inst|nios2|E_src2[4]~4_combout ;
wire \inst|nios2|M_st_data[4]~feeder_combout ;
wire \inst|nios2|d_writedata[4]~6_combout ;
wire \inst|rsp_xbar_mux_001|src_data[4]~52_combout ;
wire \inst|nios2|dc_data_wr_port_data[4]~16_combout ;
wire \inst|nios2|dc_data_wr_port_data[4]~17_combout ;
wire \inst|nios2|E_src2[5]~5_combout ;
wire \inst|nios2|M_st_data[5]~feeder_combout ;
wire \inst|nios2|dc_data_wr_port_data[5]~8_combout ;
wire \inst|cmd_xbar_mux_001|src_payload~0_combout ;
wire \inst|nios2|d_address_tag_field[3]~3_combout ;
wire \inst|nios2|dc_tag_rd_port_addr[2]~2_combout ;
wire \inst|nios2|Add17|auto_generated|result_int[8]~17 ;
wire \inst|nios2|Add17|auto_generated|result_int[9]~18_combout ;
wire \inst|nios2|dc_tag_rd_port_addr[3]~3_combout ;
wire \inst|nios2|dc_tag_rd_port_addr[4]~4_combout ;
wire \inst|nios2|dc_tag_rd_port_addr[5]~5_combout ;
wire \inst|nios2|dc_tag_wr_port_data[1]~1_combout ;
wire \inst|nios2|dc_tag_wr_port_data[2]~3_combout ;
wire \inst|nios2|dc_tag_wr_port_data[3]~2_combout ;
wire \inst|nios2|dc_tag_wr_port_data[4]~4_combout ;
wire \inst|nios2|F_iw[27]~32_combout ;
wire \inst|nios2|F_iw_a_rf[0]~0_combout ;
wire \inst|nios2|F_iw[28]~33_combout ;
wire \inst|nios2|F_iw_a_rf[1]~1_combout ;
wire \inst|cmd_xbar_mux|src_payload~4_combout ;
wire \inst|nios2|d_writedata[5]~9_combout ;
wire \inst|nios2|A_dc_xfer_rd_addr_offset_match~0_combout ;
wire \inst|nios2|A_dc_xfer_rd_addr_offset_match~combout ;
wire \inst|nios2|A_dc_xfer_rd_data_offset_match~q ;
wire \inst|nios2|A_dc_rd_data[3]~feeder_combout ;
wire \inst|nios2|A_dc_xfer_wr_data_nxt[3]~4_combout ;
wire \inst|rsp_xbar_mux_001|src_payload~25_combout ;
wire \inst|nios2|d_byteenable_nxt[0]~0_combout ;
wire \inst|nios2|d_byteenable_nxt[0]~1_combout ;
wire \inst|cmd_xbar_mux_001|src_payload~16_combout ;
wire \inst|nios2|E_src2_reg[6]~feeder_combout ;
wire \inst|nios2|M_st_data[6]~feeder_combout ;
wire \inst|nios2|d_writedata[6]~27_combout ;
wire \inst|rsp_xbar_mux_001|src_payload~21_combout ;
wire \inst|nios2|F_iw_b_rf[3]~3_combout ;
wire \inst|nios2|F_iw_b_rf[4]~4_combout ;
wire \inst|nios2|A_slow_inst_result[2]~2_combout ;
wire \inst|cmd_xbar_mux|src_payload~25_combout ;
wire \inst|nios2|M_st_data[26]~2_combout ;
wire \inst|nios2|d_writedata[10]~20_combout ;
wire \inst|cmd_xbar_mux|src_payload~17_combout ;
wire \inst|cmd_xbar_mux|src_payload~27_combout ;
wire \inst|cmd_xbar_mux|src_payload~5_combout ;
wire \inst|nios2|D_src2[30]~4_combout ;
wire \inst|nios2|F_ctrl_unsigned_lo_imm16~1_combout ;
wire \inst|nios2|D_ctrl_unsigned_lo_imm16~q ;
wire \inst|nios2|D_src2_imm[30]~11_combout ;
wire \inst|nios2|D_src2[17]~5_combout ;
wire \inst|nios2|D_src2[17]~6_combout ;
wire \inst|nios2|E_logic_result[17]~0_combout ;
wire \inst|nios2|E_alu_result[17]~1_combout ;
wire \inst|nios2|A_mul_src1[0]~_Duplicate_1_q ;
wire \inst|nios2|A_mul_src1_nxt[16]~16_combout ;
wire \inst|nios2|M_src1[1]~feeder_combout ;
wire \inst|nios2|A_mul_src1_nxt[1]~1_combout ;
wire \inst|nios2|A_mul_src1[1]~_Duplicate_1_q ;
wire \inst|nios2|D_src1_reg[17]~35_combout ;
wire \inst|nios2|A_mul_src1_nxt[17]~17_combout ;
wire \inst|nios2|Add17|auto_generated|result_int[17]~35 ;
wire \inst|nios2|Add17|auto_generated|result_int[18]~37 ;
wire \inst|nios2|Add17|auto_generated|result_int[19]~38_combout ;
wire \inst|nios2|M_src1[2]~feeder_combout ;
wire \inst|nios2|A_mul_src1_nxt[2]~2_combout ;
wire \inst|nios2|M_src1[3]~feeder_combout ;
wire \inst|nios2|A_mul_src1_nxt[3]~3_combout ;
wire \inst|nios2|M_src1[4]~feeder_combout ;
wire \inst|nios2|A_mul_src1_nxt[4]~4_combout ;
wire \inst|nios2|M_src1[5]~feeder_combout ;
wire \inst|nios2|A_mul_src1_nxt[5]~5_combout ;
wire \inst|nios2|M_src1[6]~feeder_combout ;
wire \inst|nios2|A_mul_src1_nxt[6]~6_combout ;
wire \inst|nios2|M_src1[7]~feeder_combout ;
wire \inst|nios2|A_mul_src1_nxt[7]~7_combout ;
wire \inst|nios2|M_src1[8]~feeder_combout ;
wire \inst|nios2|A_mul_src1_nxt[8]~8_combout ;
wire \inst|nios2|M_src1[9]~feeder_combout ;
wire \inst|nios2|A_mul_src1_nxt[9]~9_combout ;
wire \inst|nios2|M_src1[10]~feeder_combout ;
wire \inst|nios2|A_mul_src1_nxt[10]~10_combout ;
wire \inst|nios2|M_src1[11]~feeder_combout ;
wire \inst|nios2|A_mul_src1_nxt[11]~11_combout ;
wire \inst|nios2|M_src1[12]~feeder_combout ;
wire \inst|nios2|A_mul_src1_nxt[12]~12_combout ;
wire \inst|nios2|M_src1[13]~feeder_combout ;
wire \inst|nios2|A_mul_src1_nxt[13]~13_combout ;
wire \inst|nios2|A_mul_src1_nxt[14]~14_combout ;
wire \inst|nios2|M_src1[15]~feeder_combout ;
wire \inst|nios2|A_mul_src1_nxt[15]~15_combout ;
wire \inst|nios2|D_src2[16]~7_combout ;
wire \inst|nios2|D_src2[16]~36_combout ;
wire \inst|nios2|D_src2[16]~8_combout ;
wire \inst|nios2|M_src2[16]~feeder_combout ;
wire \inst|nios2|A_mul_src2_nxt[16]~16_combout ;
wire \inst|nios2|A_mul_src2_nxt[0]~0_combout ;
wire \inst|nios2|D_src2_imm[1]~4_combout ;
wire \inst|nios2|M_src2[17]~feeder_combout ;
wire \inst|nios2|A_mul_src2_nxt[17]~17_combout ;
wire \inst|nios2|A_mul_src2_nxt[1]~1_combout ;
wire \inst|nios2|D_src2_reg[18]~93_combout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9~portadataout ;
wire \inst|rsp_xbar_mux|src_data[9]~18_combout ;
wire \inst|rsp_xbar_mux|src_data[9]~55_combout ;
wire \inst|cmd_xbar_mux_001|src_payload~14_combout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10~portadataout ;
wire \inst|rsp_xbar_mux|src_data[10]~14_combout ;
wire \inst|rsp_xbar_mux|src_data[10]~54_combout ;
wire \inst|nios2|M_st_data[28]~4_combout ;
wire \inst|nios2|d_writedata[12]~24_combout ;
wire \inst|nios2|dc_data_wr_port_data[17]~34_combout ;
wire \inst|nios2|E_src2_reg[0]~feeder_combout ;
wire \inst|nios2|E_st_data[18]~3_combout ;
wire \inst|nios2|d_writedata[18]~19_combout ;
wire \inst|nios2|dc_data_wr_port_byte_en[1]~6_combout ;
wire \inst|nios2|dc_data_wr_port_byte_en[1]~7_combout ;
wire \inst|jtag_uart_0|ien_AE~feeder_combout ;
wire \inst|jtag_uart_0|ien_AE~q ;
wire \inst|jtag_uart_0|LessThan0~0_combout ;
wire \inst|jtag_uart_0|LessThan0~1_combout ;
wire \inst|jtag_uart_0|fifo_AE~q ;
wire \inst|rsp_xbar_mux_001|src_data[9]~36_combout ;
wire \inst|rsp_xbar_mux_001|src_data[9]~37_combout ;
wire \inst|nios2|dc_data_wr_port_data[9]~38_combout ;
wire \inst|nios2|dc_data_wr_port_data[9]~39_combout ;
wire \inst|jtag_uart_0|ac~0_combout ;
wire \inst|jtag_uart_0|ac~1_combout ;
wire \inst|jtag_uart_0|ac~q ;
wire \inst|rsp_xbar_mux_001|src_data[10]~31_combout ;
wire \inst|rsp_xbar_mux_001|src_data[10]~57_combout ;
wire \inst|nios2|dc_data_wr_port_data[10]~29_combout ;
wire \inst|nios2|M_st_data[27]~3_combout ;
wire \inst|nios2|dc_data_wr_port_data[11]~22_combout ;
wire \inst|nios2|dc_data_wr_port_data[11]~23_combout ;
wire \inst|nios2|d_writedata[11]~22_combout ;
wire \inst|cmd_xbar_mux|src_payload~22_combout ;
wire \inst|nios2|M_st_data[29]~5_combout ;
wire \inst|nios2|d_writedata[13]~26_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[14]~26_combout ;
wire \inst|rsp_xbar_mux_001|src_payload~26_combout ;
wire \inst|nios2|M_st_data[30]~6_combout ;
wire \inst|nios2|M_st_data[14]~feeder_combout ;
wire \inst|nios2|d_writedata[14]~29_combout ;
wire \inst|nios2|M_st_data[31]~7_combout ;
wire \inst|nios2|M_st_data[15]~feeder_combout ;
wire \inst|nios2|dc_data_wr_port_data[15]~52_combout ;
wire \inst|rsp_xbar_mux_001|src_payload~23_combout ;
wire \inst|jtag_uart_0|rvalid~0_combout ;
wire \inst|jtag_uart_0|rvalid~q ;
wire \inst|rsp_xbar_mux_001|src_data[15]~45_combout ;
wire \inst|rsp_xbar_mux_001|src_data[15]~46_combout ;
wire \inst|nios2|dc_data_wr_port_data[15]~53_combout ;
wire \inst|cmd_xbar_mux|src_payload~31_combout ;
wire \inst|nios2|d_writedata[15]~31_combout ;
wire \inst|nios2|A_wr_data_unfiltered[26]~53_combout ;
wire \inst|nios2|D_ctrl_shift_rot_right~0_combout ;
wire \inst|nios2|E_ctrl_shift_rot_right~q ;
wire \inst|nios2|Add8~4 ;
wire \inst|nios2|Add8~6 ;
wire \inst|nios2|Add8~8 ;
wire \inst|nios2|Add8~10 ;
wire \inst|nios2|Add8~11_combout ;
wire \inst|nios2|Add8~3_combout ;
wire \inst|nios2|M_rot_step1[4]~7_combout ;
wire \inst|nios2|M_rot_step1[2]~16_combout ;
wire \inst|nios2|Add8~5_combout ;
wire \inst|nios2|Add8~7_combout ;
wire \inst|nios2|Mn_rot_step2[8]~16_combout ;
wire \inst|nios2|M_rot_step1[0]~0_combout ;
wire \inst|nios2|D_src2[29]~11_combout ;
wire \inst|nios2|D_src2[29]~12_combout ;
wire \inst|nios2|E_logic_result[29]~23_combout ;
wire \inst|nios2|Add17|auto_generated|_~20_combout ;
wire \inst|nios2|F_iw[9]~20_combout ;
wire \inst|nios2|D_src2_imm[3]~2_combout ;
wire \inst|nios2|E_logic_result[19]~10_combout ;
wire \inst|nios2|D_src1_reg[19]~90_combout ;
wire \inst|nios2|A_mul_src1[3]~_Duplicate_1_q ;
wire \inst|nios2|A_mul_src1_nxt[19]~19_combout ;
wire \inst|nios2|D_src2[20]~29_combout ;
wire \inst|nios2|F_iw[21]~24_combout ;
wire \inst|nios2|D_src2[21]~27_combout ;
wire \inst|nios2|Add17|auto_generated|_~28_combout ;
wire \inst|nios2|Add17|auto_generated|result_int[19]~39 ;
wire \inst|nios2|Add17|auto_generated|result_int[20]~41 ;
wire \inst|nios2|Add17|auto_generated|result_int[21]~43 ;
wire \inst|nios2|Add17|auto_generated|result_int[22]~44_combout ;
wire \inst|nios2|M_src2[20]~feeder_combout ;
wire \inst|nios2|A_mul_src2_nxt[20]~20_combout ;
wire \inst|nios2|E_src2[4]~feeder_combout ;
wire \inst|cmd_xbar_mux_001|src_payload~10_combout ;
wire \inst|cmd_xbar_mux_001|src_payload~2_combout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a45 ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13~portadataout ;
wire \inst|rsp_xbar_mux|src_data[13]~2_combout ;
wire \inst|rsp_xbar_mux|src_data[13]~50_combout ;
wire \inst|rsp_xbar_mux|src_data[14]~51_combout ;
wire \inst|cmd_xbar_mux_001|src_payload~17_combout ;
wire \inst|nios2|E_src2[5]~feeder_combout ;
wire \inst|nios2|D_src2_imm[5]~0_combout ;
wire \inst|nios2|M_src2[21]~feeder_combout ;
wire \inst|nios2|A_mul_src2_nxt[21]~21_combout ;
wire \inst|nios2|A_mul_src2_nxt[5]~5_combout ;
wire \inst|nios2|D_src2[22]~25_combout ;
wire \inst|nios2|D_src2[22]~26_combout ;
wire \inst|nios2|M_src2[22]~feeder_combout ;
wire \inst|nios2|A_mul_src2_nxt[22]~22_combout ;
wire \inst|nios2|A_mul_src2_nxt[6]~6_combout ;
wire \inst|nios2|D_src2_imm[7]~6_combout ;
wire \inst|nios2|D_src2[23]~23_combout ;
wire \inst|nios2|E_logic_result[23]~14_combout ;
wire \inst|nios2|D_src2_reg[23]~72_combout ;
wire \inst|nios2|D_src2_reg[23]~73_combout ;
wire \inst|nios2|D_src2[23]~24_combout ;
wire \inst|nios2|M_src2[23]~feeder_combout ;
wire \inst|nios2|A_mul_src2_nxt[23]~23_combout ;
wire \inst|nios2|A_mul_src2_nxt[7]~7_combout ;
wire \inst|nios2|A_mul_src2_nxt[24]~24_combout ;
wire \inst|nios2|A_mul_src2_nxt[8]~8_combout ;
wire \inst|nios2|D_src2_imm[9]~9_combout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11~portadataout ;
wire \inst|rsp_xbar_mux|src_data[11]~10_combout ;
wire \inst|rsp_xbar_mux|src_data[11]~48_combout ;
wire \inst|cmd_xbar_mux_001|src_payload~26_combout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15~portadataout ;
wire \inst|rsp_xbar_mux|src_data[15]~26_combout ;
wire \inst|rsp_xbar_mux|src_data[15]~49_combout ;
wire \inst|nios2|M_st_data[28]~feeder_combout ;
wire \inst|nios2|d_writedata[28]~12_combout ;
wire \inst|nios2|M_st_data[26]~feeder_combout ;
wire \inst|nios2|A_mul_src2_nxt[10]~10_combout ;
wire \inst|nios2|d_writedata[25]~8_combout ;
wire \inst|nios2|A_dc_rd_data[14]~feeder_combout ;
wire \inst|nios2|A_dc_xfer_wr_data_nxt[14]~31_combout ;
wire \inst|rsp_xbar_mux_001|src_payload~5_combout ;
wire \inst|nios2|d_writedata[26]~10_combout ;
wire \inst|cmd_xbar_mux|src_payload~18_combout ;
wire \inst|nios2|E_st_data[19]~2_combout ;
wire \inst|nios2|d_writedata[19]~21_combout ;
wire \inst|nios2|E_st_data[20]~1_combout ;
wire \inst|nios2|dc_data_wr_port_data[20]~14_combout ;
wire \inst|nios2|dc_data_wr_port_data[20]~15_combout ;
wire \inst|cmd_xbar_mux_001|src_payload~9_combout ;
wire \inst|nios2|d_writedata[20]~23_combout ;
wire \inst|nios2|dc_data_wr_port_data[22]~60_combout ;
wire \inst|nios2|dc_data_wr_port_data[22]~61_combout ;
wire \inst|nios2|E_st_data[23]~6_combout ;
wire \inst|nios2|dc_data_wr_port_data[23]~48_combout ;
wire \inst|nios2|dc_data_wr_port_data[23]~49_combout ;
wire \inst|nios2|E_mem_byte_en[2]~4_combout ;
wire \inst|nios2|dc_data_wr_port_byte_en[2]~2_combout ;
wire \inst|nios2|dc_data_wr_port_byte_en[2]~3_combout ;
wire \inst|nios2|A_dc_rd_data[18]~feeder_combout ;
wire \inst|nios2|A_dc_xfer_wr_data_nxt[18]~23_combout ;
wire \inst|nios2|A_dc_xfer_wr_data_nxt[19]~21_combout ;
wire \inst|nios2|A_dc_xfer_wr_data_nxt[20]~19_combout ;
wire \inst|nios2|A_dc_rd_data[21]~feeder_combout ;
wire \inst|nios2|A_dc_xfer_wr_data_nxt[21]~17_combout ;
wire \inst|nios2|A_dc_xfer_wr_data_nxt[22]~30_combout ;
wire \inst|nios2|A_dc_xfer_wr_data_nxt[23]~27_combout ;
wire \inst|nios2|dc_data_wr_port_data[28]~10_combout ;
wire \inst|rsp_xbar_mux_001|src_payload~7_combout ;
wire \inst|nios2|dc_data_wr_port_data[28]~11_combout ;
wire \inst|cmd_xbar_mux_001|src_payload~15_combout ;
wire \inst|nios2|E_mem_byte_en[3]~5_combout ;
wire \inst|nios2|d_byteenable_nxt[3]~3_combout ;
wire \inst|nios2|M_st_data[27]~feeder_combout ;
wire \inst|nios2|d_writedata[27]~11_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[18]~11_combout ;
wire \inst|rsp_xbar_mux|src_data[18]~62_combout ;
wire \inst|nios2|E_st_data[21]~0_combout ;
wire \inst|nios2|d_writedata[21]~25_combout ;
wire \inst|nios2|E_src2[31]~feeder_combout ;
wire \inst|nios2|E_logic_result[31]~7_combout ;
wire \inst|nios2|A_mul_result[28]~89 ;
wire \inst|nios2|A_mul_result[29]~90_combout ;
wire \inst|nios2|Add17|auto_generated|_~27_combout ;
wire \inst|nios2|Add17|auto_generated|result_int[22]~45 ;
wire \inst|nios2|Add17|auto_generated|result_int[23]~46_combout ;
wire \inst|nios2|E_logic_result[22]~13_combout ;
wire \inst|nios2|D_src1_reg[22]~81_combout ;
wire \inst|nios2|M_src2[29]~feeder_combout ;
wire \inst|nios2|A_mul_src2_nxt[29]~29_combout ;
wire \inst|nios2|A_mul_src2_nxt[13]~13_combout ;
wire \inst|rsp_xbar_mux_001|src_payload~10_combout ;
wire \inst|nios2|A_slow_inst_result[11]~11_combout ;
wire \inst|nios2|d_writedata[31]~15_combout ;
wire \inst|nios2|dc_data_wr_port_byte_en[3]~4_combout ;
wire \inst|nios2|dc_data_wr_port_byte_en[3]~5_combout ;
wire \inst|nios2|A_dc_xfer_wr_data_nxt[27]~11_combout ;
wire \inst|nios2|A_dc_rd_data[28]~feeder_combout ;
wire \inst|nios2|A_dc_xfer_wr_data_nxt[28]~12_combout ;
wire \inst|nios2|A_dc_rd_data[29]~feeder_combout ;
wire \inst|nios2|A_dc_xfer_wr_data_nxt[29]~13_combout ;
wire \inst|nios2|A_dc_rd_data[30]~feeder_combout ;
wire \inst|nios2|A_dc_xfer_wr_data_nxt[30]~14_combout ;
wire \inst|nios2|A_dc_rd_data[31]~feeder_combout ;
wire \inst|nios2|A_dc_xfer_wr_data_nxt[31]~15_combout ;
wire \inst|nios2|A_dc_wb_update_av_writedata~combout ;
wire \inst|nios2|d_writedata[22]~32_combout ;
wire \inst|cmd_xbar_mux_001|src_payload~27_combout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31~portadataout ;
wire \inst|cmd_xbar_mux_001|src_payload~23_combout ;
wire \inst|cmd_xbar_mux_001|src_payload~19_combout ;
wire \inst|nios2|d_writedata[30]~14_combout ;
wire \inst|cmd_xbar_mux_001|src_payload~31_combout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a63 ;
wire \inst|rsp_xbar_mux|src_data[31]~27_combout ;
wire \inst|rsp_xbar_mux_001|src_payload~24_combout ;
wire \inst|nios2|Equal187~0_combout ;
wire \inst|nios2|M_ctrl_ld16~q ;
wire \inst|nios2|A_ctrl_ld16~q ;
wire \inst|nios2|A_slow_ld_data_sign_bit~0_combout ;
wire \inst|nios2|A_slow_ld_data_sign_bit~2_combout ;
wire \inst|nios2|A_slow_ld_data_fill_bit~combout ;
wire \inst|nios2|A_ld_align_byte1_fill~q ;
wire \inst|nios2|A_slow_inst_result_en~0_combout ;
wire \inst|nios2|M_inst_result[27]~9_combout ;
wire \inst|nios2|Equal209~0_combout ;
wire \inst|nios2|Equal209~1_combout ;
wire \inst|nios2|E_iw[11]~feeder_combout ;
wire \inst|nios2|E_op_rdctl~0_combout ;
wire \inst|nios2|E_op_rdctl~combout ;
wire \inst|nios2|M_ctrl_rdctl_inst~q ;
wire \inst|nios2|M_inst_result[11]~10_combout ;
wire \inst|nios2|A_data_ram_ld16_data[11]~2_combout ;
wire \inst|nios2|A_wr_data_unfiltered[11]~72_combout ;
wire \inst|nios2|D_ctrl_shift_rot_left~0_combout ;
wire \inst|nios2|E_ctrl_shift_rot_left~q ;
wire \inst|nios2|E_rot_sel_fill1~0_combout ;
wire \inst|nios2|M_rot_sel_fill1~q ;
wire \inst|nios2|A_rot_sel_fill1~q ;
wire \inst|nios2|E_rot_mask[3]~2_combout ;
wire \inst|nios2|E_rot_pass1~0_combout ;
wire \inst|nios2|E_rot_pass1~1_combout ;
wire \inst|nios2|M_rot_pass1~q ;
wire \inst|nios2|A_rot_pass1~q ;
wire \inst|nios2|A_shift_rot_result~34_combout ;
wire \inst|nios2|M_rot_step1[7]~31_combout ;
wire \inst|nios2|M_rot_step1[5]~15_combout ;
wire \inst|nios2|M_rot_step1[11]~30_combout ;
wire \inst|nios2|M_rot_step1[9]~14_combout ;
wire \inst|nios2|Mn_rot_step2[11]~22_combout ;
wire \inst|nios2|M_rot_step1[31]~25_combout ;
wire \inst|nios2|M_rot_step1[29]~9_combout ;
wire \inst|nios2|M_rot_step1[3]~24_combout ;
wire \inst|nios2|M_rot_step1[1]~8_combout ;
wire \inst|nios2|Mn_rot_step2[3]~6_combout ;
wire \inst|nios2|Add8~9_combout ;
wire \inst|nios2|M_rot_step1[27]~26_combout ;
wire \inst|nios2|M_rot_step1[25]~10_combout ;
wire \inst|nios2|M_rot_step1[23]~27_combout ;
wire \inst|nios2|M_rot_step1[21]~11_combout ;
wire \inst|nios2|Mn_rot_step2[27]~23_combout ;
wire \inst|nios2|M_rot_step1[15]~29_combout ;
wire \inst|nios2|M_rot_step1[13]~13_combout ;
wire \inst|nios2|M_rot_step1[19]~28_combout ;
wire \inst|nios2|M_rot_step1[17]~12_combout ;
wire \inst|nios2|Mn_rot_step2[19]~7_combout ;
wire \inst|nios2|A_rot~17_combout ;
wire \inst|nios2|A_shift_rot_result~35_combout ;
wire \inst|nios2|A_wr_data_unfiltered[11]~73_combout ;
wire \inst|nios2|A_wr_data_unfiltered[11]~74_combout ;
wire \inst|nios2|A_slow_inst_result[15]~15_combout ;
wire \inst|nios2|M_inst_result[31]~25_combout ;
wire \inst|nios2|M_inst_result[15]~26_combout ;
wire \inst|nios2|A_data_ram_ld16_data[15]~6_combout ;
wire \inst|nios2|A_wr_data_unfiltered[15]~60_combout ;
wire \inst|nios2|Equal154~6_combout ;
wire \inst|nios2|D_ctrl_shift_right_arith~0_combout ;
wire \inst|nios2|D_ctrl_shift_right_arith~1_combout ;
wire \inst|nios2|E_ctrl_shift_right_arith~q ;
wire \inst|nios2|E_rot_fill_bit~0_combout ;
wire \inst|nios2|M_rot_fill_bit~q ;
wire \inst|nios2|A_rot_fill_bit~feeder_combout ;
wire \inst|nios2|A_rot_fill_bit~q ;
wire \inst|nios2|Mn_rot_step2[31]~31_combout ;
wire \inst|nios2|Mn_rot_step2[23]~15_combout ;
wire \inst|nios2|Mn_rot_step2[15]~30_combout ;
wire \inst|nios2|Mn_rot_step2[7]~14_combout ;
wire \inst|nios2|A_rot~13_combout ;
wire \inst|nios2|A_shift_rot_result~27_combout ;
wire \inst|nios2|A_wr_data_unfiltered[15]~61_combout ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT9 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT10 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT11 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT12 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT13 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT14 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT15 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT16 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT17 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT18 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT19 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT20 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT21 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT22 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT23 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT24 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT25 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT26 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT27 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT28 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT29 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT30 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT31 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~0 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~1 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~2 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~3 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT14 ;
wire \inst|nios2|A_mul_partial_prod[14]~feeder_combout ;
wire \inst|nios2|A_mul_result[12]~57 ;
wire \inst|nios2|A_mul_result[13]~59 ;
wire \inst|nios2|A_mul_result[14]~61 ;
wire \inst|nios2|A_mul_result[15]~62_combout ;
wire \inst|nios2|A_mul_stall_d1~q ;
wire \inst|nios2|A_mul_stall_d2~feeder_combout ;
wire \inst|nios2|A_mul_stall_d2~q ;
wire \inst|nios2|A_mul_stall_d3~feeder_combout ;
wire \inst|nios2|A_mul_stall_d3~q ;
wire \inst|nios2|A_wr_data_unfiltered[15]~62_combout ;
wire \inst|nios2|A_wr_data_unfiltered[15]~42_combout ;
wire \inst|nios2|A_wr_data_unfiltered[14]~63_combout ;
wire \inst|nios2|A_wr_data_unfiltered[14]~64_combout ;
wire \inst|nios2|A_wr_data_unfiltered[14]~65_combout ;
wire \inst|nios2|M_inst_result[16]~22_combout ;
wire \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[0]~1_combout ;
wire \inst|nios2|A_wr_data_unfiltered[16]~57_combout ;
wire \inst|nios2|E_rot_pass2~0_combout ;
wire \inst|nios2|E_rot_pass2~1_combout ;
wire \inst|nios2|M_rot_pass2~q ;
wire \inst|nios2|A_rot_pass2~q ;
wire \inst|nios2|E_rot_sel_fill2~0_combout ;
wire \inst|nios2|M_rot_sel_fill2~q ;
wire \inst|nios2|A_rot_sel_fill2~q ;
wire \inst|nios2|A_shift_rot_result~24_combout ;
wire \inst|nios2|M_rot_step1[24]~2_combout ;
wire \inst|nios2|M_rot_step1[22]~19_combout ;
wire \inst|nios2|Mn_rot_step2[24]~17_combout ;
wire \inst|nios2|M_rot_step1[12]~5_combout ;
wire \inst|nios2|M_rot_step1[10]~22_combout ;
wire \inst|nios2|Mn_rot_step2[16]~1_combout ;
wire \inst|nios2|A_rot~12_combout ;
wire \inst|nios2|A_shift_rot_result~25_combout ;
wire \inst|nios2|A_wr_data_unfiltered[16]~58_combout ;
wire \inst|nios2|A_wr_data_unfiltered[16]~59_combout ;
wire \inst|nios2|E_rot_mask[1]~4_combout ;
wire \inst|nios2|E_rot_sel_fill3~0_combout ;
wire \inst|nios2|M_rot_sel_fill3~q ;
wire \inst|nios2|A_rot_sel_fill3~q ;
wire \inst|nios2|E_rot_pass3~0_combout ;
wire \inst|nios2|M_rot_pass3~q ;
wire \inst|nios2|A_rot_pass3~q ;
wire \inst|nios2|A_shift_rot_result~48_combout ;
wire \inst|nios2|A_shift_rot_result~49_combout ;
wire \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[1]~6_combout ;
wire \inst|nios2|E_logic_result[25]~16_combout ;
wire \inst|nios2|M_inst_result[25]~17_combout ;
wire \inst|nios2|A_wr_data_unfiltered[25]~93_combout ;
wire \inst|nios2|A_wr_data_unfiltered[25]~94_combout ;
wire \inst|nios2|A_wr_data_unfiltered[25]~95_combout ;
wire \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[3]~4_combout ;
wire \inst|nios2|A_wr_data_unfiltered[27]~87_combout ;
wire \inst|nios2|A_shift_rot_result~44_combout ;
wire \inst|nios2|A_shift_rot_result~45_combout ;
wire \inst|nios2|A_wr_data_unfiltered[27]~88_combout ;
wire \inst|nios2|A_wr_data_unfiltered[27]~89_combout ;
wire \inst|nios2|Mn_rot_step2[13]~26_combout ;
wire \inst|nios2|Mn_rot_step2[5]~10_combout ;
wire \inst|nios2|Mn_rot_step2[29]~27_combout ;
wire \inst|nios2|Mn_rot_step2[21]~11_combout ;
wire \inst|nios2|A_rot~20_combout ;
wire \inst|nios2|A_shift_rot_result~41_combout ;
wire \inst|nios2|A_wr_data_unfiltered[29]~82_combout ;
wire \inst|nios2|A_wr_data_unfiltered[29]~83_combout ;
wire \inst|nios2|D_src1_reg[30]~59_combout ;
wire \inst|nios2|E_logic_result[30]~30_combout ;
wire \inst|nios2|M_inst_result[30]~28_combout ;
wire \inst|cmd_xbar_mux|src_payload~10_combout ;
wire \inst|cmd_xbar_mux|src_payload~11_combout ;
wire \inst|nios2|M_st_data[29]~feeder_combout ;
wire \inst|nios2|D_src2_reg[29]~46_combout ;
wire \inst|nios2|D_src2_reg[29]~47_combout ;
wire \inst|nios2|D_src2_reg[29]~48_combout ;
wire \inst|nios2|D_src2_reg[29]~49_combout ;
wire \inst|nios2|d_writedata[29]~13_combout ;
wire \inst|cmd_xbar_mux|src_payload~12_combout ;
wire \inst|cmd_xbar_mux|src_payload~13_combout ;
wire \inst|cmd_xbar_mux|src_payload~14_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[9]~24 ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[10]~25_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[33]~79_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|DRsize.010~q ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[15]~9_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~58_combout ;
wire \inst|cmd_xbar_mux|src_payload~19_combout ;
wire \inst|cmd_xbar_mux|src_payload~16_combout ;
wire \inst|cmd_xbar_mux|src_payload~30_combout ;
wire \inst|nios2|d_writedata[23]~30_combout ;
wire \inst|cmd_xbar_mux|src_payload~28_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|Equal0~1_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|Equal0~2_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[5]~5_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[10]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~27_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~73_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~74_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[6]~13_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[9]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~26_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~71_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~72_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~25_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~69_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~70_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~28_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonRd~1_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonRd~q ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonRd1~q ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~63_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~64_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[8]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[16]~14_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~24_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[20]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|Equal0~3_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[24]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~15_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~33_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~34_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~27_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~23_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~25_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[18]~7_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~22_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[16]~4_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[19]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|Equal0~0_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[4]~3_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~26_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~27_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[5]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~7_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~35_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~36_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[6]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~17_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|Mux30~0_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[7]~8_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[7]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[3]~2_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[2]~1_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[1]~0_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~19_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[4]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~26_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~20_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~59_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~60_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~18_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~55_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~56_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~52_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[18]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[29]~6_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~19_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~18_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~16_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~29_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~31_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[11]~10_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~30_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~80_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~81_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[14]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[12]~11_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~77_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~78_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[12]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~31_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~82_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~83_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[13]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~32_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~33_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~28_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~75_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~76_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[15]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~23_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~65_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~66_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[16]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~5_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~28_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~30_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[17]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|cfgdout~1_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[9]~9_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[30]~27_combout ;
wire \inst|rsp_xbar_mux_001|src_payload~27_combout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30~portadataout ;
wire \inst|rsp_xbar_mux|src_data[30]~31_combout ;
wire \inst|rsp_xbar_mux_001|src_payload~28_combout ;
wire \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[6]~1_combout ;
wire \inst|nios2|A_wr_data_unfiltered[30]~78_combout ;
wire \inst|nios2|A_wr_data_unfiltered[30]~79_combout ;
wire \inst|nios2|A_wr_data_unfiltered[30]~80_combout ;
wire \inst|nios2|D_src2_reg[15]~32_combout ;
wire \inst|nios2|D_src2_reg[15]~33_combout ;
wire \inst|nios2|E_src2[15]~15_combout ;
wire \inst|nios2|E_src2[15]~feeder_combout ;
wire \inst|nios2|D_src2_imm[15]~12_combout ;
wire \inst|nios2|A_mul_src2_nxt[31]~31_combout ;
wire \inst|nios2|A_mul_src2_nxt[15]~15_combout ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT8 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT13 ;
wire \inst|nios2|A_mul_result[13]~58_combout ;
wire \inst|nios2|M_inst_result[29]~1_combout ;
wire \inst|nios2|A_data_ram_ld16_data[13]~0_combout ;
wire \inst|nios2|A_slow_inst_result[13]~13_combout ;
wire \inst|nios2|A_wr_data_unfiltered[13]~66_combout ;
wire \inst|nios2|A_rot~15_combout ;
wire \inst|nios2|E_rot_mask[5]~0_combout ;
wire \inst|nios2|A_shift_rot_result~30_combout ;
wire \inst|nios2|A_shift_rot_result~31_combout ;
wire \inst|nios2|A_wr_data_unfiltered[13]~67_combout ;
wire \inst|nios2|A_wr_data_unfiltered[13]~68_combout ;
wire \inst|nios2|D_src2_reg[14]~35_combout ;
wire \inst|nios2|E_src2[14]~14_combout ;
wire \inst|nios2|E_src2[14]~feeder_combout ;
wire \inst|nios2|D_src2_imm[14]~13_combout ;
wire \inst|nios2|M_src2[30]~feeder_combout ;
wire \inst|nios2|A_mul_src2_nxt[30]~30_combout ;
wire \inst|nios2|A_mul_src2_nxt[14]~14_combout ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT7 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT7 ;
wire \inst|nios2|A_mul_partial_prod[7]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT6 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT4 ;
wire \inst|nios2|A_mul_partial_prod[4]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT1 ;
wire \inst|nios2|A_mul_result[0]~32_combout ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~dataout ;
wire \inst|nios2|A_mul_partial_prod[0]~feeder_combout ;
wire \inst|nios2|A_mul_result[0]~33 ;
wire \inst|nios2|A_mul_result[1]~35 ;
wire \inst|nios2|A_mul_result[2]~36_combout ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT2 ;
wire \inst|nios2|A_mul_result[2]~37 ;
wire \inst|nios2|A_mul_result[3]~38_combout ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT3 ;
wire \inst|nios2|A_mul_result[3]~39 ;
wire \inst|nios2|A_mul_result[4]~41 ;
wire \inst|nios2|A_mul_result[5]~42_combout ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT5 ;
wire \inst|nios2|A_mul_partial_prod[5]~feeder_combout ;
wire \inst|nios2|A_mul_result[5]~43 ;
wire \inst|nios2|A_mul_result[6]~45 ;
wire \inst|nios2|A_mul_result[7]~47 ;
wire \inst|nios2|A_mul_result[8]~49 ;
wire \inst|nios2|A_mul_result[9]~50_combout ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT9 ;
wire \inst|nios2|A_mul_partial_prod[9]~feeder_combout ;
wire \inst|nios2|A_mul_result[9]~51 ;
wire \inst|nios2|A_mul_result[10]~53 ;
wire \inst|nios2|A_mul_result[11]~54_combout ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT11 ;
wire \inst|nios2|A_mul_result[11]~55 ;
wire \inst|nios2|A_mul_result[12]~56_combout ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT12 ;
wire \inst|nios2|A_mul_partial_prod[12]~feeder_combout ;
wire \inst|nios2|A_slow_inst_result[12]~12_combout ;
wire \inst|nios2|M_inst_result[28]~4_combout ;
wire \inst|nios2|M_inst_result[12]~5_combout ;
wire \inst|nios2|A_data_ram_ld16_data[12]~1_combout ;
wire \inst|nios2|A_wr_data_unfiltered[12]~69_combout ;
wire \inst|nios2|E_rot_mask[4]~1_combout ;
wire \inst|nios2|A_shift_rot_result~32_combout ;
wire \inst|nios2|Mn_rot_step2[28]~25_combout ;
wire \inst|nios2|M_rot_step1[20]~3_combout ;
wire \inst|nios2|M_rot_step1[18]~20_combout ;
wire \inst|nios2|Mn_rot_step2[20]~9_combout ;
wire \inst|nios2|Mn_rot_step2[12]~24_combout ;
wire \inst|nios2|Mn_rot_step2[4]~8_combout ;
wire \inst|nios2|A_rot~16_combout ;
wire \inst|nios2|A_shift_rot_result~33_combout ;
wire \inst|nios2|A_wr_data_unfiltered[12]~70_combout ;
wire \inst|nios2|A_wr_data_unfiltered[12]~71_combout ;
wire \inst|nios2|D_src2_reg[12]~39_combout ;
wire \inst|nios2|E_src2[12]~12_combout ;
wire \inst|nios2|E_src2[12]~feeder_combout ;
wire \inst|nios2|D_src2_imm[12]~15_combout ;
wire \inst|nios2|M_src2[28]~feeder_combout ;
wire \inst|nios2|A_mul_src2_nxt[28]~28_combout ;
wire \inst|nios2|A_mul_src2_nxt[12]~12_combout ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT6 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT10 ;
wire \inst|nios2|A_mul_partial_prod[10]~feeder_combout ;
wire \inst|nios2|A_mul_result[10]~52_combout ;
wire \inst|nios2|M_inst_result[26]~12_combout ;
wire \inst|nios2|M_inst_result[10]~13_combout ;
wire \inst|nios2|A_data_ram_ld16_data[10]~3_combout ;
wire \inst|nios2|A_wr_data_unfiltered[10]~50_combout ;
wire \inst|nios2|E_rot_mask[2]~3_combout ;
wire \inst|nios2|A_shift_rot_result~20_combout ;
wire \inst|nios2|Mn_rot_step2[26]~21_combout ;
wire \inst|nios2|M_rot_step1[14]~21_combout ;
wire \inst|nios2|Mn_rot_step2[18]~5_combout ;
wire \inst|nios2|A_rot~10_combout ;
wire \inst|nios2|A_shift_rot_result~21_combout ;
wire \inst|nios2|A_wr_data_unfiltered[10]~51_combout ;
wire \inst|nios2|A_wr_data_unfiltered[10]~52_combout ;
wire \inst|nios2|D_src1_reg[22]~82_combout ;
wire \inst|nios2|D_src1_reg[22]~83_combout ;
wire \inst|nios2|A_mul_src1[6]~_Duplicate_1_q ;
wire \inst|nios2|A_mul_src1_nxt[22]~22_combout ;
wire \inst|nios2|A_mul_src1[7]~_Duplicate_1_q ;
wire \inst|nios2|A_mul_src1_nxt[23]~23_combout ;
wire \inst|nios2|A_mul_src1[8]~_Duplicate_1_q ;
wire \inst|nios2|A_mul_src1_nxt[24]~24_combout ;
wire \inst|nios2|A_mul_src1[9]~_Duplicate_1_q ;
wire \inst|nios2|A_mul_src1_nxt[25]~25_combout ;
wire \inst|nios2|A_mul_src1[10]~_Duplicate_1_q ;
wire \inst|nios2|A_mul_src1_nxt[26]~26_combout ;
wire \inst|nios2|A_mul_src1[11]~_Duplicate_1_q ;
wire \inst|nios2|A_mul_src1_nxt[27]~27_combout ;
wire \inst|nios2|A_mul_src1[12]~_Duplicate_1_q ;
wire \inst|nios2|A_mul_src1_nxt[28]~28_combout ;
wire \inst|nios2|A_mul_src1[13]~_Duplicate_1_q ;
wire \inst|nios2|A_mul_src1_nxt[29]~29_combout ;
wire \inst|nios2|A_mul_src1_nxt[30]~30_combout ;
wire \inst|nios2|A_mul_src1_nxt[31]~31_combout ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT3 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT4 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT5 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT6 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT7 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT8 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT9 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT10 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT11 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT12 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT13 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT14 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT15 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT16 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT17 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT18 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT19 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT20 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT21 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT22 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT23 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT24 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT25 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT26 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT27 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT28 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT29 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT30 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT31 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~0 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~1 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~2 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~3 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT13 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT28 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT27 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT8 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT23 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT5 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT16 ;
wire \inst|nios2|A_mul_partial_prod[16]~17 ;
wire \inst|nios2|A_mul_partial_prod[17]~19 ;
wire \inst|nios2|A_mul_partial_prod[18]~21 ;
wire \inst|nios2|A_mul_partial_prod[19]~23 ;
wire \inst|nios2|A_mul_partial_prod[20]~25 ;
wire \inst|nios2|A_mul_partial_prod[21]~27 ;
wire \inst|nios2|A_mul_partial_prod[22]~29 ;
wire \inst|nios2|A_mul_partial_prod[23]~31 ;
wire \inst|nios2|A_mul_partial_prod[24]~33 ;
wire \inst|nios2|A_mul_partial_prod[25]~35 ;
wire \inst|nios2|A_mul_partial_prod[26]~37 ;
wire \inst|nios2|A_mul_partial_prod[27]~39 ;
wire \inst|nios2|A_mul_partial_prod[28]~41 ;
wire \inst|nios2|A_mul_partial_prod[29]~42_combout ;
wire \inst|nios2|A_mul_result[29]~91 ;
wire \inst|nios2|A_mul_result[30]~92_combout ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT30 ;
wire \inst|nios2|A_mul_partial_prod[29]~43 ;
wire \inst|nios2|A_mul_partial_prod[30]~44_combout ;
wire \inst|nios2|A_mul_result[30]~93 ;
wire \inst|nios2|A_mul_result[31]~94_combout ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT15 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT31 ;
wire \inst|nios2|A_mul_partial_prod[30]~45 ;
wire \inst|nios2|A_mul_partial_prod[31]~46_combout ;
wire \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[7]~0_combout ;
wire \inst|nios2|A_wr_data_unfiltered[31]~75_combout ;
wire \inst|nios2|A_shift_rot_result~36_combout ;
wire \inst|nios2|A_rot~18_combout ;
wire \inst|nios2|A_shift_rot_result~37_combout ;
wire \inst|nios2|A_wr_data_unfiltered[31]~76_combout ;
wire \inst|nios2|A_wr_data_unfiltered[31]~77_combout ;
wire \inst|nios2|E_src2[31]~17_combout ;
wire \inst|nios2|E_src2[31]~18_combout ;
wire \inst|nios2|E_src2[31]~19_combout ;
wire \inst|nios2|E_src2[31]~16_combout ;
wire \inst|nios2|dc_data_wr_port_data[31]~50_combout ;
wire \inst|nios2|dc_data_wr_port_data[31]~51_combout ;
wire \inst|nios2|A_dc_rd_data[26]~feeder_combout ;
wire \inst|nios2|A_dc_xfer_wr_data_nxt[26]~10_combout ;
wire \inst|cmd_xbar_mux_001|src_payload~1_combout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a51 ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19~portadataout ;
wire \inst|rsp_xbar_mux|src_data[19]~9_combout ;
wire \inst|rsp_xbar_mux|src_data[19]~61_combout ;
wire \inst|rsp_xbar_mux|src_data[20]~60_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[21]~1_combout ;
wire \inst|rsp_xbar_mux|src_data[21]~59_combout ;
wire \inst|nios2|F_iw[20]~25_combout ;
wire \inst|nios2|D_src2[30]~9_combout ;
wire \inst|nios2|D_src2[30]~10_combout ;
wire \inst|nios2|Add17|auto_generated|_~19_combout ;
wire \inst|nios2|Add17|auto_generated|result_int[30]~61 ;
wire \inst|nios2|Add17|auto_generated|result_int[31]~62_combout ;
wire \inst|nios2|D_src2_reg[30]~42_combout ;
wire \inst|nios2|D_src2_reg[30]~43_combout ;
wire \inst|nios2|D_src2_reg[30]~44_combout ;
wire \inst|nios2|D_src2_reg[30]~45_combout ;
wire \inst|nios2|dc_data_wr_port_data[30]~56_combout ;
wire \inst|nios2|dc_data_wr_port_data[30]~57_combout ;
wire \inst|nios2|A_dc_rd_data[25]~feeder_combout ;
wire \inst|nios2|A_dc_xfer_wr_data_nxt[25]~9_combout ;
wire \inst|cmd_xbar_mux_001|src_payload~11_combout ;
wire \inst|cmd_xbar_mux_001|src_payload~3_combout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a61 ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29~portadataout ;
wire \inst|rsp_xbar_mux|src_data[29]~3_combout ;
wire \inst|rsp_xbar_mux_001|src_payload~3_combout ;
wire \inst|nios2|dc_data_wr_port_data[29]~4_combout ;
wire \inst|nios2|dc_data_wr_port_data[29]~5_combout ;
wire \inst|nios2|A_dc_rd_data[24]~feeder_combout ;
wire \inst|nios2|A_dc_xfer_wr_data_nxt[24]~7_combout ;
wire \inst|cmd_xbar_mux_001|src_payload~5_combout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a53 ;
wire \inst|rsp_xbar_mux|src_data[21]~1_combout ;
wire \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ;
wire \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ;
wire \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ;
wire \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ;
wire \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ;
wire \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout ;
wire \inst|jtag_uart_0|read_0~q ;
wire \inst|rsp_xbar_mux_001|src_data[21]~18_combout ;
wire \inst|rsp_xbar_mux_001|src_data[21]~19_combout ;
wire \inst|nios2|dc_data_wr_port_data[21]~2_combout ;
wire \inst|nios2|dc_data_wr_port_data[21]~3_combout ;
wire \inst|nios2|A_dc_xfer_wr_data_nxt[17]~16_combout ;
wire \inst|cmd_xbar_mux|src_payload~20_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[19]~8_combout ;
wire \inst|rsp_xbar_mux_001|src_payload~8_combout ;
wire \inst|rsp_xbar_mux_001|src_data[19]~28_combout ;
wire \inst|nios2|dc_data_wr_port_data[19]~18_combout ;
wire \inst|nios2|dc_data_wr_port_data[19]~19_combout ;
wire \inst|nios2|A_dc_rd_data[16]~feeder_combout ;
wire \inst|nios2|A_dc_xfer_wr_data_nxt[16]~6_combout ;
wire \inst|cmd_xbar_mux|src_payload~9_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[27]~10_combout ;
wire \inst|rsp_xbar_mux_001|src_payload~11_combout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27~portadataout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a59 ;
wire \inst|rsp_xbar_mux|src_data[27]~11_combout ;
wire \inst|rsp_xbar_mux_001|src_payload~12_combout ;
wire \inst|nios2|dc_data_wr_port_data[27]~21_combout ;
wire \inst|nios2|A_dc_rd_data[15]~feeder_combout ;
wire \inst|nios2|A_dc_xfer_wr_data_nxt[15]~28_combout ;
wire \inst|cmd_xbar_mux|src_payload~8_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[29]~3_combout ;
wire \inst|rsp_xbar_mux|src_data[29]~42_combout ;
wire \inst|rsp_xbar_mux|src_data[30]~43_combout ;
wire \inst|rsp_xbar_mux|src_data[31]~44_combout ;
wire \inst|nios2|F_iw[31]~36_combout ;
wire \inst|nios2|F_iw_a_rf[4]~4_combout ;
wire \inst|nios2|D_src1_reg[26]~70_combout ;
wire \inst|nios2|D_src2[26]~18_combout ;
wire \inst|nios2|E_logic_result[26]~17_combout ;
wire \inst|nios2|D_src1_reg[26]~71_combout ;
wire \inst|nios2|Add17|auto_generated|result_int[23]~47 ;
wire \inst|nios2|Add17|auto_generated|result_int[24]~49 ;
wire \inst|nios2|Add17|auto_generated|result_int[25]~51 ;
wire \inst|nios2|Add17|auto_generated|result_int[26]~53 ;
wire \inst|nios2|Add17|auto_generated|result_int[27]~55 ;
wire \inst|nios2|Add17|auto_generated|result_int[28]~56_combout ;
wire \inst|nios2|D_src1_reg[27]~66_combout ;
wire \inst|nios2|D_src1_reg[27]~67_combout ;
wire \inst|nios2|D_src1_reg[27]~68_combout ;
wire \inst|nios2|E_logic_result[27]~15_combout ;
wire \inst|nios2|D_src2_reg[27]~55_combout ;
wire \inst|nios2|D_src2_reg[27]~56_combout ;
wire \inst|nios2|D_src2_reg[27]~57_combout ;
wire \inst|nios2|D_src2[27]~15_combout ;
wire \inst|nios2|D_src2[27]~16_combout ;
wire \inst|nios2|M_src2[27]~feeder_combout ;
wire \inst|nios2|A_mul_src2_nxt[27]~27_combout ;
wire \inst|nios2|A_mul_src2_nxt[11]~11_combout ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT5 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT25 ;
wire \inst|nios2|A_mul_partial_prod[25]~34_combout ;
wire \inst|nios2|A_mul_partial_prod[23]~30_combout ;
wire \inst|nios2|A_mul_result[21]~75 ;
wire \inst|nios2|A_mul_result[22]~77 ;
wire \inst|nios2|A_mul_result[23]~79 ;
wire \inst|nios2|A_mul_result[24]~80_combout ;
wire \inst|nios2|A_mul_partial_prod[24]~32_combout ;
wire \inst|nios2|A_mul_result[24]~81 ;
wire \inst|nios2|A_mul_result[25]~83 ;
wire \inst|nios2|A_mul_result[26]~84_combout ;
wire \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[2]~5_combout ;
wire \inst|nios2|A_wr_data_unfiltered[26]~90_combout ;
wire \inst|nios2|A_rot~23_combout ;
wire \inst|nios2|A_shift_rot_result~47_combout ;
wire \inst|nios2|A_wr_data_unfiltered[26]~91_combout ;
wire \inst|nios2|A_wr_data_unfiltered[26]~92_combout ;
wire \inst|nios2|D_src2_reg[26]~59_combout ;
wire \inst|nios2|D_src2_reg[26]~60_combout ;
wire \inst|nios2|D_src2_reg[26]~61_combout ;
wire \inst|nios2|dc_data_wr_port_data[26]~26_combout ;
wire \inst|nios2|dc_data_wr_port_data[26]~27_combout ;
wire \inst|nios2|A_dc_xfer_wr_data_nxt[13]~18_combout ;
wire \inst|cmd_xbar_mux_001|src_payload~7_combout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28~portadataout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a60 ;
wire \inst|rsp_xbar_mux|src_data[28]~7_combout ;
wire \inst|rsp_xbar_mux|src_data[28]~41_combout ;
wire \inst|nios2|F_iw[30]~35_combout ;
wire \inst|nios2|F_iw_a_rf[3]~3_combout ;
wire \inst|nios2|D_src1_reg[25]~72_combout ;
wire \inst|nios2|D_src1_reg[25]~73_combout ;
wire \inst|nios2|D_src1_reg[25]~74_combout ;
wire \inst|nios2|Add17|auto_generated|result_int[26]~52_combout ;
wire \inst|nios2|D_src2_reg[25]~65_combout ;
wire \inst|nios2|D_src2[25]~19_combout ;
wire \inst|nios2|D_src2[25]~20_combout ;
wire \inst|nios2|A_mul_src2_nxt[25]~25_combout ;
wire \inst|nios2|A_mul_src2_nxt[9]~9_combout ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT4 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT22 ;
wire \inst|nios2|A_mul_partial_prod[22]~28_combout ;
wire \inst|nios2|A_mul_result[22]~76_combout ;
wire \inst|nios2|M_inst_result[22]~30_combout ;
wire \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[6]~3_combout ;
wire \inst|nios2|A_wr_data_unfiltered[22]~102_combout ;
wire \inst|nios2|Mn_rot_step2[22]~13_combout ;
wire \inst|nios2|Mn_rot_step2[14]~28_combout ;
wire \inst|nios2|M_rot_step1[6]~23_combout ;
wire \inst|nios2|Mn_rot_step2[6]~12_combout ;
wire \inst|nios2|M_rot_step1[28]~1_combout ;
wire \inst|nios2|Mn_rot_step2[30]~29_combout ;
wire \inst|nios2|A_rot~27_combout ;
wire \inst|nios2|A_shift_rot_result~54_combout ;
wire \inst|nios2|A_shift_rot_result~55_combout ;
wire \inst|nios2|A_wr_data_unfiltered[22]~103_combout ;
wire \inst|nios2|A_wr_data_unfiltered[22]~104_combout ;
wire \inst|nios2|D_src2_reg[22]~74_combout ;
wire \inst|nios2|D_src2_reg[22]~75_combout ;
wire \inst|nios2|D_src2_reg[22]~76_combout ;
wire \inst|nios2|D_src2_reg[22]~77_combout ;
wire \inst|nios2|E_st_data[22]~7_combout ;
wire \inst|nios2|d_writedata[22]~28_combout ;
wire \inst|cmd_xbar_mux_001|src_payload~29_combout ;
wire \inst|cmd_xbar_mux_001|src_payload~25_combout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48~portadataout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16~portadataout ;
wire \inst|rsp_xbar_mux|src_data[16]~21_combout ;
wire \inst|rsp_xbar_mux|src_data[16]~52_combout ;
wire \inst|nios2|F_iw[10]~19_combout ;
wire \inst|nios2|D_src2_imm[4]~1_combout ;
wire \inst|nios2|A_mul_src2_nxt[4]~4_combout ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT3 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT15 ;
wire \inst|nios2|A_mul_result[15]~63 ;
wire \inst|nios2|A_mul_result[16]~64_combout ;
wire \inst|nios2|A_mul_partial_prod[16]~16_combout ;
wire \inst|nios2|A_mul_result[16]~65 ;
wire \inst|nios2|A_mul_result[17]~67 ;
wire \inst|nios2|A_mul_result[18]~69 ;
wire \inst|nios2|A_mul_result[19]~71 ;
wire \inst|nios2|A_mul_result[20]~73 ;
wire \inst|nios2|A_mul_result[21]~74_combout ;
wire \inst|nios2|A_mul_partial_prod[21]~26_combout ;
wire \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[5]~4_combout ;
wire \inst|nios2|A_wr_data_unfiltered[21]~105_combout ;
wire \inst|nios2|A_rot~28_combout ;
wire \inst|nios2|A_shift_rot_result~56_combout ;
wire \inst|nios2|A_shift_rot_result~57_combout ;
wire \inst|nios2|A_wr_data_unfiltered[21]~106_combout ;
wire \inst|nios2|A_wr_data_unfiltered[21]~107_combout ;
wire \inst|nios2|D_src2_reg[21]~78_combout ;
wire \inst|nios2|D_src2_reg[21]~79_combout ;
wire \inst|nios2|D_src2_reg[21]~80_combout ;
wire \inst|nios2|D_src2_reg[21]~81_combout ;
wire \inst|nios2|D_src2[21]~28_combout ;
wire \inst|nios2|E_logic_result[21]~12_combout ;
wire \inst|nios2|D_src1_reg[21]~84_combout ;
wire \inst|nios2|D_src1_reg[21]~85_combout ;
wire \inst|nios2|D_src1_reg[21]~86_combout ;
wire \inst|nios2|A_mul_src1[5]~_Duplicate_1_q ;
wire \inst|nios2|A_mul_src1_nxt[21]~21_combout ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT2 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT4 ;
wire \inst|nios2|A_mul_partial_prod[20]~24_combout ;
wire \inst|nios2|A_mul_result[20]~72_combout ;
wire \inst|nios2|M_inst_result[20]~6_combout ;
wire \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[4]~5_combout ;
wire \inst|nios2|A_wr_data_unfiltered[20]~108_combout ;
wire \inst|nios2|A_rot~29_combout ;
wire \inst|nios2|A_shift_rot_result~58_combout ;
wire \inst|nios2|A_shift_rot_result~59_combout ;
wire \inst|nios2|A_wr_data_unfiltered[20]~109_combout ;
wire \inst|nios2|A_wr_data_unfiltered[20]~110_combout ;
wire \inst|nios2|D_src2_reg[20]~83_combout ;
wire \inst|nios2|D_src2_reg[20]~84_combout ;
wire \inst|nios2|D_src2_reg[20]~85_combout ;
wire \inst|nios2|D_src2[20]~30_combout ;
wire \inst|nios2|Add17|auto_generated|_~29_combout ;
wire \inst|nios2|Add17|auto_generated|result_int[21]~42_combout ;
wire \inst|nios2|D_src1_reg[20]~88_combout ;
wire \inst|nios2|D_src1_reg[20]~89_combout ;
wire \inst|nios2|A_mul_src1[4]~_Duplicate_1_q ;
wire \inst|nios2|A_mul_src1_nxt[20]~20_combout ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT1 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT3 ;
wire \inst|nios2|A_mul_partial_prod[19]~22_combout ;
wire \inst|nios2|A_mul_result[19]~70_combout ;
wire \inst|nios2|A_wr_data_unfiltered[19]~113_combout ;
wire \inst|nios2|D_src1_reg[19]~91_combout ;
wire \inst|nios2|D_src1_reg[19]~92_combout ;
wire \inst|nios2|D_src1_reg[19]~93_combout ;
wire \inst|nios2|Add17|auto_generated|result_int[20]~40_combout ;
wire \inst|nios2|D_src2_reg[19]~87_combout ;
wire \inst|nios2|D_src2_reg[19]~88_combout ;
wire \inst|nios2|D_src2_reg[19]~89_combout ;
wire \inst|nios2|D_src2[19]~31_combout ;
wire \inst|nios2|D_src2[19]~32_combout ;
wire \inst|nios2|A_mul_src2_nxt[19]~19_combout ;
wire \inst|nios2|A_mul_src2_nxt[3]~3_combout ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT2 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT26 ;
wire \inst|nios2|A_mul_partial_prod[26]~36_combout ;
wire \inst|nios2|A_mul_result[26]~85 ;
wire \inst|nios2|A_mul_result[27]~86_combout ;
wire \inst|nios2|A_mul_partial_prod[27]~38_combout ;
wire \inst|nios2|A_mul_result[27]~87 ;
wire \inst|nios2|A_mul_result[28]~88_combout ;
wire \inst|nios2|A_mul_partial_prod[28]~40_combout ;
wire \inst|nios2|A_rot~21_combout ;
wire \inst|nios2|A_shift_rot_result~42_combout ;
wire \inst|nios2|A_shift_rot_result~43_combout ;
wire \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[4]~3_combout ;
wire \inst|nios2|A_wr_data_unfiltered[28]~84_combout ;
wire \inst|nios2|A_wr_data_unfiltered[28]~85_combout ;
wire \inst|nios2|A_wr_data_unfiltered[28]~86_combout ;
wire \inst|nios2|D_src1_reg[28]~63_combout ;
wire \inst|nios2|D_src1_reg[28]~64_combout ;
wire \inst|nios2|D_src1_reg[28]~65_combout ;
wire \inst|nios2|E_logic_result[28]~21_combout ;
wire \inst|nios2|D_src2_reg[28]~50_combout ;
wire \inst|nios2|D_src2_reg[28]~51_combout ;
wire \inst|nios2|D_src2_reg[28]~52_combout ;
wire \inst|nios2|D_src2_reg[28]~53_combout ;
wire \inst|nios2|D_src2[28]~14_combout ;
wire \inst|nios2|Add17|auto_generated|_~21_combout ;
wire \inst|nios2|Add17|auto_generated|result_int[28]~57 ;
wire \inst|nios2|Add17|auto_generated|result_int[29]~59 ;
wire \inst|nios2|Add17|auto_generated|result_int[30]~60_combout ;
wire \inst|nios2|D_src1_reg[29]~60_combout ;
wire \inst|nios2|D_src1_reg[29]~61_combout ;
wire \inst|nios2|D_src1_reg[29]~62_combout ;
wire \inst|nios2|M_rot_step1[30]~17_combout ;
wire \inst|nios2|Mn_rot_step2[0]~0_combout ;
wire \inst|nios2|A_rot~25_combout ;
wire \inst|nios2|A_shift_rot_result~51_combout ;
wire \inst|nios2|A_wr_data_unfiltered[24]~97_combout ;
wire \inst|nios2|A_wr_data_unfiltered[24]~98_combout ;
wire \inst|nios2|D_src1_reg[24]~75_combout ;
wire \inst|nios2|D_src1_reg[24]~76_combout ;
wire \inst|nios2|D_src2[24]~22_combout ;
wire \inst|nios2|E_logic_result[24]~20_combout ;
wire \inst|nios2|D_src1_reg[24]~77_combout ;
wire \inst|nios2|Add17|auto_generated|result_int[25]~50_combout ;
wire \inst|nios2|D_src2_reg[24]~68_combout ;
wire \inst|nios2|D_src2_reg[24]~69_combout ;
wire \inst|nios2|d_writedata[24]~5_combout ;
wire \inst|cmd_xbar_mux|src_payload~6_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[25]~16_combout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25~portadataout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a57 ;
wire \inst|rsp_xbar_mux|src_data[25]~19_combout ;
wire \inst|rsp_xbar_mux_001|src_payload~17_combout ;
wire \inst|nios2|dc_data_wr_port_data[25]~36_combout ;
wire \inst|nios2|dc_data_wr_port_data[25]~37_combout ;
wire \inst|nios2|A_dc_rd_data[12]~feeder_combout ;
wire \inst|nios2|A_dc_xfer_wr_data_nxt[12]~20_combout ;
wire \inst|cmd_xbar_mux|src_payload~29_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[24]~19_combout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56~portadataout ;
wire \inst|rsp_xbar_mux|src_data[24]~23_combout ;
wire \inst|rsp_xbar_mux_001|src_payload~20_combout ;
wire \inst|nios2|dc_data_wr_port_data[24]~42_combout ;
wire \inst|nios2|dc_data_wr_port_data[24]~43_combout ;
wire \inst|nios2|A_dc_xfer_wr_data_nxt[11]~22_combout ;
wire \inst|cmd_xbar_mux_001|src_payload~30_combout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a46 ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14~portadataout ;
wire \inst|rsp_xbar_mux|src_data[14]~30_combout ;
wire \inst|rsp_xbar_mux_001|src_data[14]~51_combout ;
wire \inst|nios2|dc_data_wr_port_data[14]~58_combout ;
wire \inst|nios2|dc_data_wr_port_data[14]~59_combout ;
wire \inst|nios2|A_dc_rd_data[10]~feeder_combout ;
wire \inst|nios2|A_dc_xfer_wr_data_nxt[10]~24_combout ;
wire \inst|cmd_xbar_mux|src_payload~21_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[13]~2_combout ;
wire \inst|rsp_xbar_mux_001|src_payload~2_combout ;
wire \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout ;
wire \inst|rsp_xbar_mux_001|src_data[13]~20_combout ;
wire \inst|rsp_xbar_mux_001|src_data[13]~21_combout ;
wire \inst|nios2|dc_data_wr_port_data[13]~6_combout ;
wire \inst|nios2|dc_data_wr_port_data[13]~7_combout ;
wire \inst|nios2|A_dc_rd_data[9]~feeder_combout ;
wire \inst|nios2|A_dc_xfer_wr_data_nxt[9]~25_combout ;
wire \inst|cmd_xbar_mux|src_payload~23_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[12]~6_combout ;
wire \inst|rsp_xbar_mux_001|src_payload~4_combout ;
wire \inst|rsp_xbar_mux_001|src_data[12]~24_combout ;
wire \inst|rsp_xbar_mux_001|src_data[12]~25_combout ;
wire \inst|nios2|dc_data_wr_port_data[12]~12_combout ;
wire \inst|nios2|dc_data_wr_port_data[12]~13_combout ;
wire \inst|nios2|A_dc_rd_data[8]~feeder_combout ;
wire \inst|nios2|A_dc_xfer_wr_data_nxt[8]~26_combout ;
wire \inst|cmd_xbar_mux_001|src_payload~13_combout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18~portadataout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50~portadataout ;
wire \inst|rsp_xbar_mux|src_data[18]~13_combout ;
wire \inst|rsp_xbar_mux_001|src_data[18]~30_combout ;
wire \inst|rsp_xbar_mux_001|src_data[18]~56_combout ;
wire \inst|nios2|dc_data_wr_port_data[18]~30_combout ;
wire \inst|nios2|dc_data_wr_port_data[18]~31_combout ;
wire \inst|nios2|M_inst_result[21]~0_combout ;
wire \inst|nios2|M_inst_result[5]~3_combout ;
wire \inst|nios2|A_wr_data_unfiltered[5]~19_combout ;
wire \inst|nios2|A_wr_data_unfiltered[5]~20_combout ;
wire \inst|nios2|A_wr_data_unfiltered[5]~16_combout ;
wire \inst|nios2|A_wr_data_unfiltered[5]~117_combout ;
wire \inst|nios2|D_src2_reg[16]~30_combout ;
wire \inst|nios2|D_src2_reg[16]~31_combout ;
wire \inst|nios2|D_src2_reg[16]~95_combout ;
wire \inst|nios2|E_st_data[16]~5_combout ;
wire \inst|nios2|d_writedata[16]~7_combout ;
wire \inst|cmd_xbar_mux_001|src_payload~21_combout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a49 ;
wire \inst|rsp_xbar_mux|src_data[17]~17_combout ;
wire \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout ;
wire \inst|rsp_xbar_mux_001|src_data[17]~34_combout ;
wire \inst|rsp_xbar_mux_001|src_payload~15_combout ;
wire \inst|rsp_xbar_mux_001|src_data[17]~35_combout ;
wire \inst|nios2|dc_data_wr_port_data[17]~35_combout ;
wire \inst|nios2|A_dc_rd_data[7]~feeder_combout ;
wire \inst|nios2|A_dc_xfer_wr_data_nxt[7]~2_combout ;
wire \inst|cmd_xbar_mux_001|src_payload~6_combout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12~portadataout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a44 ;
wire \inst|rsp_xbar_mux|src_data[12]~6_combout ;
wire \inst|rsp_xbar_mux|src_data[12]~53_combout ;
wire \inst|nios2|F_iw[8]~21_combout ;
wire \inst|nios2|D_src2[18]~33_combout ;
wire \inst|nios2|D_src2[18]~34_combout ;
wire \inst|nios2|M_src2[18]~feeder_combout ;
wire \inst|nios2|A_mul_src2_nxt[18]~18_combout ;
wire \inst|nios2|A_mul_src2_nxt[2]~2_combout ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT1 ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT18 ;
wire \inst|nios2|A_mul_partial_prod[18]~20_combout ;
wire \inst|nios2|A_mul_result[18]~68_combout ;
wire \inst|nios2|A_shift_rot_result~62_combout ;
wire \inst|nios2|Mn_rot_step2[10]~20_combout ;
wire \inst|nios2|A_rot~31_combout ;
wire \inst|nios2|A_shift_rot_result~63_combout ;
wire \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[2]~7_combout ;
wire \inst|nios2|A_wr_data_unfiltered[18]~114_combout ;
wire \inst|nios2|A_wr_data_unfiltered[18]~115_combout ;
wire \inst|nios2|A_wr_data_unfiltered[18]~116_combout ;
wire \inst|nios2|D_src1_reg[18]~95_combout ;
wire \inst|nios2|D_src1_reg[18]~96_combout ;
wire \inst|nios2|A_mul_src1[2]~_Duplicate_1_q ;
wire \inst|nios2|A_mul_src1_nxt[18]~18_combout ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~dataout ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT1 ;
wire \inst|nios2|A_mul_partial_prod[17]~18_combout ;
wire \inst|nios2|A_mul_result[17]~66_combout ;
wire \inst|nios2|A_shift_rot_result~22_combout ;
wire \inst|nios2|A_shift_rot_result~23_combout ;
wire \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[1]~0_combout ;
wire \inst|nios2|M_inst_result[17]~16_combout ;
wire \inst|nios2|A_wr_data_unfiltered[17]~54_combout ;
wire \inst|nios2|A_wr_data_unfiltered[17]~55_combout ;
wire \inst|nios2|A_wr_data_unfiltered[17]~56_combout ;
wire \inst|nios2|D_src2_reg[17]~28_combout ;
wire \inst|nios2|D_src2_reg[17]~29_combout ;
wire \inst|nios2|D_src2_reg[17]~94_combout ;
wire \inst|nios2|E_st_data[17]~4_combout ;
wire \inst|nios2|d_writedata[17]~16_combout ;
wire \inst|cmd_xbar_mux|src_payload~15_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[16]~17_combout ;
wire \inst|rsp_xbar_mux_001|src_payload~19_combout ;
wire \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout ;
wire \inst|rsp_xbar_mux_001|src_data[16]~40_combout ;
wire \inst|rsp_xbar_mux_001|src_data[16]~41_combout ;
wire \inst|nios2|dc_data_wr_port_data[16]~46_combout ;
wire \inst|nios2|dc_data_wr_port_data[16]~47_combout ;
wire \inst|nios2|A_dc_rd_data[6]~feeder_combout ;
wire \inst|nios2|A_dc_xfer_wr_data_nxt[6]~29_combout ;
wire \inst|cmd_xbar_mux|src_payload~24_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[8]~8_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[26]~13_combout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26~portadataout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58~portadataout ;
wire \inst|rsp_xbar_mux|src_data[26]~15_combout ;
wire \inst|rsp_xbar_mux_001|src_payload~13_combout ;
wire \inst|nios2|A_slow_inst_result[10]~10_combout ;
wire \inst|nios2|A_wr_data_unfiltered[2]~29_combout ;
wire \inst|nios2|A_wr_data_unfiltered[2]~120_combout ;
wire \inst|nios2|D_src2_reg[7]~18_combout ;
wire \inst|nios2|D_src2_reg[7]~19_combout ;
wire \inst|nios2|E_src2[7]~7_combout ;
wire \inst|nios2|E_src2_reg[7]~feeder_combout ;
wire \inst|nios2|A_st_data[7]~feeder_combout ;
wire \inst|nios2|d_writedata[7]~2_combout ;
wire \inst|cmd_xbar_mux_001|src_payload~24_combout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7~portadataout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a39 ;
wire \inst|rsp_xbar_mux|src_data[7]~24_combout ;
wire \inst|rsp_xbar_mux_001|src_data[7]~44_combout ;
wire \inst|nios2|dc_data_wr_port_data[7]~54_combout ;
wire \inst|nios2|dc_data_wr_port_data[7]~55_combout ;
wire \inst|nios2|A_dc_xfer_wr_data_nxt[5]~8_combout ;
wire \inst|cmd_xbar_mux_001|src_payload~28_combout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a38 ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6~portadataout ;
wire \inst|rsp_xbar_mux|src_data[6]~28_combout ;
wire \inst|rsp_xbar_mux_001|src_data[6]~48_combout ;
wire \inst|nios2|dc_data_wr_port_data[6]~63_combout ;
wire \inst|nios2|A_dc_rd_data[4]~feeder_combout ;
wire \inst|nios2|A_dc_xfer_wr_data_nxt[4]~5_combout ;
wire \inst|cmd_xbar_mux|src_payload~7_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[5]~0_combout ;
wire \inst|rsp_xbar_mux|src_data[5]~45_combout ;
wire \inst|nios2|F_iw[29]~34_combout ;
wire \inst|nios2|F_iw_a_rf[2]~2_combout ;
wire \inst|nios2|D_src1_reg[15]~39_combout ;
wire \inst|nios2|D_src1_reg[15]~40_combout ;
wire \inst|nios2|D_src1_reg[15]~41_combout ;
wire \inst|nios2|Add17|auto_generated|result_int[15]~31 ;
wire \inst|nios2|Add17|auto_generated|result_int[16]~33 ;
wire \inst|nios2|Add17|auto_generated|result_int[17]~34_combout ;
wire \inst|nios2|F_pc_plus_one[13]~27 ;
wire \inst|nios2|F_pc_plus_one[14]~28_combout ;
wire \inst|nios2|F_iw[18]~38_combout ;
wire \inst|nios2|F_pc_plus_one[8]~16_combout ;
wire \inst|nios2|D_br_taken_waddr_partial[7]~26 ;
wire \inst|nios2|D_br_taken_waddr_partial[8]~28 ;
wire \inst|nios2|D_br_taken_waddr_partial[9]~30 ;
wire \inst|nios2|D_br_taken_waddr_partial[10]~31_combout ;
wire \inst|nios2|Add1~1_cout ;
wire \inst|nios2|Add1~3 ;
wire \inst|nios2|Add1~5 ;
wire \inst|nios2|Add1~7 ;
wire \inst|nios2|Add1~9 ;
wire \inst|nios2|Add1~10_combout ;
wire \inst|nios2|D_extra_pc[14]~1_combout ;
wire \inst|nios2|E_alu_result[16]~2_combout ;
wire \inst|nios2|dc_tag_wr_port_data[5]~5_combout ;
wire \inst|nios2|dc_tag_wr_port_data[6]~7_combout ;
wire \inst|nios2|dc_tag_wr_port_data[7]~6_combout ;
wire \inst|nios2|dc_tag_wr_port_data[8]~8_combout ;
wire \inst|nios2|A_dc_actual_tag[3]~feeder_combout ;
wire \inst|nios2|A_dc_wb_tag[3]~feeder_combout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5~portadataout ;
wire \inst|cmd_xbar_mux_001|src_payload~8_combout ;
wire \inst|cmd_xbar_mux_001|src_payload~4_combout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a37 ;
wire \inst|rsp_xbar_mux|src_data[5]~0_combout ;
wire \inst|rsp_xbar_mux_001|src_payload~0_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~21_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~20_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder_combout ;
wire \inst|jtag_uart_0|av_readdata[5]~1_combout ;
wire \inst|rsp_xbar_mux_001|src_data[5]~16_combout ;
wire \inst|rsp_xbar_mux_001|src_data[5]~17_combout ;
wire \inst|nios2|dc_data_wr_port_data[5]~9_combout ;
wire \inst|nios2|A_dc_rd_data[2]~feeder_combout ;
wire \inst|nios2|A_dc_xfer_wr_data_nxt[2]~3_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read_req~q ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid0~q ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|r_ena1~q ;
wire \inst|jtag_uart_0|r_val~0_combout ;
wire \inst|jtag_uart_0|r_val~q ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout ;
wire \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout ;
wire \inst|jtag_uart_0|av_readdata[3]~3_combout ;
wire \inst|rsp_xbar_mux_001|src_data[3]~26_combout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a35 ;
wire \inst|rsp_xbar_mux|src_data[3]~8_combout ;
wire \inst|rsp_xbar_mux_001|src_data[3]~54_combout ;
wire \inst|nios2|dc_data_wr_port_data[3]~25_combout ;
wire \inst|nios2|M_inst_result[3]~11_combout ;
wire \inst|nios2|A_wr_data_unfiltered[3]~25_combout ;
wire \inst|nios2|A_slow_inst_result[3]~3_combout ;
wire \inst|nios2|M_inst_result[19]~8_combout ;
wire \inst|nios2|A_wr_data_unfiltered[3]~26_combout ;
wire \inst|nios2|A_wr_data_unfiltered[3]~119_combout ;
wire \inst|nios2|D_src2_reg[3]~10_combout ;
wire \inst|nios2|D_src2_reg[3]~11_combout ;
wire \inst|nios2|E_src2[3]~3_combout ;
wire \inst|nios2|E_src2_reg[3]~feeder_combout ;
wire \inst|nios2|A_st_data[3]~feeder_combout ;
wire \inst|nios2|d_writedata[3]~4_combout ;
wire \inst|cmd_xbar_mux|src_payload~3_combout ;
wire \inst|rsp_xbar_mux|src_data[2]~37_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[22]~25_combout ;
wire \inst|rsp_xbar_mux|src_data[22]~32_combout ;
wire \inst|rsp_xbar_mux|src_data[23]~33_combout ;
wire \inst|rsp_xbar_mux|src_data[24]~34_combout ;
wire \inst|rsp_xbar_mux|src_data[25]~35_combout ;
wire \inst|rsp_xbar_mux|src_data[26]~36_combout ;
wire \inst|rsp_xbar_mux|src_data[27]~40_combout ;
wire \inst|nios2|F_iw[24]~30_combout ;
wire \inst|nios2|F_iw_b_rf[2]~2_combout ;
wire \inst|nios2|D_src2_reg[13]~36_combout ;
wire \inst|nios2|D_src2_reg[13]~37_combout ;
wire \inst|nios2|E_src2[13]~13_combout ;
wire \inst|nios2|E_src2[13]~feeder_combout ;
wire \inst|nios2|D_src2_imm[13]~14_combout ;
wire \inst|nios2|E_logic_result[13]~4_combout ;
wire \inst|nios2|Add1~4_combout ;
wire \inst|nios2|D_extra_pc[11]~4_combout ;
wire \inst|nios2|E_alu_result[13]~5_combout ;
wire \inst|nios2|Add17|auto_generated|result_int[14]~28_combout ;
wire \inst|nios2|D_src1_reg[13]~45_combout ;
wire \inst|nios2|D_src1_reg[13]~46_combout ;
wire \inst|nios2|D_src1_reg[13]~47_combout ;
wire \inst|nios2|F_pc_nxt~8_combout ;
wire \inst|nios2|M_pipe_flush_waddr_nxt[11]~2_combout ;
wire \inst|nios2|M_pipe_flush_waddr[11]~11_combout ;
wire \inst|nios2|E_pc[11]~feeder_combout ;
wire \inst|nios2|d_address_tag_field[2]~4_combout ;
wire \inst|nios2|A_dc_actual_tag[2]~feeder_combout ;
wire \inst|nios2|A_dc_wb_tag[2]~feeder_combout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2~portadataout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34~portadataout ;
wire \inst|rsp_xbar_mux|src_data[2]~12_combout ;
wire \inst|rsp_xbar_mux_001|src_data[2]~55_combout ;
wire \inst|nios2|dc_data_wr_port_data[2]~32_combout ;
wire \inst|nios2|dc_data_wr_port_data[2]~33_combout ;
wire \inst|nios2|A_dc_rd_data[1]~feeder_combout ;
wire \inst|nios2|A_dc_xfer_wr_data_nxt[1]~1_combout ;
wire \inst|cmd_xbar_mux_001|src_payload~18_combout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40~portadataout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8~portadataout ;
wire \inst|rsp_xbar_mux|src_data[8]~22_combout ;
wire \inst|rsp_xbar_mux|src_data[8]~56_combout ;
wire \inst|nios2|F_iw[6]~23_combout ;
wire \inst|nios2|D_src2_imm[0]~5_combout ;
wire \inst|nios2|E_logic_result[0]~19_combout ;
wire \inst|nios2|Add17|auto_generated|result_int[1]~2_combout ;
wire \inst|nios2|E_alu_result[0]~17_combout ;
wire \inst|nios2|D_ctrl_cmp~0_combout ;
wire \inst|nios2|D_ctrl_cmp~1_combout ;
wire \inst|nios2|E_ctrl_cmp~q ;
wire \inst|nios2|M_ld_align_sh8~0_combout ;
wire \inst|nios2|A_ld_align_sh8~q ;
wire \inst|nios2|A_wr_data_unfiltered[0]~17_combout ;
wire \inst|nios2|A_slow_inst_result[1]~1_combout ;
wire \inst|nios2|A_slow_inst_result[9]~9_combout ;
wire \inst|nios2|A_wr_data_unfiltered[1]~32_combout ;
wire \inst|nios2|A_mul_result[1]~34_combout ;
wire \inst|nios2|E_rot_sel_fill0~0_combout ;
wire \inst|nios2|M_rot_sel_fill0~q ;
wire \inst|nios2|A_rot_sel_fill0~q ;
wire \inst|nios2|A_shift_rot_result~8_combout ;
wire \inst|nios2|A_shift_rot_result~9_combout ;
wire \inst|nios2|A_wr_data_unfiltered[1]~30_combout ;
wire \inst|nios2|A_wr_data_unfiltered[1]~121_combout ;
wire \inst|nios2|D_src1_reg[1]~13_combout ;
wire \inst|nios2|D_src1_reg[1]~14_combout ;
wire \inst|nios2|Add17|auto_generated|result_int[2]~4_combout ;
wire \inst|nios2|E_mem_byte_en[1]~7_combout ;
wire \inst|nios2|d_byteenable_nxt[1]~4_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[8]~18_combout ;
wire \inst|rsp_xbar_mux_001|src_data[8]~42_combout ;
wire \inst|rsp_xbar_mux_001|src_data[8]~58_combout ;
wire \inst|nios2|dc_data_wr_port_data[8]~45_combout ;
wire \inst|nios2|M_inst_result[14]~29_combout ;
wire \inst|nios2|A_data_ram_ld16_data[14]~7_combout ;
wire \inst|nios2|A_slow_inst_result[6]~6_combout ;
wire \inst|nios2|A_slow_inst_result[14]~14_combout ;
wire \inst|nios2|A_wr_data_unfiltered[6]~41_combout ;
wire \inst|nios2|A_rot~7_combout ;
wire \inst|nios2|A_shift_rot_result~15_combout ;
wire \inst|nios2|A_mul_result[6]~44_combout ;
wire \inst|nios2|A_wr_data_unfiltered[6]~39_combout ;
wire \inst|nios2|A_wr_data_unfiltered[6]~124_combout ;
wire \inst|nios2|D_src1_reg[6]~21_combout ;
wire \inst|nios2|D_src1_reg[6]~22_combout ;
wire \inst|nios2|D_src1_reg[6]~23_combout ;
wire \inst|nios2|Add17|auto_generated|result_int[7]~14_combout ;
wire \inst|nios2|dc_tag_rd_port_addr[1]~1_combout ;
wire \inst|nios2|M_sel_data_master~feeder_combout ;
wire \inst|nios2|M_sel_data_master~q ;
wire \inst|nios2|E_ctrl_st_non_bypass~0_combout ;
wire \inst|nios2|M_ctrl_st_non_bypass~q ;
wire \inst|nios2|M_dc_valid_st_cache_hit~3_combout ;
wire \inst|nios2|A_dc_valid_st_cache_hit~q ;
wire \inst|nios2|M_dc_dirty~combout ;
wire \inst|nios2|A_dc_dirty~q ;
wire \inst|nios2|A_dc_xfer_rd_addr_has_started_nxt~0_combout ;
wire \inst|nios2|A_dc_xfer_rd_addr_has_started~q ;
wire \inst|nios2|A_dc_xfer_rd_addr_starting~0_combout ;
wire \inst|nios2|A_dc_xfer_rd_addr_offset_nxt[0]~2_combout ;
wire \inst|nios2|A_dc_xfer_rd_data_offset[0]~feeder_combout ;
wire \inst|nios2|A_dc_xfer_wr_offset[0]~feeder_combout ;
wire \inst|cmd_xbar_mux|src_payload~2_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[7]~20_combout ;
wire \inst|rsp_xbar_mux|src_data[7]~57_combout ;
wire \inst|nios2|D_br_taken_waddr_partial[5]~22 ;
wire \inst|nios2|D_br_taken_waddr_partial[6]~24 ;
wire \inst|nios2|D_br_taken_waddr_partial[7]~25_combout ;
wire \inst|nios2|D_extra_pc[7]~15_combout ;
wire \inst|nios2|E_logic_result[9]~31_combout ;
wire \inst|nios2|E_alu_result[9]~16_combout ;
wire \inst|nios2|d_address_line_field[4]~4_combout ;
wire \inst|nios2|A_dc_wb_line[4]~feeder_combout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0~portadataout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32~portadataout ;
wire \inst|rsp_xbar_mux|src_data[0]~20_combout ;
wire \inst|rsp_xbar_mux_001|src_data[0]~39_combout ;
wire \inst|nios2|A_st_data[0]~feeder_combout ;
wire \inst|nios2|dc_data_wr_port_data[0]~0_combout ;
wire \inst|nios2|dc_data_wr_port_data[0]~1_combout ;
wire \inst|nios2|A_dc_rd_data[0]~feeder_combout ;
wire \inst|nios2|A_dc_xfer_wr_data_nxt[0]~0_combout ;
wire \inst|cmd_xbar_mux|src_payload~26_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~21_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~14_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~48_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~49_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[32]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~1_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~14_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~15_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[2]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~2_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~16_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~17_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[3]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~12_combout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a33 ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1~portadataout ;
wire \inst|rsp_xbar_mux|src_data[1]~16_combout ;
wire \inst|rsp_xbar_mux|src_data[1]~38_combout ;
wire \inst|nios2|F_iw[25]~29_combout ;
wire \inst|nios2|D_dst_regnum[3]~4_combout ;
wire \inst|nios2|D_src2_reg[2]~12_combout ;
wire \inst|nios2|D_src2_reg[2]~13_combout ;
wire \inst|nios2|E_src2[2]~2_combout ;
wire \inst|nios2|E_src2[2]~feeder_combout ;
wire \inst|nios2|D_src2_imm[2]~3_combout ;
wire \inst|nios2|Add17|auto_generated|_~3_combout ;
wire \inst|nios2|Add17|auto_generated|result_int[3]~7 ;
wire \inst|nios2|Add17|auto_generated|result_int[4]~9 ;
wire \inst|nios2|Add17|auto_generated|result_int[5]~11 ;
wire \inst|nios2|Add17|auto_generated|result_int[6]~12_combout ;
wire \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~0_combout ;
wire \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~1_combout ;
wire \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~5_combout ;
wire \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~6_combout ;
wire \inst|nios2|A_dc_potential_hazard_after_st~q ;
wire \inst|nios2|A_mem_stall_nxt~1_combout ;
wire \inst|nios2|Equal178~0_combout ;
wire \inst|nios2|M_ctrl_dc_nowb_inv~q ;
wire \inst|nios2|A_ctrl_dc_nowb_inv~q ;
wire \inst|nios2|A_dc_dcache_management_done_nxt~1_combout ;
wire \inst|nios2|A_dc_dcache_management_done_nxt~combout ;
wire \inst|nios2|A_dc_dcache_management_done~q ;
wire \inst|nios2|A_mem_stall_nxt~0_combout ;
wire \inst|nios2|A_mem_stall_nxt~3_combout ;
wire \inst|nios2|E_ctrl_ld_st_bypass_or_dcache_management~0_combout ;
wire \inst|nios2|E_ctrl_ld_st_bypass_or_dcache_management~1_combout ;
wire \inst|nios2|M_ctrl_ld_st_bypass_or_dcache_management~q ;
wire \inst|nios2|A_mem_stall_nxt~5_combout ;
wire \inst|nios2|A_mem_stall_nxt~6_combout ;
wire \inst|nios2|A_mem_stall~q ;
wire \inst|nios2|always132~0_combout ;
wire \inst|nios2|A_mul_cnt_nxt[0]~2_combout ;
wire \inst|nios2|A_mul_cnt_nxt[1]~1_combout ;
wire \inst|nios2|A_mul_cnt_nxt[2]~0_combout ;
wire \inst|nios2|A_mul_stall_nxt~0_combout ;
wire \inst|nios2|A_mul_stall_nxt~1_combout ;
wire \inst|nios2|A_mul_stall~q ;
wire \inst|nios2|M_src1[0]~feeder_combout ;
wire \inst|nios2|A_mul_src1_nxt[0]~0_combout ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~dataout ;
wire \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT8 ;
wire \inst|nios2|A_mul_result[8]~48_combout ;
wire \inst|nios2|A_wr_data_unfiltered[8]~46_combout ;
wire \inst|nios2|D_src2_reg[8]~23_combout ;
wire \inst|nios2|E_src2[8]~8_combout ;
wire \inst|nios2|D_src2_imm[8]~8_combout ;
wire \inst|nios2|E_logic_result[8]~22_combout ;
wire \inst|nios2|D_br_taken_waddr_partial[6]~23_combout ;
wire \inst|nios2|F_pc_plus_one[6]~12_combout ;
wire \inst|nios2|D_extra_pc[6]~14_combout ;
wire \inst|nios2|E_alu_result[8]~15_combout ;
wire \inst|nios2|D_src1_reg[8]~26_combout ;
wire \inst|nios2|Add17|auto_generated|result_int[9]~19 ;
wire \inst|nios2|Add17|auto_generated|result_int[10]~21 ;
wire \inst|nios2|Add17|auto_generated|result_int[11]~23 ;
wire \inst|nios2|Add17|auto_generated|result_int[12]~25 ;
wire \inst|nios2|Add17|auto_generated|result_int[13]~27 ;
wire \inst|nios2|Add17|auto_generated|result_int[14]~29 ;
wire \inst|nios2|Add17|auto_generated|result_int[15]~30_combout ;
wire \inst|nios2|E_logic_result[14]~3_combout ;
wire \inst|nios2|Add1~6_combout ;
wire \inst|nios2|F_pc_plus_one[11]~23 ;
wire \inst|nios2|F_pc_plus_one[12]~24_combout ;
wire \inst|nios2|D_extra_pc[12]~3_combout ;
wire \inst|nios2|E_alu_result[14]~4_combout ;
wire \inst|nios2|D_src1_reg[14]~42_combout ;
wire \inst|nios2|D_src1_reg[14]~43_combout ;
wire \inst|nios2|D_src1_reg[14]~44_combout ;
wire \inst|nios2|F_pc_nxt~10_combout ;
wire \inst|nios2|F_pc_nxt~11_combout ;
wire \inst|nios2|D_ctrl_exception~0_combout ;
wire \inst|nios2|D_ctrl_exception~2_combout ;
wire \inst|nios2|E_ctrl_exception~q ;
wire \inst|nios2|M_pipe_flush_waddr_nxt[12]~10_combout ;
wire \inst|nios2|M_pipe_flush_waddr[12]~12_combout ;
wire \inst|nios2|E_pc[12]~feeder_combout ;
wire \inst|nios2|F_pc_plus_one[12]~25 ;
wire \inst|nios2|F_pc_plus_one[13]~26_combout ;
wire \inst|nios2|Add1~8_combout ;
wire \inst|nios2|F_pc_nxt~12_combout ;
wire \inst|nios2|F_pc_nxt~13_combout ;
wire \inst|nios2|F_pc_nxt~14_combout ;
wire \inst|nios2|M_pipe_flush_waddr_nxt[13]~11_combout ;
wire \inst|nios2|M_pipe_flush_waddr[13]~13_combout ;
wire \inst|nios2|E_pc[13]~feeder_combout ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a36 ;
wire \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4~portadataout ;
wire \inst|rsp_xbar_mux|src_data[4]~4_combout ;
wire \inst|rsp_xbar_mux|src_data[4]~46_combout ;
wire \inst|nios2|D_br_taken_waddr_partial[0]~12 ;
wire \inst|nios2|D_br_taken_waddr_partial[1]~14 ;
wire \inst|nios2|D_br_taken_waddr_partial[2]~16 ;
wire \inst|nios2|D_br_taken_waddr_partial[3]~18 ;
wire \inst|nios2|D_br_taken_waddr_partial[4]~20 ;
wire \inst|nios2|D_br_taken_waddr_partial[5]~21_combout ;
wire \inst|nios2|F_pc_plus_one[5]~10_combout ;
wire \inst|nios2|D_extra_pc[5]~13_combout ;
wire \inst|nios2|E_logic_result[7]~25_combout ;
wire \inst|nios2|E_alu_result[7]~14_combout ;
wire \inst|nios2|dc_tag_wr_port_addr[2]~3_combout ;
wire \inst|nios2|A_dc_actual_tag[0]~feeder_combout ;
wire \inst|nios2|A_dc_wb_tag[0]~feeder_combout ;
wire \inst|addr_router_001|Equal1~1_combout ;
wire \inst|cmd_xbar_demux_001|sink_ready~2_combout ;
wire \inst|limiter_001|nonposted_cmd_accepted~2_combout ;
wire \inst|limiter_001|nonposted_cmd_accepted~4_combout ;
wire \inst|nios2|d_address_offset_field_nxt[0]~1_combout ;
wire \inst|nios2|d_address_offset_field_nxt[2]~6_combout ;
wire \inst|nios2|d_address_offset_field[0]~3_combout ;
wire \inst|nios2|d_address_offset_field[0]~2_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[17]~14_combout ;
wire \inst|rsp_xbar_mux|src_data[17]~63_combout ;
wire \inst|nios2|F_iw[19]~26_combout ;
wire \inst|nios2|D_dst_regnum[2]~5_combout ;
wire \inst|nios2|D_src2_reg[6]~21_combout ;
wire \inst|nios2|E_src2[6]~6_combout ;
wire \inst|nios2|D_src2_imm[6]~7_combout ;
wire \inst|nios2|E_logic_result[6]~26_combout ;
wire \inst|nios2|dc_tag_wr_port_addr[1]~2_combout ;
wire \inst|nios2|M_dc_hit~2_combout ;
wire \inst|nios2|M_dc_hit~0_combout ;
wire \inst|nios2|M_dc_hit~1_combout ;
wire \inst|nios2|M_dc_hit~4_combout ;
wire \inst|nios2|A_dc_hit~q ;
wire \inst|nios2|A_dc_xfer_rd_addr_starting~1_combout ;
wire \inst|nios2|A_dc_xfer_rd_addr_starting~2_combout ;
wire \inst|nios2|A_dc_xfer_rd_data_starting~q ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[23]~21_combout ;
wire \inst|rsp_xbar_mux_001|src_payload~22_combout ;
wire \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[7]~2_combout ;
wire \inst|nios2|A_wr_data_unfiltered[23]~99_combout ;
wire \inst|nios2|A_rot~26_combout ;
wire \inst|nios2|E_rot_mask[7]~6_combout ;
wire \inst|nios2|A_shift_rot_result~52_combout ;
wire \inst|nios2|A_shift_rot_result~53_combout ;
wire \inst|nios2|A_wr_data_unfiltered[23]~100_combout ;
wire \inst|nios2|A_wr_data_unfiltered[23]~101_combout ;
wire \inst|nios2|D_src1_reg[23]~78_combout ;
wire \inst|nios2|D_src1_reg[23]~79_combout ;
wire \inst|nios2|D_src1_reg[23]~80_combout ;
wire \inst|nios2|Add17|auto_generated|result_int[24]~48_combout ;
wire \inst|nios2|M_inst_result[23]~24_combout ;
wire \inst|nios2|A_slow_inst_result[7]~7_combout ;
wire \inst|nios2|M_inst_result[7]~27_combout ;
wire \inst|nios2|A_wr_data_unfiltered[7]~37_combout ;
wire \inst|nios2|A_wr_data_unfiltered[7]~38_combout ;
wire \inst|nios2|A_rot~6_combout ;
wire \inst|nios2|E_rot_pass0~0_combout ;
wire \inst|nios2|M_rot_pass0~q ;
wire \inst|nios2|A_rot_pass0~q ;
wire \inst|nios2|A_shift_rot_result~12_combout ;
wire \inst|nios2|A_shift_rot_result~13_combout ;
wire \inst|nios2|A_wr_data_unfiltered[7]~36_combout ;
wire \inst|nios2|A_wr_data_unfiltered[7]~123_combout ;
wire \inst|nios2|D_src1_reg[7]~18_combout ;
wire \inst|nios2|D_src1_reg[7]~19_combout ;
wire \inst|nios2|D_src1_reg[7]~20_combout ;
wire \inst|nios2|F_ic_tag_rd_addr_nxt[2]~8_combout ;
wire \inst|nios2|F_ic_tag_rd_addr_nxt[2]~9_combout ;
wire \inst|nios2|F_ic_tag_rd_addr_nxt[2]~10_combout ;
wire \inst|nios2|F_ic_tag_rd_addr_nxt[2]~11_combout ;
wire \inst|nios2|F_iw[13]~16_combout ;
wire \inst|nios2|D_ctrl_break~0_combout ;
wire \inst|nios2|D_ctrl_break~1_combout ;
wire \inst|nios2|E_ctrl_break~q ;
wire \inst|nios2|D_br_taken_waddr_partial[3]~17_combout ;
wire \inst|nios2|D_extra_pc[3]~11_combout ;
wire \inst|nios2|M_pipe_flush_waddr_nxt[3]~3_combout ;
wire \inst|nios2|M_pipe_flush_waddr[3]~0_combout ;
wire \inst|nios2|F_ic_tag_rd_addr_nxt[0]~3_combout ;
wire \inst|nios2|F_ctrl_implicit_dst_retaddr~8_combout ;
wire \inst|nios2|F_ctrl_a_not_src~8_combout ;
wire \inst|nios2|D_ctrl_a_not_src~q ;
wire \inst|nios2|D_src1_reg[12]~48_combout ;
wire \inst|nios2|D_src1_reg[12]~49_combout ;
wire \inst|nios2|D_src1_reg[12]~50_combout ;
wire \inst|nios2|Add17|auto_generated|result_int[13]~26_combout ;
wire \inst|nios2|E_logic_result[12]~5_combout ;
wire \inst|nios2|E_alu_result[12]~6_combout ;
wire \inst|nios2|d_address_tag_field[1]~5_combout ;
wire \inst|nios2|A_dc_wb_tag[1]~feeder_combout ;
wire \inst|addr_router_001|Equal1~2_combout ;
wire \inst|addr_router_001|src_data[77]~1_combout ;
wire \inst|limiter_001|suppress~1_combout ;
wire \inst|limiter_001|suppress~0_combout ;
wire \inst|nios2|av_addr_accepted~0_combout ;
wire \inst|nios2|d_address_offset_field_nxt[0]~2_combout ;
wire \inst|nios2|d_address_offset_field_nxt[1]~4_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[20]~5_combout ;
wire \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout ;
wire \inst|rsp_xbar_mux_001|src_data[20]~23_combout ;
wire \inst|rsp_xbar_mux_001|src_data[20]~53_combout ;
wire \inst|nios2|A_slow_inst_result[4]~4_combout ;
wire \inst|nios2|M_inst_result[4]~7_combout ;
wire \inst|nios2|A_wr_data_unfiltered[4]~22_combout ;
wire \inst|nios2|A_wr_data_unfiltered[4]~23_combout ;
wire \inst|nios2|A_wr_data_unfiltered[4]~118_combout ;
wire \inst|nios2|D_src1_reg[4]~4_combout ;
wire \inst|nios2|D_src1_reg[4]~5_combout ;
wire \inst|nios2|F_ic_data_rd_addr_nxt[2]~10_combout ;
wire \inst|nios2|F_ic_data_rd_addr_nxt[2]~11_combout ;
wire \inst|nios2|E_regnum_b_cmp_F~0_combout ;
wire \inst|nios2|Equal297~0_combout ;
wire \inst|nios2|E_regnum_b_cmp_F~combout ;
wire \inst|nios2|M_regnum_b_cmp_D~feeder_combout ;
wire \inst|nios2|M_regnum_b_cmp_D~q ;
wire \inst|nios2|M_regnum_b_cmp_F~2_combout ;
wire \inst|nios2|M_regnum_b_cmp_F~1_combout ;
wire \inst|nios2|M_regnum_b_cmp_F~3_combout ;
wire \inst|nios2|A_regnum_b_cmp_D~q ;
wire \inst|nios2|D_src2_reg[31]~4_combout ;
wire \inst|nios2|D_src2_reg[11]~40_combout ;
wire \inst|nios2|D_src2_reg[11]~41_combout ;
wire \inst|nios2|E_src2[11]~11_combout ;
wire \inst|nios2|E_src2[11]~feeder_combout ;
wire \inst|nios2|F_iw[17]~39_combout ;
wire \inst|nios2|D_src2_imm[11]~16_combout ;
wire \inst|nios2|Add17|auto_generated|_~17_combout ;
wire \inst|nios2|Add17|auto_generated|result_int[12]~24_combout ;
wire \inst|nios2|F_pc_plus_one[9]~18_combout ;
wire \inst|nios2|D_br_taken_waddr_partial[9]~29_combout ;
wire \inst|nios2|D_extra_pc[9]~6_combout ;
wire \inst|nios2|E_logic_result[11]~6_combout ;
wire \inst|nios2|E_alu_result[11]~7_combout ;
wire \inst|nios2|D_src1_reg[11]~51_combout ;
wire \inst|nios2|D_src1_reg[11]~52_combout ;
wire \inst|nios2|D_src1_reg[11]~53_combout ;
wire \inst|nios2|F_ic_tag_rd_addr_nxt[6]~26_combout ;
wire \inst|nios2|M_pipe_flush_waddr_nxt[9]~9_combout ;
wire \inst|nios2|M_pipe_flush_waddr[9]~6_combout ;
wire \inst|nios2|E_pc[9]~feeder_combout ;
wire \inst|nios2|F_ic_tag_rd_addr_nxt[6]~27_combout ;
wire \inst|nios2|ic_tag_wraddress_nxt~0_combout ;
wire \inst|nios2|F_iw[15]~15_combout ;
wire \inst|nios2|E_hbreak_req~0_combout ;
wire \inst|nios2|E_valid~1_combout ;
wire \inst|nios2|latched_oci_tb_hbreak_req_next~2_combout ;
wire \inst|nios2|latched_oci_tb_hbreak_req~q ;
wire \inst|nios2|wait_for_one_post_bret_inst~0_combout ;
wire \inst|nios2|wait_for_one_post_bret_inst~1_combout ;
wire \inst|nios2|wait_for_one_post_bret_inst~q ;
wire \inst|nios2|hbreak_req~0_combout ;
wire \inst|nios2|E_hbreak_req~combout ;
wire \inst|nios2|E_wr_dst_reg~0_combout ;
wire \inst|nios2|M_wr_dst_reg_from_E~q ;
wire \inst|nios2|M_regnum_a_cmp_F~2_combout ;
wire \inst|nios2|M_regnum_a_cmp_F~1_combout ;
wire \inst|nios2|M_regnum_a_cmp_F~3_combout ;
wire \inst|nios2|E_regnum_a_cmp_F~1_combout ;
wire \inst|nios2|E_regnum_a_cmp_F~0_combout ;
wire \inst|nios2|E_regnum_a_cmp_F~combout ;
wire \inst|nios2|M_regnum_a_cmp_D~feeder_combout ;
wire \inst|nios2|M_regnum_a_cmp_D~q ;
wire \inst|nios2|A_regnum_a_cmp_D~q ;
wire \inst|nios2|E_src1[11]~1_combout ;
wire \inst|nios2|D_src1_reg[10]~31_combout ;
wire \inst|nios2|D_src1_reg[10]~32_combout ;
wire \inst|nios2|D_br_taken_waddr_partial[8]~27_combout ;
wire \inst|nios2|F_ic_tag_rd_addr_nxt[5]~20_combout ;
wire \inst|nios2|F_ic_tag_rd_addr_nxt[5]~21_combout ;
wire \inst|nios2|F_ic_tag_rd_addr_nxt[5]~22_combout ;
wire \inst|nios2|F_ic_tag_rd_addr_nxt[5]~23_combout ;
wire \inst|nios2|ic_tag_wraddress[5]~4_combout ;
wire \inst|nios2|F_iw[16]~17_combout ;
wire \inst|nios2|D_ctrl_retaddr~1_combout ;
wire \inst|nios2|D_ctrl_retaddr~2_combout ;
wire \inst|nios2|D_ctrl_retaddr~3_combout ;
wire \inst|nios2|E_ctrl_retaddr~q ;
wire \inst|nios2|E_alu_result[5]~12_combout ;
wire \inst|nios2|D_src1_reg[5]~2_combout ;
wire \inst|nios2|E_logic_result[5]~27_combout ;
wire \inst|nios2|E_logic_result[16]~1_combout ;
wire \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~7_combout ;
wire \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~5_combout ;
wire \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~8_combout ;
wire \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~9_combout ;
wire \inst|nios2|D_compare_op[1]~0_combout ;
wire \inst|nios2|E_br_result~0_combout ;
wire \inst|nios2|E_br_result~1_combout ;
wire \inst|nios2|E_br_mispredict~combout ;
wire \inst|nios2|M_br_mispredict~q ;
wire \inst|nios2|M_br_mispredict~_wirecell_combout ;
wire \inst|nios2|M_br_cond_taken_history[0]~0_combout ;
wire \inst|nios2|F_ic_data_rd_addr_nxt[0]~0_combout ;
wire \inst|nios2|F_ic_data_rd_addr_nxt[0]~1_combout ;
wire \inst|nios2|F_ic_data_rd_addr_nxt[0]~2_combout ;
wire \inst|nios2|D_bht_ptr[0]~feeder_combout ;
wire \inst|nios2|E_bht_ptr[0]~feeder_combout ;
wire \inst|nios2|M_bht_ptr_unfiltered[0]~feeder_combout ;
wire \inst|nios2|M_br_cond_taken_history[1]~feeder_combout ;
wire \inst|nios2|E_bht_ptr[1]~feeder_combout ;
wire \inst|nios2|M_bht_ptr_unfiltered[1]~feeder_combout ;
wire \inst|nios2|M_br_cond_taken_history[2]~feeder_combout ;
wire \inst|nios2|D_bht_ptr[2]~feeder_combout ;
wire \inst|nios2|E_bht_ptr[2]~feeder_combout ;
wire \inst|nios2|M_bht_ptr_unfiltered[2]~feeder_combout ;
wire \inst|nios2|F_pc_plus_one[3]~6_combout ;
wire \inst|nios2|F_ic_tag_rd_addr_nxt[0]~0_combout ;
wire \inst|nios2|F_ic_tag_rd_addr_nxt[0]~1_combout ;
wire \inst|nios2|F_ic_tag_rd_addr_nxt[0]~2_combout ;
wire \inst|nios2|D_bht_ptr[3]~feeder_combout ;
wire \inst|nios2|M_bht_ptr_unfiltered[3]~feeder_combout ;
wire \inst|nios2|M_br_cond_taken_history[4]~feeder_combout ;
wire \inst|nios2|D_br_taken_waddr_partial[4]~19_combout ;
wire \inst|nios2|F_pc_plus_one[4]~8_combout ;
wire \inst|nios2|D_extra_pc[4]~12_combout ;
wire \inst|nios2|M_pipe_flush_waddr_nxt[4]~4_combout ;
wire \inst|nios2|M_pipe_flush_waddr[4]~1_combout ;
wire \inst|nios2|E_pc[4]~feeder_combout ;
wire \inst|nios2|D_bht_ptr[4]~feeder_combout ;
wire \inst|nios2|E_bht_ptr[4]~feeder_combout ;
wire \inst|nios2|M_bht_ptr_unfiltered[4]~feeder_combout ;
wire \inst|nios2|M_br_cond_taken_history[5]~feeder_combout ;
wire \inst|nios2|D_bht_ptr[5]~feeder_combout ;
wire \inst|nios2|M_bht_ptr_unfiltered[5]~feeder_combout ;
wire \inst|nios2|D_bht_ptr[6]~feeder_combout ;
wire \inst|nios2|E_bht_ptr[6]~feeder_combout ;
wire \inst|nios2|M_bht_ptr_unfiltered[6]~feeder_combout ;
wire \inst|nios2|M_br_cond_taken_history[7]~feeder_combout ;
wire \inst|nios2|F_ic_tag_rd_addr_nxt[4]~16_combout ;
wire \inst|nios2|F_ic_tag_rd_addr_nxt[4]~17_combout ;
wire \inst|nios2|F_ic_tag_rd_addr_nxt[4]~18_combout ;
wire \inst|nios2|D_bht_ptr[7]~feeder_combout ;
wire \inst|nios2|E_bht_ptr[7]~feeder_combout ;
wire \inst|nios2|M_bht_ptr_unfiltered[7]~feeder_combout ;
wire \inst|nios2|E_bht_data[0]~feeder_combout ;
wire \inst|nios2|M_bht_wr_data_unfiltered[1]~0_combout ;
wire \inst|nios2|F_ctrl_br_uncond~8_combout ;
wire \inst|nios2|D_ctrl_br_uncond~q ;
wire \inst|nios2|D_br_pred_taken~0_combout ;
wire \inst|nios2|E_ctrl_invalidate_i~1_combout ;
wire \inst|nios2|E_ctrl_invalidate_i~0_combout ;
wire \inst|nios2|E_ctrl_invalidate_i~2_combout ;
wire \inst|nios2|M_ctrl_invalidate_i~q ;
wire \inst|nios2|ic_tag_clr_valid_bits_nxt~combout ;
wire \inst|nios2|ic_fill_valid_bits_nxt[0]~11_combout ;
wire \inst|nios2|ic_fill_valid_bits_nxt[0]~12_combout ;
wire \inst|nios2|ic_tag_clr_valid_bits_nxt~2_combout ;
wire \inst|nios2|ic_fill_valid_bits_en~combout ;
wire \inst|nios2|M_ctrl_crst~q ;
wire \inst|nios2|ic_tag_wraddress[0]~5_combout ;
wire \inst|nios2|ic_tag_wraddress_nxt[0]~2_combout ;
wire \inst|nios2|ic_tag_wraddress_nxt[0]~3_combout ;
wire \inst|nios2|ic_tag_wraddress[1]~feeder_combout ;
wire \inst|nios2|ic_tag_wraddress[3]~feeder_combout ;
wire \inst|nios2|ic_tag_wraddress_nxt[6]~4_combout ;
wire \inst|nios2|ic_tag_wraddress_nxt[6]~5_combout ;
wire \inst|nios2|ic_fill_valid_bits_nxt[1]~9_combout ;
wire \inst|nios2|ic_fill_valid_bits_nxt[1]~10_combout ;
wire \inst|nios2|ic_fill_valid_bits_nxt[2]~7_combout ;
wire \inst|nios2|ic_fill_valid_bits_nxt[2]~8_combout ;
wire \inst|nios2|ic_fill_valid_bits_nxt[3]~13_combout ;
wire \inst|nios2|ic_fill_valid_bits_nxt[3]~14_combout ;
wire \inst|nios2|ic_fill_valid_bits_nxt[4]~3_combout ;
wire \inst|nios2|ic_fill_valid_bits_nxt[4]~4_combout ;
wire \inst|nios2|ic_fill_valid_bits_nxt[5]~0_combout ;
wire \inst|nios2|ic_fill_valid_bits_nxt[5]~1_combout ;
wire \inst|nios2|Equal241~0_combout ;
wire \inst|nios2|ic_fill_valid_bits_nxt[6]~2_combout ;
wire \inst|nios2|ic_fill_valid_bits_nxt[7]~5_combout ;
wire \inst|nios2|ic_fill_valid_bits_nxt[7]~6_combout ;
wire \inst|nios2|F_pc_plus_one[14]~29 ;
wire \inst|nios2|F_pc_plus_one[15]~30_combout ;
wire \inst|nios2|Add1~11 ;
wire \inst|nios2|Add1~12_combout ;
wire \inst|nios2|F_pc_nxt~0_combout ;
wire \inst|nios2|F_pc_nxt~1_combout ;
wire \inst|nios2|F_pc_nxt~2_combout ;
wire \inst|nios2|D_extra_pc[15]~0_combout ;
wire \inst|nios2|M_pipe_flush_waddr_nxt[15]~0_combout ;
wire \inst|nios2|M_pipe_flush_waddr[15]~14_combout ;
wire \inst|nios2|E_pc[15]~feeder_combout ;
wire \inst|nios2|F_ic_hit~3_combout ;
wire \inst|nios2|F_ic_hit~1_combout ;
wire \inst|nios2|F_ic_hit~0_combout ;
wire \inst|nios2|F_ic_hit~4_combout ;
wire \inst|nios2|D_iw_valid~q ;
wire \inst|nios2|D_refetch~0_combout ;
wire \inst|nios2|F_pc[10]~0_combout ;
wire \inst|nios2|F_ic_tag_rd_addr_nxt[3]~13_combout ;
wire \inst|nios2|F_ic_tag_rd_addr_nxt[3]~14_combout ;
wire \inst|nios2|F_ic_tag_rd_addr_nxt[3]~15_combout ;
wire \inst|nios2|ic_tag_wraddress[3]~2_combout ;
wire \inst|nios2|F_iw[0]~13_combout ;
wire \inst|nios2|Equal171~1_combout ;
wire \inst|nios2|E_ctrl_jmp_indirect_nxt~0_combout ;
wire \inst|nios2|E_valid_jmp_indirect~0_combout ;
wire \inst|nios2|E_valid_jmp_indirect~q ;
wire \inst|nios2|F_ic_tag_rd_addr_nxt[1]~4_combout ;
wire \inst|nios2|F_ic_tag_rd_addr_nxt[1]~5_combout ;
wire \inst|nios2|F_ic_tag_rd_addr_nxt[1]~6_combout ;
wire \inst|nios2|F_ic_tag_rd_addr_nxt[1]~7_combout ;
wire \inst|nios2|ic_tag_wraddress[1]~0_combout ;
wire \inst|nios2|A_regnum_a_cmp_F~0_combout ;
wire \inst|nios2|A_wr_dst_reg_from_M~0_combout ;
wire \inst|nios2|A_wr_dst_reg_from_M~q ;
wire \inst|nios2|A_regnum_a_cmp_F~2_combout ;
wire \inst|nios2|A_regnum_a_cmp_F~3_combout ;
wire \inst|nios2|W_regnum_a_cmp_D~q ;
wire \inst|nios2|E_src1[11]~0_combout ;
wire \inst|nios2|D_src1_reg[3]~6_combout ;
wire \inst|nios2|D_src1_reg[3]~7_combout ;
wire \inst|nios2|D_src1_reg[3]~8_combout ;
wire \inst|nios2|M_pipe_flush_waddr[1]~7_combout ;
wire \inst|nios2|E_pc[1]~feeder_combout ;
wire \inst|nios2|F_iw[7]~22_combout ;
wire \inst|nios2|F_ic_data_rd_addr_nxt[1]~5_combout ;
wire \inst|nios2|F_ic_data_rd_addr_nxt[1]~6_combout ;
wire \inst|nios2|F_ic_data_rd_addr_nxt[1]~7_combout ;
wire \inst|nios2|ic_fill_active_nxt~2_combout ;
wire \inst|nios2|ic_fill_active_nxt~3_combout ;
wire \inst|nios2|F_ic_fill_same_tag_line~3_combout ;
wire \inst|nios2|F_ic_fill_same_tag_line~1_combout ;
wire \inst|nios2|F_ic_fill_same_tag_line~2_combout ;
wire \inst|nios2|F_ic_fill_same_tag_line~4_combout ;
wire \inst|nios2|F_ic_fill_same_tag_line~5_combout ;
wire \inst|nios2|Equal239~0_combout ;
wire \inst|nios2|F_ic_fill_same_tag_line~combout ;
wire \inst|nios2|D_ic_fill_same_tag_line~q ;
wire \inst|nios2|D_ic_fill_starting~0_combout ;
wire \inst|nios2|ic_fill_active_nxt~4_combout ;
wire \inst|nios2|ic_fill_active~q ;
wire \inst|nios2|D_ic_fill_starting~1_combout ;
wire \inst|nios2|D_ic_fill_starting_d1~q ;
wire \inst|nios2|ic_fill_dp_offset_nxt[1]~0_combout ;
wire \inst|nios2|F_iw[3]~11_combout ;
wire \inst|nios2|D_ctrl_late_result~2_combout ;
wire \inst|nios2|D_ctrl_late_result~6_combout ;
wire \inst|nios2|Equal154~4_combout ;
wire \inst|nios2|D_ctrl_late_result~3_combout ;
wire \inst|nios2|D_ctrl_late_result~5_combout ;
wire \inst|nios2|E_ctrl_late_result~q ;
wire \inst|nios2|M_ctrl_late_result~q ;
wire \inst|nios2|D_data_depend~0_combout ;
wire \inst|nios2|D_data_depend~2_combout ;
wire \inst|nios2|D_valid~combout ;
wire \inst|nios2|E_valid_from_D~q ;
wire \inst|nios2|E_valid~0_combout ;
wire \inst|nios2|M_valid_from_E~q ;
wire \inst|nios2|M_ctrl_ld_st_nxt~0_combout ;
wire \inst|nios2|E_ctrl_ld_st_non_bypass~0_combout ;
wire \inst|nios2|M_ctrl_ld_st_non_bypass~q ;
wire \inst|nios2|M_dc_want_fill~combout ;
wire \inst|nios2|A_dc_want_fill~q ;
wire \inst|nios2|A_dc_fill_has_started_nxt~0_combout ;
wire \inst|nios2|A_dc_fill_has_started~q ;
wire \inst|nios2|A_dc_fill_starting~0_combout ;
wire \inst|nios2|A_dc_fill_active_nxt~0_combout ;
wire \inst|nios2|A_dc_fill_active~q ;
wire \inst|nios2|dc_data_wr_port_en~0_combout ;
wire \inst|nios2|dc_data_wr_port_en~combout ;
wire \inst|nios2|M_data_ram_ld_align_sign_bit_16_hi~0_combout ;
wire \inst|nios2|M_data_ram_ld_align_sign_bit_16_hi~q ;
wire \inst|nios2|M_data_ram_ld_align_sign_bit~0_combout ;
wire \inst|nios2|M_data_ram_ld_align_sign_bit~1_combout ;
wire \inst|nios2|A_data_ram_ld_align_sign_bit~q ;
wire \inst|nios2|A_data_ram_ld_align_fill_bit~combout ;
wire \inst|nios2|Mn_rot_step2[9]~18_combout ;
wire \inst|nios2|Mn_rot_step2[1]~2_combout ;
wire \inst|nios2|Mn_rot_step2[25]~19_combout ;
wire \inst|nios2|Mn_rot_step2[17]~3_combout ;
wire \inst|nios2|A_rot~9_combout ;
wire \inst|nios2|A_shift_rot_result~19_combout ;
wire \inst|nios2|A_wr_data_unfiltered[9]~48_combout ;
wire \inst|nios2|A_wr_data_unfiltered[9]~49_combout ;
wire \inst|nios2|D_src1_reg[9]~28_combout ;
wire \inst|nios2|D_src1_reg[9]~29_combout ;
wire \inst|nios2|M_pipe_flush_waddr_nxt[7]~7_combout ;
wire \inst|nios2|M_pipe_flush_waddr[7]~4_combout ;
wire \inst|nios2|E_pc[7]~feeder_combout ;
wire \inst|nios2|F_ic_tag_rd_addr_nxt[4]~19_combout ;
wire \inst|nios2|ic_tag_wraddress[4]~3_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~1_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~2_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_single_step_mode~0_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_single_step_mode~q ;
wire \inst|nios2_jtag_debug_module_translator|av_readdata_pre[3]~3_combout ;
wire \inst|rsp_xbar_mux|src_data[3]~47_combout ;
wire \inst|nios2|F_iw[5]~10_combout ;
wire \inst|nios2|D_op_rdctl~1_combout ;
wire \inst|nios2|D_ctrl_mul_lsw~combout ;
wire \inst|nios2|E_ctrl_mul_lsw~q ;
wire \inst|nios2|M_ctrl_mul_lsw~feeder_combout ;
wire \inst|nios2|M_ctrl_mul_lsw~q ;
wire \inst|nios2|A_ctrl_mul_lsw~q ;
wire \inst|nios2|E_rot_mask[0]~5_combout ;
wire \inst|nios2|A_shift_rot_result~10_combout ;
wire \inst|nios2|A_rot~5_combout ;
wire \inst|nios2|A_shift_rot_result~11_combout ;
wire \inst|nios2|A_wr_data_unfiltered[0]~33_combout ;
wire \inst|nios2|A_wr_data_unfiltered[0]~122_combout ;
wire \inst|nios2|D_src1_reg[16]~36_combout ;
wire \inst|nios2|D_src1_reg[16]~37_combout ;
wire \inst|nios2|D_src1_reg[16]~38_combout ;
wire \inst|nios2|F_pc_nxt~17_combout ;
wire \inst|nios2|E_pc[14]~feeder_combout ;
wire \inst|nios2|M_pipe_flush_waddr_nxt[14]~17_combout ;
wire \inst|nios2|M_pipe_flush_waddr[14]~_wirecell_combout ;
wire \inst|addr_router|Equal1~0_combout ;
wire \inst|cmd_xbar_demux|src0_valid~0_combout ;
wire \inst|cmd_xbar_demux|src0_valid~1_combout ;
wire \inst|cmd_xbar_mux|arb|grant[0]~0_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[6]~24_combout ;
wire \inst|rsp_xbar_mux|src_data[6]~58_combout ;
wire \inst|nios2|F_iw[12]~18_combout ;
wire \inst|nios2|D_ctrl_crst~0_combout ;
wire \inst|nios2|E_ctrl_crst~q ;
wire \inst|nios2|M_pipe_flush_waddr_nxt[0]~12_combout ;
wire \inst|nios2|M_pipe_flush_waddr[0]~8_combout ;
wire \inst|nios2|E_pc[0]~feeder_combout ;
wire \inst|nios2|F_ic_data_rd_addr_nxt[0]~3_combout ;
wire \inst|nios2|ic_fill_dp_offset_nxt[0]~3_combout ;
wire \inst|nios2|D_regnum_b_cmp_F~0_combout ;
wire \inst|nios2|D_regnum_b_cmp_F~2_combout ;
wire \inst|nios2|D_regnum_b_cmp_F~3_combout ;
wire \inst|nios2|E_regnum_b_cmp_D~q ;
wire \inst|nios2|D_src2_hazard_E~combout ;
wire \inst|nios2|D_src2_reg[1]~14_combout ;
wire \inst|nios2|D_src2_reg[1]~15_combout ;
wire \inst|nios2|E_src2[1]~1_combout ;
wire \inst|nios2|E_src2_reg[1]~feeder_combout ;
wire \inst|nios2|d_writedata[1]~1_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|take_action_ocireg~0_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_error~0_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_error~q ;
wire \inst|nios2_jtag_debug_module_translator|av_readdata_pre[0]~0_combout ;
wire \inst|rsp_xbar_mux|src_data[0]~39_combout ;
wire \inst|nios2|F_iw[2]~9_combout ;
wire \inst|nios2|D_ctrl_logic~0_combout ;
wire \inst|nios2|D_ctrl_logic~1_combout ;
wire \inst|nios2|D_ctrl_logic~2_combout ;
wire \inst|nios2|E_ctrl_logic~q ;
wire \inst|nios2|E_alu_result~0_combout ;
wire \inst|nios2|Add17|auto_generated|result_int[16]~32_combout ;
wire \inst|nios2|D_extra_pc[13]~2_combout ;
wire \inst|nios2|E_logic_result[15]~2_combout ;
wire \inst|nios2|E_alu_result[15]~3_combout ;
wire \inst|nios2|d_address_tag_field[4]~2_combout ;
wire \inst|nios2|A_dc_actual_tag[4]~feeder_combout ;
wire \inst|nios2|A_dc_wb_tag[4]~feeder_combout ;
wire \inst|nios2|d_address_tag_field[6]~0_combout ;
wire \inst|nios2|A_dc_actual_tag[6]~feeder_combout ;
wire \inst|nios2|A_dc_wb_tag[6]~feeder_combout ;
wire \inst|addr_router_001|Equal1~0_combout ;
wire \inst|addr_router_001|Equal2~0_combout ;
wire \inst|addr_router_001|Equal2~2_combout ;
wire \inst|addr_router_001|src_channel[1]~0_combout ;
wire \inst|cmd_xbar_demux_001|src1_valid~0_combout ;
wire \inst|cmd_xbar_mux_001|WideOr1~combout ;
wire \inst|cmd_xbar_mux_001|update_grant~1_combout ;
wire \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout ;
wire \inst|cmd_xbar_mux_001|arb|grant[0]~1_combout ;
wire \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout ;
wire \inst|onchip_memory_s1_translator|read_latency_shift_reg~0_combout ;
wire \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~q ;
wire \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ;
wire \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ;
wire \inst|rsp_xbar_mux|WideOr1~combout ;
wire \inst|nios2|i_readdatavalid_d1~q ;
wire \inst|nios2|F_iw[1]~8_combout ;
wire \inst|nios2|E_ctrl_br_cond_nxt~0_combout ;
wire \inst|nios2|E_ctrl_br_cond_nxt~1_combout ;
wire \inst|nios2|E_ctrl_br_cond~q ;
wire \inst|nios2|M_pipe_flush_nxt~0_combout ;
wire \inst|nios2|D_ctrl_flush_pipe_always~0_combout ;
wire \inst|nios2|D_ctrl_flush_pipe_always~2_combout ;
wire \inst|nios2|D_ctrl_flush_pipe_always~3_combout ;
wire \inst|nios2|E_ctrl_flush_pipe_always~q ;
wire \inst|nios2|M_pipe_flush_nxt~1_combout ;
wire \inst|nios2|M_pipe_flush~q ;
wire \inst|nios2|F_kill~3_combout ;
wire \inst|nios2|F_kill~0_combout ;
wire \inst|nios2|F_kill~1_combout ;
wire \inst|nios2|Equal154~0_combout ;
wire \inst|nios2|F_kill~2_combout ;
wire \inst|nios2|F_kill~4_combout ;
wire \inst|nios2|F_kill~5_combout ;
wire \inst|nios2|F_issue~combout ;
wire \inst|nios2|D_issue~q ;
wire \inst|nios2|F_stall~combout ;
wire \inst|nios2|F_iw[22]~31_combout ;
wire \inst|nios2|D_dst_regnum[0]~6_combout ;
wire \inst|nios2|Equal300~0_combout ;
wire \inst|nios2|D_wr_dst_reg~0_combout ;
wire \inst|nios2|D_regnum_a_cmp_F~1_combout ;
wire \inst|nios2|D_regnum_a_cmp_F~0_combout ;
wire \inst|nios2|D_regnum_a_cmp_F~2_combout ;
wire \inst|nios2|D_regnum_a_cmp_F~3_combout ;
wire \inst|nios2|E_regnum_a_cmp_D~q ;
wire \inst|nios2|D_src1_reg[31]~56_combout ;
wire \inst|nios2|Equal82~0_combout ;
wire \inst|nios2|D_op_cmplt~0_combout ;
wire \inst|nios2|Equal80~0_combout ;
wire \inst|nios2|D_ctrl_alu_signed_comparison~2_combout ;
wire \inst|nios2|E_ctrl_alu_signed_comparison~q ;
wire \inst|nios2|Add17|auto_generated|result_int[31]~63 ;
wire \inst|nios2|Add17|auto_generated|result_int[32]~64_combout ;
wire \inst|nios2|E_ctrl_ld_bypass~0_combout ;
wire \inst|nios2|E_ctrl_ld_bypass~1_combout ;
wire \inst|nios2|M_ctrl_ld_bypass~q ;
wire \inst|nios2|A_ld_bypass_delayed~0_combout ;
wire \inst|nios2|A_ld_bypass_delayed~q ;
wire \inst|nios2|A_ld_bypass_delayed_started~0_combout ;
wire \inst|nios2|A_ld_bypass_delayed_started~q ;
wire \inst|nios2|d_read_nxt~0_combout ;
wire \inst|nios2|d_read_nxt~1_combout ;
wire \inst|nios2|d_read_nxt~2_combout ;
wire \inst|nios2|d_read~q ;
wire \inst|nios2|A_dc_wr_data_cnt_nxt[0]~7_combout ;
wire \inst|nios2|A_dc_wr_data_cnt[3]~2_combout ;
wire \inst|nios2|A_dc_wr_data_cnt_nxt[1]~5_combout ;
wire \inst|nios2|A_dc_wr_data_cnt_nxt[2]~4_combout ;
wire \inst|nios2|Add13~0_combout ;
wire \inst|nios2|A_dc_wr_data_cnt_nxt[3]~6_combout ;
wire \inst|nios2|d_write_nxt~4_combout ;
wire \inst|nios2|d_write_nxt~3_combout ;
wire \inst|nios2|d_write~q ;
wire \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout ;
wire \inst|nios2_jtag_debug_module_translator|wait_latency_counter~3_combout ;
wire \inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~0_combout ;
wire \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout ;
wire \inst|limiter|cmd_sink_ready~1_combout ;
wire \inst|nios2|ic_fill_ap_cnt_nxt[0]~3_combout ;
wire \inst|nios2|ic_fill_ap_cnt_nxt[1]~2_combout ;
wire \inst|nios2|Add6~0_combout ;
wire \inst|nios2|ic_fill_ap_cnt_nxt[3]~0_combout ;
wire \inst|nios2|i_read_nxt~0_combout ;
wire \inst|nios2|i_read_nxt~1_combout ;
wire \inst|nios2|i_read~q ;
wire \inst|nios2_jtag_debug_module_translator|av_begintransfer~0_combout ;
wire \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout ;
wire \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg~1_combout ;
wire \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \inst|cmd_xbar_mux|update_grant~0_combout ;
wire \inst|cmd_xbar_mux|packet_in_progress~0_combout ;
wire \inst|cmd_xbar_mux|packet_in_progress~q ;
wire \inst|cmd_xbar_mux|update_grant~1_combout ;
wire \inst|cmd_xbar_demux_001|src0_valid~0_combout ;
wire \inst|cmd_xbar_demux_001|src0_valid~1_combout ;
wire \inst|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout ;
wire \inst|cmd_xbar_mux|arb|grant[1]~1_combout ;
wire \inst|cmd_xbar_mux|WideOr1~combout ;
wire \inst|nios2_jtag_debug_module_translator|av_begintransfer~1_combout ;
wire \inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~1_combout ;
wire \inst|nios2_jtag_debug_module_translator|end_begintransfer~0_combout ;
wire \inst|nios2_jtag_debug_module_translator|end_begintransfer~q ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonRd~0_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonWr~0_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonWr~q ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~20_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[31]~47_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[31]~7_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~46_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~11_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~43_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~44_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[29]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~17_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~39_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~40_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~8_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~37_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~38_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[26]~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~30_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~24_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~67_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~68_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~62_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~54_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|resetrequest~q ;
wire \reset_reset_n~input_o ;
wire \inst|rst_controller|merged_reset~0_combout ;
wire \inst|rst_controller|merged_reset~0clkctrl_outclk ;
wire \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ;
wire \inst|nios2|M_ctrl_break~feeder_combout ;
wire \inst|nios2|M_ctrl_break~q ;
wire \inst|nios2|hbreak_enabled~0_combout ;
wire \inst|nios2|hbreak_enabled~q ;
wire \inst|nios2|F_iw~6_combout ;
wire \inst|nios2|M_ctrl_exception~q ;
wire \inst|nios2|M_iw[2]~feeder_combout ;
wire \inst|nios2|M_op_eret~2_combout ;
wire \inst|nios2|M_iw[3]~feeder_combout ;
wire \inst|nios2|M_iw[5]~feeder_combout ;
wire \inst|nios2|M_op_eret~1_combout ;
wire \inst|nios2|M_op_eret~3_combout ;
wire \inst|nios2|E_iw[8]~feeder_combout ;
wire \inst|nios2|M_wrctl_bstatus~0_combout ;
wire \inst|nios2|A_bstatus_reg_pie_inst_nxt~0_combout ;
wire \inst|nios2|A_bstatus_reg_pie_inst_nxt~1_combout ;
wire \inst|nios2|A_bstatus_reg_pie~q ;
wire \inst|nios2|A_status_reg_pie_inst_nxt~1_combout ;
wire \inst|nios2|A_status_reg_pie_inst_nxt~2_combout ;
wire \inst|nios2|A_status_reg_pie_inst_nxt~3_combout ;
wire \inst|nios2|A_status_reg_pie~q ;
wire \inst|nios2|A_ienable_reg_irq0~0_combout ;
wire \inst|nios2|A_ienable_reg_irq0~q ;
wire \inst|nios2|A_ipending_reg_irq0_nxt~0_combout ;
wire \inst|nios2|A_ipending_reg_irq0~q ;
wire \inst|nios2|F_iw[12]~7_combout ;
wire \inst|nios2|F_iw[14]~37_combout ;
wire \inst|nios2|D_ctrl_shift_rot~0_combout ;
wire \inst|nios2|E_ctrl_shift_rot~q ;
wire \inst|nios2|M_ctrl_shift_rot~q ;
wire \inst|nios2|A_shift_rot_stall_nxt~0_combout ;
wire \inst|nios2|A_shift_rot_stall~q ;
wire \inst|nios2|A_stall~0_combout ;
wire \inst|nios2|E_ctrl_ld_st_bypass~0_combout ;
wire \inst|nios2|E_ctrl_ld_st_bypass~1_combout ;
wire \inst|nios2|M_ctrl_ld_st_bypass~q ;
wire \inst|nios2|A_ctrl_ld_st_bypass~q ;
wire \inst|nios2|A_mem_bypass_pending~combout ;
wire \inst|nios2|d_writedata[0]~0_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_ready~0_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_ready~q ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q ;
wire \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TDO ;
wire [1:0] \inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node ;
wire [0:0] \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg ;
wire [0:0] \inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg ;
wire [1:0] \inst|cmd_xbar_mux|arb|top_priority_reg ;
wire [0:0] \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg ;
wire [2:0] \inst|nios2|ic_fill_ap_offset ;
wire [6:0] \inst|nios2|d_address_tag_field ;
wire [31:0] \inst|nios2|M_src1 ;
wire [7:0] \inst|nios2|F_bht_ptr_nxt ;
wire [7:0] \inst|nios2|E_bht_ptr ;
wire [15:0] \inst|nios2|D_pc_plus_one ;
wire [10:0] \inst|nios2|D_br_taken_waddr_partial ;
wire [31:0] \inst|nios2|A_rot ;
wire [2:0] \inst|nios2|A_mul_cnt ;
wire [4:0] \inst|nios2|A_dst_regnum_from_M ;
wire [2:0] \inst|nios2|A_dc_xfer_rd_data_offset ;
wire [3:0] \inst|nios2|A_dc_wr_data_cnt ;
wire [5:0] \inst|nios2|A_dc_wb_line ;
wire [31:0] \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b ;
wire [10:0] \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg ;
wire [1:0] \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|ir_out ;
wire [1:0] \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|ir ;
wire [0:0] \inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a ;
wire [5:0] \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [7:0] \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rdata ;
wire [1:0] \inst|nios2_jtag_debug_module_translator|wait_latency_counter ;
wire [31:0] \inst|sysid_qsys_0_control_slave_translator|av_readdata_pre ;
wire [3:0] \inst|limiter|last_channel ;
wire [1:0] \inst|cmd_xbar_mux|saved_grant ;
wire [4:0] \inst2|altpll_component|auto_generated|wire_pll1_clk ;
wire [6:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg ;
wire [15:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state ;
wire [5:0] \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [1:0] \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used ;
wire [1:0] \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used ;
wire [1:0] \inst|limiter_001|last_dest_id ;
wire [1:0] \inst|cmd_xbar_mux_001|arb|top_priority_reg ;
wire [6:0] \inst|nios2|ic_tag_wraddress ;
wire [6:0] \inst|nios2|ic_fill_line ;
wire [31:0] \inst|nios2|i_readdata_d1 ;
wire [31:0] \inst|nios2|d_writedata ;
wire [5:0] \inst|nios2|d_address_line_field ;
wire [31:0] \inst|nios2|M_src2 ;
wire [7:0] \inst|nios2|M_rot_mask ;
wire [31:0] \inst|nios2|M_iw ;
wire [7:0] \inst|nios2|M_br_cond_taken_history ;
wire [31:0] \inst|nios2|M_alu_result ;
wire [31:0] \inst|nios2|E_src2_reg ;
wire [15:0] \inst|nios2|E_pc ;
wire [31:0] \inst|nios2|E_iw ;
wire [1:0] \inst|nios2|E_compare_op ;
wire [31:0] \inst|nios2|E_alu_result ;
wire [31:0] \inst|nios2|D_iw ;
wire [7:0] \inst|nios2|A_rot_mask ;
wire [31:0] \inst|nios2|A_inst_result ;
wire [31:0] \inst|nios2|A_dc_xfer_wr_data ;
wire [2:0] \inst|nios2|A_dc_wb_rd_addr_offset ;
wire [31:0] \inst|nios2|A_dc_rd_data ;
wire [2:0] \inst|nios2|A_dc_fill_dp_offset ;
wire [31:0] \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b ;
wire [31:0] \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg ;
wire [31:0] \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a ;
wire [31:0] \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg ;
wire [37:0] \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr ;
wire [37:0] \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo ;
wire [5:0] \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [10:0] \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift ;
wire [0:0] \inst|onchip_memory_s1_translator|read_latency_shift_reg ;
wire [0:0] \inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg ;
wire [1:0] \inst|limiter|last_dest_id ;
wire [1:0] \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [88:0] \inst|cmd_xbar_mux|src_data ;
wire [9:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR ;
wire [0:0] \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg ;
wire [7:0] \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b ;
wire [5:0] \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [0:0] \inst|limiter_001|pending_response_count ;
wire [3:0] \inst|limiter_001|last_channel ;
wire [5:0] \inst|nios2|ic_fill_tag ;
wire [2:0] \inst|nios2|ic_fill_dp_offset ;
wire [3:0] \inst|nios2|ic_fill_ap_cnt ;
wire [3:0] \inst|nios2|d_byteenable ;
wire [2:0] \inst|nios2|d_address_offset_field ;
wire [31:0] \inst|nios2|M_st_data ;
wire [4:0] \inst|nios2|M_rot_rn ;
wire [3:0] \inst|nios2|M_mem_byte_en ;
wire [31:0] \inst|nios2|M_control_reg_rddata ;
wire [1:0] \inst|nios2|M_bht_data ;
wire [15:0] \inst|nios2|F_pc ;
wire [1:0] \inst|nios2|E_logic_op ;
wire [31:0] \inst|nios2|E_control_reg_rddata ;
wire [31:0] \inst|nios2|E_arith_src1 ;
wire [1:0] \inst|nios2|D_bht_data ;
wire [31:0] \inst|nios2|A_shift_rot_result ;
wire [31:0] \inst|nios2|A_mul_src2 ;
wire [31:0] \inst|nios2|A_mul_partial_prod ;
wire [17:0] \inst|nios2|A_mem_baddr ;
wire [2:0] \inst|nios2|A_dc_xfer_rd_addr_offset ;
wire [3:0] \inst|nios2|A_dc_rd_data_cnt ;
wire [31:0] \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b ;
wire [13:0] \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|q_b ;
wire [31:0] \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b ;
wire [31:0] \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b ;
wire [0:0] \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|dreg ;
wire [7:0] \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata ;
wire [31:0] \inst|nios2_jtag_debug_module_translator|av_readdata_pre ;
wire [1:0] \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter ;
wire [31:0] \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre ;
wire [1:0] \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used ;
wire [0:0] \inst|limiter|pending_response_count ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter ;
wire [5:0] \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [5:0] \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [1:0] \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used ;
wire [88:0] \inst|cmd_xbar_mux_001|src_data ;
wire [7:0] \inst|nios2|ic_fill_valid_bits ;
wire [31:0] \inst|nios2|Mn_rot_step2 ;
wire [31:0] \inst|nios2|M_rot_step1 ;
wire [15:0] \inst|nios2|M_pipe_flush_waddr ;
wire [4:0] \inst|nios2|M_dst_regnum ;
wire [7:0] \inst|nios2|M_bht_ptr_unfiltered ;
wire [7:0] \inst|nios2|F_bht_ptr ;
wire [31:0] \inst|nios2|E_src1 ;
wire [4:0] \inst|nios2|E_dst_regnum ;
wire [1:0] \inst|nios2|E_bht_data ;
wire [15:0] \inst|nios2|D_pc ;
wire [7:0] \inst|nios2|D_bht_ptr ;
wire [31:0] \inst|nios2|A_slow_inst_result ;
wire [31:0] \inst|nios2|A_mul_result ;
wire [3:0] \inst|nios2|A_mem_byte_en ;
wire [2:0] \inst|nios2|A_dc_xfer_wr_offset ;
wire [6:0] \inst|nios2|A_dc_wb_tag ;
wire [3:0] \inst|nios2|A_dc_rd_addr_cnt ;
wire [6:0] \inst|nios2|A_dc_actual_tag ;
wire [8:0] \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|q_b ;
wire [31:0] \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b ;
wire [31:0] \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_ienable ;
wire [31:0] \inst|jtag_uart_0|av_readdata ;
wire [9:0] \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg ;
wire [0:0] \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg ;
wire [1:0] \inst|cmd_xbar_mux_001|saved_grant ;
wire [2:0] \inst|nios2|ic_fill_initial_offset ;
wire [31:0] \inst|nios2|d_readdata_d1 ;
wire [31:0] \inst|nios2|W_wr_data ;
wire [31:0] \inst|nios2|E_src2 ;
wire [15:0] \inst|nios2|E_extra_pc ;
wire [31:0] \inst|nios2|A_st_data ;

wire [4:0] \inst2|altpll_component|auto_generated|pll1_CLK_bus ;
wire [17:0] \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ;
wire [35:0] \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [17:0] \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [8:0] \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [8:0] \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [35:0] \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus ;
wire [0:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [3:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [3:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [3:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [3:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [3:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [3:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [3:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [3:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [35:0] \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus ;
wire [35:0] \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus ;
wire [35:0] \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ;
wire [17:0] \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [17:0] \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [35:0] \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus ;
wire [35:0] \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \inst2|altpll_component|auto_generated|wire_pll1_clk [0] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst2|altpll_component|auto_generated|wire_pll1_clk [1] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst2|altpll_component|auto_generated|wire_pll1_clk [2] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst2|altpll_component|auto_generated|wire_pll1_clk [3] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst2|altpll_component|auto_generated|wire_pll1_clk [4] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [0] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [1] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [2] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [3] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [4] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [5] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [6] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [7] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [16] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [17] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [18] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [19] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [20] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [21] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [22] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [23] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];

assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [0] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [1] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [2] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [3] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [4] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [5] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [6] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [7] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [16] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [17] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [18] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [19] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [20] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [21] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [22] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [23] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];

assign \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [0] = \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [1] = \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [2] = \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [3] = \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [4] = \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [5] = \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [6] = \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [7] = \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [8] = \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [9] = \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [10] = \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [11] = \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [12] = \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [13] = \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [14] = \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [15] = \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [16] = \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [17] = \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [18] = \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [19] = \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [20] = \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [21] = \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [22] = \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [23] = \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [24] = \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [25] = \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [26] = \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [27] = \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [28] = \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [29] = \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [30] = \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [31] = \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|q_b [0] = \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|q_b [1] = \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|q_b [2] = \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|q_b [3] = \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|q_b [4] = \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|q_b [5] = \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|q_b [6] = \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|q_b [7] = \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|q_b [8] = \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rdata [0] = \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [0];
assign \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rdata [1] = \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [1];
assign \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rdata [2] = \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [2];
assign \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rdata [3] = \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [3];
assign \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rdata [4] = \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [4];
assign \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rdata [5] = \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [5];
assign \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rdata [6] = \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [6];
assign \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rdata [7] = \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [7];

assign \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|q_b [0] = \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|q_b [1] = \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|q_b [2] = \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|q_b [3] = \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|q_b [4] = \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|q_b [5] = \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|q_b [6] = \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|q_b [7] = \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|q_b [8] = \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|q_b [9] = \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|q_b [10] = \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|q_b [11] = \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|q_b [12] = \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|q_b [13] = \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];

assign \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [0] = \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [1] = \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [2] = \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [3] = \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [4] = \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [5] = \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [6] = \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [7] = \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [8] = \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [9] = \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [10] = \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [11] = \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [12] = \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [13] = \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [14] = \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [15] = \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [16] = \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [17] = \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [18] = \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [19] = \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [20] = \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [21] = \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [22] = \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [23] = \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [24] = \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [25] = \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [26] = \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [27] = \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [28] = \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [29] = \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [30] = \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [31] = \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [0] = \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [1] = \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [2] = \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [3] = \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [4] = \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [5] = \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [6] = \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [7] = \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [8] = \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [9] = \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [10] = \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [11] = \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [12] = \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [13] = \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [14] = \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [15] = \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [16] = \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [17] = \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [18] = \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [19] = \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [20] = \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [21] = \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [22] = \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [23] = \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [24] = \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [25] = \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [26] = \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [27] = \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [28] = \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [29] = \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [30] = \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [31] = \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [0] = \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [1] = \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [2] = \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [22] = \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [23] = \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [24] = \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [25] = \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [26] = \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [27] = \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [3] = \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];
assign \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [4] = \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus [1];
assign \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [5] = \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus [2];
assign \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [11] = \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus [3];
assign \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [15] = \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus [4];
assign \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [28] = \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus [5];
assign \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [29] = \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus [6];
assign \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [30] = \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus [7];
assign \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [31] = \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus [8];

assign \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [0] = \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [1] = \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [2] = \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [3] = \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [4] = \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [5] = \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [6] = \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [7] = \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [16] = \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [17] = \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [18] = \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [19] = \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [20] = \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [21] = \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [22] = \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [23] = \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];

assign \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [8] = \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];
assign \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [9] = \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [1];
assign \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [10] = \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [2];
assign \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [11] = \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [3];
assign \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [12] = \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [4];
assign \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [13] = \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [5];
assign \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [14] = \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [6];
assign \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [15] = \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [7];
assign \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [24] = \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [9];
assign \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [25] = \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [10];
assign \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [26] = \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [11];
assign \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [27] = \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [12];
assign \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [28] = \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [13];
assign \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [29] = \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [14];
assign \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [30] = \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [15];
assign \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [31] = \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [16];

assign \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [6] = \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];
assign \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [7] = \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [1];
assign \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [8] = \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [2];
assign \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [9] = \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [3];
assign \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [10] = \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [4];
assign \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [12] = \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [5];
assign \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [13] = \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [6];
assign \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [14] = \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [7];
assign \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [16] = \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [8];

assign \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [17] = \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];
assign \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [18] = \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus [1];
assign \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [19] = \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus [2];
assign \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [20] = \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus [3];
assign \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [21] = \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus [4];

assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~0  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [0];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~1  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [1];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~2  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [2];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~3  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [3];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~dataout  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [4];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT1  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [5];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT2  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [6];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT3  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [7];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT4  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [8];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT5  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [9];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT6  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [10];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT7  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [11];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT8  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [12];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT9  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [13];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT10  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [14];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT11  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [15];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT12  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [16];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT13  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [17];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT14  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [18];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT15  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [19];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT16  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [20];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT17  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [21];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT18  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [22];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT19  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [23];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT20  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [24];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT21  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [25];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT22  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [26];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT23  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [27];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT24  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [28];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT25  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [29];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT26  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [30];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT27  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [31];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT28  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [32];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT29  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [33];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT30  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [34];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT31  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [35];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];
assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a35  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus [1];
assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a36  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus [2];
assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a37  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus [3];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];
assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a51  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus [1];
assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a52  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus [2];
assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a53  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus [3];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];
assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a43  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus [1];
assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a44  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus [2];
assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a45  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus [3];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];
assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a59  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus [1];
assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a60  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus [2];
assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a61  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus [3];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];
assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a33  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus [1];
assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a38  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus [2];
assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a39  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus [3];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];
assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a49  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus [1];
assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a54  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus [2];
assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a55  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus [3];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];
assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a41  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus [1];
assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a46  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus [2];
assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a47  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus [3];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];
assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a57  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus [1];
assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a62  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus [2];
assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a63  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus [3];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30~portadataout  = \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~0  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [0];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~1  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [1];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~2  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [2];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~3  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [3];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~dataout  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [4];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT1  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [5];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT2  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [6];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT3  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [7];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT4  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [8];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT5  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [9];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT6  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [10];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT7  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [11];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT8  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [12];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT9  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [13];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT10  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [14];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT11  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [15];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT12  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [16];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT13  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [17];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT14  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [18];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT15  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [19];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT16  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [20];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT17  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [21];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT18  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [22];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT19  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [23];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT20  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [24];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT21  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [25];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT22  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [26];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT23  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [27];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT24  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [28];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT25  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [29];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT26  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [30];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT27  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [31];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT28  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [32];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT29  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [33];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT30  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [34];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT31  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus [35];

assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~0  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [0];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~1  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [1];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~2  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [2];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~3  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [3];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~dataout  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [4];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT1  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [5];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT2  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [6];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT3  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [7];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT4  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [8];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT5  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [9];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT6  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [10];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT7  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [11];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT8  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [12];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT9  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [13];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT10  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [14];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT11  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [15];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT12  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [16];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT13  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [17];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT14  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [18];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT15  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [19];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT16  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [20];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT17  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [21];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT18  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [22];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT19  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [23];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT20  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [24];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT21  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [25];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT22  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [26];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT23  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [27];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT24  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [28];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT25  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [29];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT26  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [30];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT27  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [31];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT28  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [32];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT29  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [33];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT30  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [34];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT31  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [35];

assign \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0] = \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [0];
assign \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1] = \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [1];
assign \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] = \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [2];
assign \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] = \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [3];
assign \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] = \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [4];
assign \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] = \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [5];
assign \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6] = \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [6];
assign \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7] = \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [7];

assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [8] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [9] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [10] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [11] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [12] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [13] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [14] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [15] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [24] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [25] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [10];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [26] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [11];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [27] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [12];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [28] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [13];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [29] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [14];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [30] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [15];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [31] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [16];

assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [8] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [9] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [1];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [10] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [2];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [11] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [3];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [12] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [4];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [13] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [5];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [14] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [6];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [15] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [7];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [24] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [9];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [25] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [10];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [26] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [11];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [27] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [12];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [28] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [13];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [29] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [14];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [30] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [15];
assign \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [31] = \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [16];

assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~0  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [0];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~1  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [1];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~2  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [2];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~3  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [3];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~dataout  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [4];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT1  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [5];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT2  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [6];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT3  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [7];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT4  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [8];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT5  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [9];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT6  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [10];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT7  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [11];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT8  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [12];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT9  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [13];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT10  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [14];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT11  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [15];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT12  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [16];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT13  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [17];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT14  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [18];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT15  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [19];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT16  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [20];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT17  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [21];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT18  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [22];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT19  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [23];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT20  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [24];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT21  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [25];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT22  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [26];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT23  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [27];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT24  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [28];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT25  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [29];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT26  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [30];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT27  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [31];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT28  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [32];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT29  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [33];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT30  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [34];
assign \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT31  = \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus [35];

assign \inst|nios2|D_bht_data [0] = \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \inst|nios2|D_bht_data [1] = \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];

// Location: FF_X26_Y35_N25
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[0]~5_combout ),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[0] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N24
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[0]~5 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [1]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|DRsize.000~q ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[0]~5 .lut_mask = 16'hAACC;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y32_N0
cycloneive_ram_block \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|comb~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonWr~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\inst|cmd_xbar_mux|src_payload~28_combout ,\inst|cmd_xbar_mux|src_payload~30_combout ,\inst|cmd_xbar_mux|src_payload~16_combout ,\inst|cmd_xbar_mux|src_payload~19_combout ,\inst|cmd_xbar_mux|src_payload~20_combout ,\inst|cmd_xbar_mux|src_payload~18_combout ,
\inst|cmd_xbar_mux|src_payload~15_combout ,\inst|cmd_xbar_mux|src_payload~5_combout ,gnd,\inst|cmd_xbar_mux|src_payload~27_combout ,\inst|cmd_xbar_mux|src_payload~17_combout ,\inst|cmd_xbar_mux|src_payload~7_combout ,\inst|cmd_xbar_mux|src_payload~4_combout ,
\inst|cmd_xbar_mux|src_payload~3_combout ,\inst|cmd_xbar_mux|src_payload~2_combout ,\inst|cmd_xbar_mux|src_payload~1_combout ,\inst|cmd_xbar_mux|src_payload~0_combout }),
	.portaaddr({\inst|cmd_xbar_mux|src_data [45],\inst|cmd_xbar_mux|src_data [44],\inst|cmd_xbar_mux|src_data [43],\inst|cmd_xbar_mux|src_data [42],\inst|cmd_xbar_mux|src_data [41],\inst|cmd_xbar_mux|src_data [40],\inst|cmd_xbar_mux|src_data [39],\inst|cmd_xbar_mux|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux|src_data [34],\inst|cmd_xbar_mux|src_data [32]}),
	.portbdatain({gnd,\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [23],\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [22],\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [21],
\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [20],\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [19],\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [18],
\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [17],\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [16],gnd,\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [7],
\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [6],\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [5],\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [4],
\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [3],\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [2],\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [1],
\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [0]}),
	.portbaddr({\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [9],\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [8],\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [7],
\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [6],\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [5],\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [4],
\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [3],\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .init_file = "KERNEL_nios2_ociram_default_contents.mif";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_ocimem:the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component_module:KERNEL_nios2_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_i182:auto_generated|ALTSYNCRAM";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 2;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 9;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = 512'h1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = 2048'h8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 2048'hE8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1F8180006000E8643A00000000000800000C000000800000480220;
// synopsys translate_on

// Location: FF_X29_Y27_N1
dffeas \inst|nios2|d_address_tag_field[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_address_tag_field[5]~1_combout ),
	.asdata(\inst|nios2|A_dc_wb_tag [5]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_wr_want_dmaster~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_address_tag_field [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_address_tag_field[5] .is_wysiwyg = "true";
defparam \inst|nios2|d_address_tag_field[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N0
cycloneive_lcell_comb \inst|nios2|d_address_tag_field[5]~1 (
	.dataa(\inst|nios2|M_alu_result [16]),
	.datab(\inst|nios2|A_mem_baddr [16]),
	.datac(gnd),
	.datad(\inst|nios2|d_address_tag_field_nxt~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|d_address_tag_field[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_address_tag_field[5]~1 .lut_mask = 16'hCCAA;
defparam \inst|nios2|d_address_tag_field[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N3
dffeas \inst|nios2|A_st_bypass_delayed_started (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_st_bypass_delayed_started~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|A_stall~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_bypass_delayed_started~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_bypass_delayed_started .is_wysiwyg = "true";
defparam \inst|nios2|A_st_bypass_delayed_started .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N22
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[4]~8 (
	.dataa(\inst|nios2|Add17|auto_generated|_~2_combout ),
	.datab(\inst|nios2|E_src1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add17|auto_generated|result_int[3]~7 ),
	.combout(\inst|nios2|Add17|auto_generated|result_int[4]~8_combout ),
	.cout(\inst|nios2|Add17|auto_generated|result_int[4]~9 ));
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[4]~8 .lut_mask = 16'h698E;
defparam \inst|nios2|Add17|auto_generated|result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X24_Y27_N0
cycloneive_ram_block \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\inst|nios2|dc_tag_wr_port_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst|nios2|dc_tag_wr_port_data[8]~8_combout ,\inst|nios2|dc_tag_wr_port_data[7]~6_combout ,\inst|nios2|dc_tag_wr_port_data[6]~7_combout ,
\inst|nios2|dc_tag_wr_port_data[5]~5_combout ,\inst|nios2|dc_tag_wr_port_data[4]~4_combout ,\inst|nios2|dc_tag_wr_port_data[3]~2_combout ,\inst|nios2|dc_tag_wr_port_data[2]~3_combout ,\inst|nios2|dc_tag_wr_port_data[1]~1_combout ,
\inst|nios2|dc_tag_wr_port_data[0]~0_combout }),
	.portaaddr({\inst|nios2|dc_tag_wr_port_addr[5]~6_combout ,\inst|nios2|dc_tag_wr_port_addr[4]~5_combout ,\inst|nios2|dc_tag_wr_port_addr[3]~4_combout ,\inst|nios2|dc_tag_wr_port_addr[2]~3_combout ,\inst|nios2|dc_tag_wr_port_addr[1]~2_combout ,
\inst|nios2|dc_tag_wr_port_addr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\inst|nios2|dc_tag_rd_port_addr[5]~5_combout ,\inst|nios2|dc_tag_rd_port_addr[4]~4_combout ,\inst|nios2|dc_tag_rd_port_addr[3]~3_combout ,\inst|nios2|dc_tag_rd_port_addr[2]~2_combout ,\inst|nios2|dc_tag_rd_port_addr[1]~1_combout ,
\inst|nios2|dc_tag_rd_port_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .init_file = "KERNEL_nios2_dc_tag_ram.mif";
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_dc_tag_module:KERNEL_nios2_dc_tag|altsyncram:the_altsyncram|altsyncram_c7g1:auto_generated|ALTSYNCRAM";
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 9;
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 63;
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 9;
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = 256'h00000003100000016900000016A00000014400000017B00000009100000014C0;
defparam \inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000E00000001140000000F50000000E80000000C30000001530000000B400000000E00000000D0000000B00000001FD00000002E0000000780000000380000001E30000001060000000E700000000700000013C00000013300000003E00000001600000002D0000000330000001600000001980000001F600000004A00000008B0000000450000001880000001800000001E70000000EE0000001070000000F60000001A70000001C40000000EB0000001250000000620000001B00000000170000000B20000000AE00000012E0000001AA0000001740000000A30000000A30000000F500000005B0000000070000000510000000E90000000E2000000178;
// synopsys translate_on

// Location: M9K_X40_Y33_N0
cycloneive_ram_block \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 (
	.portawe(\inst|jtag_uart_0|fifo_wr~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.ena1(\inst|jtag_uart_0|r_val~0_combout ),
	.ena2(\inst|jtag_uart_0|fifo_wr~q ),
	.ena3(vcc),
	.clr0(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst|nios2|d_writedata [7],\inst|nios2|d_writedata [6],\inst|nios2|d_writedata [5],\inst|nios2|d_writedata [4],\inst|nios2|d_writedata [3],\inst|nios2|d_writedata [2],\inst|nios2|d_writedata [1],
\inst|nios2|d_writedata [0]}),
	.portaaddr({\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk0_core_clock_enable = "ena2";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk0_output_clock_enable = "ena0";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_core_clock_enable = "ena1";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_input_clock_enable = "ena1";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .logical_ram_name = "KERNEL:inst|KERNEL_jtag_uart_0:jtag_uart_0|KERNEL_jtag_uart_0_scfifo_w:the_KERNEL_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .operation_mode = "dual_port";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_width = 6;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_width = 36;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_last_address = 63;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 64;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 8;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_width = 6;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clear = "clear0";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clock = "clock0";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_width = 36;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_last_address = 63;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 64;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 8;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_enable_clock = "clock1";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N18
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[18]~36 (
	.dataa(\inst|nios2|Add17|auto_generated|_~11_combout ),
	.datab(\inst|nios2|E_src1 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add17|auto_generated|result_int[17]~35 ),
	.combout(\inst|nios2|Add17|auto_generated|result_int[18]~36_combout ),
	.cout(\inst|nios2|Add17|auto_generated|result_int[18]~37 ));
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[18]~36 .lut_mask = 16'h698E;
defparam \inst|nios2|Add17|auto_generated|result_int[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N4
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[27]~54 (
	.dataa(\inst|nios2|Add17|auto_generated|_~23_combout ),
	.datab(\inst|nios2|E_src1 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add17|auto_generated|result_int[26]~53 ),
	.combout(\inst|nios2|Add17|auto_generated|result_int[27]~54_combout ),
	.cout(\inst|nios2|Add17|auto_generated|result_int[27]~55 ));
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[27]~54 .lut_mask = 16'h9617;
defparam \inst|nios2|Add17|auto_generated|result_int[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N8
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[29]~58 (
	.dataa(\inst|nios2|E_src1 [28]),
	.datab(\inst|nios2|Add17|auto_generated|_~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add17|auto_generated|result_int[28]~57 ),
	.combout(\inst|nios2|Add17|auto_generated|result_int[29]~58_combout ),
	.cout(\inst|nios2|Add17|auto_generated|result_int[29]~59 ));
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[29]~58 .lut_mask = 16'h9617;
defparam \inst|nios2|Add17|auto_generated|result_int[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N14
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[32]~64 (
	.dataa(\inst|nios2|Add17|auto_generated|_~18_combout ),
	.datab(\inst|nios2|E_arith_src1 [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add17|auto_generated|result_int[31]~63 ),
	.combout(\inst|nios2|Add17|auto_generated|result_int[32]~64_combout ),
	.cout(\inst|nios2|Add17|auto_generated|result_int[32]~65 ));
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[32]~64 .lut_mask = 16'h698E;
defparam \inst|nios2|Add17|auto_generated|result_int[32]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X24_Y26_N0
cycloneive_ram_block \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\inst|nios2|ic_tag_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\inst|nios2|F_stall~combout ),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst|nios2|ic_fill_tag [5],\inst|nios2|ic_fill_tag [4],\inst|nios2|ic_fill_tag [3],\inst|nios2|ic_fill_tag [2],\inst|nios2|ic_fill_tag [1],\inst|nios2|ic_fill_tag [0],\inst|nios2|ic_fill_valid_bits [7],
\inst|nios2|ic_fill_valid_bits [6],\inst|nios2|ic_fill_valid_bits [5],\inst|nios2|ic_fill_valid_bits [4],\inst|nios2|ic_fill_valid_bits [3],\inst|nios2|ic_fill_valid_bits [2],\inst|nios2|ic_fill_valid_bits [1],\inst|nios2|ic_fill_valid_bits [0]}),
	.portaaddr({\inst|nios2|ic_tag_wraddress [6],\inst|nios2|ic_tag_wraddress [5],\inst|nios2|ic_tag_wraddress [4],\inst|nios2|ic_tag_wraddress [3],\inst|nios2|ic_tag_wraddress [2],\inst|nios2|ic_tag_wraddress [1],\inst|nios2|ic_tag_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\inst|nios2|F_ic_tag_rd_addr_nxt[6]~27_combout ,\inst|nios2|F_ic_tag_rd_addr_nxt[5]~23_combout ,\inst|nios2|F_ic_tag_rd_addr_nxt[4]~19_combout ,\inst|nios2|F_ic_tag_rd_addr_nxt[3]~15_combout ,\inst|nios2|F_ic_tag_rd_addr_nxt[2]~11_combout ,
\inst|nios2|F_ic_tag_rd_addr_nxt[1]~7_combout ,\inst|nios2|F_ic_tag_rd_addr_nxt[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .init_file = "KERNEL_nios2_ic_tag_ram.mif";
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_ic_tag_module:KERNEL_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_n1h1:auto_generated|ALTSYNCRAM";
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 14;
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 127;
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 14;
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = 512'h0000034F7000002D4E00000284D0000000FD0000022340000024510000024BA000001F2B00000043E000001B7F0000009A30000028AF000002D0B0000035B300;
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = 2048'h0003C01000003BA8000001553000003ADA0000035D70000033970000019460000010FD000001A31000001C920000037540000001940000011CF0000017A8000003D4E00000316B00000250300000328900000080300000324D000001113000000F3E00000007F000000CE400000214300000077A0000018470000005D3000003C640000032F4000002BFB00000318B000003651000000DCC0000018AD000003EB0000002932000000FF10000036E70000036E1000002AE3000003E560000039B40000006BA000001F07000002AB9000001B5F000003801000000422000001D59000003D110000031F400000352D00000152B000000242000000F55000001D7C0;
defparam \inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000165200000240F000003A0D0000023C5000001594000003762000002B92000001B05000000B7E0000012E9000000401000003125000003CCD0000034990000014EC0000009F3000000A13000001AE3000001D48000000A350000011DC000001471000001C1F000000041000002814000001E14000000A9700000250300000176100000339E000001AF70000038D00000011A3000000486000001830000003F6200000264D000002D6300000211D000002E85000000C8B000002E2A000002CD00000000280000031D9000003E5B000000B43000002A090000036A60000023C40000026610000004D10000002FD000003595000002BAA000001AF9000002899;
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N16
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[33]~66 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_ctrl_alu_subtract~q ),
	.cin(\inst|nios2|Add17|auto_generated|result_int[32]~65 ),
	.combout(\inst|nios2|Add17|auto_generated|result_int[33]~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[33]~66 .lut_mask = 16'h0FF0;
defparam \inst|nios2|Add17|auto_generated|result_int[33]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y25_N11
dffeas \inst|nios2|W_regnum_b_cmp_D (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_regnum_b_cmp_F~3_combout ),
	.asdata(\inst|nios2|A_regnum_b_cmp_D~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|F_stall~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_regnum_b_cmp_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_regnum_b_cmp_D .is_wysiwyg = "true";
defparam \inst|nios2|W_regnum_b_cmp_D .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y26_N13
dffeas \inst|nios2|A_inst_result[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_inst_result[13]~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|M_ctrl_rdctl_inst~q ),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_inst_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_inst_result[13] .is_wysiwyg = "true";
defparam \inst|nios2|A_inst_result[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y26_N9
dffeas \inst|nios2|A_slow_inst_result[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_slow_inst_result[5]~5_combout ),
	.asdata(\inst|nios2|A_slow_inst_result[13]~13_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_ld_align_sh8~q ),
	.ena(\inst|nios2|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_slow_inst_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[5] .is_wysiwyg = "true";
defparam \inst|nios2|A_slow_inst_result[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y30_N9
dffeas \inst|nios2|A_mul_result[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_result[4]~40_combout ),
	.asdata(\inst|nios2|A_mul_partial_prod [4]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|A_mul_stall_d3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[4] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_result[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N21
dffeas \inst|nios2|A_inst_result[18] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_inst_result[18]~14_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|M_ctrl_rdctl_inst~q ),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_inst_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_inst_result[18] .is_wysiwyg = "true";
defparam \inst|nios2|A_inst_result[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N31
dffeas \inst|nios2|A_inst_result[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_inst_result[2]~15_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|M_ctrl_rdctl_inst~q ),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_inst_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_inst_result[2] .is_wysiwyg = "true";
defparam \inst|nios2|A_inst_result[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N21
dffeas \inst|nios2|A_inst_result[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_inst_result[9]~18_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|M_ctrl_rdctl_inst~q ),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_inst_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_inst_result[9] .is_wysiwyg = "true";
defparam \inst|nios2|A_inst_result[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N31
dffeas \inst|nios2|A_inst_result[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_inst_result[1]~19_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|M_ctrl_rdctl_inst~q ),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_inst_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_inst_result[1] .is_wysiwyg = "true";
defparam \inst|nios2|A_inst_result[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y21_N0
cycloneive_ram_block \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(!\inst|nios2|A_wr_dst_reg_from_M~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\inst|nios2|A_wr_data_unfiltered[31]~77_combout ,\inst|nios2|A_wr_data_unfiltered[30]~80_combout ,\inst|nios2|A_wr_data_unfiltered[29]~83_combout ,\inst|nios2|A_wr_data_unfiltered[28]~86_combout ,\inst|nios2|A_wr_data_unfiltered[27]~89_combout ,
\inst|nios2|A_wr_data_unfiltered[26]~92_combout ,\inst|nios2|A_wr_data_unfiltered[25]~95_combout ,\inst|nios2|A_wr_data_unfiltered[24]~98_combout ,\inst|nios2|A_wr_data_unfiltered[23]~101_combout ,\inst|nios2|A_wr_data_unfiltered[22]~104_combout ,
\inst|nios2|A_wr_data_unfiltered[21]~107_combout ,\inst|nios2|A_wr_data_unfiltered[20]~110_combout ,\inst|nios2|A_wr_data_unfiltered[19]~113_combout ,\inst|nios2|A_wr_data_unfiltered[18]~116_combout ,\inst|nios2|A_wr_data_unfiltered[17]~56_combout ,
\inst|nios2|A_wr_data_unfiltered[16]~59_combout ,\inst|nios2|A_wr_data_unfiltered[15]~62_combout ,\inst|nios2|A_wr_data_unfiltered[14]~65_combout ,\inst|nios2|A_wr_data_unfiltered[13]~68_combout ,\inst|nios2|A_wr_data_unfiltered[12]~71_combout ,
\inst|nios2|A_wr_data_unfiltered[11]~74_combout ,\inst|nios2|A_wr_data_unfiltered[10]~52_combout ,\inst|nios2|A_wr_data_unfiltered[9]~49_combout ,\inst|nios2|A_wr_data_unfiltered[8]~46_combout ,\inst|nios2|A_wr_data_unfiltered[7]~123_combout ,
\inst|nios2|A_wr_data_unfiltered[6]~124_combout ,\inst|nios2|A_wr_data_unfiltered[5]~117_combout ,\inst|nios2|A_wr_data_unfiltered[4]~118_combout ,\inst|nios2|A_wr_data_unfiltered[3]~119_combout ,\inst|nios2|A_wr_data_unfiltered[2]~120_combout ,
\inst|nios2|A_wr_data_unfiltered[1]~121_combout ,\inst|nios2|A_wr_data_unfiltered[0]~122_combout }),
	.portaaddr({\inst|nios2|A_dst_regnum_from_M [4],\inst|nios2|A_dst_regnum_from_M [3],\inst|nios2|A_dst_regnum_from_M [2],\inst|nios2|A_dst_regnum_from_M [1],\inst|nios2|A_dst_regnum_from_M [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\inst|nios2|F_iw_b_rf[4]~4_combout ,\inst|nios2|F_iw_b_rf[3]~3_combout ,\inst|nios2|F_iw_b_rf[2]~2_combout ,\inst|nios2|F_iw_b_rf[1]~1_combout ,\inst|nios2|F_iw_b_rf[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .init_file = "KERNEL_nios2_rf_ram_b.mif";
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_register_bank_b_module:KERNEL_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_f3g1:auto_generated|ALTSYNCRAM";
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 1152'h0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF;
// synopsys translate_on

// Location: FF_X44_Y23_N25
dffeas \inst|nios2|A_inst_result[24] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_inst_result[24]~20_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|M_ctrl_rdctl_inst~q ),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_inst_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_inst_result[24] .is_wysiwyg = "true";
defparam \inst|nios2|A_inst_result[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y23_N27
dffeas \inst|nios2|A_inst_result[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_inst_result[8]~21_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|M_ctrl_rdctl_inst~q ),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_inst_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_inst_result[8] .is_wysiwyg = "true";
defparam \inst|nios2|A_inst_result[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y26_N9
dffeas \inst|nios2|A_inst_result[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_inst_result~23_combout ),
	.asdata(\inst|nios2|M_control_reg_rddata [0]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|M_ctrl_rdctl_inst~q ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_inst_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_inst_result[0] .is_wysiwyg = "true";
defparam \inst|nios2|A_inst_result[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y23_N25
dffeas \inst|nios2|A_slow_inst_result[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_slow_inst_result[0]~0_combout ),
	.asdata(\inst|nios2|A_slow_inst_result[8]~8_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_ld_align_sh8~q ),
	.ena(\inst|nios2|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_slow_inst_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[0] .is_wysiwyg = "true";
defparam \inst|nios2|A_slow_inst_result[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y22_N0
cycloneive_ram_block \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(!\inst|nios2|A_wr_dst_reg_from_M~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\inst|nios2|A_wr_data_unfiltered[31]~77_combout ,\inst|nios2|A_wr_data_unfiltered[30]~80_combout ,\inst|nios2|A_wr_data_unfiltered[29]~83_combout ,\inst|nios2|A_wr_data_unfiltered[28]~86_combout ,\inst|nios2|A_wr_data_unfiltered[27]~89_combout ,
\inst|nios2|A_wr_data_unfiltered[26]~92_combout ,\inst|nios2|A_wr_data_unfiltered[25]~95_combout ,\inst|nios2|A_wr_data_unfiltered[24]~98_combout ,\inst|nios2|A_wr_data_unfiltered[23]~101_combout ,\inst|nios2|A_wr_data_unfiltered[22]~104_combout ,
\inst|nios2|A_wr_data_unfiltered[21]~107_combout ,\inst|nios2|A_wr_data_unfiltered[20]~110_combout ,\inst|nios2|A_wr_data_unfiltered[19]~113_combout ,\inst|nios2|A_wr_data_unfiltered[18]~116_combout ,\inst|nios2|A_wr_data_unfiltered[17]~56_combout ,
\inst|nios2|A_wr_data_unfiltered[16]~59_combout ,\inst|nios2|A_wr_data_unfiltered[15]~62_combout ,\inst|nios2|A_wr_data_unfiltered[14]~65_combout ,\inst|nios2|A_wr_data_unfiltered[13]~68_combout ,\inst|nios2|A_wr_data_unfiltered[12]~71_combout ,
\inst|nios2|A_wr_data_unfiltered[11]~74_combout ,\inst|nios2|A_wr_data_unfiltered[10]~52_combout ,\inst|nios2|A_wr_data_unfiltered[9]~49_combout ,\inst|nios2|A_wr_data_unfiltered[8]~46_combout ,\inst|nios2|A_wr_data_unfiltered[7]~123_combout ,
\inst|nios2|A_wr_data_unfiltered[6]~124_combout ,\inst|nios2|A_wr_data_unfiltered[5]~117_combout ,\inst|nios2|A_wr_data_unfiltered[4]~118_combout ,\inst|nios2|A_wr_data_unfiltered[3]~119_combout ,\inst|nios2|A_wr_data_unfiltered[2]~120_combout ,
\inst|nios2|A_wr_data_unfiltered[1]~121_combout ,\inst|nios2|A_wr_data_unfiltered[0]~122_combout }),
	.portaaddr({\inst|nios2|A_dst_regnum_from_M [4],\inst|nios2|A_dst_regnum_from_M [3],\inst|nios2|A_dst_regnum_from_M [2],\inst|nios2|A_dst_regnum_from_M [1],\inst|nios2|A_dst_regnum_from_M [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\inst|nios2|F_iw_a_rf[4]~4_combout ,\inst|nios2|F_iw_a_rf[3]~3_combout ,\inst|nios2|F_iw_a_rf[2]~2_combout ,\inst|nios2|F_iw_a_rf[1]~1_combout ,\inst|nios2|F_iw_a_rf[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .init_file = "KERNEL_nios2_rf_ram_a.mif";
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_register_bank_a_module:KERNEL_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_e3g1:auto_generated|ALTSYNCRAM";
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 1152'h0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF;
// synopsys translate_on

// Location: FF_X33_Y30_N15
dffeas \inst|nios2|A_mul_result[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_result[7]~46_combout ),
	.asdata(\inst|nios2|A_mul_partial_prod [7]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|A_mul_stall_d3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[7] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_result[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N7
dffeas \inst|nios2|A_inst_result[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_inst_result[6]~31_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|M_ctrl_rdctl_inst~q ),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_inst_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_inst_result[6] .is_wysiwyg = "true";
defparam \inst|nios2|A_inst_result[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y26_N17
dffeas \inst|nios2|A_slow_inst_result[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_slow_inst_result[8]~8_combout ),
	.asdata(\inst|nios2|A_slow_ld_data_fill_bit~combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_ld_align_byte1_fill~q ),
	.ena(\inst|nios2|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_slow_inst_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[8] .is_wysiwyg = "true";
defparam \inst|nios2|A_slow_inst_result[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y26_N27
dffeas \inst|nios2|A_slow_inst_result[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_slow_inst_result[9]~9_combout ),
	.asdata(\inst|nios2|A_slow_ld_data_fill_bit~combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_ld_align_byte1_fill~q ),
	.ena(\inst|nios2|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_slow_inst_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[9] .is_wysiwyg = "true";
defparam \inst|nios2|A_slow_inst_result[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y30_N29
dffeas \inst|nios2|A_mul_result[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_result[14]~60_combout ),
	.asdata(\inst|nios2|A_mul_partial_prod [14]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|A_mul_stall_d3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[14] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_result[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y26_N25
dffeas \inst|nios2|A_slow_inst_result[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_slow_inst_result[14]~14_combout ),
	.asdata(\inst|nios2|A_slow_ld_data_fill_bit~combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_ld_align_byte1_fill~q ),
	.ena(\inst|nios2|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_slow_inst_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[14] .is_wysiwyg = "true";
defparam \inst|nios2|A_slow_inst_result[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N16
cycloneive_lcell_comb \inst|nios2|Add1~2 (
	.dataa(\inst|nios2|D_pc_plus_one [10]),
	.datab(\inst|nios2|D_iw [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add1~1_cout ),
	.combout(\inst|nios2|Add1~2_combout ),
	.cout(\inst|nios2|Add1~3 ));
// synopsys translate_off
defparam \inst|nios2|Add1~2 .lut_mask = 16'h9617;
defparam \inst|nios2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y29_N19
dffeas \inst|nios2|A_mul_result[25] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_result[25]~82_combout ),
	.asdata(\inst|nios2|A_mul_partial_prod [25]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|A_mul_stall_d3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[25] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_result[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y29_N15
dffeas \inst|nios2|A_mul_result[23] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_result[23]~78_combout ),
	.asdata(\inst|nios2|A_mul_partial_prod [23]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|A_mul_stall_d3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[23] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_result[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N4
cycloneive_lcell_comb \inst|nios2|F_pc_plus_one[2]~4 (
	.dataa(\inst|nios2|F_pc [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|F_pc_plus_one[1]~3 ),
	.combout(\inst|nios2|F_pc_plus_one[2]~4_combout ),
	.cout(\inst|nios2|F_pc_plus_one[2]~5 ));
// synopsys translate_off
defparam \inst|nios2|F_pc_plus_one[2]~4 .lut_mask = 16'hA50A;
defparam \inst|nios2|F_pc_plus_one[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y25_N7
dffeas \inst|nios2|M_pipe_flush_waddr[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_pipe_flush_waddr[5]~2_combout ),
	.asdata(\inst|nios2|E_pc [5]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|E_hbreak_req~combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_pipe_flush_waddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr[5] .is_wysiwyg = "true";
defparam \inst|nios2|M_pipe_flush_waddr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N13
dffeas \inst|nios2|M_pipe_flush_waddr[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_pipe_flush_waddr[6]~3_combout ),
	.asdata(\inst|nios2|E_pc [6]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|E_hbreak_req~combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_pipe_flush_waddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr[6] .is_wysiwyg = "true";
defparam \inst|nios2|M_pipe_flush_waddr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N5
dffeas \inst|nios2|M_pipe_flush_waddr[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_pipe_flush_waddr[8]~5_combout ),
	.asdata(\inst|nios2|E_pc [8]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|E_hbreak_req~combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_pipe_flush_waddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr[8] .is_wysiwyg = "true";
defparam \inst|nios2|M_pipe_flush_waddr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N5
dffeas \inst|nios2|D_br_taken_waddr_partial[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_br_taken_waddr_partial[1]~13_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_br_taken_waddr_partial [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_br_taken_waddr_partial[1] .is_wysiwyg = "true";
defparam \inst|nios2|D_br_taken_waddr_partial[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N7
dffeas \inst|nios2|D_br_taken_waddr_partial[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_br_taken_waddr_partial[2]~15_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_br_taken_waddr_partial [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_br_taken_waddr_partial[2] .is_wysiwyg = "true";
defparam \inst|nios2|D_br_taken_waddr_partial[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N11
dffeas \inst|nios2|M_pipe_flush_waddr[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_pipe_flush_waddr[2]~9_combout ),
	.asdata(\inst|nios2|E_pc [2]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|E_hbreak_req~combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_pipe_flush_waddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr[2] .is_wysiwyg = "true";
defparam \inst|nios2|M_pipe_flush_waddr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N25
dffeas \inst|nios2|M_ctrl_ld_st (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_ctrl_ld_st_nxt~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst|nios2|E_iw [0]),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_ctrl_ld_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_ctrl_ld_st .is_wysiwyg = "true";
defparam \inst|nios2|M_ctrl_ld_st .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N8
cycloneive_lcell_comb \inst|nios2|A_mul_result[4]~40 (
	.dataa(\inst|nios2|A_mul_result [4]),
	.datab(\inst|nios2|A_mul_partial_prod [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_result[3]~39 ),
	.combout(\inst|nios2|A_mul_result[4]~40_combout ),
	.cout(\inst|nios2|A_mul_result[4]~41 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[4]~40 .lut_mask = 16'h698E;
defparam \inst|nios2|A_mul_result[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N8
cycloneive_lcell_comb \inst|nios2|A_slow_inst_result[5]~5 (
	.dataa(\inst|nios2|A_ld_align_sh16~q ),
	.datab(\inst|nios2|d_readdata_d1 [21]),
	.datac(gnd),
	.datad(\inst|nios2|d_readdata_d1 [5]),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_inst_result[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[5]~5 .lut_mask = 16'hDD88;
defparam \inst|nios2|A_slow_inst_result[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N24
cycloneive_lcell_comb \inst|nios2|A_slow_inst_result[0]~0 (
	.dataa(\inst|nios2|d_readdata_d1 [0]),
	.datab(\inst|nios2|A_ld_align_sh16~q ),
	.datac(gnd),
	.datad(\inst|nios2|d_readdata_d1 [16]),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_inst_result[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[0]~0 .lut_mask = 16'hEE22;
defparam \inst|nios2|A_slow_inst_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N16
cycloneive_lcell_comb \inst|nios2|A_slow_inst_result[8]~8 (
	.dataa(\inst|nios2|d_readdata_d1 [24]),
	.datab(\inst|nios2|d_readdata_d1 [8]),
	.datac(gnd),
	.datad(\inst|nios2|A_ld_align_sh16~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_inst_result[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[8]~8 .lut_mask = 16'hAACC;
defparam \inst|nios2|A_slow_inst_result[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y28_N0
cycloneive_ram_block \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 (
	.portawe(\inst|nios2|i_readdatavalid_d1~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\inst|nios2|F_stall~combout ),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst|nios2|i_readdatavalid_d1~q ),
	.ena1(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|nios2|i_readdata_d1 [16],\inst|nios2|i_readdata_d1 [14],\inst|nios2|i_readdata_d1 [13],\inst|nios2|i_readdata_d1 [12],\inst|nios2|i_readdata_d1 [10],\inst|nios2|i_readdata_d1 [9],\inst|nios2|i_readdata_d1 [8],\inst|nios2|i_readdata_d1 [7],\inst|nios2|i_readdata_d1 [6]}),
	.portaaddr({\inst|nios2|ic_fill_line [6],\inst|nios2|ic_fill_line [5],\inst|nios2|ic_fill_line [4],\inst|nios2|ic_fill_line [3],\inst|nios2|ic_fill_line [2],\inst|nios2|ic_fill_line [1],\inst|nios2|ic_fill_line [0],\inst|nios2|ic_fill_dp_offset [2],\inst|nios2|ic_fill_dp_offset [1],
\inst|nios2|ic_fill_dp_offset [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\inst|nios2|F_ic_tag_rd_addr_nxt[6]~27_combout ,\inst|nios2|F_ic_tag_rd_addr_nxt[5]~23_combout ,\inst|nios2|F_ic_tag_rd_addr_nxt[4]~19_combout ,\inst|nios2|F_ic_tag_rd_addr_nxt[3]~15_combout ,\inst|nios2|F_ic_tag_rd_addr_nxt[2]~11_combout ,
\inst|nios2|F_ic_tag_rd_addr_nxt[1]~7_combout ,\inst|nios2|F_ic_tag_rd_addr_nxt[0]~3_combout ,\inst|nios2|F_ic_data_rd_addr_nxt[2]~11_combout ,\inst|nios2|F_ic_data_rd_addr_nxt[1]~7_combout ,\inst|nios2|F_ic_data_rd_addr_nxt[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 .logical_ram_name = "KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_ic_data_module:KERNEL_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_width = 9;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_last_address = 1023;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_width = 9;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_last_address = 1023;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 1024;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N14
cycloneive_lcell_comb \inst|nios2|A_mul_result[7]~46 (
	.dataa(\inst|nios2|A_mul_result [7]),
	.datab(\inst|nios2|A_mul_partial_prod [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_result[6]~45 ),
	.combout(\inst|nios2|A_mul_result[7]~46_combout ),
	.cout(\inst|nios2|A_mul_result[7]~47 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[7]~46 .lut_mask = 16'h9617;
defparam \inst|nios2|A_mul_result[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N28
cycloneive_lcell_comb \inst|nios2|A_mul_result[14]~60 (
	.dataa(\inst|nios2|A_mul_result [14]),
	.datab(\inst|nios2|A_mul_partial_prod [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_result[13]~59 ),
	.combout(\inst|nios2|A_mul_result[14]~60_combout ),
	.cout(\inst|nios2|A_mul_result[14]~61 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[14]~60 .lut_mask = 16'h698E;
defparam \inst|nios2|A_mul_result[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X40_Y27_N0
cycloneive_ram_block \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 (
	.portawe(\inst|nios2|i_readdatavalid_d1~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\inst|nios2|F_stall~combout ),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst|nios2|i_readdatavalid_d1~q ),
	.ena1(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\inst|nios2|i_readdata_d1 [21],\inst|nios2|i_readdata_d1 [20],\inst|nios2|i_readdata_d1 [19],\inst|nios2|i_readdata_d1 [18],\inst|nios2|i_readdata_d1 [17]}),
	.portaaddr({\inst|nios2|ic_fill_line [6],\inst|nios2|ic_fill_line [5],\inst|nios2|ic_fill_line [4],\inst|nios2|ic_fill_line [3],\inst|nios2|ic_fill_line [2],\inst|nios2|ic_fill_line [1],\inst|nios2|ic_fill_line [0],\inst|nios2|ic_fill_dp_offset [2],\inst|nios2|ic_fill_dp_offset [1],
\inst|nios2|ic_fill_dp_offset [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\inst|nios2|F_ic_tag_rd_addr_nxt[6]~27_combout ,\inst|nios2|F_ic_tag_rd_addr_nxt[5]~23_combout ,\inst|nios2|F_ic_tag_rd_addr_nxt[4]~19_combout ,\inst|nios2|F_ic_tag_rd_addr_nxt[3]~15_combout ,\inst|nios2|F_ic_tag_rd_addr_nxt[2]~11_combout ,
\inst|nios2|F_ic_tag_rd_addr_nxt[1]~7_combout ,\inst|nios2|F_ic_tag_rd_addr_nxt[0]~3_combout ,\inst|nios2|F_ic_data_rd_addr_nxt[2]~11_combout ,\inst|nios2|F_ic_data_rd_addr_nxt[1]~7_combout ,\inst|nios2|F_ic_data_rd_addr_nxt[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 .logical_ram_name = "KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_ic_data_module:KERNEL_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_width = 10;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_width = 9;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_last_address = 1023;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 1024;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_width = 10;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_width = 9;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_last_address = 1023;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 1024;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N4
cycloneive_lcell_comb \inst|nios2|D_br_taken_waddr_partial[1]~13 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [9]),
	.datab(\inst|nios2|F_pc_plus_one[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|D_br_taken_waddr_partial[0]~12 ),
	.combout(\inst|nios2|D_br_taken_waddr_partial[1]~13_combout ),
	.cout(\inst|nios2|D_br_taken_waddr_partial[1]~14 ));
// synopsys translate_off
defparam \inst|nios2|D_br_taken_waddr_partial[1]~13 .lut_mask = 16'h9617;
defparam \inst|nios2|D_br_taken_waddr_partial[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N6
cycloneive_lcell_comb \inst|nios2|D_br_taken_waddr_partial[2]~15 (
	.dataa(\inst|nios2|F_pc_plus_one[2]~4_combout ),
	.datab(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|D_br_taken_waddr_partial[1]~14 ),
	.combout(\inst|nios2|D_br_taken_waddr_partial[2]~15_combout ),
	.cout(\inst|nios2|D_br_taken_waddr_partial[2]~16 ));
// synopsys translate_off
defparam \inst|nios2|D_br_taken_waddr_partial[2]~15 .lut_mask = 16'h698E;
defparam \inst|nios2|D_br_taken_waddr_partial[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N14
cycloneive_lcell_comb \inst|nios2|A_mul_result[23]~78 (
	.dataa(\inst|nios2|A_mul_result [23]),
	.datab(\inst|nios2|A_mul_partial_prod [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_result[22]~77 ),
	.combout(\inst|nios2|A_mul_result[23]~78_combout ),
	.cout(\inst|nios2|A_mul_result[23]~79 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[23]~78 .lut_mask = 16'h9617;
defparam \inst|nios2|A_mul_result[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N18
cycloneive_lcell_comb \inst|nios2|A_mul_result[25]~82 (
	.dataa(\inst|nios2|A_mul_result [25]),
	.datab(\inst|nios2|A_mul_partial_prod [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_result[24]~81 ),
	.combout(\inst|nios2|A_mul_result[25]~82_combout ),
	.cout(\inst|nios2|A_mul_result[25]~83 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[25]~82 .lut_mask = 16'h9617;
defparam \inst|nios2|A_mul_result[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N6
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr[5]~2 (
	.dataa(\inst|nios2|E_ctrl_jmp_indirect~q ),
	.datab(\inst|nios2|E_src1 [7]),
	.datac(gnd),
	.datad(\inst|nios2|M_pipe_flush_waddr_nxt[5]~5_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr[5]~2 .lut_mask = 16'hDD88;
defparam \inst|nios2|M_pipe_flush_waddr[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N12
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr[6]~3 (
	.dataa(\inst|nios2|E_src1 [8]),
	.datab(\inst|nios2|E_ctrl_jmp_indirect~q ),
	.datac(gnd),
	.datad(\inst|nios2|M_pipe_flush_waddr_nxt[6]~6_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr[6]~3 .lut_mask = 16'hBB88;
defparam \inst|nios2|M_pipe_flush_waddr[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N4
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr[8]~5 (
	.dataa(\inst|nios2|E_src1 [10]),
	.datab(\inst|nios2|M_pipe_flush_waddr_nxt[8]~8_combout ),
	.datac(gnd),
	.datad(\inst|nios2|E_ctrl_jmp_indirect~q ),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr[8]~5 .lut_mask = 16'hAACC;
defparam \inst|nios2|M_pipe_flush_waddr[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N10
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr[2]~9 (
	.dataa(\inst|nios2|M_pipe_flush_waddr_nxt[2]~14_combout ),
	.datab(\inst|nios2|E_src1 [4]),
	.datac(gnd),
	.datad(\inst|nios2|E_ctrl_jmp_indirect~q ),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr[2]~9 .lut_mask = 16'hCCAA;
defparam \inst|nios2|M_pipe_flush_waddr[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPOUT_X31_Y29_N2
cycloneive_mac_out \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.ena(vcc),
	.dataa({\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT31 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT30 ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT29 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT28 ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT27 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT26 ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT25 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT24 ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT23 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT22 ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT21 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT20 ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT19 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT18 ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT17 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT16 ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT15 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT14 ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT13 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT12 ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT11 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT10 ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT9 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT8 ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT7 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT6 ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT5 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT4 ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT3 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT2 ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT1 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~dataout ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~3 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~2 ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~1 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus ));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3 .dataa_width = 36;
defparam \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3 .output_clock = "0";
// synopsys translate_on

// Location: M9K_X40_Y16_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~1_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [50],\inst|cmd_xbar_mux_001|src_data [49],\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],
\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_size = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X24_Y20_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~5_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [50],\inst|cmd_xbar_mux_001|src_data [49],\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],
\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_size = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X44_Y24_N9
dffeas \inst|nios2|Mn_rot_step2[19] (
	.clk(!\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Mn_rot_step2[19]~7_combout ),
	.asdata(\inst|nios2|Mn_rot_step2[11]~22_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|M_rot_rn [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|Mn_rot_step2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[19] .is_wysiwyg = "true";
defparam \inst|nios2|Mn_rot_step2[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y24_N27
dffeas \inst|nios2|Mn_rot_step2[3] (
	.clk(!\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Mn_rot_step2[3]~6_combout ),
	.asdata(\inst|nios2|Mn_rot_step2[27]~23_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|M_rot_rn [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|Mn_rot_step2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[3] .is_wysiwyg = "true";
defparam \inst|nios2|Mn_rot_step2[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y25_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~8_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [50],\inst|cmd_xbar_mux_001|src_data [49],\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],
\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_size = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X43_Y28_N13
dffeas \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout ),
	.asdata(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y24_N23
dffeas \inst|nios2|Mn_rot_step2[2] (
	.clk(!\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Mn_rot_step2[2]~4_combout ),
	.asdata(\inst|nios2|Mn_rot_step2[26]~21_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|M_rot_rn [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|Mn_rot_step2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[2] .is_wysiwyg = "true";
defparam \inst|nios2|Mn_rot_step2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y28_N11
dffeas \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout ),
	.asdata(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y18_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~1_combout ,\inst|cmd_xbar_mux_001|src_payload~5_combout ,\inst|cmd_xbar_mux_001|src_payload~9_combout ,\inst|cmd_xbar_mux_001|src_payload~13_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],
\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_address_width = 11;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_byte_size = 4;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_width = 4;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_last_address = 2047;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50 .port_b_address_width = 11;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50 .port_b_data_width = 4;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X40_Y25_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~2_combout ,\inst|cmd_xbar_mux_001|src_payload~6_combout ,\inst|cmd_xbar_mux_001|src_payload~10_combout ,\inst|cmd_xbar_mux_001|src_payload~14_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],
\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_address_width = 11;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_byte_size = 4;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_width = 4;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_last_address = 2047;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42 .port_b_address_width = 11;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42 .port_b_data_width = 4;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X45_Y24_N13
dffeas \inst|nios2|Mn_rot_step2[17] (
	.clk(!\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Mn_rot_step2[17]~3_combout ),
	.asdata(\inst|nios2|Mn_rot_step2[9]~18_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|M_rot_rn [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|Mn_rot_step2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[17] .is_wysiwyg = "true";
defparam \inst|nios2|Mn_rot_step2[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y24_N31
dffeas \inst|nios2|Mn_rot_step2[1] (
	.clk(!\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Mn_rot_step2[1]~2_combout ),
	.asdata(\inst|nios2|Mn_rot_step2[25]~19_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|M_rot_rn [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|Mn_rot_step2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[1] .is_wysiwyg = "true";
defparam \inst|nios2|Mn_rot_step2[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y15_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~17_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [50],\inst|cmd_xbar_mux_001|src_data [49],\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],
\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_size = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X40_Y20_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~25_combout ,\inst|cmd_xbar_mux_001|src_payload~29_combout ,\inst|cmd_xbar_mux_001|src_payload~17_combout ,\inst|cmd_xbar_mux_001|src_payload~21_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],
\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_address_width = 11;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_size = 4;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_width = 4;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_last_address = 2047;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48 .port_b_address_width = 11;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48 .port_b_data_width = 4;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X24_Y24_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~26_combout ,\inst|cmd_xbar_mux_001|src_payload~30_combout ,\inst|cmd_xbar_mux_001|src_payload~18_combout ,\inst|cmd_xbar_mux_001|src_payload~22_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],
\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_address_width = 11;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_size = 4;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_width = 4;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_last_address = 2047;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40 .port_b_address_width = 11;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40 .port_b_data_width = 4;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X40_Y19_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~27_combout ,\inst|cmd_xbar_mux_001|src_payload~31_combout ,\inst|cmd_xbar_mux_001|src_payload~19_combout ,\inst|cmd_xbar_mux_001|src_payload~23_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],
\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_address_width = 11;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_size = 4;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_width = 4;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_last_address = 2047;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56 .port_b_address_width = 11;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56 .port_b_data_width = 4;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X40_Y14_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~23_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [50],\inst|cmd_xbar_mux_001|src_data [49],\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],
\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_size = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X44_Y24_N5
dffeas \inst|nios2|Mn_rot_step2[23] (
	.clk(!\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Mn_rot_step2[23]~15_combout ),
	.asdata(\inst|nios2|Mn_rot_step2[15]~30_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|M_rot_rn [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|Mn_rot_step2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[23] .is_wysiwyg = "true";
defparam \inst|nios2|Mn_rot_step2[23] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y21_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~25_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [50],\inst|cmd_xbar_mux_001|src_data [49],\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],
\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_size = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X43_Y28_N19
dffeas \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout ),
	.asdata(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y18_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~29_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [50],\inst|cmd_xbar_mux_001|src_data [49],\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],
\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_size = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X42_Y24_N15
dffeas \inst|nios2|Mn_rot_step2[10] (
	.clk(!\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Mn_rot_step2[10]~20_combout ),
	.asdata(\inst|nios2|Mn_rot_step2[2]~4_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|M_rot_rn [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|Mn_rot_step2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[10] .is_wysiwyg = "true";
defparam \inst|nios2|Mn_rot_step2[10] .power_up = "low";
// synopsys translate_on

// Location: DSPOUT_X31_Y25_N2
cycloneive_mac_out \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.ena(vcc),
	.dataa({\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT31 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT30 ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT29 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT28 ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT27 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT26 ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT25 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT24 ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT23 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT22 ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT21 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT20 ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT19 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT18 ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT17 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT16 ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT15 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT14 ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT13 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT12 ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT11 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT10 ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT9 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT8 ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT7 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT6 ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT5 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT4 ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT3 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT2 ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT1 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~dataout ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~3 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~2 ,
\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~1 ,\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus ));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3 .dataa_width = 36;
defparam \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3 .output_clock = "0";
// synopsys translate_on

// Location: FF_X42_Y24_N1
dffeas \inst|nios2|Mn_rot_step2[30] (
	.clk(!\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Mn_rot_step2[30]~29_combout ),
	.asdata(\inst|nios2|Mn_rot_step2[22]~13_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|M_rot_rn [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|Mn_rot_step2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[30] .is_wysiwyg = "true";
defparam \inst|nios2|Mn_rot_step2[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y24_N19
dffeas \inst|nios2|Mn_rot_step2[14] (
	.clk(!\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Mn_rot_step2[14]~28_combout ),
	.asdata(\inst|nios2|Mn_rot_step2[6]~12_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|M_rot_rn [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|Mn_rot_step2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[14] .is_wysiwyg = "true";
defparam \inst|nios2|Mn_rot_step2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N8
cycloneive_lcell_comb \inst|jtag_uart_0|Add0~0 (
// Equation(s):
// \inst|jtag_uart_0|Add0~0_combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & VCC)) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] 
// & (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ (GND)))
// \inst|jtag_uart_0|Add0~1  = CARRY((!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & 
// !\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]))

	.dataa(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|Add0~0_combout ),
	.cout(\inst|jtag_uart_0|Add0~1 ));
// synopsys translate_off
defparam \inst|jtag_uart_0|Add0~0 .lut_mask = 16'h6611;
defparam \inst|jtag_uart_0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N10
cycloneive_lcell_comb \inst|jtag_uart_0|Add0~2 (
// Equation(s):
// \inst|jtag_uart_0|Add0~2_combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ((\inst|jtag_uart_0|Add0~1 ) # (GND))) # 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & (!\inst|jtag_uart_0|Add0~1 ))
// \inst|jtag_uart_0|Add0~3  = CARRY((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # (!\inst|jtag_uart_0|Add0~1 ))

	.dataa(gnd),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0|Add0~1 ),
	.combout(\inst|jtag_uart_0|Add0~2_combout ),
	.cout(\inst|jtag_uart_0|Add0~3 ));
// synopsys translate_off
defparam \inst|jtag_uart_0|Add0~2 .lut_mask = 16'hC3CF;
defparam \inst|jtag_uart_0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N12
cycloneive_lcell_comb \inst|jtag_uart_0|Add0~4 (
// Equation(s):
// \inst|jtag_uart_0|Add0~4_combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (!\inst|jtag_uart_0|Add0~3  & VCC)) # 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (\inst|jtag_uart_0|Add0~3  $ (GND)))
// \inst|jtag_uart_0|Add0~5  = CARRY((!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & !\inst|jtag_uart_0|Add0~3 ))

	.dataa(gnd),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0|Add0~3 ),
	.combout(\inst|jtag_uart_0|Add0~4_combout ),
	.cout(\inst|jtag_uart_0|Add0~5 ));
// synopsys translate_off
defparam \inst|jtag_uart_0|Add0~4 .lut_mask = 16'h3C03;
defparam \inst|jtag_uart_0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N14
cycloneive_lcell_comb \inst|jtag_uart_0|Add0~6 (
// Equation(s):
// \inst|jtag_uart_0|Add0~6_combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ((\inst|jtag_uart_0|Add0~5 ) # (GND))) # 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & (!\inst|jtag_uart_0|Add0~5 ))
// \inst|jtag_uart_0|Add0~7  = CARRY((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) # (!\inst|jtag_uart_0|Add0~5 ))

	.dataa(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0|Add0~5 ),
	.combout(\inst|jtag_uart_0|Add0~6_combout ),
	.cout(\inst|jtag_uart_0|Add0~7 ));
// synopsys translate_off
defparam \inst|jtag_uart_0|Add0~6 .lut_mask = 16'hA5AF;
defparam \inst|jtag_uart_0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N16
cycloneive_lcell_comb \inst|jtag_uart_0|Add0~8 (
// Equation(s):
// \inst|jtag_uart_0|Add0~8_combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & (!\inst|jtag_uart_0|Add0~7  & VCC)) # 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & (\inst|jtag_uart_0|Add0~7  $ (GND)))
// \inst|jtag_uart_0|Add0~9  = CARRY((!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & !\inst|jtag_uart_0|Add0~7 ))

	.dataa(gnd),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0|Add0~7 ),
	.combout(\inst|jtag_uart_0|Add0~8_combout ),
	.cout(\inst|jtag_uart_0|Add0~9 ));
// synopsys translate_off
defparam \inst|jtag_uart_0|Add0~8 .lut_mask = 16'h3C03;
defparam \inst|jtag_uart_0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N18
cycloneive_lcell_comb \inst|jtag_uart_0|Add0~10 (
// Equation(s):
// \inst|jtag_uart_0|Add0~10_combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & (!\inst|jtag_uart_0|Add0~9 )) # 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & (\inst|jtag_uart_0|Add0~9  & VCC))
// \inst|jtag_uart_0|Add0~11  = CARRY((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & !\inst|jtag_uart_0|Add0~9 ))

	.dataa(gnd),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0|Add0~9 ),
	.combout(\inst|jtag_uart_0|Add0~10_combout ),
	.cout(\inst|jtag_uart_0|Add0~11 ));
// synopsys translate_off
defparam \inst|jtag_uart_0|Add0~10 .lut_mask = 16'h3C0C;
defparam \inst|jtag_uart_0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N20
cycloneive_lcell_comb \inst|jtag_uart_0|Add0~12 (
// Equation(s):
// \inst|jtag_uart_0|Add0~12_combout  = !\inst|jtag_uart_0|Add0~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|jtag_uart_0|Add0~11 ),
	.combout(\inst|jtag_uart_0|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|Add0~12 .lut_mask = 16'h0F0F;
defparam \inst|jtag_uart_0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y24_N27
dffeas \inst|nios2|M_rot_step1[17] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_rot_step1[17]~12_combout ),
	.asdata(\inst|nios2|M_rot_step1[15]~29_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|Add8~5_combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_step1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[17] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_step1[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N3
dffeas \inst|nios2|M_rot_step1[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_rot_step1[5]~15_combout ),
	.asdata(\inst|nios2|M_rot_step1[3]~24_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|Add8~5_combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_step1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[5] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_step1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N10
cycloneive_lcell_comb \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11 (
// Equation(s):
// \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// (!\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10  & VCC)) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// (\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10  $ (GND)))
// \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12  = CARRY((!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// !\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ))

	.dataa(gnd),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ),
	.combout(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout ),
	.cout(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ));
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11 .lut_mask = 16'h3C03;
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N12
cycloneive_lcell_comb \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13 (
// Equation(s):
// \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// ((\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ) # (GND))) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// (!\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ))
// \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14  = CARRY((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # 
// (!\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ))

	.dataa(gnd),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ),
	.combout(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout ),
	.cout(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ));
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13 .lut_mask = 16'hC3CF;
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N16
cycloneive_lcell_comb \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17 (
// Equation(s):
// \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// ((\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ) # (GND))) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// (!\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ))
// \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18  = CARRY((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # 
// (!\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ))

	.dataa(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ),
	.combout(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout ),
	.cout(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18 ));
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17 .lut_mask = 16'hA5AF;
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y24_N3
dffeas \inst|nios2|M_rot_step1[16] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_rot_step1[16]~4_combout ),
	.asdata(\inst|nios2|M_rot_step1[14]~21_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|Add8~5_combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_step1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[16] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_step1[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N31
dffeas \inst|nios2|M_rot_step1[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_rot_step1[8]~6_combout ),
	.asdata(\inst|nios2|M_rot_step1[6]~23_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|Add8~5_combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_step1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[8] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_step1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N21
dffeas \inst|nios2|M_rot_step1[28] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_rot_step1[28]~1_combout ),
	.asdata(\inst|nios2|M_rot_step1[26]~18_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|Add8~5_combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_step1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[28] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_step1[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y24_N15
dffeas \inst|nios2|M_rot_step1[18] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_rot_step1[18]~20_combout ),
	.asdata(\inst|nios2|M_rot_step1[16]~4_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|Add8~5_combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_step1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[18] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_step1[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N29
dffeas \inst|nios2|M_rot_step1[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_rot_step1[10]~22_combout ),
	.asdata(\inst|nios2|M_rot_step1[8]~6_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|Add8~5_combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_step1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[10] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_step1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N25
dffeas \inst|nios2|M_rot_step1[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_rot_step1[2]~16_combout ),
	.asdata(\inst|nios2|M_rot_step1[0]~0_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|Add8~5_combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_step1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[2] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_step1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N22
cycloneive_lcell_comb \inst|nios2|Mn_rot_step2[2]~4 (
	.dataa(\inst|nios2|M_rot_step1 [2]),
	.datab(\inst|nios2|M_rot_rn [2]),
	.datac(gnd),
	.datad(\inst|nios2|M_rot_step1 [30]),
	.cin(gnd),
	.combout(\inst|nios2|Mn_rot_step2[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[2]~4 .lut_mask = 16'hEE22;
defparam \inst|nios2|Mn_rot_step2[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N19
dffeas \inst|nios2|M_rot_step1[26] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_rot_step1[26]~18_combout ),
	.asdata(\inst|nios2|M_rot_step1[24]~2_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|Add8~5_combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_step1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[26] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_step1[26] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y32_N0
cycloneive_ram_block \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 (
	.portawe(\inst|jtag_uart_0|wr_rfifo~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst|jtag_uart_0|wr_rfifo~combout ),
	.ena1(\inst|jtag_uart_0|fifo_rd~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata [7],\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata [6],
\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata [5],\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata [4],\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata [3],\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata [2],
\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata [1],\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata [0]}),
	.portaaddr({\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk0_core_clock_enable = "ena0";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_core_clock_enable = "ena1";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_input_clock_enable = "ena1";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .logical_ram_name = "KERNEL:inst|KERNEL_jtag_uart_0:jtag_uart_0|KERNEL_jtag_uart_0_scfifo_r:the_KERNEL_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .operation_mode = "dual_port";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_width = 6;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_width = 36;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_last_address = 63;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 64;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 8;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_width = 6;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_width = 36;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_last_address = 63;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 64;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 8;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_enable_clock = "clock1";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X24_Y31_N0
cycloneive_ram_block \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|comb~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonWr~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\inst|cmd_xbar_mux|src_payload~14_combout ,\inst|cmd_xbar_mux|src_payload~13_combout ,\inst|cmd_xbar_mux|src_payload~12_combout ,\inst|cmd_xbar_mux|src_payload~11_combout ,\inst|cmd_xbar_mux|src_payload~10_combout ,\inst|cmd_xbar_mux|src_payload~9_combout ,
\inst|cmd_xbar_mux|src_payload~8_combout ,\inst|cmd_xbar_mux|src_payload~6_combout ,gnd,\inst|cmd_xbar_mux|src_payload~29_combout ,\inst|cmd_xbar_mux|src_payload~31_combout ,\inst|cmd_xbar_mux|src_payload~21_combout ,\inst|cmd_xbar_mux|src_payload~22_combout ,
\inst|cmd_xbar_mux|src_payload~23_combout ,\inst|cmd_xbar_mux|src_payload~24_combout ,\inst|cmd_xbar_mux|src_payload~25_combout ,\inst|cmd_xbar_mux|src_payload~26_combout }),
	.portaaddr({\inst|cmd_xbar_mux|src_data [45],\inst|cmd_xbar_mux|src_data [44],\inst|cmd_xbar_mux|src_data [43],\inst|cmd_xbar_mux|src_data [42],\inst|cmd_xbar_mux|src_data [41],\inst|cmd_xbar_mux|src_data [40],\inst|cmd_xbar_mux|src_data [39],\inst|cmd_xbar_mux|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux|src_data [35],\inst|cmd_xbar_mux|src_data [33]}),
	.portbdatain({gnd,\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [31],\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [30],\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [29],
\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [28],\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [27],\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [26],
\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [25],\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [24],gnd,\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [15],
\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [14],\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [13],\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [12],
\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [11],\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [10],\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [9],
\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [8]}),
	.portbaddr({\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [9],\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [8],\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [7],
\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [6],\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [5],\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [4],
\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [3],\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .init_file = "KERNEL_nios2_ociram_default_contents.mif";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_ocimem:the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component_module:KERNEL_nios2_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_i182:auto_generated|ALTSYNCRAM";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 8;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 2;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 9;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 18;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 255;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 256;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 8;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock0";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 18;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_b_last_address = 255;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 256;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock0";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .mem_init2 = 512'h0028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A000;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = 2048'h28000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = 2048'h028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A0003F000006418000E000000000000000400B000000000000480000;
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N18
cycloneive_lcell_comb \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19 (
// Equation(s):
// \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout  = \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  $ (!\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18 )

	.dataa(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18 ),
	.combout(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19 .lut_mask = 16'hA5A5;
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N2
cycloneive_lcell_comb \inst|nios2|M_rot_step1[16]~4 (
	.dataa(\inst|nios2|E_src1 [16]),
	.datab(\inst|nios2|E_src1 [15]),
	.datac(gnd),
	.datad(\inst|nios2|Add8~3_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_rot_step1[16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[16]~4 .lut_mask = 16'hCCAA;
defparam \inst|nios2|M_rot_step1[16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N30
cycloneive_lcell_comb \inst|nios2|M_rot_step1[8]~6 (
	.dataa(\inst|nios2|E_src1 [8]),
	.datab(\inst|nios2|E_src1 [7]),
	.datac(gnd),
	.datad(\inst|nios2|Add8~3_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_rot_step1[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[8]~6 .lut_mask = 16'hCCAA;
defparam \inst|nios2|M_rot_step1[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N18
cycloneive_lcell_comb \inst|nios2|M_rot_step1[26]~18 (
	.dataa(\inst|nios2|E_src1 [26]),
	.datab(\inst|nios2|Add8~3_combout ),
	.datac(gnd),
	.datad(\inst|nios2|E_src1 [25]),
	.cin(gnd),
	.combout(\inst|nios2|M_rot_step1[26]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[26]~18 .lut_mask = 16'hEE22;
defparam \inst|nios2|M_rot_step1[26]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N15
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|ir_out[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|ir_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|ir_out[1] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|ir_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y33_N25
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|tdo~reg0 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|tdo~reg0 .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|tdo~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y35_N17
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[1] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y34_N13
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|DRsize.000 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|DRsize.000~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|DRsize.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|DRsize.000 .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|DRsize.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N20
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~10 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [0]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|Mux37~0_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg [0]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~10 .lut_mask = 16'hAAC0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y33_N27
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[0] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N24
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~11 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [0]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [0]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~11 .lut_mask = 16'hAFA0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N16
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~11_combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [2]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~12 .lut_mask = 16'h7340;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N9
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[1] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y32_N17
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid0~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N16
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~0 (
	.dataa(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datab(gnd),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid~q ),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [1]),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~0 .lut_mask = 16'hFA50;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N7
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[0] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N26
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~0 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [37]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [0]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~0 .lut_mask = 16'hF0D0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N19
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[2] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N4
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~5 (
	.dataa(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write_stalled~q ),
	.datab(gnd),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [2]),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~5 .lut_mask = 16'hFA0A;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N8
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout ),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~7 .lut_mask = 16'hE2A2;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N5
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[1] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N16
cycloneive_lcell_comb \inst|addr_router|Equal1~1 (
// Equation(s):
// \inst|addr_router|Equal1~1_combout  = (!\inst|nios2|ic_fill_tag [0] & (!\inst|nios2|ic_fill_tag [1] & \inst|nios2|ic_fill_line [6]))

	.dataa(gnd),
	.datab(\inst|nios2|ic_fill_tag [0]),
	.datac(\inst|nios2|ic_fill_tag [1]),
	.datad(\inst|nios2|ic_fill_line [6]),
	.cin(gnd),
	.combout(\inst|addr_router|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|addr_router|Equal1~1 .lut_mask = 16'h0300;
defparam \inst|addr_router|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N11
dffeas \inst|nios2_jtag_debug_module_translator|wait_latency_counter[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2_jtag_debug_module_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N22
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|comb~0 (
	.dataa(\inst|nios2|hbreak_enabled~q ),
	.datab(\inst|nios2_jtag_debug_module_translator|wait_latency_counter [0]),
	.datac(gnd),
	.datad(\inst|nios2_jtag_debug_module_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|comb~0 .lut_mask = 16'h0022;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N16
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|comb~1 (
	.dataa(\inst|cmd_xbar_mux|src_data [46]),
	.datab(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|comb~0_combout ),
	.datad(\inst|cmd_xbar_mux|WideOr1~combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|comb~1 .lut_mask = 16'h8000;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N10
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~0 (
	.dataa(\inst|cmd_xbar_mux|src_data [42]),
	.datab(\inst|cmd_xbar_mux|src_data [41]),
	.datac(\inst|cmd_xbar_mux|src_data [39]),
	.datad(\inst|cmd_xbar_mux|src_data [40]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~0 .lut_mask = 16'h0001;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N26
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|always1~0 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [34]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [25]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [35]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|always1~0 .lut_mask = 16'h0080;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N9
dffeas \inst|nios2|M_iw[16] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_iw [16]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_iw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_iw[16] .is_wysiwyg = "true";
defparam \inst|nios2|M_iw[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N19
dffeas \inst|nios2|M_iw[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_iw[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_iw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_iw[15] .is_wysiwyg = "true";
defparam \inst|nios2|M_iw[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N29
dffeas \inst|nios2|M_iw[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_iw [13]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_iw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_iw[13] .is_wysiwyg = "true";
defparam \inst|nios2|M_iw[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N31
dffeas \inst|nios2|M_iw[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_iw [12]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_iw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_iw[12] .is_wysiwyg = "true";
defparam \inst|nios2|M_iw[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N30
cycloneive_lcell_comb \inst|nios2|M_op_eret~0 (
	.dataa(\inst|nios2|M_iw [16]),
	.datab(\inst|nios2|M_iw [15]),
	.datac(\inst|nios2|M_iw [12]),
	.datad(\inst|nios2|M_iw [13]),
	.cin(gnd),
	.combout(\inst|nios2|M_op_eret~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_op_eret~0 .lut_mask = 16'h0001;
defparam \inst|nios2|M_op_eret~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N13
dffeas \inst|nios2|M_iw[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_iw[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_iw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_iw[4] .is_wysiwyg = "true";
defparam \inst|nios2|M_iw[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y33_N23
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[3] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N24
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~9 (
	.dataa(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [3]),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rdata [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~9 .lut_mask = 16'hB8B8;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N18
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~10 .lut_mask = 16'hEA0A;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y33_N25
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[3] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N10
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~18 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [3]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~18 .lut_mask = 16'hEE22;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N8
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~24 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [35]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~24 .lut_mask = 16'hEA00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N9
dffeas \inst|nios2|A_dc_wb_tag[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_wb_tag[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_wb_tag [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_tag[5] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_wb_tag[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y28_N25
dffeas \inst|nios2|A_st_bypass_delayed (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_st_bypass_delayed~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_bypass_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_bypass_delayed .is_wysiwyg = "true";
defparam \inst|nios2|A_st_bypass_delayed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N4
cycloneive_lcell_comb \inst|nios2|d_write_nxt~2 (
	.dataa(\inst|nios2|M_ctrl_st_bypass~q ),
	.datab(\inst|nios2|A_st_bypass_delayed~q ),
	.datac(\inst|nios2|always132~0_combout ),
	.datad(\inst|nios2|A_st_bypass_delayed_started~q ),
	.cin(gnd),
	.combout(\inst|nios2|d_write_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_write_nxt~2 .lut_mask = 16'hA0EC;
defparam \inst|nios2|d_write_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N14
cycloneive_lcell_comb \inst|addr_router_001|Equal2~1 (
// Equation(s):
// \inst|addr_router_001|Equal2~1_combout  = (!\inst|nios2|d_address_line_field [3] & (!\inst|nios2|d_address_line_field [1] & (!\inst|nios2|d_address_line_field [4] & !\inst|nios2|d_address_line_field [2])))

	.dataa(\inst|nios2|d_address_line_field [3]),
	.datab(\inst|nios2|d_address_line_field [1]),
	.datac(\inst|nios2|d_address_line_field [4]),
	.datad(\inst|nios2|d_address_line_field [2]),
	.cin(gnd),
	.combout(\inst|addr_router_001|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|addr_router_001|Equal2~1 .lut_mask = 16'h0001;
defparam \inst|addr_router_001|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N28
cycloneive_lcell_comb \inst|cmd_xbar_demux_001|sink_ready~0 (
// Equation(s):
// \inst|cmd_xbar_demux_001|sink_ready~0_combout  = (\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q  & (\inst|cmd_xbar_mux_001|saved_grant [1] & !\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]))

	.dataa(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datab(gnd),
	.datac(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_demux_001|sink_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_demux_001|sink_ready~0 .lut_mask = 16'h00A0;
defparam \inst|cmd_xbar_demux_001|sink_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N18
cycloneive_lcell_comb \inst|cmd_xbar_demux_001|WideOr0 (
// Equation(s):
// \inst|cmd_xbar_demux_001|WideOr0~combout  = (\inst|sysid_qsys_0_control_slave_translator|uav_waitrequest~1_combout ) # ((\inst|cmd_xbar_demux_001|WideOr0~0_combout ) # ((\inst|cmd_xbar_demux_001|sink_ready~2_combout  & 
// !\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout )))

	.dataa(\inst|cmd_xbar_demux_001|sink_ready~2_combout ),
	.datab(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout ),
	.datac(\inst|sysid_qsys_0_control_slave_translator|uav_waitrequest~1_combout ),
	.datad(\inst|cmd_xbar_demux_001|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst|cmd_xbar_demux_001|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_demux_001|WideOr0 .lut_mask = 16'hFFF2;
defparam \inst|cmd_xbar_demux_001|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N11
dffeas \inst|nios2|A_dc_rd_addr_cnt[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_addr_cnt_nxt[3]~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_dc_rd_addr_cnt[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_addr_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_addr_cnt[3] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_addr_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y31_N17
dffeas \inst|limiter_001|last_dest_id[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|addr_router_001|src_data[77]~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|limiter_001|save_dest_id~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|limiter_001|last_dest_id [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|limiter_001|last_dest_id[1] .is_wysiwyg = "true";
defparam \inst|limiter_001|last_dest_id[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y31_N7
dffeas \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y31_N1
dffeas \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62] .is_wysiwyg = "true";
defparam \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N26
cycloneive_lcell_comb \inst|limiter_001|response_accepted~2 (
// Equation(s):
// \inst|limiter_001|response_accepted~2_combout  = (\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~q  & ((\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// ((\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~q )))) # 
// (!\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~q  & (\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & 
// ((\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~q ))))

	.dataa(\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~q ),
	.datab(\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~q ),
	.cin(gnd),
	.combout(\inst|limiter_001|response_accepted~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|limiter_001|response_accepted~2 .lut_mask = 16'hECA0;
defparam \inst|limiter_001|response_accepted~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N11
dffeas \inst|nios2|ic_fill_prevent_refill (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|ic_fill_prevent_refill_nxt~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_prevent_refill~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_prevent_refill .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_prevent_refill .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N26
cycloneive_lcell_comb \inst|limiter|cmd_sink_ready~0 (
// Equation(s):
// \inst|limiter|cmd_sink_ready~0_combout  = (\inst|limiter|last_dest_id [0] $ (((\inst|addr_router|Equal1~1_combout  & \inst|addr_router|Equal1~0_combout )))) # (!\inst|limiter|has_pending_responses~q )

	.dataa(\inst|addr_router|Equal1~1_combout ),
	.datab(\inst|limiter|has_pending_responses~q ),
	.datac(\inst|addr_router|Equal1~0_combout ),
	.datad(\inst|limiter|last_dest_id [0]),
	.cin(gnd),
	.combout(\inst|limiter|cmd_sink_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|limiter|cmd_sink_ready~0 .lut_mask = 16'h7FB3;
defparam \inst|limiter|cmd_sink_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y30_N23
dffeas \inst|limiter|pending_response_count[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|limiter|pending_response_count[0]~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|limiter|pending_response_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|limiter|pending_response_count[0] .is_wysiwyg = "true";
defparam \inst|limiter|pending_response_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N14
cycloneive_lcell_comb \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg~0 (
// Equation(s):
// \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg~0_combout  = (\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q  & (\inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~0_combout  & 
// \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout ))

	.dataa(gnd),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datac(\inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~0_combout ),
	.datad(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg~0 .lut_mask = 16'hC000;
defparam \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N10
cycloneive_lcell_comb \inst|nios2_jtag_debug_module_translator|wait_latency_counter~2 (
// Equation(s):
// \inst|nios2_jtag_debug_module_translator|wait_latency_counter~2_combout  = (!\inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~0_combout  & (\inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~1_combout  & 
// (\inst|nios2_jtag_debug_module_translator|wait_latency_counter [0] $ (\inst|nios2_jtag_debug_module_translator|wait_latency_counter [1]))))

	.dataa(\inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~0_combout ),
	.datab(\inst|nios2_jtag_debug_module_translator|wait_latency_counter [0]),
	.datac(\inst|nios2_jtag_debug_module_translator|wait_latency_counter [1]),
	.datad(\inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2_jtag_debug_module_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|wait_latency_counter~2 .lut_mask = 16'h1400;
defparam \inst|nios2_jtag_debug_module_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N8
cycloneive_lcell_comb \inst|nios2|d_address_offset_field_nxt[0]~0 (
	.dataa(gnd),
	.datab(\inst|nios2|M_alu_result [2]),
	.datac(\inst|nios2|A_mem_baddr [2]),
	.datad(\inst|nios2|A_mem_bypass_pending~combout ),
	.cin(gnd),
	.combout(\inst|nios2|d_address_offset_field_nxt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_address_offset_field_nxt[0]~0 .lut_mask = 16'hF0CC;
defparam \inst|nios2|d_address_offset_field_nxt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N2
cycloneive_lcell_comb \inst|nios2|d_address_offset_field_nxt[1]~3 (
	.dataa(\inst|nios2|M_alu_result [3]),
	.datab(\inst|nios2|A_mem_bypass_pending~combout ),
	.datac(\inst|nios2|A_mem_baddr [3]),
	.datad(\inst|nios2|d_address_offset_field_nxt[0]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|d_address_offset_field_nxt[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_address_offset_field_nxt[1]~3 .lut_mask = 16'hE200;
defparam \inst|nios2|d_address_offset_field_nxt[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N30
cycloneive_lcell_comb \inst|nios2|ic_fill_req_accepted (
	.dataa(\inst|nios2|i_read~q ),
	.datab(gnd),
	.datac(\inst|limiter|cmd_sink_ready~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_req_accepted~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_req_accepted .lut_mask = 16'hA0A0;
defparam \inst|nios2|ic_fill_req_accepted .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N6
cycloneive_lcell_comb \inst|nios2|d_address_offset_field_nxt[2]~5 (
	.dataa(gnd),
	.datab(\inst|nios2|M_alu_result [4]),
	.datac(\inst|nios2|A_mem_baddr [4]),
	.datad(\inst|nios2|A_mem_bypass_pending~combout ),
	.cin(gnd),
	.combout(\inst|nios2|d_address_offset_field_nxt[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_address_offset_field_nxt[2]~5 .lut_mask = 16'hF0CC;
defparam \inst|nios2|d_address_offset_field_nxt[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N21
dffeas \inst|nios2|D_pc[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|F_pc [2]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_pc[2] .is_wysiwyg = "true";
defparam \inst|nios2|D_pc[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N27
dffeas \inst|nios2|E_iw[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|D_iw [12]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_iw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_iw[12] .is_wysiwyg = "true";
defparam \inst|nios2|E_iw[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N23
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|jtag_break (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|jtag_break~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|jtag_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|jtag_break .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|jtag_break .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cycloneive_lcell_comb \inst|nios2|E_hbreak_req~1 (
	.dataa(\inst|nios2|E_iw [11]),
	.datab(\inst|nios2|M_pipe_flush~q ),
	.datac(\inst|nios2|E_iw [12]),
	.datad(\inst|nios2|E_valid_from_D~q ),
	.cin(gnd),
	.combout(\inst|nios2|E_hbreak_req~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_hbreak_req~1 .lut_mask = 16'h0800;
defparam \inst|nios2|E_hbreak_req~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N23
dffeas \inst|nios2|A_shift_rot_cnt (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_cnt_nxt~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_cnt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_cnt .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_cnt .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y28_N13
dffeas \inst|nios2|A_st_bypass_transfer_done_d1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_st_bypass_transfer_done~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_bypass_transfer_done_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_bypass_transfer_done_d1 .is_wysiwyg = "true";
defparam \inst|nios2|A_st_bypass_transfer_done_d1 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y28_N7
dffeas \inst|nios2|A_ctrl_st_bypass (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_ctrl_st_bypass~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_ctrl_st_bypass~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_ctrl_st_bypass .is_wysiwyg = "true";
defparam \inst|nios2|A_ctrl_st_bypass .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N12
cycloneive_lcell_comb \inst|nios2|A_st_bypass_transfer_done (
	.dataa(\inst|nios2|A_dc_wr_data_cnt [3]),
	.datab(\inst|nios2|d_write~q ),
	.datac(\inst|nios2|A_dc_wb_active~q ),
	.datad(\inst|cmd_xbar_demux_001|WideOr0~combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_st_bypass_transfer_done~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_st_bypass_transfer_done .lut_mask = 16'h0800;
defparam \inst|nios2|A_st_bypass_transfer_done .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N6
cycloneive_lcell_comb \inst|nios2|A_mem_stall_nxt~2 (
	.dataa(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.datab(\inst|nios2|A_st_bypass_transfer_done_d1~q ),
	.datac(\inst|nios2|A_ctrl_st_bypass~q ),
	.datad(\inst|nios2|A_st_bypass_transfer_done~combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_mem_stall_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mem_stall_nxt~2 .lut_mask = 16'hD080;
defparam \inst|nios2|A_mem_stall_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N10
cycloneive_lcell_comb \inst|nios2|A_mem_stall_nxt~4 (
	.dataa(gnd),
	.datab(\inst|nios2|A_shift_rot_stall~q ),
	.datac(\inst|nios2|A_mem_stall~q ),
	.datad(\inst|nios2|A_mul_stall~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_mem_stall_nxt~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mem_stall_nxt~4 .lut_mask = 16'h0003;
defparam \inst|nios2|A_mem_stall_nxt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N14
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|_~0 (
	.dataa(\inst|nios2|E_ctrl_alu_subtract~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2 [5]),
	.cin(gnd),
	.combout(\inst|nios2|Add17|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|_~0 .lut_mask = 16'h55AA;
defparam \inst|nios2|Add17|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N16
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|_~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|E_ctrl_alu_subtract~q ),
	.datad(\inst|nios2|E_src2 [4]),
	.cin(gnd),
	.combout(\inst|nios2|Add17|auto_generated|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|_~1 .lut_mask = 16'h0FF0;
defparam \inst|nios2|Add17|auto_generated|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N30
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|_~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|E_ctrl_alu_subtract~q ),
	.datad(\inst|nios2|E_src2 [3]),
	.cin(gnd),
	.combout(\inst|nios2|Add17|auto_generated|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|_~2 .lut_mask = 16'h0FF0;
defparam \inst|nios2|Add17|auto_generated|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N2
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|_~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|E_ctrl_alu_subtract~q ),
	.datad(\inst|nios2|E_src2 [1]),
	.cin(gnd),
	.combout(\inst|nios2|Add17|auto_generated|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|_~4 .lut_mask = 16'h0FF0;
defparam \inst|nios2|Add17|auto_generated|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N10
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|_~5 (
	.dataa(gnd),
	.datab(\inst|nios2|E_ctrl_alu_subtract~q ),
	.datac(gnd),
	.datad(\inst|nios2|E_src2 [0]),
	.cin(gnd),
	.combout(\inst|nios2|Add17|auto_generated|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|_~5 .lut_mask = 16'h33CC;
defparam \inst|nios2|Add17|auto_generated|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N24
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|_~6 (
	.dataa(\inst|nios2|E_ctrl_alu_subtract~q ),
	.datab(gnd),
	.datac(\inst|nios2|E_src2 [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|Add17|auto_generated|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|_~6 .lut_mask = 16'h5A5A;
defparam \inst|nios2|Add17|auto_generated|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N2
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|_~7 (
	.dataa(gnd),
	.datab(\inst|nios2|E_ctrl_alu_subtract~q ),
	.datac(\inst|nios2|E_src2 [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|Add17|auto_generated|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|_~7 .lut_mask = 16'h3C3C;
defparam \inst|nios2|Add17|auto_generated|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N12
cycloneive_lcell_comb \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~2 (
	.dataa(\inst|nios2|Add17|auto_generated|result_int[4]~8_combout ),
	.datab(\inst|nios2|M_alu_result [3]),
	.datac(\inst|nios2|Add17|auto_generated|result_int[3]~6_combout ),
	.datad(\inst|nios2|M_alu_result [2]),
	.cin(gnd),
	.combout(\inst|nios2|M_dc_potential_hazard_after_st_unfiltered~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~2 .lut_mask = 16'h9009;
defparam \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N0
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|_~8 (
	.dataa(\inst|nios2|E_ctrl_alu_subtract~q ),
	.datab(gnd),
	.datac(\inst|nios2|E_src2 [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|Add17|auto_generated|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|_~8 .lut_mask = 16'h5A5A;
defparam \inst|nios2|Add17|auto_generated|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N28
cycloneive_lcell_comb \inst|nios2|M_dc_valid_st_cache_hit~2 (
	.dataa(\inst|nios2|M_sel_data_master~q ),
	.datab(\inst|nios2|M_valid_from_E~q ),
	.datac(\inst|nios2|M_ctrl_st_non_bypass~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|M_dc_valid_st_cache_hit~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_dc_valid_st_cache_hit~2 .lut_mask = 16'h8080;
defparam \inst|nios2|M_dc_valid_st_cache_hit~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N24
cycloneive_lcell_comb \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~3 (
	.dataa(\inst|nios2|E_hbreak_req~combout ),
	.datab(\inst|nios2|E_valid~1_combout ),
	.datac(\inst|nios2|M_dc_valid_st_cache_hit~2_combout ),
	.datad(\inst|nios2|M_ctrl_mem_nxt~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_dc_potential_hazard_after_st_unfiltered~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~3 .lut_mask = 16'h4000;
defparam \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N10
cycloneive_lcell_comb \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~4 (
	.dataa(\inst|nios2|Add17|auto_generated|result_int[9]~18_combout ),
	.datab(\inst|nios2|M_dc_potential_hazard_after_st_unfiltered~3_combout ),
	.datac(\inst|nios2|M_alu_result [8]),
	.datad(\inst|nios2|M_dc_potential_hazard_after_st_unfiltered~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_dc_potential_hazard_after_st_unfiltered~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~4 .lut_mask = 16'h8400;
defparam \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N20
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|_~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|E_ctrl_alu_subtract~q ),
	.datad(\inst|nios2|E_src2 [9]),
	.cin(gnd),
	.combout(\inst|nios2|Add17|auto_generated|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|_~9 .lut_mask = 16'h0FF0;
defparam \inst|nios2|Add17|auto_generated|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N26
cycloneive_lcell_comb \inst|nios2|M_dc_hit~3 (
	.dataa(gnd),
	.datab(\inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|q_b [6]),
	.datac(\inst|nios2|M_alu_result [17]),
	.datad(\inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\inst|nios2|M_dc_hit~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_dc_hit~3 .lut_mask = 16'hC300;
defparam \inst|nios2|M_dc_hit~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N11
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[4] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N12
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~11 (
	.dataa(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rdata [1]),
	.datab(gnd),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [4]),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~11 .lut_mask = 16'hFA0A;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N22
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~12 .lut_mask = 16'hE000;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N1
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[4] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N24
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~3 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [3]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [37]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~3 .lut_mask = 16'hAA8A;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N18
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|_~11 (
	.dataa(gnd),
	.datab(\inst|nios2|E_ctrl_alu_subtract~q ),
	.datac(\inst|nios2|E_src2 [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|Add17|auto_generated|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|_~11 .lut_mask = 16'h3C3C;
defparam \inst|nios2|Add17|auto_generated|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N14
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|_~12 (
	.dataa(gnd),
	.datab(\inst|nios2|E_ctrl_alu_subtract~q ),
	.datac(gnd),
	.datad(\inst|nios2|E_src2 [16]),
	.cin(gnd),
	.combout(\inst|nios2|Add17|auto_generated|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|_~12 .lut_mask = 16'h33CC;
defparam \inst|nios2|Add17|auto_generated|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N16
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|_~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|E_ctrl_alu_subtract~q ),
	.datad(\inst|nios2|E_src2 [15]),
	.cin(gnd),
	.combout(\inst|nios2|Add17|auto_generated|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|_~13 .lut_mask = 16'h0FF0;
defparam \inst|nios2|Add17|auto_generated|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N14
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|_~14 (
	.dataa(gnd),
	.datab(\inst|nios2|E_ctrl_alu_subtract~q ),
	.datac(gnd),
	.datad(\inst|nios2|E_src2 [14]),
	.cin(gnd),
	.combout(\inst|nios2|Add17|auto_generated|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|_~14 .lut_mask = 16'h33CC;
defparam \inst|nios2|Add17|auto_generated|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N6
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|_~16 (
	.dataa(\inst|nios2|E_ctrl_alu_subtract~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2 [12]),
	.cin(gnd),
	.combout(\inst|nios2|Add17|auto_generated|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|_~16 .lut_mask = 16'h55AA;
defparam \inst|nios2|Add17|auto_generated|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N11
dffeas \inst|nios2|A_ctrl_dc_addr_wb_inv (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_ctrl_dc_addr_wb_inv~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_ctrl_dc_addr_wb_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_ctrl_dc_addr_wb_inv .is_wysiwyg = "true";
defparam \inst|nios2|A_ctrl_dc_addr_wb_inv .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N11
dffeas \inst|nios2|A_dc_actual_tag[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|q_b [5]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_actual_tag [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_actual_tag[5] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_actual_tag[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N22
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|_~18 (
	.dataa(\inst|nios2|E_ctrl_alu_signed_comparison~q ),
	.datab(\inst|nios2|E_ctrl_alu_subtract~q ),
	.datac(gnd),
	.datad(\inst|nios2|E_src2 [31]),
	.cin(gnd),
	.combout(\inst|nios2|Add17|auto_generated|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|_~18 .lut_mask = 16'h9966;
defparam \inst|nios2|Add17|auto_generated|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N28
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|_~22 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|E_ctrl_alu_subtract~q ),
	.datad(\inst|nios2|E_src2 [27]),
	.cin(gnd),
	.combout(\inst|nios2|Add17|auto_generated|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|_~22 .lut_mask = 16'h0FF0;
defparam \inst|nios2|Add17|auto_generated|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N30
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|_~23 (
	.dataa(gnd),
	.datab(\inst|nios2|E_ctrl_alu_subtract~q ),
	.datac(gnd),
	.datad(\inst|nios2|E_src2 [26]),
	.cin(gnd),
	.combout(\inst|nios2|Add17|auto_generated|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|_~23 .lut_mask = 16'h33CC;
defparam \inst|nios2|Add17|auto_generated|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N18
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|_~24 (
	.dataa(gnd),
	.datab(\inst|nios2|E_src2 [25]),
	.datac(\inst|nios2|E_ctrl_alu_subtract~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|Add17|auto_generated|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|_~24 .lut_mask = 16'h3C3C;
defparam \inst|nios2|Add17|auto_generated|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N2
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|_~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|E_ctrl_alu_subtract~q ),
	.datad(\inst|nios2|E_src2 [24]),
	.cin(gnd),
	.combout(\inst|nios2|Add17|auto_generated|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|_~25 .lut_mask = 16'h0FF0;
defparam \inst|nios2|Add17|auto_generated|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N20
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|_~26 (
	.dataa(\inst|nios2|E_ctrl_alu_subtract~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2 [23]),
	.cin(gnd),
	.combout(\inst|nios2|Add17|auto_generated|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|_~26 .lut_mask = 16'h55AA;
defparam \inst|nios2|Add17|auto_generated|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N30
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|_~30 (
	.dataa(\inst|nios2|E_src2 [19]),
	.datab(gnd),
	.datac(\inst|nios2|E_ctrl_alu_subtract~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|Add17|auto_generated|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|_~30 .lut_mask = 16'h5A5A;
defparam \inst|nios2|Add17|auto_generated|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N26
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|_~31 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|E_ctrl_alu_subtract~q ),
	.datad(\inst|nios2|E_src2 [18]),
	.cin(gnd),
	.combout(\inst|nios2|Add17|auto_generated|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|_~31 .lut_mask = 16'h0FF0;
defparam \inst|nios2|Add17|auto_generated|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N24
cycloneive_lcell_comb \inst|nios2|A_st_bypass_delayed~0 (
	.dataa(\inst|nios2|M_valid_from_E~q ),
	.datab(\inst|nios2|M_ctrl_st_bypass~q ),
	.datac(\inst|nios2|A_dc_wb_active~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_st_bypass_delayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_st_bypass_delayed~0 .lut_mask = 16'h8080;
defparam \inst|nios2|A_st_bypass_delayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N2
cycloneive_lcell_comb \inst|nios2|A_st_bypass_delayed_started~0 (
	.dataa(gnd),
	.datab(\inst|nios2|A_dc_wb_active~q ),
	.datac(\inst|nios2|A_st_bypass_delayed_started~q ),
	.datad(\inst|nios2|A_st_bypass_delayed~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_st_bypass_delayed_started~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_st_bypass_delayed_started~0 .lut_mask = 16'hF3F0;
defparam \inst|nios2|A_st_bypass_delayed_started~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N3
dffeas \inst|cmd_xbar_mux_001|arb|top_priority_reg[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cmd_xbar_mux_001|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \inst|cmd_xbar_mux_001|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N26
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|update_grant~0 (
// Equation(s):
// \inst|cmd_xbar_mux_001|update_grant~0_combout  = (\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q  & (!\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ((\inst|cmd_xbar_mux_001|saved_grant [1]) # 
// (\inst|cmd_xbar_mux_001|saved_grant [0]))))

	.dataa(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datac(\inst|cmd_xbar_mux_001|saved_grant [0]),
	.datad(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|update_grant~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|update_grant~0 .lut_mask = 16'h00C8;
defparam \inst|cmd_xbar_mux_001|update_grant~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N0
cycloneive_lcell_comb \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout  = (\inst|cmd_xbar_mux_001|WideOr1~combout  & (\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout  & 
// (!\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  & \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q )))

	.dataa(\inst|cmd_xbar_mux_001|WideOr1~combout ),
	.datab(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout ),
	.datac(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.cin(gnd),
	.combout(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h0800;
defparam \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N23
dffeas \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N9
dffeas \inst|nios2|A_dc_rd_addr_cnt[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_addr_cnt_nxt[2]~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_dc_rd_addr_cnt[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_addr_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_addr_cnt[2] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_addr_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N19
dffeas \inst|nios2|A_dc_rd_addr_cnt[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_addr_cnt_nxt[1]~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_dc_rd_addr_cnt[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_addr_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_addr_cnt[1] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_addr_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N29
dffeas \inst|nios2|A_dc_rd_addr_cnt[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_addr_cnt_nxt[0]~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_dc_rd_addr_cnt[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_addr_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_addr_cnt[0] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_addr_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N22
cycloneive_lcell_comb \inst|nios2|Add15~0 (
	.dataa(\inst|nios2|A_dc_rd_addr_cnt [3]),
	.datab(\inst|nios2|A_dc_rd_addr_cnt [0]),
	.datac(\inst|nios2|A_dc_rd_addr_cnt [2]),
	.datad(\inst|nios2|A_dc_rd_addr_cnt [1]),
	.cin(gnd),
	.combout(\inst|nios2|Add15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add15~0 .lut_mask = 16'h6AAA;
defparam \inst|nios2|Add15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N10
cycloneive_lcell_comb \inst|nios2|A_dc_rd_addr_cnt_nxt[3]~0 (
	.dataa(\inst|nios2|Add15~0_combout ),
	.datab(\inst|limiter_001|nonposted_cmd_accepted~4_combout ),
	.datac(\inst|nios2|d_read~q ),
	.datad(\inst|nios2|A_dc_fill_starting~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_addr_cnt_nxt[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_addr_cnt_nxt[3]~0 .lut_mask = 16'h80BF;
defparam \inst|nios2|A_dc_rd_addr_cnt_nxt[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N24
cycloneive_lcell_comb \inst|nios2|A_dc_rd_addr_cnt[0]~0 (
	.dataa(\inst|limiter_001|nonposted_cmd_accepted~4_combout ),
	.datab(\inst|nios2|A_dc_fill_starting~0_combout ),
	.datac(\inst|nios2|d_read~q ),
	.datad(\inst|nios2|A_dc_fill_active~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_addr_cnt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_addr_cnt[0]~0 .lut_mask = 16'hECFF;
defparam \inst|nios2|A_dc_rd_addr_cnt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N3
dffeas \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N2
cycloneive_lcell_comb \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 (
// Equation(s):
// \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout  = (\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~q ) # 
// (!\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~q ),
	.datad(\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .lut_mask = 16'hF0FF;
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N6
cycloneive_lcell_comb \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1 (
// Equation(s):
// \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout  = (\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & 
// ((\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ))) # 
// (!\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~q )))) # 
// (!\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & (((\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ))))

	.dataa(\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datab(\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~q ),
	.datad(\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1 .lut_mask = 16'hFD20;
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N21
dffeas \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90] .is_wysiwyg = "true";
defparam \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N20
cycloneive_lcell_comb \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 (
// Equation(s):
// \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout  = (\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~q ) # 
// (!\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~q ),
	.datad(\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .lut_mask = 16'hF0FF;
defparam \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N0
cycloneive_lcell_comb \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1 (
// Equation(s):
// \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout  = (\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & 
// (((\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout )))) # (!\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & 
// ((\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & (\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~q )) # 
// (!\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & ((\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout )))))

	.dataa(\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datac(\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~q ),
	.datad(\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.cin(gnd),
	.combout(\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1 .lut_mask = 16'hFB40;
defparam \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N3
dffeas \inst|nios2|E_extra_pc[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_extra_pc[10]~5_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_extra_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_extra_pc[10] .is_wysiwyg = "true";
defparam \inst|nios2|E_extra_pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N6
cycloneive_lcell_comb \inst|nios2|D_data_depend~1 (
	.dataa(\inst|nios2|M_regnum_a_cmp_D~q ),
	.datab(\inst|nios2|D_ctrl_b_is_dst~q ),
	.datac(\inst|nios2|D_ctrl_a_not_src~q ),
	.datad(\inst|nios2|M_regnum_b_cmp_D~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_data_depend~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_data_depend~1 .lut_mask = 16'h3B0A;
defparam \inst|nios2|D_data_depend~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N8
cycloneive_lcell_comb \inst|nios2|F_ic_valid~0 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|q_b [6]),
	.datab(\inst|nios2|F_pc [0]),
	.datac(\inst|nios2|F_pc [1]),
	.datad(\inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_valid~0 .lut_mask = 16'hE3E0;
defparam \inst|nios2|F_ic_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N2
cycloneive_lcell_comb \inst|nios2|F_ic_valid~1 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|q_b [7]),
	.datab(\inst|nios2|F_ic_valid~0_combout ),
	.datac(\inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|q_b [5]),
	.datad(\inst|nios2|F_pc [0]),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_valid~1 .lut_mask = 16'hB8CC;
defparam \inst|nios2|F_ic_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N12
cycloneive_lcell_comb \inst|nios2|F_ic_valid~2 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|q_b [1]),
	.datab(\inst|nios2|F_pc [0]),
	.datac(\inst|nios2|F_pc [1]),
	.datad(\inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_valid~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_valid~2 .lut_mask = 16'hCBC8;
defparam \inst|nios2|F_ic_valid~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N6
cycloneive_lcell_comb \inst|nios2|F_ic_valid~3 (
	.dataa(\inst|nios2|F_ic_valid~2_combout ),
	.datab(\inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|q_b [3]),
	.datac(\inst|nios2|F_pc [1]),
	.datad(\inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_valid~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_valid~3 .lut_mask = 16'hDA8A;
defparam \inst|nios2|F_ic_valid~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N21
dffeas \inst|nios2|F_pc[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_ic_data_rd_addr_nxt[2]~11_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|F_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|F_pc[2] .is_wysiwyg = "true";
defparam \inst|nios2|F_pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N0
cycloneive_lcell_comb \inst|nios2|F_ic_hit~2 (
	.dataa(gnd),
	.datab(\inst|nios2|F_ic_valid~1_combout ),
	.datac(\inst|nios2|F_pc [2]),
	.datad(\inst|nios2|F_ic_valid~3_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_hit~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_hit~2 .lut_mask = 16'hCFC0;
defparam \inst|nios2|F_ic_hit~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N7
dffeas \inst|nios2|D_ctrl_br (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_ctrl_br~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_ctrl_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_ctrl_br .is_wysiwyg = "true";
defparam \inst|nios2|D_ctrl_br .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N2
cycloneive_lcell_comb \inst|nios2|F_ic_fill_same_tag_line~0 (
	.dataa(\inst|nios2|F_pc [10]),
	.datab(\inst|nios2|ic_fill_tag [1]),
	.datac(\inst|nios2|ic_fill_tag [0]),
	.datad(\inst|nios2|F_pc [11]),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_fill_same_tag_line~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_fill_same_tag_line~0 .lut_mask = 16'h8421;
defparam \inst|nios2|F_ic_fill_same_tag_line~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N10
cycloneive_lcell_comb \inst|nios2|F_ic_fill_same_tag_line~6 (
	.dataa(\inst|nios2|F_pc [8]),
	.datab(\inst|nios2|ic_fill_line [5]),
	.datac(\inst|nios2|F_pc [7]),
	.datad(\inst|nios2|ic_fill_line [4]),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_fill_same_tag_line~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_fill_same_tag_line~6 .lut_mask = 16'h9009;
defparam \inst|nios2|F_ic_fill_same_tag_line~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N7
dffeas \inst|nios2|ic_fill_initial_offset[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|D_pc [2]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|D_ic_fill_starting~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_initial_offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_initial_offset[2] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_initial_offset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N6
cycloneive_lcell_comb \inst|nios2|E_logic_result[18]~9 (
	.dataa(\inst|nios2|E_logic_op [1]),
	.datab(\inst|nios2|E_src1 [18]),
	.datac(\inst|nios2|E_logic_op [0]),
	.datad(\inst|nios2|E_src2 [18]),
	.cin(gnd),
	.combout(\inst|nios2|E_logic_result[18]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_logic_result[18]~9 .lut_mask = 16'h6A89;
defparam \inst|nios2|E_logic_result[18]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N0
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~0 (
	.dataa(\inst|nios2|E_logic_result[18]~9_combout ),
	.datab(\inst|nios2|E_logic_result[17]~0_combout ),
	.datac(\inst|nios2|E_logic_result[2]~8_combout ),
	.datad(\inst|nios2|E_logic_result[31]~7_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_test_bench|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~0 .lut_mask = 16'h0001;
defparam \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N22
cycloneive_lcell_comb \inst|nios2|E_logic_result[20]~11 (
	.dataa(\inst|nios2|E_logic_op [0]),
	.datab(\inst|nios2|E_src1 [20]),
	.datac(\inst|nios2|E_logic_op [1]),
	.datad(\inst|nios2|E_src2 [20]),
	.cin(gnd),
	.combout(\inst|nios2|E_logic_result[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_logic_result[20]~11 .lut_mask = 16'h78C1;
defparam \inst|nios2|E_logic_result[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N16
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~1 (
	.dataa(\inst|nios2|E_logic_result[22]~13_combout ),
	.datab(\inst|nios2|E_logic_result[21]~12_combout ),
	.datac(\inst|nios2|E_logic_result[20]~11_combout ),
	.datad(\inst|nios2|E_logic_result[19]~10_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_test_bench|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~1 .lut_mask = 16'h0001;
defparam \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N10
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~2 (
	.dataa(\inst|nios2|E_logic_result[27]~15_combout ),
	.datab(\inst|nios2|E_logic_result[23]~14_combout ),
	.datac(\inst|nios2|E_logic_result[25]~16_combout ),
	.datad(\inst|nios2|E_logic_result[26]~17_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_test_bench|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~2 .lut_mask = 16'h0001;
defparam \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N8
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~3 (
	.dataa(\inst|nios2|E_logic_result[1]~18_combout ),
	.datab(\inst|nios2|E_logic_result[0]~19_combout ),
	.datac(\inst|nios2|E_logic_result[24]~20_combout ),
	.datad(\inst|nios2|E_logic_result[28]~21_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_test_bench|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~3 .lut_mask = 16'h0001;
defparam \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~4 (
	.dataa(\inst|nios2|the_KERNEL_nios2_test_bench|Equal0~0_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_test_bench|Equal0~1_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_test_bench|Equal0~2_combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_test_bench|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_test_bench|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~4 .lut_mask = 16'h8000;
defparam \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N14
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~6 (
	.dataa(\inst|nios2|E_logic_result[10]~24_combout ),
	.datab(\inst|nios2|E_logic_result[12]~5_combout ),
	.datac(\inst|nios2|E_logic_result[11]~6_combout ),
	.datad(\inst|nios2|E_logic_result[13]~4_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_test_bench|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~6 .lut_mask = 16'h0001;
defparam \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N11
dffeas \inst|nios2|ic_fill_ap_cnt[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|ic_fill_ap_cnt_nxt[2]~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|ic_fill_ap_offset[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_ap_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_ap_cnt[2] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_ap_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N22
cycloneive_lcell_comb \inst|limiter|pending_response_count[0]~0 (
// Equation(s):
// \inst|limiter|pending_response_count[0]~0_combout  = \inst|limiter|nonposted_cmd_accepted~combout  $ (\inst|limiter|pending_response_count [0] $ (\inst|limiter|response_accepted~0_combout ))

	.dataa(gnd),
	.datab(\inst|limiter|nonposted_cmd_accepted~combout ),
	.datac(\inst|limiter|pending_response_count [0]),
	.datad(\inst|limiter|response_accepted~0_combout ),
	.cin(gnd),
	.combout(\inst|limiter|pending_response_count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|limiter|pending_response_count[0]~0 .lut_mask = 16'hC33C;
defparam \inst|limiter|pending_response_count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N29
dffeas \inst|nios2|E_extra_pc[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_extra_pc[8]~7_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_extra_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_extra_pc[8] .is_wysiwyg = "true";
defparam \inst|nios2|E_extra_pc[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N25
dffeas \inst|nios2|A_dc_xfer_wr_active (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_active~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_active .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_active .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N3
dffeas \inst|nios2|E_extra_pc[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_extra_pc[2]~10_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_extra_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_extra_pc[2] .is_wysiwyg = "true";
defparam \inst|nios2|E_extra_pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N18
cycloneive_lcell_comb \inst|nios2|E_alu_result[4]~11 (
	.dataa(\inst|nios2|E_ctrl_retaddr~q ),
	.datab(\inst|nios2|Add17|auto_generated|result_int[5]~10_combout ),
	.datac(\inst|nios2|E_extra_pc [2]),
	.datad(\inst|nios2|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[4]~11 .lut_mask = 16'hA0EC;
defparam \inst|nios2|E_alu_result[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N6
cycloneive_lcell_comb \inst|nios2|E_alu_result[6]~13 (
	.dataa(\inst|nios2|E_alu_result~0_combout ),
	.datab(\inst|nios2|E_ctrl_retaddr~q ),
	.datac(\inst|nios2|Add17|auto_generated|result_int[7]~14_combout ),
	.datad(\inst|nios2|E_extra_pc [4]),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[6]~13 .lut_mask = 16'hDC50;
defparam \inst|nios2|E_alu_result[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N19
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[24] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[24] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y31_N17
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|probepresent (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|probepresent~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|probepresent~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|probepresent .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|probepresent .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N12
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|jtag_break~0 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [20]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [21]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|jtag_break~q ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|jtag_break~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|jtag_break~0 .lut_mask = 16'hF7A0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|jtag_break~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N22
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|jtag_break~1 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|probepresent~q ),
	.datac(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|jtag_break~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|jtag_break~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|jtag_break~1 .lut_mask = 16'hFE04;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|jtag_break~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N22
cycloneive_lcell_comb \inst|nios2|A_shift_rot_cnt_nxt~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|A_shift_rot_cnt~q ),
	.datad(\inst|nios2|A_shift_rot_stall~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_cnt_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_cnt_nxt~0 .lut_mask = 16'h0FFF;
defparam \inst|nios2|A_shift_rot_cnt_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N20
cycloneive_lcell_comb \inst|nios2|A_dc_dcache_management_done_nxt~0 (
	.dataa(\inst|nios2|A_ctrl_dc_addr_wb_inv~q ),
	.datab(\inst|nios2|A_dc_dirty~q ),
	.datac(\inst|nios2|A_ctrl_dc_index_wb_inv~q ),
	.datad(\inst|nios2|A_dc_xfer_rd_addr_done~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_dcache_management_done_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_dcache_management_done_nxt~0 .lut_mask = 16'hFA32;
defparam \inst|nios2|A_dc_dcache_management_done_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N5
dffeas \inst|nios2|M_valid_mem_d1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_valid_mem_d1~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_valid_mem_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_valid_mem_d1 .is_wysiwyg = "true";
defparam \inst|nios2|M_valid_mem_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N18
cycloneive_lcell_comb \inst|nios2|D_ctrl_alu_subtract~0 (
	.dataa(\inst|nios2|D_iw [11]),
	.datab(\inst|nios2|D_iw [14]),
	.datac(\inst|nios2|D_iw [13]),
	.datad(\inst|nios2|D_iw [12]),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_alu_subtract~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_alu_subtract~0 .lut_mask = 16'h0008;
defparam \inst|nios2|D_ctrl_alu_subtract~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N20
cycloneive_lcell_comb \inst|nios2|D_ctrl_alu_subtract~1 (
	.dataa(\inst|nios2|Equal154~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|Equal154~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_alu_subtract~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_alu_subtract~1 .lut_mask = 16'hFFAA;
defparam \inst|nios2|D_ctrl_alu_subtract~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N6
cycloneive_lcell_comb \inst|nios2|D_ctrl_alu_subtract~2 (
	.dataa(\inst|nios2|D_iw [14]),
	.datab(\inst|nios2|D_ctrl_alu_subtract~1_combout ),
	.datac(\inst|nios2|D_iw [15]),
	.datad(\inst|nios2|D_ctrl_alu_subtract~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_alu_subtract~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_alu_subtract~2 .lut_mask = 16'hF040;
defparam \inst|nios2|D_ctrl_alu_subtract~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
cycloneive_lcell_comb \inst|nios2|D_ctrl_alu_subtract~3 (
	.dataa(\inst|nios2|Equal171~1_combout ),
	.datab(\inst|nios2|Equal154~1_combout ),
	.datac(\inst|nios2|D_op_cmpge~0_combout ),
	.datad(\inst|nios2|D_ctrl_alu_subtract~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_alu_subtract~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_alu_subtract~3 .lut_mask = 16'hAA80;
defparam \inst|nios2|D_ctrl_alu_subtract~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N9
dffeas \inst|nios2|A_shift_rot_result[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_result~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result[5] .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_result[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N8
cycloneive_lcell_comb \inst|nios2|D_src2_reg[5]~6 (
	.dataa(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datab(\inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datac(\inst|nios2|A_wr_data_unfiltered[5]~117_combout ),
	.datad(\inst|nios2|D_src2_reg[31]~5_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[5]~6 .lut_mask = 16'hEE50;
defparam \inst|nios2|D_src2_reg[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N27
dffeas \inst|nios2|W_wr_data[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_wr_data_unfiltered[5]~117_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_wr_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_wr_data[5] .is_wysiwyg = "true";
defparam \inst|nios2|W_wr_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N12
cycloneive_lcell_comb \inst|nios2|D_src2_reg[5]~7 (
	.dataa(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datab(\inst|nios2|D_src2_reg[5]~6_combout ),
	.datac(\inst|nios2|W_wr_data [5]),
	.datad(\inst|nios2|M_alu_result [5]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[5]~7 .lut_mask = 16'hE6C4;
defparam \inst|nios2|D_src2_reg[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N24
cycloneive_lcell_comb \inst|nios2|D_src1_reg[5]~0 (
	.dataa(\inst|nios2|E_src1[11]~0_combout ),
	.datab(\inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [5]),
	.datac(\inst|nios2|A_wr_data_unfiltered[5]~117_combout ),
	.datad(\inst|nios2|E_src1[11]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[5]~0 .lut_mask = 16'hEE50;
defparam \inst|nios2|D_src1_reg[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N10
cycloneive_lcell_comb \inst|nios2|D_src1_reg[5]~1 (
	.dataa(\inst|nios2|E_src1[11]~0_combout ),
	.datab(\inst|nios2|D_src1_reg[5]~0_combout ),
	.datac(\inst|nios2|W_wr_data [5]),
	.datad(\inst|nios2|M_alu_result [5]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[5]~1 .lut_mask = 16'hE6C4;
defparam \inst|nios2|D_src1_reg[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N31
dffeas \inst|nios2|A_shift_rot_result[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_result~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result[4] .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_result[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N14
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[4]~21 (
	.dataa(\inst|nios2|A_shift_rot_result [4]),
	.datab(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datac(\inst|nios2|A_ctrl_shift_rot~q ),
	.datad(\inst|nios2|A_mul_result [4]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[4]~21 .lut_mask = 16'hEC20;
defparam \inst|nios2|A_wr_data_unfiltered[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N26
cycloneive_lcell_comb \inst|nios2|D_src1_reg[4]~3 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[4]~118_combout ),
	.datab(\inst|nios2|E_src1[11]~0_combout ),
	.datac(\inst|nios2|M_alu_result [4]),
	.datad(\inst|nios2|E_src1[11]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[4]~3 .lut_mask = 16'hCCE2;
defparam \inst|nios2|D_src1_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N11
dffeas \inst|nios2|A_shift_rot_result[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_result~5_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result[3] .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_result[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N30
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[3]~24 (
	.dataa(\inst|nios2|A_mul_result [3]),
	.datab(\inst|nios2|A_ctrl_shift_rot~q ),
	.datac(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datad(\inst|nios2|A_shift_rot_result [3]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[3]~24 .lut_mask = 16'hACA0;
defparam \inst|nios2|A_wr_data_unfiltered[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N27
dffeas \inst|nios2|A_shift_rot_result[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_result~7_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result[2] .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_result[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N26
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[2]~27 (
	.dataa(\inst|nios2|A_mul_result [2]),
	.datab(\inst|nios2|A_ctrl_shift_rot~q ),
	.datac(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datad(\inst|nios2|A_shift_rot_result [2]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[2]~27 .lut_mask = 16'hACA0;
defparam \inst|nios2|A_wr_data_unfiltered[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N12
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[2]~28 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[0]~17_combout ),
	.datab(\inst|nios2|A_inst_result [18]),
	.datac(\inst|nios2|A_inst_result [2]),
	.datad(\inst|nios2|A_wr_data_unfiltered[0]~18_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[2]~28 .lut_mask = 16'hAAD8;
defparam \inst|nios2|A_wr_data_unfiltered[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N31
dffeas \inst|nios2|W_wr_data[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_wr_data_unfiltered[2]~120_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_wr_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_wr_data[2] .is_wysiwyg = "true";
defparam \inst|nios2|W_wr_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N2
cycloneive_lcell_comb \inst|nios2|D_src1_reg[2]~9 (
	.dataa(\inst|nios2|E_src1[11]~0_combout ),
	.datab(\inst|nios2|M_alu_result [2]),
	.datac(\inst|nios2|A_wr_data_unfiltered[2]~120_combout ),
	.datad(\inst|nios2|E_src1[11]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[2]~9 .lut_mask = 16'hAAD8;
defparam \inst|nios2|D_src1_reg[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N12
cycloneive_lcell_comb \inst|nios2|D_src1_reg[2]~10 (
	.dataa(\inst|nios2|W_wr_data [2]),
	.datab(\inst|nios2|D_src1_reg[2]~9_combout ),
	.datac(\inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [2]),
	.datad(\inst|nios2|E_src1[11]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[2]~10 .lut_mask = 16'hB8CC;
defparam \inst|nios2|D_src1_reg[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N24
cycloneive_lcell_comb \inst|nios2|A_data_ram_ld16_data[9]~4 (
	.dataa(gnd),
	.datab(\inst|nios2|A_ld_align_sh16~q ),
	.datac(\inst|nios2|A_inst_result [25]),
	.datad(\inst|nios2|A_inst_result [9]),
	.cin(gnd),
	.combout(\inst|nios2|A_data_ram_ld16_data[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_data_ram_ld16_data[9]~4 .lut_mask = 16'hF3C0;
defparam \inst|nios2|A_data_ram_ld16_data[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N10
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[1]~31 (
	.dataa(\inst|nios2|A_inst_result [1]),
	.datab(\inst|nios2|A_wr_data_unfiltered[0]~17_combout ),
	.datac(\inst|nios2|A_wr_data_unfiltered[0]~18_combout ),
	.datad(\inst|nios2|A_data_ram_ld16_data[9]~4_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[1]~31 .lut_mask = 16'hF2C2;
defparam \inst|nios2|A_wr_data_unfiltered[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N6
cycloneive_lcell_comb \inst|nios2|D_src1_reg[1]~12 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[1]~121_combout ),
	.datab(\inst|nios2|E_src1[11]~0_combout ),
	.datac(\inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [1]),
	.datad(\inst|nios2|E_src1[11]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[1]~12 .lut_mask = 16'hFC22;
defparam \inst|nios2|D_src1_reg[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N20
cycloneive_lcell_comb \inst|nios2|A_data_ram_ld16_data[8]~5 (
	.dataa(\inst|nios2|A_ld_align_sh16~q ),
	.datab(gnd),
	.datac(\inst|nios2|A_inst_result [8]),
	.datad(\inst|nios2|A_inst_result [24]),
	.cin(gnd),
	.combout(\inst|nios2|A_data_ram_ld16_data[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_data_ram_ld16_data[8]~5 .lut_mask = 16'hFA50;
defparam \inst|nios2|A_data_ram_ld16_data[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N0
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[0]~34 (
	.dataa(\inst|nios2|A_inst_result [0]),
	.datab(\inst|nios2|A_wr_data_unfiltered[0]~17_combout ),
	.datac(\inst|nios2|A_wr_data_unfiltered[0]~18_combout ),
	.datad(\inst|nios2|A_inst_result [16]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[0]~34 .lut_mask = 16'hCEC2;
defparam \inst|nios2|A_wr_data_unfiltered[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N10
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[0]~35 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[0]~34_combout ),
	.datab(\inst|nios2|A_slow_inst_result [0]),
	.datac(\inst|nios2|A_wr_data_unfiltered[0]~18_combout ),
	.datad(\inst|nios2|A_data_ram_ld16_data[8]~5_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[0]~35 .lut_mask = 16'hDA8A;
defparam \inst|nios2|A_wr_data_unfiltered[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N12
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[6]~40 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[0]~17_combout ),
	.datab(\inst|nios2|A_inst_result [22]),
	.datac(\inst|nios2|A_wr_data_unfiltered[0]~18_combout ),
	.datad(\inst|nios2|A_inst_result [6]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[6]~40 .lut_mask = 16'hADA8;
defparam \inst|nios2|A_wr_data_unfiltered[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N2
cycloneive_lcell_comb \inst|nios2|D_src2_reg[6]~20 (
	.dataa(\inst|nios2|M_alu_result [6]),
	.datab(\inst|nios2|D_src2_reg[31]~5_combout ),
	.datac(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datad(\inst|nios2|A_wr_data_unfiltered[6]~124_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[6]~20 .lut_mask = 16'hE3E0;
defparam \inst|nios2|D_src2_reg[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N30
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[8]~44 (
	.dataa(\inst|nios2|A_data_ram_ld16_data[8]~5_combout ),
	.datab(\inst|nios2|A_wr_data_unfiltered[26]~43_combout ),
	.datac(\inst|nios2|A_wr_data_unfiltered[15]~42_combout ),
	.datad(\inst|nios2|A_slow_inst_result [8]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[8]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[8]~44 .lut_mask = 16'hCEC2;
defparam \inst|nios2|A_wr_data_unfiltered[8]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N1
dffeas \inst|nios2|A_shift_rot_result[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_result~17_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result[8] .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_result[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N18
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[8]~45 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[15]~42_combout ),
	.datab(\inst|nios2|A_data_ram_ld_align_fill_bit~combout ),
	.datac(\inst|nios2|A_wr_data_unfiltered[8]~44_combout ),
	.datad(\inst|nios2|A_shift_rot_result [8]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[8]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[8]~45 .lut_mask = 16'hF858;
defparam \inst|nios2|A_wr_data_unfiltered[8]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N6
cycloneive_lcell_comb \inst|nios2|D_src2_reg[8]~22 (
	.dataa(\inst|nios2|M_alu_result [8]),
	.datab(\inst|nios2|A_wr_data_unfiltered[8]~46_combout ),
	.datac(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datad(\inst|nios2|D_src2_reg[31]~5_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[8]~22 .lut_mask = 16'hF0AC;
defparam \inst|nios2|D_src2_reg[8]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N4
cycloneive_lcell_comb \inst|nios2|D_src1_reg[8]~24 (
	.dataa(\inst|nios2|E_src1[11]~0_combout ),
	.datab(\inst|nios2|A_wr_data_unfiltered[8]~46_combout ),
	.datac(\inst|nios2|M_alu_result [8]),
	.datad(\inst|nios2|E_src1[11]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[8]~24 .lut_mask = 16'hAAE4;
defparam \inst|nios2|D_src1_reg[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N22
cycloneive_lcell_comb \inst|nios2|D_src1_reg[8]~25 (
	.dataa(\inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [8]),
	.datab(\inst|nios2|W_wr_data [8]),
	.datac(\inst|nios2|D_src1_reg[8]~24_combout ),
	.datad(\inst|nios2|E_src1[11]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[8]~25 .lut_mask = 16'hCAF0;
defparam \inst|nios2|D_src1_reg[8]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N14
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[9]~47 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[26]~43_combout ),
	.datab(\inst|nios2|A_wr_data_unfiltered[15]~42_combout ),
	.datac(\inst|nios2|A_slow_inst_result [9]),
	.datad(\inst|nios2|A_data_ram_ld16_data[9]~4_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[9]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[9]~47 .lut_mask = 16'hB9A8;
defparam \inst|nios2|A_wr_data_unfiltered[9]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N16
cycloneive_lcell_comb \inst|nios2|D_src2_reg[9]~24 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[9]~49_combout ),
	.datab(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datac(\inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datad(\inst|nios2|D_src2_reg[31]~5_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[9]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[9]~24 .lut_mask = 16'hFC22;
defparam \inst|nios2|D_src2_reg[9]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N10
cycloneive_lcell_comb \inst|nios2|D_src2_reg[9]~25 (
	.dataa(\inst|nios2|M_alu_result [9]),
	.datab(\inst|nios2|D_src2_reg[9]~24_combout ),
	.datac(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datad(\inst|nios2|W_wr_data [9]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[9]~25 .lut_mask = 16'hEC2C;
defparam \inst|nios2|D_src2_reg[9]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N22
cycloneive_lcell_comb \inst|nios2|D_src1_reg[9]~27 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[9]~49_combout ),
	.datab(\inst|nios2|E_src1[11]~1_combout ),
	.datac(\inst|nios2|E_src1[11]~0_combout ),
	.datad(\inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[9]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[9]~27 .lut_mask = 16'hCEC2;
defparam \inst|nios2|D_src1_reg[9]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N0
cycloneive_lcell_comb \inst|nios2|D_src2_reg[10]~26 (
	.dataa(\inst|nios2|M_alu_result [10]),
	.datab(\inst|nios2|D_src2_reg[31]~5_combout ),
	.datac(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datad(\inst|nios2|A_wr_data_unfiltered[10]~52_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[10]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[10]~26 .lut_mask = 16'hE3E0;
defparam \inst|nios2|D_src2_reg[10]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N10
cycloneive_lcell_comb \inst|nios2|D_src2_reg[10]~27 (
	.dataa(\inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.datab(\inst|nios2|D_src2_reg[10]~26_combout ),
	.datac(\inst|nios2|W_wr_data [10]),
	.datad(\inst|nios2|D_src2_reg[31]~5_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[10]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[10]~27 .lut_mask = 16'hE2CC;
defparam \inst|nios2|D_src2_reg[10]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N30
cycloneive_lcell_comb \inst|nios2|D_src1_reg[10]~30 (
	.dataa(\inst|nios2|M_alu_result [10]),
	.datab(\inst|nios2|A_wr_data_unfiltered[10]~52_combout ),
	.datac(\inst|nios2|E_src1[11]~0_combout ),
	.datad(\inst|nios2|E_src1[11]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[10]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[10]~30 .lut_mask = 16'hF0AC;
defparam \inst|nios2|D_src1_reg[10]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N7
dffeas \inst|nios2|A_ctrl_dc_addr_inv (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_ctrl_dc_addr_inv~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_ctrl_dc_addr_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_ctrl_dc_addr_inv .is_wysiwyg = "true";
defparam \inst|nios2|A_ctrl_dc_addr_inv .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N1
dffeas \inst|nios2|A_ctrl_dc_index_inv (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_ctrl_dc_index_inv~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_ctrl_dc_index_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_ctrl_dc_index_inv .is_wysiwyg = "true";
defparam \inst|nios2|A_ctrl_dc_index_inv .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N6
cycloneive_lcell_comb \inst|nios2|A_dc_dcache_management_wr_en~0 (
	.dataa(\inst|nios2|A_en_d1~q ),
	.datab(\inst|nios2|A_dc_hit~q ),
	.datac(\inst|nios2|A_ctrl_dc_addr_inv~q ),
	.datad(\inst|nios2|A_ctrl_dc_index_inv~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_dcache_management_wr_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_dcache_management_wr_en~0 .lut_mask = 16'h557F;
defparam \inst|nios2|A_dc_dcache_management_wr_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N16
cycloneive_lcell_comb \inst|nios2|dc_tag_wr_port_en (
	.dataa(\inst|nios2|M_sel_data_master~q ),
	.datab(\inst|nios2|always132~0_combout ),
	.datac(\inst|nios2|M_ctrl_st_non_bypass~q ),
	.datad(\inst|nios2|dc_tag_wr_port_addr~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_tag_wr_port_en~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_tag_wr_port_en .lut_mask = 16'h80FF;
defparam \inst|nios2|dc_tag_wr_port_en .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N16
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q ))

	.dataa(gnd),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q ),
	.datad(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hFF30;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N0
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~13 (
	.dataa(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rdata [2]),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~13 .lut_mask = 16'hE2E2;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N10
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~14 .lut_mask = 16'hE000;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N0
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~4 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [37]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [4]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~4 .lut_mask = 16'hF0B0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N4
cycloneive_lcell_comb \inst|nios2|D_src1_reg[17]~33 (
	.dataa(\inst|nios2|E_src1[11]~0_combout ),
	.datab(\inst|nios2|E_src1[11]~1_combout ),
	.datac(\inst|nios2|A_wr_data_unfiltered[17]~56_combout ),
	.datad(\inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[17]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[17]~33 .lut_mask = 16'hDC98;
defparam \inst|nios2|D_src1_reg[17]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N6
cycloneive_lcell_comb \inst|nios2|D_src1_reg[17]~34 (
	.dataa(\inst|nios2|E_src1[11]~0_combout ),
	.datab(\inst|nios2|W_wr_data [17]),
	.datac(\inst|nios2|M_alu_result [17]),
	.datad(\inst|nios2|D_src1_reg[17]~33_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[17]~34 .lut_mask = 16'hDDA0;
defparam \inst|nios2|D_src1_reg[17]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N7
dffeas \inst|nios2|W_wr_data[16] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_wr_data_unfiltered[16]~59_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_wr_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_wr_data[16] .is_wysiwyg = "true";
defparam \inst|nios2|W_wr_data[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y26_N25
dffeas \inst|nios2|A_shift_rot_result[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_result~29_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result[14] .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_result[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N22
cycloneive_lcell_comb \inst|nios2|D_src2_reg[14]~34 (
	.dataa(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datab(\inst|nios2|D_src2_reg[31]~5_combout ),
	.datac(\inst|nios2|M_alu_result [14]),
	.datad(\inst|nios2|A_wr_data_unfiltered[14]~65_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[14]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[14]~34 .lut_mask = 16'hB9A8;
defparam \inst|nios2|D_src2_reg[14]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N10
cycloneive_lcell_comb \inst|nios2|D_src2_reg[12]~38 (
	.dataa(\inst|nios2|D_src2_reg[31]~5_combout ),
	.datab(\inst|nios2|A_wr_data_unfiltered[12]~71_combout ),
	.datac(\inst|nios2|M_alu_result [12]),
	.datad(\inst|nios2|D_src2_reg[31]~4_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[12]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[12]~38 .lut_mask = 16'hFA44;
defparam \inst|nios2|D_src2_reg[12]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N31
dffeas \inst|nios2|W_wr_data[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_wr_data_unfiltered[11]~74_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_wr_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_wr_data[11] .is_wysiwyg = "true";
defparam \inst|nios2|W_wr_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneive_lcell_comb \inst|nios2|Equal154~3 (
	.dataa(\inst|nios2|D_iw [13]),
	.datab(\inst|nios2|D_iw [16]),
	.datac(\inst|nios2|D_iw [11]),
	.datad(\inst|nios2|D_iw [12]),
	.cin(gnd),
	.combout(\inst|nios2|Equal154~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Equal154~3 .lut_mask = 16'h0002;
defparam \inst|nios2|Equal154~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cycloneive_lcell_comb \inst|nios2|D_ctrl_retaddr~0 (
	.dataa(\inst|nios2|D_iw [14]),
	.datab(\inst|nios2|D_iw [15]),
	.datac(\inst|nios2|Equal154~0_combout ),
	.datad(\inst|nios2|Equal154~3_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_retaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_retaddr~0 .lut_mask = 16'h8880;
defparam \inst|nios2|D_ctrl_retaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N21
dffeas \inst|nios2|D_pc_plus_one[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_pc_plus_one[10]~20_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_pc_plus_one [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_pc_plus_one[10] .is_wysiwyg = "true";
defparam \inst|nios2|D_pc_plus_one[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N30
cycloneive_lcell_comb \inst|nios2|Equal264~2 (
	.dataa(\inst|nios2|M_alu_result [9]),
	.datab(\inst|nios2|A_mem_baddr [9]),
	.datac(\inst|nios2|M_alu_result [10]),
	.datad(\inst|nios2|A_mem_baddr [10]),
	.cin(gnd),
	.combout(\inst|nios2|Equal264~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Equal264~2 .lut_mask = 16'h9009;
defparam \inst|nios2|Equal264~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N1
dffeas \inst|nios2|M_ctrl_dc_addr_wb_inv (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Equal181~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_ctrl_dc_addr_wb_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_ctrl_dc_addr_wb_inv .is_wysiwyg = "true";
defparam \inst|nios2|M_ctrl_dc_addr_wb_inv .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y21_N5
dffeas \inst|nios2|M_alu_result[31] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_alu_result [31]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_alu_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_alu_result[31] .is_wysiwyg = "true";
defparam \inst|nios2|M_alu_result[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N28
cycloneive_lcell_comb \inst|nios2|D_src1_reg[31]~54 (
	.dataa(\inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [31]),
	.datab(\inst|nios2|A_wr_data_unfiltered[31]~77_combout ),
	.datac(\inst|nios2|E_src1[11]~1_combout ),
	.datad(\inst|nios2|E_src1[11]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[31]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[31]~54 .lut_mask = 16'hF0AC;
defparam \inst|nios2|D_src1_reg[31]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N14
cycloneive_lcell_comb \inst|nios2|D_src1_reg[31]~55 (
	.dataa(\inst|nios2|M_alu_result [31]),
	.datab(\inst|nios2|D_src1_reg[31]~54_combout ),
	.datac(\inst|nios2|W_wr_data [31]),
	.datad(\inst|nios2|E_src1[11]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[31]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[31]~55 .lut_mask = 16'hE2CC;
defparam \inst|nios2|D_src1_reg[31]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N9
dffeas \inst|nios2|W_wr_data[30] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_wr_data_unfiltered[30]~80_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_wr_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_wr_data[30] .is_wysiwyg = "true";
defparam \inst|nios2|W_wr_data[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y26_N7
dffeas \inst|nios2|A_shift_rot_result[30] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_result~39_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result[30] .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_result[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N16
cycloneive_lcell_comb \inst|nios2|D_src1_reg[30]~57 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[30]~80_combout ),
	.datab(\inst|nios2|E_src1[11]~0_combout ),
	.datac(\inst|nios2|M_alu_result [30]),
	.datad(\inst|nios2|E_src1[11]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[30]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[30]~57 .lut_mask = 16'hCCE2;
defparam \inst|nios2|D_src1_reg[30]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N12
cycloneive_lcell_comb \inst|nios2|D_src1_reg[30]~58 (
	.dataa(\inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [30]),
	.datab(\inst|nios2|E_src1[11]~1_combout ),
	.datac(\inst|nios2|W_wr_data [30]),
	.datad(\inst|nios2|D_src1_reg[30]~57_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[30]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[30]~58 .lut_mask = 16'hF388;
defparam \inst|nios2|D_src1_reg[30]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N7
dffeas \inst|nios2|W_wr_data[29] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_wr_data_unfiltered[29]~83_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_wr_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_wr_data[29] .is_wysiwyg = "true";
defparam \inst|nios2|W_wr_data[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N25
dffeas \inst|nios2|A_slow_inst_result[29] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_slow_ld_byte3_data_aligned_nxt[5]~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_slow_inst_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[29] .is_wysiwyg = "true";
defparam \inst|nios2|A_slow_inst_result[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N8
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[29]~81 (
	.dataa(\inst|nios2|A_inst_result [29]),
	.datab(\inst|nios2|A_slow_inst_result [29]),
	.datac(\inst|nios2|A_wr_data_unfiltered[26]~53_combout ),
	.datad(\inst|nios2|A_wr_data_unfiltered[26]~43_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[29]~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[29]~81 .lut_mask = 16'hFC0A;
defparam \inst|nios2|A_wr_data_unfiltered[29]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N12
cycloneive_lcell_comb \inst|nios2|D_src2[28]~13 (
	.dataa(\inst|nios2|D_src2_imm[30]~11_combout ),
	.datab(\inst|nios2|D_src2[30]~4_combout ),
	.datac(\inst|nios2|D_ctrl_hi_imm16~q ),
	.datad(\inst|nios2|D_iw [18]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2[28]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2[28]~13 .lut_mask = 16'hC808;
defparam \inst|nios2|D_src2[28]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N28
cycloneive_lcell_comb \inst|nios2|D_src2_reg[27]~54 (
	.dataa(\inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.datab(\inst|nios2|D_src2_reg[31]~5_combout ),
	.datac(\inst|nios2|A_wr_data_unfiltered[27]~89_combout ),
	.datad(\inst|nios2|D_src2_reg[31]~4_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[27]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[27]~54 .lut_mask = 16'h33B8;
defparam \inst|nios2|D_src2_reg[27]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N6
cycloneive_lcell_comb \inst|nios2|D_src2[26]~17 (
	.dataa(\inst|nios2|D_src2[30]~4_combout ),
	.datab(\inst|nios2|D_src2_imm[30]~11_combout ),
	.datac(\inst|nios2|D_ctrl_hi_imm16~q ),
	.datad(\inst|nios2|D_iw [16]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2[26]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2[26]~17 .lut_mask = 16'hA808;
defparam \inst|nios2|D_src2[26]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N31
dffeas \inst|nios2|M_alu_result[26] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_alu_result [26]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_alu_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_alu_result[26] .is_wysiwyg = "true";
defparam \inst|nios2|M_alu_result[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N12
cycloneive_lcell_comb \inst|nios2|D_src2_reg[26]~58 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[26]~92_combout ),
	.datab(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datac(\inst|nios2|D_src2_reg[31]~5_combout ),
	.datad(\inst|nios2|M_alu_result [26]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[26]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[26]~58 .lut_mask = 16'h3E32;
defparam \inst|nios2|D_src2_reg[26]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N10
cycloneive_lcell_comb \inst|nios2|D_src1_reg[26]~69 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[26]~92_combout ),
	.datab(\inst|nios2|E_src1[11]~1_combout ),
	.datac(\inst|nios2|E_src1[11]~0_combout ),
	.datad(\inst|nios2|M_alu_result [26]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[26]~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[26]~69 .lut_mask = 16'hF2C2;
defparam \inst|nios2|D_src1_reg[26]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N11
dffeas \inst|nios2|W_wr_data[25] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_wr_data_unfiltered[25]~95_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_wr_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_wr_data[25] .is_wysiwyg = "true";
defparam \inst|nios2|W_wr_data[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N28
cycloneive_lcell_comb \inst|nios2|D_src2_reg[25]~62 (
	.dataa(\inst|nios2|D_src2_reg[31]~5_combout ),
	.datab(\inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datac(\inst|nios2|A_wr_data_unfiltered[25]~95_combout ),
	.datad(\inst|nios2|D_src2_reg[31]~4_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[25]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[25]~62 .lut_mask = 16'h55D8;
defparam \inst|nios2|D_src2_reg[25]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N30
cycloneive_lcell_comb \inst|nios2|D_src2_reg[25]~63 (
	.dataa(\inst|nios2|W_wr_data [25]),
	.datab(\inst|nios2|D_src2_reg[25]~62_combout ),
	.datac(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datad(\inst|nios2|M_alu_result [25]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[25]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[25]~63 .lut_mask = 16'hEC2C;
defparam \inst|nios2|D_src2_reg[25]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N0
cycloneive_lcell_comb \inst|nios2|D_src2_reg[25]~64 (
	.dataa(\inst|nios2|E_ctrl_logic~q ),
	.datab(\inst|nios2|D_src2_hazard_E~combout ),
	.datac(\inst|nios2|D_src2_reg[25]~63_combout ),
	.datad(\inst|nios2|E_logic_result[25]~16_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[25]~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[25]~64 .lut_mask = 16'hB830;
defparam \inst|nios2|D_src2_reg[25]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N26
cycloneive_lcell_comb \inst|nios2|D_src2[24]~21 (
	.dataa(\inst|nios2|D_src2[30]~4_combout ),
	.datab(\inst|nios2|D_src2_imm[30]~11_combout ),
	.datac(\inst|nios2|D_iw [14]),
	.datad(\inst|nios2|D_ctrl_hi_imm16~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2[24]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2[24]~21 .lut_mask = 16'hA088;
defparam \inst|nios2|D_src2[24]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N7
dffeas \inst|nios2|M_alu_result[24] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_alu_result [24]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_alu_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_alu_result[24] .is_wysiwyg = "true";
defparam \inst|nios2|M_alu_result[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N21
dffeas \inst|nios2|A_slow_inst_result[24] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_slow_ld_byte3_data_aligned_nxt[0]~7_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_slow_inst_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[24] .is_wysiwyg = "true";
defparam \inst|nios2|A_slow_inst_result[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N12
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[24]~96 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[26]~53_combout ),
	.datab(\inst|nios2|A_inst_result [24]),
	.datac(\inst|nios2|A_wr_data_unfiltered[26]~43_combout ),
	.datad(\inst|nios2|A_slow_inst_result [24]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[24]~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[24]~96 .lut_mask = 16'hF4A4;
defparam \inst|nios2|A_wr_data_unfiltered[24]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N24
cycloneive_lcell_comb \inst|nios2|D_src2_reg[24]~66 (
	.dataa(\inst|nios2|M_alu_result [24]),
	.datab(\inst|nios2|D_src2_reg[31]~5_combout ),
	.datac(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datad(\inst|nios2|A_wr_data_unfiltered[24]~98_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[24]~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[24]~66 .lut_mask = 16'h2F2C;
defparam \inst|nios2|D_src2_reg[24]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N10
cycloneive_lcell_comb \inst|nios2|D_src2_reg[24]~67 (
	.dataa(\inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datab(\inst|nios2|D_src2_reg[24]~66_combout ),
	.datac(\inst|nios2|W_wr_data [24]),
	.datad(\inst|nios2|D_src2_reg[31]~5_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[24]~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[24]~67 .lut_mask = 16'hB8CC;
defparam \inst|nios2|D_src2_reg[24]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N15
dffeas \inst|nios2|W_wr_data[23] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_wr_data_unfiltered[23]~101_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_wr_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_wr_data[23] .is_wysiwyg = "true";
defparam \inst|nios2|W_wr_data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N8
cycloneive_lcell_comb \inst|nios2|D_src2_reg[23]~70 (
	.dataa(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datab(\inst|nios2|A_wr_data_unfiltered[23]~101_combout ),
	.datac(\inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.datad(\inst|nios2|D_src2_reg[31]~5_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[23]~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[23]~70 .lut_mask = 16'h50EE;
defparam \inst|nios2|D_src2_reg[23]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N26
cycloneive_lcell_comb \inst|nios2|D_src2_reg[23]~71 (
	.dataa(\inst|nios2|W_wr_data [23]),
	.datab(\inst|nios2|M_alu_result [23]),
	.datac(\inst|nios2|D_src2_reg[23]~70_combout ),
	.datad(\inst|nios2|D_src2_reg[31]~4_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[23]~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[23]~71 .lut_mask = 16'hCAF0;
defparam \inst|nios2|D_src2_reg[23]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N6
cycloneive_lcell_comb \inst|nios2|D_src2_reg[20]~82 (
	.dataa(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datab(\inst|nios2|M_alu_result [20]),
	.datac(\inst|nios2|A_wr_data_unfiltered[20]~110_combout ),
	.datad(\inst|nios2|D_src2_reg[31]~5_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[20]~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[20]~82 .lut_mask = 16'h55D8;
defparam \inst|nios2|D_src2_reg[20]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N30
cycloneive_lcell_comb \inst|nios2|D_src1_reg[20]~87 (
	.dataa(\inst|nios2|E_src1[11]~0_combout ),
	.datab(\inst|nios2|E_src1[11]~1_combout ),
	.datac(\inst|nios2|A_wr_data_unfiltered[20]~110_combout ),
	.datad(\inst|nios2|M_alu_result [20]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[20]~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[20]~87 .lut_mask = 16'hBA98;
defparam \inst|nios2|D_src1_reg[20]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N13
dffeas \inst|nios2|A_slow_inst_result[19] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_slow_ld_byte2_data_aligned_nxt[3]~6_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_slow_inst_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[19] .is_wysiwyg = "true";
defparam \inst|nios2|A_slow_inst_result[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N6
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[19]~111 (
	.dataa(\inst|nios2|A_inst_result [19]),
	.datab(\inst|nios2|A_wr_data_unfiltered[26]~43_combout ),
	.datac(\inst|nios2|A_wr_data_unfiltered[26]~53_combout ),
	.datad(\inst|nios2|A_slow_inst_result [19]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[19]~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[19]~111 .lut_mask = 16'hCEC2;
defparam \inst|nios2|A_wr_data_unfiltered[19]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N31
dffeas \inst|nios2|A_shift_rot_result[19] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_result~61_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result[19] .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_result[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N24
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[19]~112 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[26]~53_combout ),
	.datab(\inst|nios2|A_shift_rot_result [19]),
	.datac(\inst|nios2|A_data_ram_ld_align_fill_bit~combout ),
	.datad(\inst|nios2|A_wr_data_unfiltered[19]~111_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[19]~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[19]~112 .lut_mask = 16'hDDA0;
defparam \inst|nios2|A_wr_data_unfiltered[19]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N30
cycloneive_lcell_comb \inst|nios2|D_src2_reg[19]~86 (
	.dataa(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datab(\inst|nios2|D_src2_reg[31]~5_combout ),
	.datac(\inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.datad(\inst|nios2|A_wr_data_unfiltered[19]~113_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[19]~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[19]~86 .lut_mask = 16'h7362;
defparam \inst|nios2|D_src2_reg[19]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N13
dffeas \inst|nios2|M_alu_result[18] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_alu_result [18]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_alu_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_alu_result[18] .is_wysiwyg = "true";
defparam \inst|nios2|M_alu_result[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N22
cycloneive_lcell_comb \inst|nios2|D_src2_reg[18]~90 (
	.dataa(\inst|nios2|M_alu_result [18]),
	.datab(\inst|nios2|A_wr_data_unfiltered[18]~116_combout ),
	.datac(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datad(\inst|nios2|D_src2_reg[31]~5_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[18]~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[18]~90 .lut_mask = 16'h0FAC;
defparam \inst|nios2|D_src2_reg[18]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N8
cycloneive_lcell_comb \inst|nios2|D_src2_reg[18]~91 (
	.dataa(\inst|nios2|D_src2_reg[18]~90_combout ),
	.datab(\inst|nios2|D_src2_reg[31]~5_combout ),
	.datac(\inst|nios2|W_wr_data [18]),
	.datad(\inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[18]~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[18]~91 .lut_mask = 16'hEA62;
defparam \inst|nios2|D_src2_reg[18]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N10
cycloneive_lcell_comb \inst|nios2|D_src2_reg[18]~92 (
	.dataa(\inst|nios2|E_ctrl_logic~q ),
	.datab(\inst|nios2|D_src2_hazard_E~combout ),
	.datac(\inst|nios2|D_src2_reg[18]~91_combout ),
	.datad(\inst|nios2|E_logic_result[18]~9_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[18]~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[18]~92 .lut_mask = 16'hB830;
defparam \inst|nios2|D_src2_reg[18]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N30
cycloneive_lcell_comb \inst|nios2|D_src1_reg[18]~94 (
	.dataa(\inst|nios2|M_alu_result [18]),
	.datab(\inst|nios2|E_src1[11]~1_combout ),
	.datac(\inst|nios2|E_src1[11]~0_combout ),
	.datad(\inst|nios2|A_wr_data_unfiltered[18]~116_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[18]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[18]~94 .lut_mask = 16'hE3E0;
defparam \inst|nios2|D_src1_reg[18]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N30
cycloneive_lcell_comb \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout  = (\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & 
// ((\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # (!\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))

	.dataa(\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datab(\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hA2A2;
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N22
cycloneive_lcell_comb \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout  = (\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ) # 
// ((\inst|cmd_xbar_demux_001|sink_ready~1_combout  & (\inst|jtag_uart_0|av_waitrequest~q  & \inst|jtag_uart_0|fifo_rd~0_combout )))

	.dataa(\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ),
	.datab(\inst|cmd_xbar_demux_001|sink_ready~1_combout ),
	.datac(\inst|jtag_uart_0|av_waitrequest~q ),
	.datad(\inst|jtag_uart_0|fifo_rd~0_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hEAAA;
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N20
cycloneive_lcell_comb \inst|nios2|Add15~1 (
	.dataa(gnd),
	.datab(\inst|nios2|A_dc_rd_addr_cnt [0]),
	.datac(\inst|nios2|A_dc_rd_addr_cnt [2]),
	.datad(\inst|nios2|A_dc_rd_addr_cnt [1]),
	.cin(gnd),
	.combout(\inst|nios2|Add15~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add15~1 .lut_mask = 16'h3CF0;
defparam \inst|nios2|Add15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N8
cycloneive_lcell_comb \inst|nios2|A_dc_rd_addr_cnt_nxt[2]~1 (
	.dataa(\inst|limiter_001|nonposted_cmd_accepted~4_combout ),
	.datab(\inst|nios2|Add15~1_combout ),
	.datac(\inst|nios2|d_read~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_addr_cnt_nxt[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_addr_cnt_nxt[2]~1 .lut_mask = 16'h8080;
defparam \inst|nios2|A_dc_rd_addr_cnt_nxt[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N18
cycloneive_lcell_comb \inst|nios2|A_dc_rd_addr_cnt_nxt[1]~2 (
	.dataa(\inst|nios2|d_read~q ),
	.datab(\inst|limiter_001|nonposted_cmd_accepted~4_combout ),
	.datac(\inst|nios2|A_dc_rd_addr_cnt [1]),
	.datad(\inst|nios2|A_dc_rd_addr_cnt [0]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_addr_cnt_nxt[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_addr_cnt_nxt[1]~2 .lut_mask = 16'h0880;
defparam \inst|nios2|A_dc_rd_addr_cnt_nxt[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N28
cycloneive_lcell_comb \inst|nios2|A_dc_rd_addr_cnt_nxt[0]~3 (
	.dataa(\inst|nios2|d_read~q ),
	.datab(\inst|limiter_001|nonposted_cmd_accepted~4_combout ),
	.datac(\inst|nios2|A_dc_rd_addr_cnt [0]),
	.datad(\inst|nios2|A_dc_fill_starting~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_addr_cnt_nxt[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_addr_cnt_nxt[0]~3 .lut_mask = 16'h7F08;
defparam \inst|nios2|A_dc_rd_addr_cnt_nxt[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N2
cycloneive_lcell_comb \inst|nios2|D_extra_pc[10]~5 (
	.dataa(\inst|nios2|D_bht_data [1]),
	.datab(\inst|nios2|E_ctrl_br_cond_nxt~1_combout ),
	.datac(\inst|nios2|D_pc_plus_one [10]),
	.datad(\inst|nios2|Add1~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_extra_pc[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_extra_pc[10]~5 .lut_mask = 16'hF870;
defparam \inst|nios2|D_extra_pc[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N6
cycloneive_lcell_comb \inst|nios2|Equal154~5 (
	.dataa(\inst|nios2|D_iw [13]),
	.datab(\inst|nios2|D_iw [16]),
	.datac(\inst|nios2|D_iw [11]),
	.datad(\inst|nios2|D_iw [12]),
	.cin(gnd),
	.combout(\inst|nios2|Equal154~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Equal154~5 .lut_mask = 16'h0800;
defparam \inst|nios2|Equal154~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N23
dffeas \inst|nios2|D_iw[23] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_iw[23]~27_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_iw [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_iw[23] .is_wysiwyg = "true";
defparam \inst|nios2|D_iw[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N2
cycloneive_lcell_comb \inst|nios2|D_dst_regnum[1]~0 (
	.dataa(\inst|nios2|D_iw [18]),
	.datab(\inst|nios2|D_ctrl_b_is_dst~q ),
	.datac(\inst|nios2|D_iw [23]),
	.datad(\inst|nios2|D_ctrl_implicit_dst_eretaddr~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_dst_regnum[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_dst_regnum[1]~0 .lut_mask = 16'h00E2;
defparam \inst|nios2|D_dst_regnum[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N26
cycloneive_lcell_comb \inst|nios2|D_regnum_b_cmp_F~1 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [24]),
	.datab(\inst|nios2|D_dst_regnum[2]~5_combout ),
	.datac(\inst|nios2|D_dst_regnum[3]~4_combout ),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [25]),
	.cin(gnd),
	.combout(\inst|nios2|D_regnum_b_cmp_F~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_regnum_b_cmp_F~1 .lut_mask = 16'h9009;
defparam \inst|nios2|D_regnum_b_cmp_F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N31
dffeas \inst|nios2|A_valid_wrctl_ienable (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_ienable_reg_irq0_nxt~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_valid_wrctl_ienable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_valid_wrctl_ienable .is_wysiwyg = "true";
defparam \inst|nios2|A_valid_wrctl_ienable .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N18
cycloneive_lcell_comb \inst|nios2|Equal293~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|E_dst_regnum [4]),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [31]),
	.cin(gnd),
	.combout(\inst|nios2|Equal293~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Equal293~0 .lut_mask = 16'h0FF0;
defparam \inst|nios2|Equal293~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N6
cycloneive_lcell_comb \inst|nios2|E_regnum_b_cmp_F~1 (
	.dataa(\inst|nios2|E_dst_regnum [3]),
	.datab(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [25]),
	.datac(\inst|nios2|E_dst_regnum [2]),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [24]),
	.cin(gnd),
	.combout(\inst|nios2|E_regnum_b_cmp_F~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_regnum_b_cmp_F~1 .lut_mask = 16'h9009;
defparam \inst|nios2|E_regnum_b_cmp_F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N27
dffeas \inst|nios2|ic_tag_clr_valid_bits (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|ic_tag_clr_valid_bits_nxt~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_tag_clr_valid_bits~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_tag_clr_valid_bits .is_wysiwyg = "true";
defparam \inst|nios2|ic_tag_clr_valid_bits .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N4
cycloneive_lcell_comb \inst|nios2|ic_tag_wren (
	.dataa(gnd),
	.datab(\inst|nios2|i_readdatavalid_d1~q ),
	.datac(\inst|nios2|ic_tag_clr_valid_bits~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|ic_tag_wren~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_tag_wren .lut_mask = 16'hCFCF;
defparam \inst|nios2|ic_tag_wren .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N26
cycloneive_lcell_comb \inst|nios2|F_ic_tag_rd_addr_nxt[3]~12 (
	.dataa(\inst|nios2|F_pc[10]~1_combout ),
	.datab(\inst|nios2|D_br_taken_waddr_partial [6]),
	.datac(\inst|nios2|F_pc_plus_one[6]~12_combout ),
	.datad(\inst|nios2|F_pc[10]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_tag_rd_addr_nxt[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[3]~12 .lut_mask = 16'hAAE4;
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N0
cycloneive_lcell_comb \inst|nios2|F_ic_tag_rd_addr_nxt[6]~24 (
	.dataa(\inst|nios2|D_br_taken_waddr_partial [9]),
	.datab(\inst|nios2|F_pc[10]~1_combout ),
	.datac(\inst|nios2|D_pc [9]),
	.datad(\inst|nios2|F_pc[10]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_tag_rd_addr_nxt[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[6]~24 .lut_mask = 16'hFC22;
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N6
cycloneive_lcell_comb \inst|nios2|F_ic_tag_rd_addr_nxt[6]~25 (
	.dataa(\inst|nios2|F_pc_plus_one[9]~18_combout ),
	.datab(\inst|nios2|D_iw [15]),
	.datac(\inst|nios2|F_ic_tag_rd_addr_nxt[6]~24_combout ),
	.datad(\inst|nios2|F_pc[10]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_tag_rd_addr_nxt[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[6]~25 .lut_mask = 16'hCAF0;
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N30
cycloneive_lcell_comb \inst|nios2|F_pc_nxt~9 (
	.dataa(\inst|nios2|D_iw [18]),
	.datab(\inst|nios2|F_pc[10]~1_combout ),
	.datac(\inst|nios2|D_pc [12]),
	.datad(\inst|nios2|F_pc[10]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_pc_nxt~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_pc_nxt~9 .lut_mask = 16'hB8CC;
defparam \inst|nios2|F_pc_nxt~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N30
cycloneive_lcell_comb \inst|nios2|F_ic_data_rd_addr_nxt[1]~4 (
	.dataa(\inst|nios2|F_pc[10]~0_combout ),
	.datab(\inst|nios2|D_br_taken_waddr_partial [1]),
	.datac(\inst|nios2|F_pc_plus_one[1]~2_combout ),
	.datad(\inst|nios2|F_pc[10]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_data_rd_addr_nxt[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_data_rd_addr_nxt[1]~4 .lut_mask = 16'hFA44;
defparam \inst|nios2|F_ic_data_rd_addr_nxt[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N20
cycloneive_lcell_comb \inst|nios2|F_ic_data_rd_addr_nxt[2]~8 (
	.dataa(\inst|nios2|D_br_taken_waddr_partial [2]),
	.datab(\inst|nios2|F_pc[10]~1_combout ),
	.datac(\inst|nios2|D_pc [2]),
	.datad(\inst|nios2|F_pc[10]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_data_rd_addr_nxt[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_data_rd_addr_nxt[2]~8 .lut_mask = 16'hFC22;
defparam \inst|nios2|F_ic_data_rd_addr_nxt[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N4
cycloneive_lcell_comb \inst|nios2|F_ic_data_rd_addr_nxt[2]~9 (
	.dataa(\inst|nios2|D_iw [8]),
	.datab(\inst|nios2|F_pc[10]~1_combout ),
	.datac(\inst|nios2|F_pc_plus_one[2]~4_combout ),
	.datad(\inst|nios2|F_ic_data_rd_addr_nxt[2]~8_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_data_rd_addr_nxt[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_data_rd_addr_nxt[2]~9 .lut_mask = 16'hBBC0;
defparam \inst|nios2|F_ic_data_rd_addr_nxt[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N14
cycloneive_lcell_comb \inst|nios2|F_pc_nxt~15 (
	.dataa(\inst|nios2|F_pc[10]~0_combout ),
	.datab(\inst|nios2|F_pc[10]~1_combout ),
	.datac(\inst|nios2|Add1~10_combout ),
	.datad(\inst|nios2|F_pc_plus_one[14]~28_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_pc_nxt~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_pc_nxt~15 .lut_mask = 16'hDC98;
defparam \inst|nios2|F_pc_nxt~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N18
cycloneive_lcell_comb \inst|nios2|F_pc_nxt~16 (
	.dataa(\inst|nios2|F_pc[10]~0_combout ),
	.datab(\inst|nios2|F_pc_nxt~15_combout ),
	.datac(\inst|nios2|D_pc [14]),
	.datad(\inst|nios2|D_iw [20]),
	.cin(gnd),
	.combout(\inst|nios2|F_pc_nxt~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_pc_nxt~16 .lut_mask = 16'hEC64;
defparam \inst|nios2|F_pc_nxt~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N6
cycloneive_lcell_comb \inst|nios2|F_ctrl_br~0 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [0]),
	.datab(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datac(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.datad(\inst|nios2|F_iw[12]~7_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ctrl_br~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ctrl_br~0 .lut_mask = 16'h4000;
defparam \inst|nios2|F_ctrl_br~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneive_lcell_comb \inst|nios2|D_ctrl_flush_pipe_always~1 (
	.dataa(\inst|nios2|D_iw [12]),
	.datab(\inst|nios2|D_iw [14]),
	.datac(\inst|nios2|D_iw [11]),
	.datad(\inst|nios2|D_iw [16]),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_flush_pipe_always~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_flush_pipe_always~1 .lut_mask = 16'hC084;
defparam \inst|nios2|D_ctrl_flush_pipe_always~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N10
cycloneive_lcell_comb \inst|nios2|ic_fill_ap_cnt_nxt[2]~1 (
	.dataa(\inst|nios2|ic_fill_req_accepted~combout ),
	.datab(\inst|nios2|ic_fill_ap_cnt [0]),
	.datac(\inst|nios2|ic_fill_ap_cnt [2]),
	.datad(\inst|nios2|ic_fill_ap_cnt [1]),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_ap_cnt_nxt[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_ap_cnt_nxt[2]~1 .lut_mask = 16'h28A0;
defparam \inst|nios2|ic_fill_ap_cnt_nxt[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N17
dffeas \inst|nios2|D_pc_plus_one[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_pc_plus_one[8]~16_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_pc_plus_one [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_pc_plus_one[8] .is_wysiwyg = "true";
defparam \inst|nios2|D_pc_plus_one[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N28
cycloneive_lcell_comb \inst|nios2|D_extra_pc[8]~7 (
	.dataa(\inst|nios2|E_ctrl_br_cond_nxt~1_combout ),
	.datab(\inst|nios2|D_br_taken_waddr_partial [8]),
	.datac(\inst|nios2|D_pc_plus_one [8]),
	.datad(\inst|nios2|D_bht_data [1]),
	.cin(gnd),
	.combout(\inst|nios2|D_extra_pc[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_extra_pc[8]~7 .lut_mask = 16'hD8F0;
defparam \inst|nios2|D_extra_pc[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N7
dffeas \inst|nios2|A_dc_xfer_rd_data_active (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_rd_data_active~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_rd_data_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_rd_data_active .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_rd_data_active .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N5
dffeas \inst|nios2|D_pc_plus_one[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_pc_plus_one[2]~4_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_pc_plus_one [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_pc_plus_one[2] .is_wysiwyg = "true";
defparam \inst|nios2|D_pc_plus_one[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N2
cycloneive_lcell_comb \inst|nios2|D_extra_pc[2]~10 (
	.dataa(\inst|nios2|D_br_taken_waddr_partial [2]),
	.datab(\inst|nios2|D_pc_plus_one [2]),
	.datac(\inst|nios2|E_ctrl_br_cond_nxt~1_combout ),
	.datad(\inst|nios2|D_bht_data [1]),
	.cin(gnd),
	.combout(\inst|nios2|D_extra_pc[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_extra_pc[2]~10 .lut_mask = 16'hACCC;
defparam \inst|nios2|D_extra_pc[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N7
dffeas \inst|nios2|D_pc_plus_one[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_pc_plus_one[3]~6_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_pc_plus_one [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_pc_plus_one[3] .is_wysiwyg = "true";
defparam \inst|nios2|D_pc_plus_one[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y31_N27
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|resetlatch (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|resetlatch~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|resetlatch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|resetlatch .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|resetlatch .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y32_N15
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[17] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[17] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N26
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~51 (
	.dataa(gnd),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [17]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [17]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~51 .lut_mask = 16'hF0CC;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N30
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|cfgdout[16]~0 (
	.dataa(gnd),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [4]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [3]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|cfgdout[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|cfgdout[16]~0 .lut_mask = 16'hF3FC;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|cfgdout[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N18
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~6 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [36]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [24]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~6 .lut_mask = 16'hF0B0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N16
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|probepresent~0 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [18]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [19]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|probepresent~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|probepresent~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|probepresent~0 .lut_mask = 16'hDCDC;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|probepresent~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N4
cycloneive_lcell_comb \inst|nios2|M_valid_mem_d1~0 (
	.dataa(gnd),
	.datab(\inst|nios2|M_valid_from_E~q ),
	.datac(gnd),
	.datad(\inst|nios2|M_ctrl_ld_st~q ),
	.cin(gnd),
	.combout(\inst|nios2|M_valid_mem_d1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_valid_mem_d1~0 .lut_mask = 16'hCC00;
defparam \inst|nios2|M_valid_mem_d1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N10
cycloneive_lcell_comb \inst|nios2|A_regnum_b_cmp_F~0 (
	.dataa(\inst|nios2|A_dst_regnum_from_M [0]),
	.datab(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [22]),
	.datac(\inst|nios2|A_dst_regnum_from_M [1]),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\inst|nios2|A_regnum_b_cmp_F~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_regnum_b_cmp_F~0 .lut_mask = 16'h9009;
defparam \inst|nios2|A_regnum_b_cmp_F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N0
cycloneive_lcell_comb \inst|nios2|A_regnum_b_cmp_F~1 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [24]),
	.datab(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [25]),
	.datac(\inst|nios2|A_dst_regnum_from_M [3]),
	.datad(\inst|nios2|A_dst_regnum_from_M [2]),
	.cin(gnd),
	.combout(\inst|nios2|A_regnum_b_cmp_F~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_regnum_b_cmp_F~1 .lut_mask = 16'h8241;
defparam \inst|nios2|A_regnum_b_cmp_F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N22
cycloneive_lcell_comb \inst|nios2|A_regnum_b_cmp_F~2 (
	.dataa(gnd),
	.datab(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [26]),
	.datac(\inst|nios2|A_dst_regnum_from_M [4]),
	.datad(\inst|nios2|A_wr_dst_reg_from_M~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_regnum_b_cmp_F~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_regnum_b_cmp_F~2 .lut_mask = 16'h00C3;
defparam \inst|nios2|A_regnum_b_cmp_F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N10
cycloneive_lcell_comb \inst|nios2|A_regnum_b_cmp_F~3 (
	.dataa(\inst|nios2|A_regnum_b_cmp_F~1_combout ),
	.datab(\inst|nios2|A_regnum_b_cmp_F~0_combout ),
	.datac(gnd),
	.datad(\inst|nios2|A_regnum_b_cmp_F~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_regnum_b_cmp_F~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_regnum_b_cmp_F~3 .lut_mask = 16'h8800;
defparam \inst|nios2|A_regnum_b_cmp_F~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N30
cycloneive_lcell_comb \inst|nios2|M_regnum_b_cmp_F~0 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [22]),
	.datab(\inst|nios2|M_dst_regnum [0]),
	.datac(\inst|nios2|M_dst_regnum [1]),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\inst|nios2|M_regnum_b_cmp_F~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_regnum_b_cmp_F~0 .lut_mask = 16'h9009;
defparam \inst|nios2|M_regnum_b_cmp_F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N19
dffeas \inst|nios2|A_rot[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_rot~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot[5] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N0
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~0 (
	.dataa(gnd),
	.datab(\inst|nios2|A_rot_mask [5]),
	.datac(\inst|nios2|A_rot_sel_fill0~q ),
	.datad(\inst|nios2|A_rot_pass0~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~0 .lut_mask = 16'h00FC;
defparam \inst|nios2|A_shift_rot_result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N8
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~1 (
	.dataa(\inst|nios2|A_rot_fill_bit~q ),
	.datab(\inst|nios2|A_shift_rot_result~0_combout ),
	.datac(gnd),
	.datad(\inst|nios2|A_rot [5]),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~1 .lut_mask = 16'hBB88;
defparam \inst|nios2|A_shift_rot_result~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N12
cycloneive_lcell_comb \inst|nios2|M_inst_result[13]~2 (
	.dataa(\inst|nios2|M_ctrl_mem~q ),
	.datab(gnd),
	.datac(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [13]),
	.datad(\inst|nios2|M_alu_result [13]),
	.cin(gnd),
	.combout(\inst|nios2|M_inst_result[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_inst_result[13]~2 .lut_mask = 16'hF5A0;
defparam \inst|nios2|M_inst_result[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N10
cycloneive_lcell_comb \inst|nios2|F_op_roli~0 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [0]),
	.datab(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datac(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.datad(\inst|nios2|F_iw[12]~7_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_op_roli~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_op_roli~0 .lut_mask = 16'h0800;
defparam \inst|nios2|F_op_roli~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N18
cycloneive_lcell_comb \inst|nios2|A_regnum_a_cmp_F~1 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [29]),
	.datab(\inst|nios2|A_dst_regnum_from_M [3]),
	.datac(\inst|nios2|A_dst_regnum_from_M [2]),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [30]),
	.cin(gnd),
	.combout(\inst|nios2|A_regnum_a_cmp_F~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_regnum_a_cmp_F~1 .lut_mask = 16'h8421;
defparam \inst|nios2|A_regnum_a_cmp_F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N8
cycloneive_lcell_comb \inst|nios2|M_regnum_a_cmp_F~0 (
	.dataa(\inst|nios2|M_dst_regnum [1]),
	.datab(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [28]),
	.datac(\inst|nios2|M_dst_regnum [0]),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\inst|nios2|M_regnum_a_cmp_F~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_regnum_a_cmp_F~0 .lut_mask = 16'h9009;
defparam \inst|nios2|M_regnum_a_cmp_F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N25
dffeas \inst|nios2|A_rot[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_rot~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot[4] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N10
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~2 (
	.dataa(\inst|nios2|A_rot_mask [4]),
	.datab(gnd),
	.datac(\inst|nios2|A_rot_pass0~q ),
	.datad(\inst|nios2|A_rot_sel_fill0~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~2 .lut_mask = 16'h0F0A;
defparam \inst|nios2|A_shift_rot_result~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N30
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~3 (
	.dataa(\inst|nios2|A_rot_fill_bit~q ),
	.datab(gnd),
	.datac(\inst|nios2|A_shift_rot_result~2_combout ),
	.datad(\inst|nios2|A_rot [4]),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~3 .lut_mask = 16'hAFA0;
defparam \inst|nios2|A_shift_rot_result~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N5
dffeas \inst|nios2|A_rot[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_rot~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot[3] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N12
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~4 (
	.dataa(gnd),
	.datab(\inst|nios2|A_rot_pass0~q ),
	.datac(\inst|nios2|A_rot_mask [3]),
	.datad(\inst|nios2|A_rot_sel_fill0~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~4 .lut_mask = 16'h3330;
defparam \inst|nios2|A_shift_rot_result~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N10
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~5 (
	.dataa(\inst|nios2|A_rot_fill_bit~q ),
	.datab(gnd),
	.datac(\inst|nios2|A_rot [3]),
	.datad(\inst|nios2|A_shift_rot_result~4_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~5 .lut_mask = 16'hAAF0;
defparam \inst|nios2|A_shift_rot_result~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N15
dffeas \inst|nios2|A_rot[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_rot~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot[2] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N16
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~6 (
	.dataa(gnd),
	.datab(\inst|nios2|A_rot_pass0~q ),
	.datac(\inst|nios2|A_rot_mask [2]),
	.datad(\inst|nios2|A_rot_sel_fill0~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~6 .lut_mask = 16'h3330;
defparam \inst|nios2|A_shift_rot_result~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N26
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~7 (
	.dataa(gnd),
	.datab(\inst|nios2|A_shift_rot_result~6_combout ),
	.datac(\inst|nios2|A_rot [2]),
	.datad(\inst|nios2|A_rot_fill_bit~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~7 .lut_mask = 16'hFC30;
defparam \inst|nios2|A_shift_rot_result~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N20
cycloneive_lcell_comb \inst|nios2|M_inst_result[18]~14 (
	.dataa(\inst|nios2|M_alu_result [18]),
	.datab(\inst|nios2|M_ctrl_mem~q ),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\inst|nios2|M_inst_result[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_inst_result[18]~14 .lut_mask = 16'hEE22;
defparam \inst|nios2|M_inst_result[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N30
cycloneive_lcell_comb \inst|nios2|M_inst_result[2]~15 (
	.dataa(\inst|nios2|M_alu_result [2]),
	.datab(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [2]),
	.datac(gnd),
	.datad(\inst|nios2|M_ctrl_mem~q ),
	.cin(gnd),
	.combout(\inst|nios2|M_inst_result[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_inst_result[2]~15 .lut_mask = 16'hCCAA;
defparam \inst|nios2|M_inst_result[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N11
dffeas \inst|nios2|A_rot[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_rot~4_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot[1] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N20
cycloneive_lcell_comb \inst|nios2|M_inst_result[9]~18 (
	.dataa(gnd),
	.datab(\inst|nios2|M_ctrl_mem~q ),
	.datac(\inst|nios2|M_alu_result [9]),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\inst|nios2|M_inst_result[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_inst_result[9]~18 .lut_mask = 16'hFC30;
defparam \inst|nios2|M_inst_result[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N30
cycloneive_lcell_comb \inst|nios2|M_inst_result[1]~19 (
	.dataa(\inst|nios2|M_alu_result [1]),
	.datab(\inst|nios2|M_ctrl_mem~q ),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\inst|nios2|M_inst_result[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_inst_result[1]~19 .lut_mask = 16'hEE22;
defparam \inst|nios2|M_inst_result[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N11
dffeas \inst|nios2|d_readdata_d1[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux_001|src_data[1]~33_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_readdata_d1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_readdata_d1[1] .is_wysiwyg = "true";
defparam \inst|nios2|d_readdata_d1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N24
cycloneive_lcell_comb \inst|nios2|M_inst_result[24]~20 (
	.dataa(gnd),
	.datab(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [24]),
	.datac(\inst|nios2|M_ctrl_mem~q ),
	.datad(\inst|nios2|M_alu_result [24]),
	.cin(gnd),
	.combout(\inst|nios2|M_inst_result[24]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_inst_result[24]~20 .lut_mask = 16'hCFC0;
defparam \inst|nios2|M_inst_result[24]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N26
cycloneive_lcell_comb \inst|nios2|M_inst_result[8]~21 (
	.dataa(\inst|nios2|M_alu_result [8]),
	.datab(\inst|nios2|M_ctrl_mem~q ),
	.datac(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|M_inst_result[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_inst_result[8]~21 .lut_mask = 16'hE2E2;
defparam \inst|nios2|M_inst_result[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N8
cycloneive_lcell_comb \inst|nios2|M_inst_result~23 (
	.dataa(\inst|nios2|M_ctrl_mem~q ),
	.datab(\inst|nios2|M_alu_result [0]),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\inst|nios2|M_inst_result~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_inst_result~23 .lut_mask = 16'hEE44;
defparam \inst|nios2|M_inst_result~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N23
dffeas \inst|nios2|M_control_reg_rddata[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_control_reg_rddata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_control_reg_rddata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_control_reg_rddata[0] .is_wysiwyg = "true";
defparam \inst|nios2|M_control_reg_rddata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y27_N21
dffeas \inst|nios2|A_rot_mask[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_rot_mask [6]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot_mask [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot_mask[6] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot_mask[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N20
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~14 (
	.dataa(gnd),
	.datab(\inst|nios2|A_rot_pass0~q ),
	.datac(\inst|nios2|A_rot_mask [6]),
	.datad(\inst|nios2|A_rot_sel_fill0~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~14 .lut_mask = 16'h3330;
defparam \inst|nios2|A_shift_rot_result~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N6
cycloneive_lcell_comb \inst|nios2|M_inst_result[6]~31 (
	.dataa(\inst|nios2|M_alu_result [6]),
	.datab(gnd),
	.datac(\inst|nios2|M_ctrl_mem~q ),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\inst|nios2|M_inst_result[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_inst_result[6]~31 .lut_mask = 16'hFA0A;
defparam \inst|nios2|M_inst_result[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N3
dffeas \inst|nios2|d_readdata_d1[22] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux_001|src_data[22]~59_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_readdata_d1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_readdata_d1[22] .is_wysiwyg = "true";
defparam \inst|nios2|d_readdata_d1[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y29_N31
dffeas \inst|nios2|A_mem_baddr[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_alu_result [1]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mem_baddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mem_baddr[1] .is_wysiwyg = "true";
defparam \inst|nios2|A_mem_baddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N30
cycloneive_lcell_comb \inst|nios2|A_slow_ld_data_sign_bit~1 (
	.dataa(\inst|nios2|d_readdata_d1 [23]),
	.datab(\inst|nios2|d_readdata_d1 [7]),
	.datac(\inst|nios2|A_mem_baddr [1]),
	.datad(\inst|nios2|A_slow_ld_data_sign_bit~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_ld_data_sign_bit~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_ld_data_sign_bit~1 .lut_mask = 16'hF0AC;
defparam \inst|nios2|A_slow_ld_data_sign_bit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N11
dffeas \inst|nios2|A_rot[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_rot~8_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot[8] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N28
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~16 (
	.dataa(gnd),
	.datab(\inst|nios2|A_rot_mask [0]),
	.datac(\inst|nios2|A_rot_sel_fill1~q ),
	.datad(\inst|nios2|A_rot_pass1~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~16 .lut_mask = 16'h00FC;
defparam \inst|nios2|A_shift_rot_result~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N0
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~17 (
	.dataa(\inst|nios2|A_rot [8]),
	.datab(\inst|nios2|A_shift_rot_result~16_combout ),
	.datac(gnd),
	.datad(\inst|nios2|A_rot_fill_bit~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~17 .lut_mask = 16'hEE22;
defparam \inst|nios2|A_shift_rot_result~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N22
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~18 (
	.dataa(gnd),
	.datab(\inst|nios2|A_rot_mask [1]),
	.datac(\inst|nios2|A_rot_pass1~q ),
	.datad(\inst|nios2|A_rot_sel_fill1~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~18 .lut_mask = 16'h0F0C;
defparam \inst|nios2|A_shift_rot_result~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N27
dffeas \inst|nios2|M_ctrl_dc_addr_inv (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_ctrl_dc_addr_inv~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_ctrl_dc_addr_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_ctrl_dc_addr_inv .is_wysiwyg = "true";
defparam \inst|nios2|M_ctrl_dc_addr_inv .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N11
dffeas \inst|nios2|M_ctrl_dc_index_inv (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_ctrl_dc_index_inv~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_ctrl_dc_index_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_ctrl_dc_index_inv .is_wysiwyg = "true";
defparam \inst|nios2|M_ctrl_dc_index_inv .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N6
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])))

	.dataa(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8000;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N5
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[21] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[21] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N0
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~53 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [21]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [21]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~53 .lut_mask = 16'hF3C0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N12
cycloneive_lcell_comb \inst|nios2|F_ctrl_unsigned_lo_imm16~0 (
	.dataa(\inst|nios2|F_iw[3]~11_combout ),
	.datab(\inst|nios2|F_iw[4]~12_combout ),
	.datac(\inst|nios2|F_iw[2]~9_combout ),
	.datad(\inst|nios2|F_iw[5]~10_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ctrl_unsigned_lo_imm16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ctrl_unsigned_lo_imm16~0 .lut_mask = 16'h06E0;
defparam \inst|nios2|F_ctrl_unsigned_lo_imm16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N21
dffeas \inst|nios2|A_rot[17] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_rot~11_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot[17] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N20
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~26 (
	.dataa(\inst|nios2|A_rot_mask [7]),
	.datab(\inst|nios2|A_rot_sel_fill1~q ),
	.datac(gnd),
	.datad(\inst|nios2|A_rot_pass1~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~26 .lut_mask = 16'h00EE;
defparam \inst|nios2|A_shift_rot_result~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N27
dffeas \inst|nios2|A_rot[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_rot~14_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot[14] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N4
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~28 (
	.dataa(gnd),
	.datab(\inst|nios2|A_rot_mask [6]),
	.datac(\inst|nios2|A_rot_sel_fill1~q ),
	.datad(\inst|nios2|A_rot_pass1~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~28 .lut_mask = 16'h00FC;
defparam \inst|nios2|A_shift_rot_result~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N24
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~29 (
	.dataa(\inst|nios2|A_rot [14]),
	.datab(\inst|nios2|A_shift_rot_result~28_combout ),
	.datac(gnd),
	.datad(\inst|nios2|A_rot_fill_bit~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~29 .lut_mask = 16'hEE22;
defparam \inst|nios2|A_shift_rot_result~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N30
cycloneive_lcell_comb \inst|nios2|E_ctrl_dc_index_inv~0 (
	.dataa(\inst|nios2|E_iw [4]),
	.datab(gnd),
	.datac(\inst|nios2|E_iw [0]),
	.datad(\inst|nios2|E_iw [2]),
	.cin(gnd),
	.combout(\inst|nios2|E_ctrl_dc_index_inv~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_ctrl_dc_index_inv~0 .lut_mask = 16'h00A0;
defparam \inst|nios2|E_ctrl_dc_index_inv~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N0
cycloneive_lcell_comb \inst|nios2|Equal181~0 (
	.dataa(\inst|nios2|E_ctrl_dc_index_inv~0_combout ),
	.datab(gnd),
	.datac(\inst|nios2|E_iw [5]),
	.datad(\inst|nios2|E_iw [3]),
	.cin(gnd),
	.combout(\inst|nios2|Equal181~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Equal181~0 .lut_mask = 16'h0A00;
defparam \inst|nios2|Equal181~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N23
dffeas \inst|nios2|A_rot[30] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_rot~19_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot[30] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N10
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~38 (
	.dataa(\inst|nios2|A_rot_mask [6]),
	.datab(\inst|nios2|A_rot_sel_fill3~q ),
	.datac(\inst|nios2|A_rot_pass3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~38 .lut_mask = 16'h0E0E;
defparam \inst|nios2|A_shift_rot_result~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N6
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~39 (
	.dataa(\inst|nios2|A_rot [30]),
	.datab(\inst|nios2|A_shift_rot_result~38_combout ),
	.datac(gnd),
	.datad(\inst|nios2|A_rot_fill_bit~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~39 .lut_mask = 16'hEE22;
defparam \inst|nios2|A_shift_rot_result~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N24
cycloneive_lcell_comb \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[5]~2 (
	.dataa(\inst|nios2|A_ctrl_ld_signed~q ),
	.datab(\inst|nios2|d_readdata_d1 [29]),
	.datac(\inst|nios2|A_slow_ld_data_sign_bit~2_combout ),
	.datad(\inst|nios2|A_ld_align_byte2_byte3_fill~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_ld_byte3_data_aligned_nxt[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[5]~2 .lut_mask = 16'hA0CC;
defparam \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N4
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~40 (
	.dataa(gnd),
	.datab(\inst|nios2|A_rot_sel_fill3~q ),
	.datac(\inst|nios2|A_rot_mask [5]),
	.datad(\inst|nios2|A_rot_pass3~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~40 .lut_mask = 16'h00FC;
defparam \inst|nios2|A_shift_rot_result~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N15
dffeas \inst|nios2|A_rot[27] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_rot~22_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot[27] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N2
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~46 (
	.dataa(gnd),
	.datab(\inst|nios2|A_rot_sel_fill3~q ),
	.datac(\inst|nios2|A_rot_mask [2]),
	.datad(\inst|nios2|A_rot_pass3~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~46 .lut_mask = 16'h00FC;
defparam \inst|nios2|A_shift_rot_result~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N13
dffeas \inst|nios2|A_rot[25] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_rot~24_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot[25] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N20
cycloneive_lcell_comb \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[0]~7 (
	.dataa(\inst|nios2|A_slow_ld_data_sign_bit~2_combout ),
	.datab(\inst|nios2|d_readdata_d1 [24]),
	.datac(\inst|nios2|A_ctrl_ld_signed~q ),
	.datad(\inst|nios2|A_ld_align_byte2_byte3_fill~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_ld_byte3_data_aligned_nxt[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[0]~7 .lut_mask = 16'hA0CC;
defparam \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N22
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~50 (
	.dataa(\inst|nios2|A_rot_sel_fill3~q ),
	.datab(gnd),
	.datac(\inst|nios2|A_rot_pass3~q ),
	.datad(\inst|nios2|A_rot_mask [0]),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~50 .lut_mask = 16'h0F0A;
defparam \inst|nios2|A_shift_rot_result~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N12
cycloneive_lcell_comb \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[3]~6 (
	.dataa(\inst|nios2|d_readdata_d1 [19]),
	.datab(\inst|nios2|A_ld_align_byte2_byte3_fill~q ),
	.datac(\inst|nios2|A_slow_ld_data_sign_bit~2_combout ),
	.datad(\inst|nios2|A_ctrl_ld_signed~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_ld_byte2_data_aligned_nxt[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[3]~6 .lut_mask = 16'hE222;
defparam \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N1
dffeas \inst|nios2|A_rot[19] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_rot~30_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot[19] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N26
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~60 (
	.dataa(\inst|nios2|A_rot_mask [3]),
	.datab(gnd),
	.datac(\inst|nios2|A_rot_pass2~q ),
	.datad(\inst|nios2|A_rot_sel_fill2~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~60 .lut_mask = 16'h0F0A;
defparam \inst|nios2|A_shift_rot_result~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N30
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~61 (
	.dataa(\inst|nios2|A_rot_fill_bit~q ),
	.datab(gnd),
	.datac(\inst|nios2|A_shift_rot_result~60_combout ),
	.datad(\inst|nios2|A_rot [19]),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~61 .lut_mask = 16'hAFA0;
defparam \inst|nios2|A_shift_rot_result~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N22
cycloneive_lcell_comb \inst|nios2|F_iw[23]~27 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [23]),
	.datad(\inst|nios2|F_iw[12]~7_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_iw[23]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw[23]~27 .lut_mask = 16'hF000;
defparam \inst|nios2|F_iw[23]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N18
cycloneive_lcell_comb \inst|nios2|F_ctrl_implicit_dst_eretaddr~2 (
	.dataa(\inst|nios2|F_iw[16]~17_combout ),
	.datab(\inst|nios2|F_iw[15]~15_combout ),
	.datac(\inst|nios2|F_iw[14]~37_combout ),
	.datad(\inst|nios2|F_iw[12]~18_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ctrl_implicit_dst_eretaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ctrl_implicit_dst_eretaddr~2 .lut_mask = 16'h0002;
defparam \inst|nios2|F_ctrl_implicit_dst_eretaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N28
cycloneive_lcell_comb \inst|nios2|F_ctrl_implicit_dst_eretaddr~3 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [11]),
	.datab(\inst|nios2|F_iw[12]~7_combout ),
	.datac(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [12]),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\inst|nios2|F_ctrl_implicit_dst_eretaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ctrl_implicit_dst_eretaddr~3 .lut_mask = 16'h0080;
defparam \inst|nios2|F_ctrl_implicit_dst_eretaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N30
cycloneive_lcell_comb \inst|nios2|F_ctrl_implicit_dst_eretaddr~4 (
	.dataa(\inst|nios2|F_ctrl_implicit_dst_eretaddr~3_combout ),
	.datab(\inst|nios2|F_iw[15]~15_combout ),
	.datac(\inst|nios2|F_iw[14]~37_combout ),
	.datad(\inst|nios2|F_ctrl_implicit_dst_eretaddr~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ctrl_implicit_dst_eretaddr~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ctrl_implicit_dst_eretaddr~4 .lut_mask = 16'hFF8A;
defparam \inst|nios2|F_ctrl_implicit_dst_eretaddr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N19
dffeas \inst|nios2|M_iw[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_iw [6]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_iw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_iw[6] .is_wysiwyg = "true";
defparam \inst|nios2|M_iw[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N5
dffeas \inst|nios2|M_ctrl_wrctl_inst (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_op_wrctl~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_ctrl_wrctl_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_ctrl_wrctl_inst .is_wysiwyg = "true";
defparam \inst|nios2|M_ctrl_wrctl_inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N30
cycloneive_lcell_comb \inst|nios2|A_ienable_reg_irq0_nxt~0 (
	.dataa(\inst|nios2|M_iw [6]),
	.datab(gnd),
	.datac(\inst|nios2|M_wrctl_bstatus~0_combout ),
	.datad(\inst|nios2|M_valid_from_E~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_ienable_reg_irq0_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_ienable_reg_irq0_nxt~0 .lut_mask = 16'hA000;
defparam \inst|nios2|A_ienable_reg_irq0_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cycloneive_lcell_comb \inst|nios2|M_wrctl_status (
	.dataa(\inst|nios2|M_ctrl_wrctl_inst~q ),
	.datab(\inst|nios2|M_iw [8]),
	.datac(\inst|nios2|M_iw [6]),
	.datad(\inst|nios2|M_iw [7]),
	.cin(gnd),
	.combout(\inst|nios2|M_wrctl_status~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_wrctl_status .lut_mask = 16'h0002;
defparam \inst|nios2|M_wrctl_status .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneive_lcell_comb \inst|nios2|A_status_reg_pie_inst_nxt~0 (
	.dataa(gnd),
	.datab(\inst|nios2|M_alu_result [0]),
	.datac(\inst|nios2|A_status_reg_pie~q ),
	.datad(\inst|nios2|M_wrctl_status~combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_status_reg_pie_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_status_reg_pie_inst_nxt~0 .lut_mask = 16'hCCF0;
defparam \inst|nios2|A_status_reg_pie_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N13
dffeas \inst|nios2|A_estatus_reg_pie (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_estatus_reg_pie_inst_nxt~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|always132~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_estatus_reg_pie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_estatus_reg_pie .is_wysiwyg = "true";
defparam \inst|nios2|A_estatus_reg_pie .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N7
dffeas \inst|jtag_uart_0|fifo_AF (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|LessThan1~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|fifo_AF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|fifo_AF .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|fifo_AF .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y31_N15
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_ienable[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_ienable[0]~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_ienable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_ienable[0] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_ienable[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N20
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr_nxt[10]~1 (
	.dataa(\inst|nios2|E_ctrl_break~q ),
	.datab(\inst|nios2|E_ctrl_crst~q ),
	.datac(\inst|nios2|E_ctrl_exception~q ),
	.datad(\inst|nios2|E_extra_pc [10]),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr_nxt[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr_nxt[10]~1 .lut_mask = 16'h0100;
defparam \inst|nios2|M_pipe_flush_waddr_nxt[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N0
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr_nxt[5]~5 (
	.dataa(\inst|nios2|E_ctrl_crst~q ),
	.datab(\inst|nios2|E_ctrl_break~q ),
	.datac(\inst|nios2|E_ctrl_exception~q ),
	.datad(\inst|nios2|E_extra_pc [5]),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr_nxt[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr_nxt[5]~5 .lut_mask = 16'h0100;
defparam \inst|nios2|M_pipe_flush_waddr_nxt[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N5
dffeas \inst|nios2|E_pc[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_pc[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_pc[5] .is_wysiwyg = "true";
defparam \inst|nios2|E_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N22
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr_nxt[6]~6 (
	.dataa(\inst|nios2|E_ctrl_crst~q ),
	.datab(\inst|nios2|E_extra_pc [6]),
	.datac(\inst|nios2|E_ctrl_exception~q ),
	.datad(\inst|nios2|E_ctrl_break~q ),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr_nxt[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr_nxt[6]~6 .lut_mask = 16'h0004;
defparam \inst|nios2|M_pipe_flush_waddr_nxt[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N31
dffeas \inst|nios2|E_pc[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_pc[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_pc[6] .is_wysiwyg = "true";
defparam \inst|nios2|E_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N16
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr_nxt[8]~8 (
	.dataa(\inst|nios2|E_ctrl_break~q ),
	.datab(\inst|nios2|E_extra_pc [8]),
	.datac(\inst|nios2|E_ctrl_exception~q ),
	.datad(\inst|nios2|E_ctrl_crst~q ),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr_nxt[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr_nxt[8]~8 .lut_mask = 16'h0004;
defparam \inst|nios2|M_pipe_flush_waddr_nxt[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N27
dffeas \inst|nios2|E_pc[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_pc[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_pc[8] .is_wysiwyg = "true";
defparam \inst|nios2|E_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N26
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr_nxt[1]~13 (
	.dataa(\inst|nios2|E_ctrl_exception~q ),
	.datab(\inst|nios2|E_ctrl_crst~q ),
	.datac(\inst|nios2|E_ctrl_break~q ),
	.datad(\inst|nios2|E_extra_pc [1]),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr_nxt[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr_nxt[1]~13 .lut_mask = 16'h0100;
defparam \inst|nios2|M_pipe_flush_waddr_nxt[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N22
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr_nxt[2]~14 (
	.dataa(\inst|nios2|E_ctrl_exception~q ),
	.datab(\inst|nios2|E_ctrl_crst~q ),
	.datac(\inst|nios2|E_extra_pc [2]),
	.datad(\inst|nios2|E_ctrl_break~q ),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr_nxt[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr_nxt[2]~14 .lut_mask = 16'h0010;
defparam \inst|nios2|M_pipe_flush_waddr_nxt[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N23
dffeas \inst|nios2|E_pc[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_pc[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_pc[2] .is_wysiwyg = "true";
defparam \inst|nios2|E_pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N22
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr_nxt[14]~15 (
	.dataa(\inst|nios2|E_ctrl_crst~q ),
	.datab(\inst|nios2|E_ctrl_exception~q ),
	.datac(\inst|nios2|E_extra_pc [14]),
	.datad(\inst|nios2|E_ctrl_break~q ),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr_nxt[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr_nxt[14]~15 .lut_mask = 16'hEEFE;
defparam \inst|nios2|M_pipe_flush_waddr_nxt[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N30
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr_nxt[14]~16 (
	.dataa(\inst|nios2|E_ctrl_jmp_indirect~q ),
	.datab(\inst|nios2|E_src1 [16]),
	.datac(\inst|nios2|M_pipe_flush_waddr_nxt[14]~15_combout ),
	.datad(\inst|nios2|E_hbreak_req~combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr_nxt[14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr_nxt[14]~16 .lut_mask = 16'h00D8;
defparam \inst|nios2|M_pipe_flush_waddr_nxt[14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N23
dffeas \inst|nios2|M_ctrl_br_cond (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_ctrl_br_cond~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_ctrl_br_cond~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_ctrl_br_cond .is_wysiwyg = "true";
defparam \inst|nios2|M_ctrl_br_cond .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N22
cycloneive_lcell_comb \inst|nios2|M_bht_wr_en_unfiltered (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|M_ctrl_br_cond~q ),
	.datad(\inst|nios2|M_valid_from_E~q ),
	.cin(gnd),
	.combout(\inst|nios2|M_bht_wr_en_unfiltered~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_bht_wr_en_unfiltered .lut_mask = 16'hF000;
defparam \inst|nios2|M_bht_wr_en_unfiltered .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N26
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_addr[1]~2 (
	.dataa(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.datab(\inst|nios2|A_mem_baddr [3]),
	.datac(\inst|nios2|M_alu_result [3]),
	.datad(\inst|nios2|A_en_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_addr[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_addr[1]~2 .lut_mask = 16'hD8F0;
defparam \inst|nios2|dc_data_wr_port_addr[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N22
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_addr[2]~4 (
	.dataa(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.datab(\inst|nios2|A_en_d1~q ),
	.datac(\inst|nios2|M_alu_result [4]),
	.datad(\inst|nios2|A_mem_baddr [4]),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_addr[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_addr[2]~4 .lut_mask = 16'hF870;
defparam \inst|nios2|dc_data_wr_port_addr[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N10
cycloneive_lcell_comb \inst|nios2|dc_data_rd_port_addr[0]~0 (
	.dataa(\inst|nios2|M_alu_result [2]),
	.datab(\inst|nios2|A_dc_xfer_rd_addr_offset [0]),
	.datac(gnd),
	.datad(\inst|nios2|A_dc_xfer_rd_addr_active~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_rd_port_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_rd_port_addr[0]~0 .lut_mask = 16'hCCAA;
defparam \inst|nios2|dc_data_rd_port_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N12
cycloneive_lcell_comb \inst|nios2|dc_data_rd_port_addr[4]~8 (
	.dataa(gnd),
	.datab(\inst|nios2|A_dc_xfer_rd_addr_active~q ),
	.datac(\inst|nios2|M_alu_result [6]),
	.datad(\inst|nios2|A_mem_baddr [6]),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_rd_port_addr[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_rd_port_addr[4]~8 .lut_mask = 16'hFC30;
defparam \inst|nios2|dc_data_rd_port_addr[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N26
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|resetlatch~0 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.datab(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|resetlatch~q ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [24]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|resetlatch~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|resetlatch~0 .lut_mask = 16'h51F1;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|resetlatch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N14
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~15 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [36]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [37]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [17]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~15 .lut_mask = 16'hFB00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N1
dffeas \inst|nios2|d_byteenable[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_byteenable_nxt[2]~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_byteenable[2] .is_wysiwyg = "true";
defparam \inst|nios2|d_byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y32_N11
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[20] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[20] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N22
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~57 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [20]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [20]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~57 .lut_mask = 16'hBB88;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N18
cycloneive_lcell_comb \inst|nios2|A_rot~0 (
	.dataa(gnd),
	.datab(\inst|nios2|M_rot_rn [4]),
	.datac(\inst|nios2|Mn_rot_step2 [5]),
	.datad(\inst|nios2|Mn_rot_step2 [21]),
	.cin(gnd),
	.combout(\inst|nios2|A_rot~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_rot~0 .lut_mask = 16'hFC30;
defparam \inst|nios2|A_rot~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N10
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_payload~1 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_payload~1_combout  = (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q  & (\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0] & 
// \inst|nios2_jtag_debug_module_translator|av_readdata_pre [21]))

	.dataa(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.datab(\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [21]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_payload~1 .lut_mask = 16'h8800;
defparam \inst|rsp_xbar_mux_001|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N24
cycloneive_lcell_comb \inst|nios2|A_rot~1 (
	.dataa(gnd),
	.datab(\inst|nios2|Mn_rot_step2 [4]),
	.datac(\inst|nios2|M_rot_rn [4]),
	.datad(\inst|nios2|Mn_rot_step2 [20]),
	.cin(gnd),
	.combout(\inst|nios2|A_rot~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_rot~1 .lut_mask = 16'hFC0C;
defparam \inst|nios2|A_rot~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N5
dffeas \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|av_readdata[4]~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y31_N21
dffeas \inst|nios2_jtag_debug_module_translator|av_readdata_pre[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[4]~4_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N22
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[4]~22 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[4]~22_combout  = (\inst|nios2_jtag_debug_module_translator|av_readdata_pre [4] & ((\inst|rsp_xbar_demux|src1_valid~combout ) # ((\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [4] & 
// \inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\inst|nios2_jtag_debug_module_translator|av_readdata_pre [4] & (((\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [4] & 
// \inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [4]),
	.datab(\inst|rsp_xbar_demux|src1_valid~combout ),
	.datac(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [4]),
	.datad(\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[4]~22 .lut_mask = 16'hF888;
defparam \inst|rsp_xbar_mux_001|src_data[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N26
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[20]~5 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[20]~5_combout  = (\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a52 )) # (!\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] 
// & ((\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20~portadataout )))

	.dataa(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a52 ),
	.datab(\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a20~portadataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[20]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[20]~5 .lut_mask = 16'hB8B8;
defparam \inst|rsp_xbar_mux|src_data[20]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N25
dffeas \inst|nios2_jtag_debug_module_translator|av_readdata_pre[28] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[28]~7_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[28] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N2
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_payload~6 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_payload~6_combout  = (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q  & (\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0] & 
// \inst|nios2_jtag_debug_module_translator|av_readdata_pre [28]))

	.dataa(gnd),
	.datab(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.datac(\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datad(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [28]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_payload~6 .lut_mask = 16'hC000;
defparam \inst|rsp_xbar_mux_001|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N4
cycloneive_lcell_comb \inst|nios2|A_rot~2 (
	.dataa(\inst|nios2|Mn_rot_step2 [3]),
	.datab(\inst|nios2|M_rot_rn [4]),
	.datac(gnd),
	.datad(\inst|nios2|Mn_rot_step2 [19]),
	.cin(gnd),
	.combout(\inst|nios2|A_rot~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_rot~2 .lut_mask = 16'hEE22;
defparam \inst|nios2|A_rot~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N22
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[27]~20 (
	.dataa(\inst|nios2|M_st_data [27]),
	.datab(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.datac(\inst|nios2|A_st_data [27]),
	.datad(\inst|nios2|A_en_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[27]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[27]~20 .lut_mask = 16'hE2AA;
defparam \inst|nios2|dc_data_wr_port_data[27]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N22
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[19]~27 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[19]~27_combout  = (\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [19]) # 
// ((\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30] & \inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0])))) # (!\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30] & (\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0])))

	.dataa(\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]),
	.datac(\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datad(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [19]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[19]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[19]~27 .lut_mask = 16'hEAC0;
defparam \inst|rsp_xbar_mux_001|src_data[19]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N9
dffeas \inst|nios2_jtag_debug_module_translator|av_readdata_pre[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[11]~9_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N6
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_payload~9 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_payload~9_combout  = (\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0] & (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q  & 
// \inst|nios2_jtag_debug_module_translator|av_readdata_pre [11]))

	.dataa(\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datab(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.datac(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_payload~9 .lut_mask = 16'h8080;
defparam \inst|rsp_xbar_mux_001|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N14
cycloneive_lcell_comb \inst|nios2|A_rot~3 (
	.dataa(\inst|nios2|Mn_rot_step2 [2]),
	.datab(\inst|nios2|M_rot_rn [4]),
	.datac(\inst|nios2|Mn_rot_step2 [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_rot~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_rot~3 .lut_mask = 16'hE2E2;
defparam \inst|nios2|A_rot~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N27
dffeas \inst|nios2|A_st_data[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_st_data [10]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_data[10] .is_wysiwyg = "true";
defparam \inst|nios2|A_st_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N26
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[10]~28 (
	.dataa(\inst|nios2|M_st_data [10]),
	.datab(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.datac(\inst|nios2|A_st_data [10]),
	.datad(\inst|nios2|A_en_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[10]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[10]~28 .lut_mask = 16'hE2AA;
defparam \inst|nios2|dc_data_wr_port_data[10]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N15
dffeas \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|av_readdata[2]~4_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N24
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[2]~29 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[2]~29_combout  = (\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [2]) # 
// ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre [2] & \inst|rsp_xbar_demux|src1_valid~combout )))) # (!\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\inst|nios2_jtag_debug_module_translator|av_readdata_pre [2] & 
// ((\inst|rsp_xbar_demux|src1_valid~combout ))))

	.dataa(\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [2]),
	.datac(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [2]),
	.datad(\inst|rsp_xbar_demux|src1_valid~combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[2]~29 .lut_mask = 16'hECA0;
defparam \inst|rsp_xbar_mux_001|src_data[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N5
dffeas \inst|nios2_jtag_debug_module_translator|av_readdata_pre[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[10]~12_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N10
cycloneive_lcell_comb \inst|nios2|A_rot~4 (
	.dataa(\inst|nios2|Mn_rot_step2 [17]),
	.datab(gnd),
	.datac(\inst|nios2|M_rot_rn [4]),
	.datad(\inst|nios2|Mn_rot_step2 [1]),
	.cin(gnd),
	.combout(\inst|nios2|A_rot~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_rot~4 .lut_mask = 16'hAFA0;
defparam \inst|nios2|A_rot~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N18
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_payload~14 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_payload~14_combout  = (\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0] & (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q  & 
// \inst|nios2_jtag_debug_module_translator|av_readdata_pre [1]))

	.dataa(\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.datad(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [1]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_payload~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_payload~14 .lut_mask = 16'hA000;
defparam \inst|rsp_xbar_mux_001|src_payload~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N9
dffeas \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|av_readdata[1]~5_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N4
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[1]~32 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[1]~32_combout  = (\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [1] & ((\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// ((\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & \inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30])))) # (!\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [1] & 
// (\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & ((\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]))))

	.dataa(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [1]),
	.datab(\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[1]~32 .lut_mask = 16'hECA0;
defparam \inst|rsp_xbar_mux_001|src_data[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N10
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[1]~33 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[1]~33_combout  = (\inst|rsp_xbar_mux_001|src_payload~14_combout ) # ((\inst|rsp_xbar_mux_001|src_data[1]~32_combout ) # ((\inst|rsp_xbar_demux_001|src1_valid~combout  & \inst|rsp_xbar_mux|src_data[1]~16_combout )))

	.dataa(\inst|rsp_xbar_mux_001|src_payload~14_combout ),
	.datab(\inst|rsp_xbar_demux_001|src1_valid~combout ),
	.datac(\inst|rsp_xbar_mux_001|src_data[1]~32_combout ),
	.datad(\inst|rsp_xbar_mux|src_data[1]~16_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[1]~33 .lut_mask = 16'hFEFA;
defparam \inst|rsp_xbar_mux_001|src_data[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N17
dffeas \inst|nios2_jtag_debug_module_translator|av_readdata_pre[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[9]~15_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N6
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_payload~16 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_payload~16_combout  = (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q  & (\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0] & 
// \inst|nios2_jtag_debug_module_translator|av_readdata_pre [9]))

	.dataa(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.datab(\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datac(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_payload~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_payload~16 .lut_mask = 16'h8080;
defparam \inst|rsp_xbar_mux_001|src_payload~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N30
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[8]~44 (
	.dataa(\inst|nios2|A_en_d1~q ),
	.datab(\inst|nios2|M_st_data [8]),
	.datac(\inst|nios2|A_st_data [8]),
	.datad(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[8]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[8]~44 .lut_mask = 16'hE4CC;
defparam \inst|nios2|dc_data_wr_port_data[8]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N21
dffeas \inst|nios2|E_control_reg_rddata[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_control_reg_rddata_muxed[0]~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_control_reg_rddata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_control_reg_rddata[0] .is_wysiwyg = "true";
defparam \inst|nios2|E_control_reg_rddata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N27
dffeas \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|av_readdata[0]~6_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N26
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[0]~38 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[0]~38_combout  = (\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [0]) # 
// ((\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & \inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30])))) # (!\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & ((\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]))))

	.dataa(\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [0]),
	.datad(\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[0]~38 .lut_mask = 16'hECA0;
defparam \inst|rsp_xbar_mux_001|src_data[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N1
dffeas \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|av_readdata[7]~7_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N10
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[7]~43 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[7]~43_combout  = (\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7]) # 
// ((\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & \inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30])))) # (!\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & (\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30])))

	.dataa(\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]),
	.datad(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[7]~43 .lut_mask = 16'hEAC0;
defparam \inst|rsp_xbar_mux_001|src_data[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N10
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[23]~25 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[23]~25_combout  = (\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a55 ))) # (!\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a 
// [0] & (\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23~portadataout ))

	.dataa(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a23~portadataout ),
	.datab(gnd),
	.datac(\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a55 ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[23]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[23]~25 .lut_mask = 16'hFA0A;
defparam \inst|rsp_xbar_mux|src_data[23]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N25
dffeas \inst|nios2_jtag_debug_module_translator|av_readdata_pre[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[15]~22_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y31_N3
dffeas \inst|nios2_jtag_debug_module_translator|av_readdata_pre[31] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[31]~23_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[31] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y27_N25
dffeas \inst|nios2|M_rot_mask[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_rot_mask[6]~7_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_mask [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_mask[6] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_mask[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N6
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[6]~62 (
	.dataa(\inst|nios2|A_en_d1~q ),
	.datab(\inst|nios2|M_st_data [6]),
	.datac(\inst|nios2|A_st_data [6]),
	.datad(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[6]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[6]~62 .lut_mask = 16'hE4CC;
defparam \inst|nios2|dc_data_wr_port_data[6]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N13
dffeas \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|av_readdata[6]~8_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N14
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[6]~47 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[6]~47_combout  = (\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6] & ((\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// ((\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & \inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30])))) # (!\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6] & 
// (\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & ((\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]))))

	.dataa(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6]),
	.datab(\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[6]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[6]~47 .lut_mask = 16'hECA0;
defparam \inst|rsp_xbar_mux_001|src_data[6]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N2
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[22]~49 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[22]~49_combout  = (\inst|rsp_xbar_demux|src1_valid~combout  & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre [22]) # ((\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [22] & 
// \inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\inst|rsp_xbar_demux|src1_valid~combout  & (\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [22] & 
// ((\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\inst|rsp_xbar_demux|src1_valid~combout ),
	.datab(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [22]),
	.datac(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [22]),
	.datad(\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[22]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[22]~49 .lut_mask = 16'hECA0;
defparam \inst|rsp_xbar_mux_001|src_data[22]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N12
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[22]~29 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[22]~29_combout  = (\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a54 ))) # (!\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a 
// [0] & (\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22~portadataout ))

	.dataa(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a22~portadataout ),
	.datab(gnd),
	.datac(\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a54 ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[22]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[22]~29 .lut_mask = 16'hFA0A;
defparam \inst|rsp_xbar_mux|src_data[22]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N27
dffeas \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|jtag_uart_0|woverflow~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N26
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[14]~50 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[14]~50_combout  = (\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30] & ((\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]) # 
// ((\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [14] & \inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30] & 
// (((\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [14] & \inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]),
	.datab(\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [14]),
	.datad(\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[14]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[14]~50 .lut_mask = 16'hF888;
defparam \inst|rsp_xbar_mux_001|src_data[14]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N10
cycloneive_lcell_comb \inst|nios2|A_rot~8 (
	.dataa(gnd),
	.datab(\inst|nios2|M_rot_rn [4]),
	.datac(\inst|nios2|Mn_rot_step2 [8]),
	.datad(\inst|nios2|Mn_rot_step2 [24]),
	.cin(gnd),
	.combout(\inst|nios2|A_rot~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_rot~8 .lut_mask = 16'hFC30;
defparam \inst|nios2|A_rot~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N26
cycloneive_lcell_comb \inst|nios2|E_ctrl_dc_addr_inv~0 (
	.dataa(\inst|nios2|E_iw [4]),
	.datab(\inst|nios2|E_iw [5]),
	.datac(\inst|nios2|E_iw [0]),
	.datad(\inst|nios2|E_iw [2]),
	.cin(gnd),
	.combout(\inst|nios2|E_ctrl_dc_addr_inv~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_ctrl_dc_addr_inv~0 .lut_mask = 16'h0020;
defparam \inst|nios2|E_ctrl_dc_addr_inv~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N10
cycloneive_lcell_comb \inst|nios2|E_ctrl_dc_index_inv~1 (
	.dataa(\inst|nios2|E_iw [4]),
	.datab(\inst|nios2|E_iw [5]),
	.datac(\inst|nios2|E_iw [0]),
	.datad(\inst|nios2|E_iw [2]),
	.cin(gnd),
	.combout(\inst|nios2|E_ctrl_dc_index_inv~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_ctrl_dc_index_inv~1 .lut_mask = 16'h0080;
defparam \inst|nios2|E_ctrl_dc_index_inv~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N4
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~16 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [36]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [21]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~16 .lut_mask = 16'hF0B0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N13
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[7] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N20
cycloneive_lcell_comb \inst|nios2|A_rot~11 (
	.dataa(\inst|nios2|Mn_rot_step2 [17]),
	.datab(gnd),
	.datac(\inst|nios2|M_rot_rn [4]),
	.datad(\inst|nios2|Mn_rot_step2 [1]),
	.cin(gnd),
	.combout(\inst|nios2|A_rot~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_rot~11 .lut_mask = 16'hFA0A;
defparam \inst|nios2|A_rot~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N26
cycloneive_lcell_comb \inst|nios2|A_rot~14 (
	.dataa(gnd),
	.datab(\inst|nios2|M_rot_rn [4]),
	.datac(\inst|nios2|Mn_rot_step2 [30]),
	.datad(\inst|nios2|Mn_rot_step2 [14]),
	.cin(gnd),
	.combout(\inst|nios2|A_rot~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_rot~14 .lut_mask = 16'hF3C0;
defparam \inst|nios2|A_rot~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N22
cycloneive_lcell_comb \inst|nios2|A_rot~19 (
	.dataa(gnd),
	.datab(\inst|nios2|M_rot_rn [4]),
	.datac(\inst|nios2|Mn_rot_step2 [30]),
	.datad(\inst|nios2|Mn_rot_step2 [14]),
	.cin(gnd),
	.combout(\inst|nios2|A_rot~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_rot~19 .lut_mask = 16'hFC30;
defparam \inst|nios2|A_rot~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N14
cycloneive_lcell_comb \inst|nios2|A_rot~22 (
	.dataa(\inst|nios2|M_rot_rn [4]),
	.datab(\inst|nios2|Mn_rot_step2 [11]),
	.datac(gnd),
	.datad(\inst|nios2|Mn_rot_step2 [27]),
	.cin(gnd),
	.combout(\inst|nios2|A_rot~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_rot~22 .lut_mask = 16'hDD88;
defparam \inst|nios2|A_rot~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N12
cycloneive_lcell_comb \inst|nios2|A_rot~24 (
	.dataa(gnd),
	.datab(\inst|nios2|M_rot_rn [4]),
	.datac(\inst|nios2|Mn_rot_step2 [9]),
	.datad(\inst|nios2|Mn_rot_step2 [25]),
	.cin(gnd),
	.combout(\inst|nios2|A_rot~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_rot~24 .lut_mask = 16'hF3C0;
defparam \inst|nios2|A_rot~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N0
cycloneive_lcell_comb \inst|nios2|A_rot~30 (
	.dataa(\inst|nios2|Mn_rot_step2 [3]),
	.datab(\inst|nios2|M_rot_rn [4]),
	.datac(gnd),
	.datad(\inst|nios2|Mn_rot_step2 [19]),
	.cin(gnd),
	.combout(\inst|nios2|A_rot~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_rot~30 .lut_mask = 16'hBB88;
defparam \inst|nios2|A_rot~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N10
cycloneive_lcell_comb \inst|nios2|D_ctrl_exception~1 (
	.dataa(gnd),
	.datab(\inst|nios2|D_iw [12]),
	.datac(\inst|nios2|D_iw [16]),
	.datad(\inst|nios2|D_iw [11]),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_exception~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_exception~1 .lut_mask = 16'h3C30;
defparam \inst|nios2|D_ctrl_exception~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N9
dffeas \inst|nios2|E_iw[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|D_iw [6]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_iw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_iw[6] .is_wysiwyg = "true";
defparam \inst|nios2|E_iw[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N4
cycloneive_lcell_comb \inst|nios2|E_op_wrctl (
	.dataa(\inst|nios2|E_iw [12]),
	.datab(\inst|nios2|Equal209~1_combout ),
	.datac(\inst|nios2|E_iw [14]),
	.datad(\inst|nios2|E_op_rdctl~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_op_wrctl~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_op_wrctl .lut_mask = 16'h8000;
defparam \inst|nios2|E_op_wrctl .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N22
cycloneive_lcell_comb \inst|nios2|M_wrctl_estatus (
	.dataa(\inst|nios2|M_iw [6]),
	.datab(\inst|nios2|M_iw [7]),
	.datac(\inst|nios2|M_iw [8]),
	.datad(\inst|nios2|M_ctrl_wrctl_inst~q ),
	.cin(gnd),
	.combout(\inst|nios2|M_wrctl_estatus~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_wrctl_estatus .lut_mask = 16'h0200;
defparam \inst|nios2|M_wrctl_estatus .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cycloneive_lcell_comb \inst|nios2|A_estatus_reg_pie_inst_nxt~0 (
	.dataa(\inst|nios2|M_wrctl_estatus~combout ),
	.datab(\inst|nios2|M_alu_result [0]),
	.datac(\inst|nios2|M_ctrl_exception~q ),
	.datad(\inst|nios2|A_estatus_reg_pie~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_estatus_reg_pie_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_estatus_reg_pie_inst_nxt~0 .lut_mask = 16'h0D08;
defparam \inst|nios2|A_estatus_reg_pie_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cycloneive_lcell_comb \inst|nios2|A_estatus_reg_pie_inst_nxt~1 (
	.dataa(\inst|nios2|A_estatus_reg_pie_inst_nxt~0_combout ),
	.datab(\inst|nios2|M_ctrl_exception~q ),
	.datac(\inst|nios2|A_status_reg_pie~q ),
	.datad(\inst|nios2|M_ctrl_crst~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_estatus_reg_pie_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_estatus_reg_pie_inst_nxt~1 .lut_mask = 16'h00EA;
defparam \inst|nios2|A_estatus_reg_pie_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N28
cycloneive_lcell_comb \inst|jtag_uart_0|LessThan1~0 (
// Equation(s):
// \inst|jtag_uart_0|LessThan1~0_combout  = (\inst|jtag_uart_0|Add0~4_combout  & ((\inst|jtag_uart_0|Add0~0_combout ) # ((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]) # 
// (\inst|jtag_uart_0|Add0~2_combout ))))

	.dataa(\inst|jtag_uart_0|Add0~4_combout ),
	.datab(\inst|jtag_uart_0|Add0~0_combout ),
	.datac(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(\inst|jtag_uart_0|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|LessThan1~0 .lut_mask = 16'hAAA8;
defparam \inst|jtag_uart_0|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N30
cycloneive_lcell_comb \inst|jtag_uart_0|LessThan1~1 (
// Equation(s):
// \inst|jtag_uart_0|LessThan1~1_combout  = (\inst|jtag_uart_0|Add0~6_combout ) # (\inst|jtag_uart_0|Add0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|jtag_uart_0|Add0~6_combout ),
	.datad(\inst|jtag_uart_0|Add0~8_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|LessThan1~1 .lut_mask = 16'hFFF0;
defparam \inst|jtag_uart_0|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N6
cycloneive_lcell_comb \inst|jtag_uart_0|LessThan1~2 (
// Equation(s):
// \inst|jtag_uart_0|LessThan1~2_combout  = (!\inst|jtag_uart_0|LessThan1~0_combout  & (!\inst|jtag_uart_0|Add0~10_combout  & (!\inst|jtag_uart_0|LessThan1~1_combout  & \inst|jtag_uart_0|Add0~12_combout )))

	.dataa(\inst|jtag_uart_0|LessThan1~0_combout ),
	.datab(\inst|jtag_uart_0|Add0~10_combout ),
	.datac(\inst|jtag_uart_0|LessThan1~1_combout ),
	.datad(\inst|jtag_uart_0|Add0~12_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|LessThan1~2 .lut_mask = 16'h0100;
defparam \inst|jtag_uart_0|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N0
cycloneive_lcell_comb \inst|nios2|d_byteenable_nxt[2]~2 (
	.dataa(\inst|nios2|A_mem_bypass_pending~combout ),
	.datab(\inst|nios2|d_byteenable_nxt[0]~0_combout ),
	.datac(\inst|nios2|M_mem_byte_en [2]),
	.datad(\inst|nios2|A_mem_byte_en [2]),
	.cin(gnd),
	.combout(\inst|nios2|d_byteenable_nxt[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_byteenable_nxt[2]~2 .lut_mask = 16'hFB73;
defparam \inst|nios2|d_byteenable_nxt[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N10
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~19 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [36]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [20]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [37]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~19 .lut_mask = 16'hC8CC;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N16
cycloneive_lcell_comb \inst|nios2|Add8~2 (
	.dataa(gnd),
	.datab(\inst|nios2|E_ctrl_shift_rot_right~q ),
	.datac(\inst|nios2|E_src2 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|Add8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add8~2 .lut_mask = 16'h3C3C;
defparam \inst|nios2|Add8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N3
dffeas \inst|nios2|E_ctrl_rot (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_ctrl_rot~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_ctrl_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_ctrl_rot .is_wysiwyg = "true";
defparam \inst|nios2|E_ctrl_rot .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N22
cycloneive_lcell_comb \inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node[1]~0 (
// Equation(s):
// \inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node[1]~0_combout  = (!\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\inst|cmd_xbar_mux_001|WideOr1~combout  & (\inst|cmd_xbar_mux_001|saved_grant [1] 
// & \inst|nios2|d_write~q )))

	.dataa(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(\inst|cmd_xbar_mux_001|WideOr1~combout ),
	.datac(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\inst|nios2|d_write~q ),
	.cin(gnd),
	.combout(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node[1]~0 .lut_mask = 16'h4000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N28
cycloneive_lcell_comb \inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node[1]~1 (
// Equation(s):
// \inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout  = (\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node[1]~0_combout  & \inst|cmd_xbar_mux_001|src_data [51])

	.dataa(gnd),
	.datab(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node[1]~0_combout ),
	.datac(gnd),
	.datad(\inst|cmd_xbar_mux_001|src_data [51]),
	.cin(gnd),
	.combout(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node[1]~1 .lut_mask = 16'hCC00;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N24
cycloneive_lcell_comb \inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node[0] (
// Equation(s):
// \inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0] = (\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node[1]~0_combout  & !\inst|cmd_xbar_mux_001|src_data [51])

	.dataa(gnd),
	.datab(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node[1]~0_combout ),
	.datac(gnd),
	.datad(\inst|cmd_xbar_mux_001|src_data [51]),
	.cin(gnd),
	.combout(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.cout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node[0] .lut_mask = 16'h00CC;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N19
dffeas \inst|nios2|E_src2_reg[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2[12]~12_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[12] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N4
cycloneive_lcell_comb \inst|jtag_uart_0|av_readdata[4]~2 (
// Equation(s):
// \inst|jtag_uart_0|av_readdata[4]~2_combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] & \inst|jtag_uart_0|read_0~q )

	.dataa(gnd),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4]),
	.datac(\inst|jtag_uart_0|read_0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|av_readdata[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|av_readdata[4]~2 .lut_mask = 16'hC0C0;
defparam \inst|jtag_uart_0|av_readdata[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N20
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[4]~4 (
	.dataa(\inst|cmd_xbar_mux|src_data [46]),
	.datab(gnd),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [4]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[4]~4 .lut_mask = 16'hF5A0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N24
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[28]~7 (
	.dataa(gnd),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(\inst|cmd_xbar_mux|src_data [46]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[28]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[28]~7 .lut_mask = 16'hFC0C;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[28]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N8
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[11]~9 (
	.dataa(\inst|cmd_xbar_mux|src_data [46]),
	.datab(gnd),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [11]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[11]~9 .lut_mask = 16'hF5A0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N5
dffeas \inst|nios2|E_src2_reg[18] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src2_reg[18]~93_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[18] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N14
cycloneive_lcell_comb \inst|jtag_uart_0|av_readdata[2]~4 (
// Equation(s):
// \inst|jtag_uart_0|av_readdata[2]~4_combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] & \inst|jtag_uart_0|read_0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2]),
	.datad(\inst|jtag_uart_0|read_0~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|av_readdata[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|av_readdata[2]~4 .lut_mask = 16'hF000;
defparam \inst|jtag_uart_0|av_readdata[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N4
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[10]~12 (
	.dataa(\inst|cmd_xbar_mux|src_data [46]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[10]~12 .lut_mask = 16'hDD88;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N8
cycloneive_lcell_comb \inst|jtag_uart_0|av_readdata[1]~5 (
// Equation(s):
// \inst|jtag_uart_0|av_readdata[1]~5_combout  = (\inst|jtag_uart_0|read_0~q  & (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1])) # (!\inst|jtag_uart_0|read_0~q  & ((\inst|jtag_uart_0|ien_AE~q )))

	.dataa(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1]),
	.datab(\inst|jtag_uart_0|ien_AE~q ),
	.datac(\inst|jtag_uart_0|read_0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|av_readdata[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|av_readdata[1]~5 .lut_mask = 16'hACAC;
defparam \inst|jtag_uart_0|av_readdata[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N16
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[9]~15 (
	.dataa(\inst|cmd_xbar_mux|src_data [46]),
	.datab(gnd),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [9]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[9]~15 .lut_mask = 16'hF5A0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N14
cycloneive_lcell_comb \inst|nios2|D_control_reg_rddata_muxed[0]~0 (
	.dataa(\inst|nios2|A_bstatus_reg_pie~q ),
	.datab(\inst|nios2|D_iw [6]),
	.datac(\inst|nios2|A_ienable_reg_irq0~q ),
	.datad(\inst|nios2|D_iw [7]),
	.cin(gnd),
	.combout(\inst|nios2|D_control_reg_rddata_muxed[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_control_reg_rddata_muxed[0]~0 .lut_mask = 16'hE2CC;
defparam \inst|nios2|D_control_reg_rddata_muxed[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N0
cycloneive_lcell_comb \inst|nios2|D_control_reg_rddata_muxed[0]~1 (
	.dataa(\inst|nios2|A_status_reg_pie~q ),
	.datab(\inst|nios2|D_iw [8]),
	.datac(\inst|nios2|D_control_reg_rddata_muxed[0]~0_combout ),
	.datad(\inst|nios2|A_ipending_reg_irq0~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_control_reg_rddata_muxed[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_control_reg_rddata_muxed[0]~1 .lut_mask = 16'hCEC2;
defparam \inst|nios2|D_control_reg_rddata_muxed[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N20
cycloneive_lcell_comb \inst|nios2|D_control_reg_rddata_muxed[0]~2 (
	.dataa(\inst|nios2|D_iw [7]),
	.datab(\inst|nios2|D_control_reg_rddata_muxed[0]~1_combout ),
	.datac(\inst|nios2|D_control_reg_rddata_muxed[0]~0_combout ),
	.datad(\inst|nios2|A_estatus_reg_pie~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_control_reg_rddata_muxed[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_control_reg_rddata_muxed[0]~2 .lut_mask = 16'h3424;
defparam \inst|nios2|D_control_reg_rddata_muxed[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N22
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~1 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~0_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~1_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_ienable [0]),
	.datad(\inst|cmd_xbar_mux|src_data [38]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~1 .lut_mask = 16'h0800;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N26
cycloneive_lcell_comb \inst|jtag_uart_0|av_readdata[0]~6 (
// Equation(s):
// \inst|jtag_uart_0|av_readdata[0]~6_combout  = (\inst|jtag_uart_0|read_0~q  & ((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0]))) # (!\inst|jtag_uart_0|read_0~q  & (\inst|jtag_uart_0|ien_AF~q ))

	.dataa(\inst|jtag_uart_0|ien_AF~q ),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0]),
	.datac(gnd),
	.datad(\inst|jtag_uart_0|read_0~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|av_readdata[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|av_readdata[0]~6 .lut_mask = 16'hCCAA;
defparam \inst|jtag_uart_0|av_readdata[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N19
dffeas \inst|nios2|E_src2_reg[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2[15]~15_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[15] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N0
cycloneive_lcell_comb \inst|jtag_uart_0|av_readdata[7]~7 (
// Equation(s):
// \inst|jtag_uart_0|av_readdata[7]~7_combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7] & \inst|jtag_uart_0|read_0~q )

	.dataa(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart_0|read_0~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|av_readdata[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|av_readdata[7]~7 .lut_mask = 16'hAA00;
defparam \inst|jtag_uart_0|av_readdata[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N24
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[15]~22 (
	.dataa(\inst|cmd_xbar_mux|src_data [46]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [15]),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[15]~22 .lut_mask = 16'hDD88;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N2
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[31]~23 (
	.dataa(\inst|cmd_xbar_mux|src_data [46]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [31]),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[31]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[31]~23 .lut_mask = 16'hDD88;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[31]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N24
cycloneive_lcell_comb \inst|nios2|E_rot_mask[6]~7 (
	.dataa(\inst|nios2|E_src2 [1]),
	.datab(\inst|nios2|E_ctrl_shift_rot_right~q ),
	.datac(\inst|nios2|E_src2 [2]),
	.datad(\inst|nios2|E_src2 [0]),
	.cin(gnd),
	.combout(\inst|nios2|E_rot_mask[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_rot_mask[6]~7 .lut_mask = 16'hE8C8;
defparam \inst|nios2|E_rot_mask[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N5
dffeas \inst|nios2|E_src2_reg[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2[14]~14_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[14] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N12
cycloneive_lcell_comb \inst|jtag_uart_0|av_readdata[6]~8 (
// Equation(s):
// \inst|jtag_uart_0|av_readdata[6]~8_combout  = (\inst|jtag_uart_0|read_0~q  & \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6])

	.dataa(gnd),
	.datab(\inst|jtag_uart_0|read_0~q ),
	.datac(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|av_readdata[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|av_readdata[6]~8 .lut_mask = 16'hC0C0;
defparam \inst|jtag_uart_0|av_readdata[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N9
dffeas \inst|jtag_uart_0|woverflow (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|woverflow~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|woverflow~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|woverflow .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|woverflow .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N13
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[2] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N12
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~22 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [37]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [7]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~22 .lut_mask = 16'hF0B0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N13
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate2 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate2 .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate2 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N23
dffeas \inst|nios2|A_mul_src1[14]~_Duplicate_1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_src1_nxt[14]~14_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_src1[14]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_src1[14]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_src1[14]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N23
dffeas \inst|nios2|A_mul_src1[15]~_Duplicate_1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_src1_nxt[15]~15_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_src1[15]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_src1[15]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_src1[15]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N2
cycloneive_lcell_comb \inst|nios2|D_ctrl_rot~0 (
	.dataa(\inst|nios2|Equal154~6_combout ),
	.datab(\inst|nios2|Equal171~0_combout ),
	.datac(\inst|nios2|D_iw [15]),
	.datad(\inst|nios2|Equal171~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_rot~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_rot~0 .lut_mask = 16'h0800;
defparam \inst|nios2|D_ctrl_rot~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N8
cycloneive_lcell_comb \inst|jtag_uart_0|woverflow~0 (
// Equation(s):
// \inst|jtag_uart_0|woverflow~0_combout  = (\inst|nios2|d_address_offset_field [0] & (((\inst|jtag_uart_0|woverflow~q )))) # (!\inst|nios2|d_address_offset_field [0] & ((\inst|jtag_uart_0|always2~0_combout  & 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q )) # (!\inst|jtag_uart_0|always2~0_combout  & ((\inst|jtag_uart_0|woverflow~q )))))

	.dataa(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(\inst|nios2|d_address_offset_field [0]),
	.datac(\inst|jtag_uart_0|woverflow~q ),
	.datad(\inst|jtag_uart_0|always2~0_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|woverflow~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|woverflow~0 .lut_mask = 16'hE2F0;
defparam \inst|jtag_uart_0|woverflow~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N12
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~10 .lut_mask = 16'hF000;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N1
dffeas \inst|nios2|A_mul_src2[26] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_src2_nxt[26]~26_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_src2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_src2[26] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_src2[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y26_N27
dffeas \inst|nios2|A_dc_rd_data[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[5] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N13
dffeas \inst|nios2|A_dc_rd_data[27] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[27] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N23
dffeas \inst|nios2|A_dc_rd_data[17] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[17] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N31
dffeas \inst|nios2|M_src2[24] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_src2[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src2[24] .is_wysiwyg = "true";
defparam \inst|nios2|M_src2[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y22_N21
dffeas \inst|nios2|M_src2[26] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_src2[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src2[26] .is_wysiwyg = "true";
defparam \inst|nios2|M_src2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N0
cycloneive_lcell_comb \inst|nios2|A_mul_src2_nxt[26]~26 (
	.dataa(\inst|nios2|A_mul_stall~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|M_src2 [26]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src2_nxt[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src2_nxt[26]~26 .lut_mask = 16'h5500;
defparam \inst|nios2|A_mul_src2_nxt[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y26_N23
dffeas \inst|nios2|A_dc_rd_data[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[13] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N27
dffeas \inst|nios2|A_dc_rd_data[20] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[20] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N23
dffeas \inst|nios2|A_dc_rd_data[19] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[19] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N23
dffeas \inst|nios2|A_dc_rd_data[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[11] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N7
dffeas \inst|nios2|A_dc_rd_data[23] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[23] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N23
dffeas \inst|nios2|A_dc_rd_data[22] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[22] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y33_N13
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[11] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N12
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~29 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [37]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [11]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~29 .lut_mask = 16'hF0D0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N22
cycloneive_lcell_comb \inst|limiter_001|response_accepted~4 (
// Equation(s):
// \inst|limiter_001|response_accepted~4_combout  = (\inst|limiter_001|response_accepted~2_combout ) # ((\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q  & (\inst|onchip_memory_s1_translator|read_latency_shift_reg [0] & 
// \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~q )))

	.dataa(\inst|limiter_001|response_accepted~2_combout ),
	.datab(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.datac(\inst|onchip_memory_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~q ),
	.cin(gnd),
	.combout(\inst|limiter_001|response_accepted~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|limiter_001|response_accepted~4 .lut_mask = 16'hEAAA;
defparam \inst|limiter_001|response_accepted~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N10
cycloneive_lcell_comb \inst|nios2|ic_fill_prevent_refill_nxt (
	.dataa(\inst|nios2|D_ic_fill_starting~1_combout ),
	.datab(\inst|nios2|M_valid_from_E~q ),
	.datac(\inst|nios2|ic_fill_prevent_refill~q ),
	.datad(\inst|nios2|M_ctrl_invalidate_i~q ),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_prevent_refill_nxt~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_prevent_refill_nxt .lut_mask = 16'hBAFA;
defparam \inst|nios2|ic_fill_prevent_refill_nxt .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N6
cycloneive_lcell_comb \inst|nios2|D_src2[17]~35 (
	.dataa(\inst|nios2|E_regnum_b_cmp_D~q ),
	.datab(\inst|nios2|D_ctrl_b_is_dst~q ),
	.datac(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.datad(\inst|nios2|D_src2_reg[17]~29_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2[17]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2[17]~35 .lut_mask = 16'h0F02;
defparam \inst|nios2|D_src2[17]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N2
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[22]~59 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[22]~59_combout  = (\inst|rsp_xbar_mux_001|src_data[22]~49_combout ) # ((\inst|onchip_memory_s1_translator|read_latency_shift_reg [0] & (\inst|rsp_xbar_mux|src_data[22]~29_combout  & 
// \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\inst|onchip_memory_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|rsp_xbar_mux_001|src_data[22]~49_combout ),
	.datac(\inst|rsp_xbar_mux|src_data[22]~29_combout ),
	.datad(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[22]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[22]~59 .lut_mask = 16'hECCC;
defparam \inst|rsp_xbar_mux_001|src_data[22]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N2
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~1 (
// Equation(s):
// \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout  = !\inst|cmd_xbar_mux_001|arb|grant[1]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cmd_xbar_mux_001|arb|grant[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~1 .lut_mask = 16'h0F0F;
defparam \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N14
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_ienable[0]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cmd_xbar_mux|src_payload~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_ienable[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_ienable[0]~0 .lut_mask = 16'h0F0F;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_ienable[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: JTAG_X1_Y22_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: FF_X35_Y34_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h3C3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hA5A5;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y36_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y36_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y36_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y36_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y36_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y36_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y36_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .lut_mask = 16'h0002;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 (
	.dataa(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 .lut_mask = 16'hAAC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y36_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y36_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y36_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y36_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 .lut_mask = 16'hFA50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y36_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y36_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y36_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 .lut_mask = 16'hB8B8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y36_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 .lut_mask = 16'hE2E2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y36_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 .lut_mask = 16'h0240;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y34_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 .lut_mask = 16'h0222;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .lut_mask = 16'h2000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .lut_mask = 16'hCCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y36_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 .lut_mask = 16'hCACA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 .lut_mask = 16'hAAF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 .lut_mask = 16'h007F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 .lut_mask = 16'h040C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 .lut_mask = 16'hAAF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 .lut_mask = 16'hCCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 .lut_mask = 16'hF0CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y35_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .lut_mask = 16'h00AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .lut_mask = 16'h3F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .lut_mask = 16'h003F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .lut_mask = 16'hECA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~17 .lut_mask = 16'hFFF7;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .lut_mask = 16'h0003;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .lut_mask = 16'h0002;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .lut_mask = 16'h08AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 .lut_mask = 16'hFFF8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .lut_mask = 16'hF0CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .lut_mask = 16'h00CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 .lut_mask = 16'h0D00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18 .lut_mask = 16'h0A0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .lut_mask = 16'h2CA8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .lut_mask = 16'h0A2B;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N6
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [0]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N24
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [0]),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder .lut_mask = 16'hFF00;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N22
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[13]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|A_dc_rd_data[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N26
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[5]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|A_dc_rd_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N26
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data[20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[20]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_rd_data[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N22
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data[19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[19]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_rd_data[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N12
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data[27]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[27]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_rd_data[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N22
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[11]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_rd_data[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N22
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data[17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[17]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_rd_data[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N6
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data[23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[23]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_rd_data[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N22
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data[22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[22]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_rd_data[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N4
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[1]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N26
cycloneive_lcell_comb \inst|nios2|E_pc[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|D_pc [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|E_pc[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_pc[8]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|E_pc[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N22
cycloneive_lcell_comb \inst|nios2|E_pc[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|D_pc [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|E_pc[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_pc[2]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|E_pc[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N4
cycloneive_lcell_comb \inst|nios2|E_pc[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|D_pc [5]),
	.cin(gnd),
	.combout(\inst|nios2|E_pc[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_pc[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|E_pc[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N30
cycloneive_lcell_comb \inst|nios2|E_pc[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|D_pc [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|E_pc[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_pc[6]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|E_pc[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cycloneive_lcell_comb \inst|nios2|M_iw[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_iw [15]),
	.cin(gnd),
	.combout(\inst|nios2|M_iw[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_iw[15]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_iw[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N12
cycloneive_lcell_comb \inst|nios2|M_iw[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_iw [4]),
	.cin(gnd),
	.combout(\inst|nios2|M_iw[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_iw[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_iw[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N8
cycloneive_lcell_comb \inst|nios2|A_dc_wb_tag[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|A_dc_actual_tag [5]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_wb_tag[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_tag[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_wb_tag[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N20
cycloneive_lcell_comb \inst|nios2|M_src2[26]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2 [26]),
	.cin(gnd),
	.combout(\inst|nios2|M_src2[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_src2[26]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_src2[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N30
cycloneive_lcell_comb \inst|nios2|M_src2[24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2 [24]),
	.cin(gnd),
	.combout(\inst|nios2|M_src2[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_src2[24]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_src2[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N10
cycloneive_lcell_comb \inst|nios2|A_ctrl_dc_addr_wb_inv~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|M_ctrl_dc_addr_wb_inv~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_ctrl_dc_addr_wb_inv~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_ctrl_dc_addr_wb_inv~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_ctrl_dc_addr_wb_inv~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N24
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_active~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|A_dc_xfer_rd_data_active~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_active~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_active~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_xfer_wr_active~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N6
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_rd_data_active~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|A_dc_xfer_rd_addr_active~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_rd_data_active~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_rd_data_active~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_xfer_rd_data_active~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N22
cycloneive_lcell_comb \inst|nios2|M_control_reg_rddata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_control_reg_rddata [0]),
	.cin(gnd),
	.combout(\inst|nios2|M_control_reg_rddata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_control_reg_rddata[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_control_reg_rddata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N12
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate1~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder .lut_mask = 16'hFF00;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N12
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|DRsize.000~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|DRsize.000~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|DRsize.000~feeder .lut_mask = 16'hFFFF;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|DRsize.000~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N15
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .lut_mask = 16'h3C3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .lut_mask = 16'h3300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .lut_mask = 16'hFFFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .lut_mask = 16'hCCC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .lut_mask = 16'hFCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .lut_mask = 16'hF0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y35_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .lut_mask = 16'hFFFB;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .lut_mask = 16'h3300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .lut_mask = 16'hFFFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .lut_mask = 16'hCCC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hCCC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .lut_mask = 16'hFE00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y34_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y34_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y34_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .lut_mask = 16'h5575;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y35_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y35_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y35_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y35_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y35_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y35_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y35_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y35_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y35_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .lut_mask = 16'h0100;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y35_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y35_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .lut_mask = 16'h0040;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y35_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .lut_mask = 16'h0080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y35_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 .lut_mask = 16'hCCEC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y34_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~17_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 .lut_mask = 16'hF111;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y34_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 .lut_mask = 16'hC30C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y34_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y34_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .lut_mask = 16'hCC03;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 .lut_mask = 16'h0888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .lut_mask = 16'hFEFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19 .lut_mask = 16'hFCEC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N0
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.datab(\~GND~combout ),
	.datac(gnd),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.datab(\~GND~combout ),
	.datac(gnd),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0 .lut_mask = 16'h5050;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7 (
	.dataa(\~GND~combout ),
	.datab(\~GND~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7 .lut_mask = 16'hE000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8 .lut_mask = 16'hF4FC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9 .lut_mask = 16'hFF80;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .lut_mask = 16'hA800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N12
cycloneive_lcell_comb \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFFFF;
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7 .lut_mask = 16'h1000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .lut_mask = 16'h5000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6 .lut_mask = 16'h44F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y36_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|ir_out [1]),
	.datab(\~GND~combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 .lut_mask = 16'hEEE2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4 .lut_mask = 16'hD800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 .lut_mask = 16'h2A24;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 .lut_mask = 16'h3CF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y36_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .lut_mask = 16'hEEEF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .lut_mask = 16'h003B;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .lut_mask = 16'hFF08;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .lut_mask = 16'hFFA8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y35_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N16
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0 .lut_mask = 16'hBFBF;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 .lut_mask = 16'h1333;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 .lut_mask = 16'h1300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y36_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 .lut_mask = 16'h0020;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 .lut_mask = 16'hFFCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 .lut_mask = 16'h4080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 .lut_mask = 16'hC0E0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y36_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 .lut_mask = 16'hB8B8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y36_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5 .lut_mask = 16'hD8D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y36_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N4
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~29 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~29 .lut_mask = 16'h0CFF;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N20
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~20 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~20 .lut_mask = 16'h0800;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N6
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_cdr (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_cdr .lut_mask = 16'hF7F7;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_cdr .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N2
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[36]~21 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[36]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[36]~21 .lut_mask = 16'h557D;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[36]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y35_N21
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[37] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[36]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [37]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[37] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N22
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~22 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [37]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~22 .lut_mask = 16'h4000;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y35_N23
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[36] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[36]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [36]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[36] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N16
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[36]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [36]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[36]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N22
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_udr~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_udr~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_udr~0 .lut_mask = 16'h00C0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_udr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y33_N23
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_udr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1 .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y33_N7
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N0
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|sync2_udr~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg [0]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|sync2_udr~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|sync2_udr~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|sync2_udr~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y33_N1
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|sync2_udr (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|sync2_udr~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|sync2_udr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|sync2_udr .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|sync2_udr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N26
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~0 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|sync2_udr~q ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~0 .lut_mask = 16'h00AA;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y33_N27
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y35_N17
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[36] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [36]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[36] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y33_N25
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[37] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [37]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [37]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[37] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N28
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~21 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [36]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [37]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [22]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~21 .lut_mask = 16'hFD00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N2
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_uir~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_uir~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_uir~0 .lut_mask = 16'hC000;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_uir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y33_N3
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_uir~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1 .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N10
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y33_N11
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N28
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|sync2_uir~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|sync2_uir~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|sync2_uir~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|sync2_uir~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y33_N29
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|sync2_uir (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|sync2_uir~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|sync2_uir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|sync2_uir .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|sync2_uir .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N20
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jxuir~0 (
	.dataa(gnd),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|sync2_uir~q ),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jxuir~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jxuir~0 .lut_mask = 16'h3300;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jxuir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y33_N21
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jxuir (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jxuir~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jxuir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jxuir .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jxuir .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y33_N13
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|ir[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jxuir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|ir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|ir[1] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|ir[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y33_N17
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|ir[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jxuir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|ir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|ir[0] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|ir[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N12
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|enable_action_strobe~q ),
	.datab(gnd),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|ir [1]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|ir [0]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0 .lut_mask = 16'h00A0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y31_N29
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[22] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[22] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N14
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~61 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [22]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [22]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~61 .lut_mask = 16'hEE22;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N20
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~9 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [36]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [26]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~9 .lut_mask = 16'hF0B0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N21
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[26] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[26] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y33_N31
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|enable_action_strobe (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|enable_action_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|enable_action_strobe .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|enable_action_strobe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N22
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|Mux37~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|Mux37~0 .lut_mask = 16'h0033;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y34_N23
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|DRsize.100 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|Mux37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|DRsize.100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|DRsize.100 .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|DRsize.100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N18
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[35]~6 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [36]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|DRsize.100~q ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[35]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[35]~6 .lut_mask = 16'hCCAA;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[35]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N16
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|hbreak_enabled~q ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N17
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1 .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N26
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|dreg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~q ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N27
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|dreg[0] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N0
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~23 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~23 .lut_mask = 16'h0400;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N14
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~25 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~24_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|dreg [0]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~23_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~25 .lut_mask = 16'hBAAA;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N19
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[35] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[35]~6_combout ),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [35]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[35] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N25
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[35] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [35]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[35] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N30
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|ir [1]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|ir [0]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|enable_action_strobe~q ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [35]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b .lut_mask = 16'h1000;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N22
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~12 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [37]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [29]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~12 .lut_mask = 16'hF0D0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y33_N23
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[29] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[29] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N20
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~45 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [29]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [29]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~45 .lut_mask = 16'hEE22;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N2
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[30]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [30]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[30]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N3
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[30] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[30] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N8
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~13 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [36]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [37]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [30]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~13 .lut_mask = 16'hFD00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y31_N9
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[30] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[30] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N18
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~32 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_error~q ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|Mux37~0_combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [35]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~32 .lut_mask = 16'hB380;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N10
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[33]~31 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[33]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[33]~31 .lut_mask = 16'h557F;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[33]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N19
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[34] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[33]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [34]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[34] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N12
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~50 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|resetlatch~q ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|Mux37~0_combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [34]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~50 .lut_mask = 16'hB380;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N13
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[33] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[33]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [33]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[33] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N0
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[33]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [33]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[33]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N1
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[33] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [33]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[33] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N10
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~feeder .lut_mask = 16'hFFFF;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N11
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1 .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N16
cycloneive_lcell_comb \inst|cmd_xbar_mux|arb|top_priority_reg[0]~1 (
// Equation(s):
// \inst|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout  = !\inst|cmd_xbar_mux|arb|grant[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cmd_xbar_mux|arb|grant[1]~1_combout ),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|arb|top_priority_reg[0]~1 .lut_mask = 16'h00FF;
defparam \inst|cmd_xbar_mux|arb|top_priority_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cycloneive_io_ibuf \inclk0~input (
	.i(inclk0),
	.ibar(gnd),
	.o(\inclk0~input_o ));
// synopsys translate_off
defparam \inclk0~input .bus_hold = "false";
defparam \inclk0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \inst2|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\inst2|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\inclk0~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst2|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst2|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst2|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst2|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst2|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \inst2|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .c0_low = 3;
defparam \inst2|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \inst2|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \inst2|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \inst2|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst2|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst2|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_multiply_by = 2;
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst2|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \inst2|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \inst2|altpll_component|auto_generated|pll1 .m = 12;
defparam \inst2|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .n = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst2|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst2|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst2|altpll_component|auto_generated|pll1 .pll_compensation_delay = 5780;
defparam \inst2|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \inst2|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst2|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst2|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst2|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N24
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder (
// Equation(s):
// \inst|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout  = \inst|cmd_xbar_mux_001|arb|grant[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cmd_xbar_mux_001|arb|grant[0]~1_combout ),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N30
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|packet_in_progress~0 (
// Equation(s):
// \inst|cmd_xbar_mux_001|packet_in_progress~0_combout  = !\inst|cmd_xbar_mux_001|update_grant~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cmd_xbar_mux_001|update_grant~1_combout ),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|packet_in_progress~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|packet_in_progress~0 .lut_mask = 16'h00FF;
defparam \inst|cmd_xbar_mux_001|packet_in_progress~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N31
dffeas \inst|cmd_xbar_mux_001|packet_in_progress (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cmd_xbar_mux_001|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cmd_xbar_mux_001|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|packet_in_progress .is_wysiwyg = "true";
defparam \inst|cmd_xbar_mux_001|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N5
dffeas \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|rden_b_store (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_stall~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|rden_b_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|rden_b_store .is_wysiwyg = "true";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|rden_b_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N4
cycloneive_lcell_comb \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0~0 (
	.dataa(gnd),
	.datab(\inst|nios2|F_stall~combout ),
	.datac(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|rden_b_store~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0~0 .lut_mask = 16'hFCFC;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N18
cycloneive_lcell_comb \inst|rsp_xbar_demux_001|src0_valid (
// Equation(s):
// \inst|rsp_xbar_demux_001|src0_valid~combout  = (\inst|onchip_memory_s1_translator|read_latency_shift_reg [0] & !\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|onchip_memory_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_demux_001|src0_valid .lut_mask = 16'h00F0;
defparam \inst|rsp_xbar_demux_001|src0_valid .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N23
dffeas \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N22
cycloneive_lcell_comb \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 (
// Equation(s):
// \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout  = (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~q )) # (!\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ((\inst|cmd_xbar_mux|saved_grant [1])))

	.dataa(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~q ),
	.datad(\inst|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .lut_mask = 16'hF5A0;
defparam \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N2
cycloneive_lcell_comb \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout  = (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & 
// ((\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # (!\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0])))

	.dataa(gnd),
	.datab(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datad(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hCF00;
defparam \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N12
cycloneive_lcell_comb \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout  = (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ) # 
// ((\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout  & !\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout ))

	.dataa(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout ),
	.datab(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout ),
	.datac(gnd),
	.datad(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hFF22;
defparam \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N13
dffeas \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N16
cycloneive_lcell_comb \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout  = (\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0]) # 
// (!\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datad(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'hF0FF;
defparam \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N27
dffeas \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N16
cycloneive_lcell_comb \inst|rsp_xbar_demux|src0_valid (
// Equation(s):
// \inst|rsp_xbar_demux|src0_valid~combout  = (\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0] & !\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q )

	.dataa(\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|rsp_xbar_demux|src0_valid~combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_demux|src0_valid .lut_mask = 16'h0A0A;
defparam \inst|rsp_xbar_demux|src0_valid .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N24
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_payload~0 (
// Equation(s):
// \inst|cmd_xbar_mux|src_payload~0_combout  = (\inst|nios2|d_writedata [0] & \inst|cmd_xbar_mux|saved_grant [1])

	.dataa(gnd),
	.datab(\inst|nios2|d_writedata [0]),
	.datac(\inst|cmd_xbar_mux|saved_grant [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_payload~0 .lut_mask = 16'hC0C0;
defparam \inst|cmd_xbar_mux|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y31_N7
dffeas \inst|cmd_xbar_mux|arb|top_priority_reg[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cmd_xbar_mux|arb|grant[0]~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cmd_xbar_mux|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cmd_xbar_mux|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \inst|cmd_xbar_mux|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y27_N15
dffeas \inst|nios2|A_ctrl_shift_rot (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_ctrl_shift_rot~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_ctrl_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_ctrl_shift_rot .is_wysiwyg = "true";
defparam \inst|nios2|A_ctrl_shift_rot .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N7
dffeas \inst|nios2|E_iw[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|D_iw [2]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_iw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_iw[2] .is_wysiwyg = "true";
defparam \inst|nios2|E_iw[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N31
dffeas \inst|nios2|E_iw[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|D_iw [1]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_iw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_iw[1] .is_wysiwyg = "true";
defparam \inst|nios2|E_iw[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N18
cycloneive_lcell_comb \inst|nios2|E_ctrl_ld_signed~0 (
	.dataa(\inst|nios2|E_iw [0]),
	.datab(\inst|nios2|E_iw [2]),
	.datac(\inst|nios2|E_iw [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|E_ctrl_ld_signed~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_ctrl_ld_signed~0 .lut_mask = 16'h8080;
defparam \inst|nios2|E_ctrl_ld_signed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N19
dffeas \inst|nios2|M_ctrl_ld_signed (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_ctrl_ld_signed~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_ctrl_ld_signed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_ctrl_ld_signed .is_wysiwyg = "true";
defparam \inst|nios2|M_ctrl_ld_signed .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y25_N29
dffeas \inst|nios2|A_ctrl_ld_signed (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_ctrl_ld_signed~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_ctrl_ld_signed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_ctrl_ld_signed .is_wysiwyg = "true";
defparam \inst|nios2|A_ctrl_ld_signed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N10
cycloneive_lcell_comb \inst|nios2|D_ctrl_late_result~4 (
	.dataa(\inst|nios2|D_iw [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|D_iw [12]),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_late_result~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_late_result~4 .lut_mask = 16'hAAFF;
defparam \inst|nios2|D_ctrl_late_result~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N2
cycloneive_lcell_comb \inst|nios2|ic_fill_dp_offset_nxt[2]~1 (
	.dataa(\inst|nios2|ic_fill_dp_offset [2]),
	.datab(\inst|nios2|D_ic_fill_starting_d1~q ),
	.datac(\inst|nios2|ic_fill_dp_offset [1]),
	.datad(\inst|nios2|ic_fill_dp_offset [0]),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_dp_offset_nxt[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_dp_offset_nxt[2]~1 .lut_mask = 16'h1222;
defparam \inst|nios2|ic_fill_dp_offset_nxt[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N24
cycloneive_lcell_comb \inst|nios2|ic_fill_dp_offset_nxt[2]~2 (
	.dataa(\inst|nios2|ic_fill_initial_offset [2]),
	.datab(\inst|nios2|D_ic_fill_starting_d1~q ),
	.datac(gnd),
	.datad(\inst|nios2|ic_fill_dp_offset_nxt[2]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_dp_offset_nxt[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_dp_offset_nxt[2]~2 .lut_mask = 16'hFF88;
defparam \inst|nios2|ic_fill_dp_offset_nxt[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N22
cycloneive_lcell_comb \inst|nios2|ic_fill_dp_offset_en~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|i_readdatavalid_d1~q ),
	.datad(\inst|nios2|D_ic_fill_starting_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_dp_offset_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_dp_offset_en~0 .lut_mask = 16'hFFF0;
defparam \inst|nios2|ic_fill_dp_offset_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N25
dffeas \inst|nios2|ic_fill_dp_offset[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|ic_fill_dp_offset_nxt[2]~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|ic_fill_dp_offset_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_dp_offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_dp_offset[2] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_dp_offset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N24
cycloneive_lcell_comb \inst|nios2|ic_tag_wraddress_nxt~1 (
	.dataa(\inst|nios2|D_pc [3]),
	.datab(gnd),
	.datac(\inst|nios2|ic_fill_line [0]),
	.datad(\inst|nios2|D_ic_fill_starting~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|ic_tag_wraddress_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_tag_wraddress_nxt~1 .lut_mask = 16'hAAF0;
defparam \inst|nios2|ic_tag_wraddress_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N25
dffeas \inst|nios2|ic_fill_line[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|ic_tag_wraddress_nxt~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_line [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_line[0] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_line[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N22
cycloneive_lcell_comb \inst|nios2|D_ic_fill_starting~1_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|D_ic_fill_starting~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_ic_fill_starting~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ic_fill_starting~1_wirecell .lut_mask = 16'h00FF;
defparam \inst|nios2|D_ic_fill_starting~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N20
cycloneive_lcell_comb \inst|nios2|ic_tag_wraddress[2]~1 (
	.dataa(\inst|nios2|D_pc [5]),
	.datab(\inst|nios2|ic_fill_line [2]),
	.datac(gnd),
	.datad(\inst|nios2|D_ic_fill_starting~1_wirecell_combout ),
	.cin(gnd),
	.combout(\inst|nios2|ic_tag_wraddress[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_tag_wraddress[2]~1 .lut_mask = 16'hCCAA;
defparam \inst|nios2|ic_tag_wraddress[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y30_N31
dffeas \inst|nios2|ic_fill_line[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|ic_tag_wraddress[2]~1_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_line [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_line[2] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_line[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N8
cycloneive_lcell_comb \inst|nios2|Equal171~0 (
	.dataa(\inst|nios2|D_iw [4]),
	.datab(\inst|nios2|D_iw [1]),
	.datac(\inst|nios2|D_iw [3]),
	.datad(\inst|nios2|D_iw [5]),
	.cin(gnd),
	.combout(\inst|nios2|Equal171~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Equal171~0 .lut_mask = 16'h8000;
defparam \inst|nios2|Equal171~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N20
cycloneive_lcell_comb \inst|nios2|Equal171~2 (
	.dataa(gnd),
	.datab(\inst|nios2|D_iw [2]),
	.datac(\inst|nios2|D_iw [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|Equal171~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Equal171~2 .lut_mask = 16'h0303;
defparam \inst|nios2|Equal171~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
cycloneive_lcell_comb \inst|nios2|D_compare_op[0]~1 (
	.dataa(\inst|nios2|D_iw [14]),
	.datab(\inst|nios2|Equal171~0_combout ),
	.datac(\inst|nios2|D_iw [3]),
	.datad(\inst|nios2|Equal171~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_compare_op[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_compare_op[0]~1 .lut_mask = 16'hB8F0;
defparam \inst|nios2|D_compare_op[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N19
dffeas \inst|nios2|E_compare_op[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_compare_op[0]~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_compare_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_compare_op[0] .is_wysiwyg = "true";
defparam \inst|nios2|E_compare_op[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N18
cycloneive_lcell_comb \inst|nios2|D_op_rdctl~0 (
	.dataa(\inst|nios2|D_iw [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|D_iw [3]),
	.cin(gnd),
	.combout(\inst|nios2|D_op_rdctl~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_op_rdctl~0 .lut_mask = 16'h0055;
defparam \inst|nios2|D_op_rdctl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N20
cycloneive_lcell_comb \inst|nios2|D_op_div (
	.dataa(\inst|nios2|D_iw [0]),
	.datab(\inst|nios2|D_iw [5]),
	.datac(\inst|nios2|D_iw [2]),
	.datad(\inst|nios2|D_op_rdctl~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_op_div~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_op_div .lut_mask = 16'h0100;
defparam \inst|nios2|D_op_div .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N12
cycloneive_lcell_comb \inst|nios2|F_ctrl_ignore_dst (
	.dataa(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [0]),
	.datab(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datac(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.datad(\inst|nios2|F_iw[12]~7_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ctrl_ignore_dst~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ctrl_ignore_dst .lut_mask = 16'h4A00;
defparam \inst|nios2|F_ctrl_ignore_dst .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N13
dffeas \inst|nios2|D_ctrl_ignore_dst (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_ctrl_ignore_dst~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_ctrl_ignore_dst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_ctrl_ignore_dst .is_wysiwyg = "true";
defparam \inst|nios2|D_ctrl_ignore_dst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N14
cycloneive_lcell_comb \inst|nios2|D_wr_dst_reg (
	.dataa(gnd),
	.datab(\inst|nios2|D_wr_dst_reg~0_combout ),
	.datac(gnd),
	.datad(\inst|nios2|D_ctrl_ignore_dst~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_wr_dst_reg~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_wr_dst_reg .lut_mask = 16'h00CC;
defparam \inst|nios2|D_wr_dst_reg .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N15
dffeas \inst|nios2|E_wr_dst_reg_from_D (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_wr_dst_reg~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_wr_dst_reg_from_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_wr_dst_reg_from_D .is_wysiwyg = "true";
defparam \inst|nios2|E_wr_dst_reg_from_D .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N21
dffeas \inst|nios2|E_iw[16] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|D_iw [16]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_iw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_iw[16] .is_wysiwyg = "true";
defparam \inst|nios2|E_iw[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N10
cycloneive_lcell_comb \inst|nios2|F_iw[11]~14 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|F_iw[12]~7_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_iw[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw[11]~14 .lut_mask = 16'hAAFF;
defparam \inst|nios2|F_iw[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N11
dffeas \inst|nios2|D_iw[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_iw[11]~14_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_iw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_iw[11] .is_wysiwyg = "true";
defparam \inst|nios2|D_iw[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cycloneive_lcell_comb \inst|nios2|Equal154~1 (
	.dataa(\inst|nios2|D_iw [13]),
	.datab(\inst|nios2|D_iw [16]),
	.datac(\inst|nios2|D_iw [11]),
	.datad(\inst|nios2|D_iw [12]),
	.cin(gnd),
	.combout(\inst|nios2|Equal154~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Equal154~1 .lut_mask = 16'h0004;
defparam \inst|nios2|Equal154~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N30
cycloneive_lcell_comb \inst|nios2|D_ctrl_alu_force_xor~0 (
	.dataa(\inst|nios2|Equal154~2_combout ),
	.datab(\inst|nios2|D_iw [14]),
	.datac(\inst|nios2|D_iw [15]),
	.datad(\inst|nios2|Equal154~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_alu_force_xor~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_alu_force_xor~0 .lut_mask = 16'h8F88;
defparam \inst|nios2|D_ctrl_alu_force_xor~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N26
cycloneive_lcell_comb \inst|nios2|D_ctrl_alu_force_xor~1 (
	.dataa(\inst|nios2|D_iw [3]),
	.datab(\inst|nios2|D_iw [1]),
	.datac(\inst|nios2|D_iw [2]),
	.datad(\inst|nios2|D_iw [5]),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_alu_force_xor~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_alu_force_xor~1 .lut_mask = 16'h4F08;
defparam \inst|nios2|D_ctrl_alu_force_xor~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N12
cycloneive_lcell_comb \inst|nios2|D_ctrl_alu_force_xor~2 (
	.dataa(\inst|nios2|D_iw [3]),
	.datab(\inst|nios2|D_iw [1]),
	.datac(\inst|nios2|D_iw [2]),
	.datad(\inst|nios2|D_iw [5]),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_alu_force_xor~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_alu_force_xor~2 .lut_mask = 16'h8882;
defparam \inst|nios2|D_ctrl_alu_force_xor~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N30
cycloneive_lcell_comb \inst|nios2|D_ctrl_alu_force_xor~3 (
	.dataa(\inst|nios2|D_iw [4]),
	.datab(\inst|nios2|D_ctrl_alu_force_xor~0_combout ),
	.datac(\inst|nios2|D_ctrl_alu_force_xor~1_combout ),
	.datad(\inst|nios2|D_ctrl_alu_force_xor~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_alu_force_xor~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_alu_force_xor~3 .lut_mask = 16'hDF50;
defparam \inst|nios2|D_ctrl_alu_force_xor~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
cycloneive_lcell_comb \inst|nios2|D_logic_op[0]~1 (
	.dataa(gnd),
	.datab(\inst|nios2|D_iw [0]),
	.datac(\inst|nios2|D_ctrl_alu_force_xor~3_combout ),
	.datad(\inst|nios2|D_compare_op[0]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_logic_op[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_logic_op[0]~1 .lut_mask = 16'hFF30;
defparam \inst|nios2|D_logic_op[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N29
dffeas \inst|nios2|E_logic_op[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_logic_op[0]~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_logic_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_logic_op[0] .is_wysiwyg = "true";
defparam \inst|nios2|E_logic_op[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
cycloneive_lcell_comb \inst|nios2|D_logic_op[1]~0 (
	.dataa(\inst|nios2|D_compare_op[1]~0_combout ),
	.datab(\inst|nios2|D_iw [0]),
	.datac(\inst|nios2|D_ctrl_alu_force_xor~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|D_logic_op[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_logic_op[1]~0 .lut_mask = 16'hBABA;
defparam \inst|nios2|D_logic_op[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N11
dffeas \inst|nios2|E_logic_op[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_logic_op[1]~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_logic_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_logic_op[1] .is_wysiwyg = "true";
defparam \inst|nios2|E_logic_op[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N28
cycloneive_lcell_comb \inst|nios2|E_logic_result[4]~28 (
	.dataa(\inst|nios2|E_src2 [4]),
	.datab(\inst|nios2|E_logic_op [0]),
	.datac(\inst|nios2|E_logic_op [1]),
	.datad(\inst|nios2|E_src1 [4]),
	.cin(gnd),
	.combout(\inst|nios2|E_logic_result[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_logic_result[4]~28 .lut_mask = 16'h78A1;
defparam \inst|nios2|E_logic_result[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N22
cycloneive_lcell_comb \inst|nios2|E_alu_result[4] (
	.dataa(\inst|nios2|E_alu_result[4]~11_combout ),
	.datab(gnd),
	.datac(\inst|nios2|E_ctrl_logic~q ),
	.datad(\inst|nios2|E_logic_result[4]~28_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result [4]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[4] .lut_mask = 16'hFAAA;
defparam \inst|nios2|E_alu_result[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N16
cycloneive_lcell_comb \inst|addr_router_001|src_data[77]~0 (
// Equation(s):
// \inst|addr_router_001|src_data[77]~0_combout  = (!\inst|nios2|d_address_line_field [5] & \inst|addr_router_001|Equal2~2_combout )

	.dataa(\inst|nios2|d_address_line_field [5]),
	.datab(gnd),
	.datac(\inst|addr_router_001|Equal2~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|addr_router_001|src_data[77]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|addr_router_001|src_data[77]~0 .lut_mask = 16'h5050;
defparam \inst|addr_router_001|src_data[77]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N16
cycloneive_lcell_comb \inst|nios2|d_address_tag_field_nxt~0 (
	.dataa(\inst|nios2|A_dc_fill_active~q ),
	.datab(\inst|nios2|A_mem_bypass_pending~combout ),
	.datac(gnd),
	.datad(\inst|nios2|A_dc_fill_starting~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|d_address_tag_field_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_address_tag_field_nxt~0 .lut_mask = 16'hFFEE;
defparam \inst|nios2|d_address_tag_field_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N25
dffeas \inst|nios2|E_ctrl_jmp_indirect (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_ctrl_jmp_indirect_nxt~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_ctrl_jmp_indirect~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_ctrl_jmp_indirect .is_wysiwyg = "true";
defparam \inst|nios2|E_ctrl_jmp_indirect .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y28_N3
dffeas \inst|nios2|A_ctrl_ld_bypass (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_ctrl_ld_bypass~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_ctrl_ld_bypass~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_ctrl_ld_bypass .is_wysiwyg = "true";
defparam \inst|nios2|A_ctrl_ld_bypass .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N26
cycloneive_lcell_comb \inst|nios2|A_slow_inst_sel_nxt~0 (
	.dataa(gnd),
	.datab(\inst|nios2|A_ctrl_ld_bypass~q ),
	.datac(gnd),
	.datad(\inst|nios2|A_dc_want_fill~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_inst_sel_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_sel_nxt~0 .lut_mask = 16'hFFCC;
defparam \inst|nios2|A_slow_inst_sel_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N27
dffeas \inst|nios2|A_slow_inst_sel (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_slow_inst_sel_nxt~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|A_stall~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_slow_inst_sel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_sel .is_wysiwyg = "true";
defparam \inst|nios2|A_slow_inst_sel .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N8
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[26]~43 (
	.dataa(gnd),
	.datab(\inst|nios2|A_slow_inst_sel~q ),
	.datac(\inst|nios2|A_ctrl_shift_rot~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[26]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[26]~43 .lut_mask = 16'hFCFC;
defparam \inst|nios2|A_wr_data_unfiltered[26]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N31
dffeas \inst|nios2|E_iw[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|D_iw [0]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_iw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_iw[0] .is_wysiwyg = "true";
defparam \inst|nios2|E_iw[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N24
cycloneive_lcell_comb \inst|nios2|E_ctrl_ld8_ld16~0 (
	.dataa(\inst|nios2|E_iw [4]),
	.datab(gnd),
	.datac(\inst|nios2|E_iw [0]),
	.datad(\inst|nios2|E_iw [1]),
	.cin(gnd),
	.combout(\inst|nios2|E_ctrl_ld8_ld16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_ctrl_ld8_ld16~0 .lut_mask = 16'h5000;
defparam \inst|nios2|E_ctrl_ld8_ld16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N25
dffeas \inst|nios2|M_ctrl_ld8_ld16 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_ctrl_ld8_ld16~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_ctrl_ld8_ld16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_ctrl_ld8_ld16 .is_wysiwyg = "true";
defparam \inst|nios2|M_ctrl_ld8_ld16 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y25_N11
dffeas \inst|nios2|A_ld_align_byte2_byte3_fill (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_ctrl_ld8_ld16~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_ld_align_byte2_byte3_fill~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_ld_align_byte2_byte3_fill .is_wysiwyg = "true";
defparam \inst|nios2|A_ld_align_byte2_byte3_fill .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N18
cycloneive_lcell_comb \inst|nios2|E_src2[10]~10 (
	.dataa(\inst|nios2|D_src2_reg[10]~27_combout ),
	.datab(\inst|nios2|D_src2_hazard_E~combout ),
	.datac(gnd),
	.datad(\inst|nios2|E_alu_result [10]),
	.cin(gnd),
	.combout(\inst|nios2|E_src2[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2[10]~10 .lut_mask = 16'hEE22;
defparam \inst|nios2|E_src2[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N8
cycloneive_lcell_comb \inst|nios2|E_src2[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2[10]~10_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_src2[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2[10]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|E_src2[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N28
cycloneive_lcell_comb \inst|nios2|F_iw[4]~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [4]),
	.datad(\inst|nios2|F_iw[12]~7_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_iw[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw[4]~12 .lut_mask = 16'hF0FF;
defparam \inst|nios2|F_iw[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N6
cycloneive_lcell_comb \inst|nios2|F_ctrl_hi_imm16~8 (
	.dataa(\inst|nios2|F_iw[3]~11_combout ),
	.datab(\inst|nios2|F_iw[4]~12_combout ),
	.datac(\inst|nios2|F_iw[1]~8_combout ),
	.datad(\inst|nios2|F_iw[0]~13_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ctrl_hi_imm16~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ctrl_hi_imm16~8 .lut_mask = 16'h000E;
defparam \inst|nios2|F_ctrl_hi_imm16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N20
cycloneive_lcell_comb \inst|nios2|F_ctrl_hi_imm16~9 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datab(\inst|nios2|F_ctrl_hi_imm16~8_combout ),
	.datac(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [5]),
	.datad(\inst|nios2|F_iw[12]~7_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ctrl_hi_imm16~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ctrl_hi_imm16~9 .lut_mask = 16'h8000;
defparam \inst|nios2|F_ctrl_hi_imm16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N21
dffeas \inst|nios2|D_ctrl_hi_imm16 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_ctrl_hi_imm16~9_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_ctrl_hi_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_ctrl_hi_imm16 .is_wysiwyg = "true";
defparam \inst|nios2|D_ctrl_hi_imm16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N4
cycloneive_lcell_comb \inst|nios2|D_src2_imm[10]~10 (
	.dataa(gnd),
	.datab(\inst|nios2|D_iw [16]),
	.datac(gnd),
	.datad(\inst|nios2|D_ctrl_hi_imm16~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_imm[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_imm[10]~10 .lut_mask = 16'h00CC;
defparam \inst|nios2|D_src2_imm[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N26
cycloneive_lcell_comb \inst|nios2|F_ctrl_b_is_dst~0 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [0]),
	.datab(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datac(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.datad(\inst|nios2|F_iw[12]~7_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ctrl_b_is_dst~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ctrl_b_is_dst~0 .lut_mask = 16'hA700;
defparam \inst|nios2|F_ctrl_b_is_dst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N24
cycloneive_lcell_comb \inst|nios2|F_op_slli~0 (
	.dataa(\inst|nios2|Equal2~1_combout ),
	.datab(\inst|nios2|F_iw[12]~18_combout ),
	.datac(\inst|nios2|F_iw[13]~16_combout ),
	.datad(\inst|nios2|F_iw[11]~14_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_op_slli~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_op_slli~0 .lut_mask = 16'h0008;
defparam \inst|nios2|F_op_slli~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N20
cycloneive_lcell_comb \inst|nios2|F_ctrl_src2_choose_imm (
	.dataa(\inst|nios2|F_op_roli~0_combout ),
	.datab(gnd),
	.datac(\inst|nios2|F_ctrl_b_is_dst~0_combout ),
	.datad(\inst|nios2|F_op_slli~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ctrl_src2_choose_imm~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ctrl_src2_choose_imm .lut_mask = 16'hFFFA;
defparam \inst|nios2|F_ctrl_src2_choose_imm .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N21
dffeas \inst|nios2|D_ctrl_src2_choose_imm (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_ctrl_src2_choose_imm~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_ctrl_src2_choose_imm .is_wysiwyg = "true";
defparam \inst|nios2|D_ctrl_src2_choose_imm .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y22_N9
dffeas \inst|nios2|E_src2[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2[10]~feeder_combout ),
	.asdata(\inst|nios2|D_src2_imm[10]~10_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2[10] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N26
cycloneive_lcell_comb \inst|nios2|E_logic_result[10]~24 (
	.dataa(\inst|nios2|E_logic_op [1]),
	.datab(\inst|nios2|E_src2 [10]),
	.datac(\inst|nios2|E_logic_op [0]),
	.datad(\inst|nios2|E_src1 [10]),
	.cin(gnd),
	.combout(\inst|nios2|E_logic_result[10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_logic_result[10]~24 .lut_mask = 16'h6A89;
defparam \inst|nios2|E_logic_result[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N12
cycloneive_lcell_comb \inst|nios2|E_alu_result[10]~8 (
	.dataa(\inst|nios2|E_extra_pc [8]),
	.datab(\inst|nios2|E_ctrl_logic~q ),
	.datac(\inst|nios2|E_logic_result[10]~24_combout ),
	.datad(\inst|nios2|E_ctrl_retaddr~q ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[10]~8 .lut_mask = 16'hEAC0;
defparam \inst|nios2|E_alu_result[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N28
cycloneive_lcell_comb \inst|nios2|E_alu_result[10] (
	.dataa(\inst|nios2|Add17|auto_generated|result_int[11]~22_combout ),
	.datab(gnd),
	.datac(\inst|nios2|E_alu_result~0_combout ),
	.datad(\inst|nios2|E_alu_result[10]~8_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result [10]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[10] .lut_mask = 16'hFF0A;
defparam \inst|nios2|E_alu_result[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N29
dffeas \inst|nios2|M_alu_result[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_alu_result [10]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_alu_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_alu_result[10] .is_wysiwyg = "true";
defparam \inst|nios2|M_alu_result[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N12
cycloneive_lcell_comb \inst|nios2|d_address_line_field[5]~5 (
	.dataa(\inst|nios2|A_mem_baddr [10]),
	.datab(\inst|nios2|M_alu_result [10]),
	.datac(gnd),
	.datad(\inst|nios2|d_address_tag_field_nxt~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|d_address_line_field[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_address_line_field[5]~5 .lut_mask = 16'hAACC;
defparam \inst|nios2|d_address_line_field[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N9
dffeas \inst|nios2|A_mem_baddr[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_alu_result [10]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mem_baddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mem_baddr[10] .is_wysiwyg = "true";
defparam \inst|nios2|A_mem_baddr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N8
cycloneive_lcell_comb \inst|nios2|A_dc_wb_line[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|A_mem_baddr [10]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_wb_line[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_line[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_wb_line[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N11
dffeas \inst|nios2|E_iw[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|D_iw [5]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_iw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_iw[5] .is_wysiwyg = "true";
defparam \inst|nios2|E_iw[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N29
dffeas \inst|nios2|E_iw[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|D_iw [3]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_iw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_iw[3] .is_wysiwyg = "true";
defparam \inst|nios2|E_iw[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N14
cycloneive_lcell_comb \inst|nios2|Equal193~0 (
	.dataa(\inst|nios2|E_ctrl_dc_index_inv~0_combout ),
	.datab(gnd),
	.datac(\inst|nios2|E_iw [5]),
	.datad(\inst|nios2|E_iw [3]),
	.cin(gnd),
	.combout(\inst|nios2|Equal193~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Equal193~0 .lut_mask = 16'hA000;
defparam \inst|nios2|Equal193~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N15
dffeas \inst|nios2|M_ctrl_dc_index_wb_inv (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Equal193~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_ctrl_dc_index_wb_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_ctrl_dc_index_wb_inv .is_wysiwyg = "true";
defparam \inst|nios2|M_ctrl_dc_index_wb_inv .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N21
dffeas \inst|nios2|A_ctrl_dc_index_wb_inv (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_ctrl_dc_index_wb_inv~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_ctrl_dc_index_wb_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_ctrl_dc_index_wb_inv .is_wysiwyg = "true";
defparam \inst|nios2|A_ctrl_dc_index_wb_inv .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N9
dffeas \inst|nios2|A_valid (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_valid_from_E~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_valid .is_wysiwyg = "true";
defparam \inst|nios2|A_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N25
dffeas \inst|nios2|A_mem_baddr[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_alu_result [11]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mem_baddr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mem_baddr[11] .is_wysiwyg = "true";
defparam \inst|nios2|A_mem_baddr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y28_N27
dffeas \inst|nios2|A_dc_fill_starting_d1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_fill_starting~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_fill_starting_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_fill_starting_d1 .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_fill_starting_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N24
cycloneive_lcell_comb \inst|nios2|dc_tag_wr_port_data[0]~0 (
	.dataa(\inst|nios2|M_alu_result [11]),
	.datab(gnd),
	.datac(\inst|nios2|A_mem_baddr [11]),
	.datad(\inst|nios2|A_dc_fill_starting_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_tag_wr_port_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_tag_wr_port_data[0]~0 .lut_mask = 16'hF0AA;
defparam \inst|nios2|dc_tag_wr_port_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N29
dffeas \inst|nios2|M_alu_result[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_alu_result [5]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_alu_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_alu_result[5] .is_wysiwyg = "true";
defparam \inst|nios2|M_alu_result[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N27
dffeas \inst|nios2|A_mem_baddr[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_alu_result [5]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mem_baddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mem_baddr[5] .is_wysiwyg = "true";
defparam \inst|nios2|A_mem_baddr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N18
cycloneive_lcell_comb \inst|nios2|dc_tag_wr_port_addr~0 (
	.dataa(\inst|nios2|A_dc_dcache_management_wr_en~0_combout ),
	.datab(\inst|nios2|A_valid~q ),
	.datac(gnd),
	.datad(\inst|nios2|A_dc_fill_starting_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_tag_wr_port_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_tag_wr_port_addr~0 .lut_mask = 16'h00BB;
defparam \inst|nios2|dc_tag_wr_port_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N26
cycloneive_lcell_comb \inst|nios2|dc_tag_wr_port_addr[0]~1 (
	.dataa(\inst|nios2|M_alu_result [5]),
	.datab(gnd),
	.datac(\inst|nios2|A_mem_baddr [5]),
	.datad(\inst|nios2|dc_tag_wr_port_addr~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_tag_wr_port_addr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_tag_wr_port_addr[0]~1 .lut_mask = 16'hAAF0;
defparam \inst|nios2|dc_tag_wr_port_addr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N27
dffeas \inst|nios2|D_ctrl_b_is_dst (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_ctrl_b_is_dst~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_ctrl_b_is_dst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_ctrl_b_is_dst .is_wysiwyg = "true";
defparam \inst|nios2|D_ctrl_b_is_dst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N20
cycloneive_lcell_comb \inst|nios2|D_src2_reg[31]~5 (
	.dataa(\inst|nios2|A_regnum_b_cmp_D~q ),
	.datab(gnd),
	.datac(\inst|nios2|M_regnum_b_cmp_D~q ),
	.datad(\inst|nios2|D_ctrl_b_is_dst~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[31]~5 .lut_mask = 16'hFF05;
defparam \inst|nios2|D_src2_reg[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N19
dffeas \inst|nios2|E_dst_regnum[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_dst_regnum[0]~6_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_dst_regnum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_dst_regnum[0] .is_wysiwyg = "true";
defparam \inst|nios2|E_dst_regnum[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N9
dffeas \inst|nios2|M_dst_regnum[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_dst_regnum [0]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_dst_regnum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_dst_regnum[0] .is_wysiwyg = "true";
defparam \inst|nios2|M_dst_regnum[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N29
dffeas \inst|nios2|A_dst_regnum_from_M[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_dst_regnum [0]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dst_regnum_from_M [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dst_regnum_from_M[0] .is_wysiwyg = "true";
defparam \inst|nios2|A_dst_regnum_from_M[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N2
cycloneive_lcell_comb \inst|nios2|F_ctrl_implicit_dst_retaddr~9 (
	.dataa(\inst|nios2|F_iw[12]~7_combout ),
	.datab(\inst|nios2|F_ctrl_implicit_dst_retaddr~8_combout ),
	.datac(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\inst|nios2|F_ctrl_implicit_dst_retaddr~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ctrl_implicit_dst_retaddr~9 .lut_mask = 16'h444C;
defparam \inst|nios2|F_ctrl_implicit_dst_retaddr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N3
dffeas \inst|nios2|D_ctrl_implicit_dst_retaddr (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_ctrl_implicit_dst_retaddr~9_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_ctrl_implicit_dst_retaddr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_ctrl_implicit_dst_retaddr .is_wysiwyg = "true";
defparam \inst|nios2|D_ctrl_implicit_dst_retaddr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N16
cycloneive_lcell_comb \inst|nios2|D_dst_regnum[1]~1 (
	.dataa(\inst|nios2|D_dst_regnum[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|D_ctrl_implicit_dst_retaddr~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_dst_regnum[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_dst_regnum[1]~1 .lut_mask = 16'hFFAA;
defparam \inst|nios2|D_dst_regnum[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N17
dffeas \inst|nios2|E_dst_regnum[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_dst_regnum[1]~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_dst_regnum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_dst_regnum[1] .is_wysiwyg = "true";
defparam \inst|nios2|E_dst_regnum[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N31
dffeas \inst|nios2|M_dst_regnum[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_dst_regnum [1]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_dst_regnum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_dst_regnum[1] .is_wysiwyg = "true";
defparam \inst|nios2|M_dst_regnum[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N11
dffeas \inst|nios2|A_dst_regnum_from_M[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_dst_regnum [1]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dst_regnum_from_M [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dst_regnum_from_M[1] .is_wysiwyg = "true";
defparam \inst|nios2|A_dst_regnum_from_M[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N2
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_ienable[31]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_ienable[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_ienable[31]~feeder .lut_mask = 16'hFFFF;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_ienable[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N18
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|comb~2 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|comb~0_combout ),
	.datab(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.datac(gnd),
	.datad(\inst|cmd_xbar_mux|WideOr1~combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|comb~2 .lut_mask = 16'h8800;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N8
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~0_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~1_combout ),
	.datac(\inst|cmd_xbar_mux|src_data [38]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|comb~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .lut_mask = 16'h8000;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y31_N3
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_ienable[31] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_ienable[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_ienable [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_ienable[31] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_ienable[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N12
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~0_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~1_combout ),
	.datac(\inst|cmd_xbar_mux|src_data [38]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_ienable [31]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0 .lut_mask = 16'h8000;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N2
cycloneive_lcell_comb \inst|nios2|ic_fill_ap_offset_nxt[0]~0 (
	.dataa(\inst|nios2|D_pc [0]),
	.datab(\inst|limiter|cmd_sink_ready~1_combout ),
	.datac(\inst|nios2|ic_fill_ap_offset [0]),
	.datad(\inst|nios2|i_read~q ),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_ap_offset_nxt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_ap_offset_nxt[0]~0 .lut_mask = 16'h2EAA;
defparam \inst|nios2|ic_fill_ap_offset_nxt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N20
cycloneive_lcell_comb \inst|nios2|ic_fill_ap_offset[1]~0 (
	.dataa(gnd),
	.datab(\inst|nios2|D_ic_fill_starting~1_combout ),
	.datac(\inst|limiter|cmd_sink_ready~1_combout ),
	.datad(\inst|nios2|i_read~q ),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_ap_offset[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_ap_offset[1]~0 .lut_mask = 16'hFCCC;
defparam \inst|nios2|ic_fill_ap_offset[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N3
dffeas \inst|nios2|ic_fill_ap_offset[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|ic_fill_ap_offset_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|ic_fill_ap_offset[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_ap_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_ap_offset[0] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_ap_offset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N28
cycloneive_lcell_comb \inst|nios2|ic_fill_ap_offset_nxt[1]~1 (
	.dataa(\inst|nios2|ic_fill_req_accepted~combout ),
	.datab(\inst|nios2|D_pc [1]),
	.datac(\inst|nios2|ic_fill_ap_offset [1]),
	.datad(\inst|nios2|ic_fill_ap_offset [0]),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_ap_offset_nxt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_ap_offset_nxt[1]~1 .lut_mask = 16'h4EE4;
defparam \inst|nios2|ic_fill_ap_offset_nxt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N29
dffeas \inst|nios2|ic_fill_ap_offset[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|ic_fill_ap_offset_nxt[1]~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|ic_fill_ap_offset[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_ap_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_ap_offset[1] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_ap_offset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N8
cycloneive_lcell_comb \inst|nios2|Add5~0 (
	.dataa(gnd),
	.datab(\inst|nios2|ic_fill_ap_offset [0]),
	.datac(\inst|nios2|ic_fill_ap_offset [2]),
	.datad(\inst|nios2|ic_fill_ap_offset [1]),
	.cin(gnd),
	.combout(\inst|nios2|Add5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add5~0 .lut_mask = 16'h3CF0;
defparam \inst|nios2|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N22
cycloneive_lcell_comb \inst|nios2|ic_fill_ap_offset_nxt[2]~2 (
	.dataa(\inst|nios2|D_pc [2]),
	.datab(\inst|limiter|cmd_sink_ready~1_combout ),
	.datac(\inst|nios2|Add5~0_combout ),
	.datad(\inst|nios2|i_read~q ),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_ap_offset_nxt[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_ap_offset_nxt[2]~2 .lut_mask = 16'hE2AA;
defparam \inst|nios2|ic_fill_ap_offset_nxt[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N23
dffeas \inst|nios2|ic_fill_ap_offset[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|ic_fill_ap_offset_nxt[2]~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|ic_fill_ap_offset[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_ap_offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_ap_offset[2] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_ap_offset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N16
cycloneive_lcell_comb \inst|nios2|Add14~0 (
	.dataa(\inst|nios2|d_address_offset_field [1]),
	.datab(\inst|nios2|d_address_offset_field [0]),
	.datac(\inst|nios2|d_address_offset_field [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|Add14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add14~0 .lut_mask = 16'h7878;
defparam \inst|nios2|Add14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N18
cycloneive_lcell_comb \inst|jtag_uart_0|av_waitrequest~0 (
// Equation(s):
// \inst|jtag_uart_0|av_waitrequest~0_combout  = (\inst|nios2|d_write~q ) # (\inst|nios2|d_read~q )

	.dataa(gnd),
	.datab(\inst|nios2|d_write~q ),
	.datac(gnd),
	.datad(\inst|nios2|d_read~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|av_waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|av_waitrequest~0 .lut_mask = 16'hFFCC;
defparam \inst|jtag_uart_0|av_waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N8
cycloneive_lcell_comb \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0 (
// Equation(s):
// \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_combout  = (!\inst|nios2|d_address_line_field [5] & (!\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (\inst|addr_router_001|Equal2~2_combout  & \inst|nios2|d_address_offset_field [1])))

	.dataa(\inst|nios2|d_address_line_field [5]),
	.datab(\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\inst|addr_router_001|Equal2~2_combout ),
	.datad(\inst|nios2|d_address_offset_field [1]),
	.cin(gnd),
	.combout(\inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0 .lut_mask = 16'h1000;
defparam \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N26
cycloneive_lcell_comb \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~5 (
// Equation(s):
// \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~5_combout  = (!\inst|nios2|d_address_line_field [5] & (\inst|addr_router_001|Equal2~2_combout  & \inst|nios2|d_address_offset_field [1]))

	.dataa(\inst|nios2|d_address_line_field [5]),
	.datab(gnd),
	.datac(\inst|addr_router_001|Equal2~2_combout ),
	.datad(\inst|nios2|d_address_offset_field [1]),
	.cin(gnd),
	.combout(\inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~5 .lut_mask = 16'h5000;
defparam \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N26
cycloneive_lcell_comb \inst|rsp_xbar_demux|src1_valid (
// Equation(s):
// \inst|rsp_xbar_demux|src1_valid~combout  = (\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0] & \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q )

	.dataa(gnd),
	.datab(\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datac(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|rsp_xbar_demux|src1_valid~combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_demux|src1_valid .lut_mask = 16'hC0C0;
defparam \inst|rsp_xbar_demux|src1_valid .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N27
dffeas \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N26
cycloneive_lcell_comb \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 (
// Equation(s):
// \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout  = (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (((\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~q )))) # (!\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ((\inst|cmd_xbar_mux|saved_grant [1]) # 
// ((\inst|cmd_xbar_mux|saved_grant [0]))))

	.dataa(\inst|cmd_xbar_mux|saved_grant [1]),
	.datab(\inst|cmd_xbar_mux|saved_grant [0]),
	.datac(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~q ),
	.datad(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .lut_mask = 16'hF0EE;
defparam \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N1
dffeas \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N14
cycloneive_lcell_comb \inst|addr_router_001|Equal2~3 (
// Equation(s):
// \inst|addr_router_001|Equal2~3_combout  = (!\inst|nios2|d_address_line_field [5] & (\inst|addr_router_001|Equal2~2_combout  & !\inst|nios2|d_address_offset_field [1]))

	.dataa(\inst|nios2|d_address_line_field [5]),
	.datab(gnd),
	.datac(\inst|addr_router_001|Equal2~2_combout ),
	.datad(\inst|nios2|d_address_offset_field [1]),
	.cin(gnd),
	.combout(\inst|addr_router_001|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|addr_router_001|Equal2~3 .lut_mask = 16'h0050;
defparam \inst|addr_router_001|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N15
dffeas \inst|limiter_001|last_channel[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|addr_router_001|Equal2~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|limiter_001|save_dest_id~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|limiter_001|last_channel [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|limiter_001|last_channel[3] .is_wysiwyg = "true";
defparam \inst|limiter_001|last_channel[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N2
cycloneive_lcell_comb \inst|jtag_uart_0|av_waitrequest~1 (
// Equation(s):
// \inst|jtag_uart_0|av_waitrequest~1_combout  = (\inst|nios2|d_write~q ) # ((\inst|nios2|d_read~q  & ((\inst|limiter_001|last_channel [3]) # (!\inst|limiter_001|has_pending_responses~q ))))

	.dataa(\inst|nios2|d_read~q ),
	.datab(\inst|limiter_001|last_channel [3]),
	.datac(\inst|nios2|d_write~q ),
	.datad(\inst|limiter_001|has_pending_responses~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|av_waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|av_waitrequest~1 .lut_mask = 16'hF8FA;
defparam \inst|jtag_uart_0|av_waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N10
cycloneive_lcell_comb \inst|jtag_uart_0|av_waitrequest~2 (
// Equation(s):
// \inst|jtag_uart_0|av_waitrequest~2_combout  = (\inst|cmd_xbar_demux_001|sink_ready~1_combout  & (!\inst|jtag_uart_0|av_waitrequest~q  & \inst|jtag_uart_0|av_waitrequest~1_combout ))

	.dataa(gnd),
	.datab(\inst|cmd_xbar_demux_001|sink_ready~1_combout ),
	.datac(\inst|jtag_uart_0|av_waitrequest~q ),
	.datad(\inst|jtag_uart_0|av_waitrequest~1_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|av_waitrequest~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|av_waitrequest~2 .lut_mask = 16'h0C00;
defparam \inst|jtag_uart_0|av_waitrequest~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N11
dffeas \inst|jtag_uart_0|av_waitrequest (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|av_waitrequest~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|av_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|av_waitrequest .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|av_waitrequest .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N28
cycloneive_lcell_comb \inst|jtag_uart_0|fifo_rd~0 (
// Equation(s):
// \inst|jtag_uart_0|fifo_rd~0_combout  = (\inst|nios2|d_read~q  & ((\inst|limiter_001|last_channel [3]) # ((\inst|nios2|d_write~q ) # (!\inst|limiter_001|has_pending_responses~q ))))

	.dataa(\inst|nios2|d_read~q ),
	.datab(\inst|limiter_001|last_channel [3]),
	.datac(\inst|nios2|d_write~q ),
	.datad(\inst|limiter_001|has_pending_responses~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|fifo_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|fifo_rd~0 .lut_mask = 16'hA8AA;
defparam \inst|jtag_uart_0|fifo_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N24
cycloneive_lcell_comb \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  = (\inst|addr_router_001|Equal2~3_combout  & (\inst|jtag_uart_0|av_waitrequest~q  & \inst|jtag_uart_0|fifo_rd~0_combout ))

	.dataa(gnd),
	.datab(\inst|addr_router_001|Equal2~3_combout ),
	.datac(\inst|jtag_uart_0|av_waitrequest~q ),
	.datad(\inst|jtag_uart_0|fifo_rd~0_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'hC000;
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N10
cycloneive_lcell_comb \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout  = (\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & 
// (!\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # 
// (\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout )))) # (!\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & 
// (((\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]))))

	.dataa(\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datab(\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h7270;
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N11
dffeas \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N22
cycloneive_lcell_comb \inst|cmd_xbar_demux_001|sink_ready~1 (
// Equation(s):
// \inst|cmd_xbar_demux_001|sink_ready~1_combout  = (!\inst|nios2|d_address_line_field [5] & (!\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\inst|addr_router_001|Equal2~2_combout  & 
// !\inst|nios2|d_address_offset_field [1])))

	.dataa(\inst|nios2|d_address_line_field [5]),
	.datab(\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\inst|addr_router_001|Equal2~2_combout ),
	.datad(\inst|nios2|d_address_offset_field [1]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_demux_001|sink_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_demux_001|sink_ready~1 .lut_mask = 16'h0010;
defparam \inst|cmd_xbar_demux_001|sink_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N6
cycloneive_lcell_comb \inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  = (\inst|jtag_uart_0|av_waitrequest~q  & (\inst|cmd_xbar_demux_001|sink_ready~1_combout  & (\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q  & 
// \inst|jtag_uart_0|fifo_rd~0_combout )))

	.dataa(\inst|jtag_uart_0|av_waitrequest~q ),
	.datab(\inst|cmd_xbar_demux_001|sink_ready~1_combout ),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datad(\inst|jtag_uart_0|fifo_rd~0_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 .lut_mask = 16'h8000;
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N7
dffeas \inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N16
cycloneive_lcell_comb \inst|rsp_xbar_demux_001|src1_valid (
// Equation(s):
// \inst|rsp_xbar_demux_001|src1_valid~combout  = (\inst|onchip_memory_s1_translator|read_latency_shift_reg [0] & \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q )

	.dataa(\inst|onchip_memory_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|rsp_xbar_demux_001|src1_valid~combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_demux_001|src1_valid .lut_mask = 16'hA0A0;
defparam \inst|rsp_xbar_demux_001|src1_valid .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N6
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|WideOr1 (
// Equation(s):
// \inst|rsp_xbar_mux_001|WideOr1~combout  = (\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]) # ((\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # ((\inst|rsp_xbar_demux|src1_valid~combout ) # 
// (\inst|rsp_xbar_demux_001|src1_valid~combout )))

	.dataa(\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|rsp_xbar_demux|src1_valid~combout ),
	.datad(\inst|rsp_xbar_demux_001|src1_valid~combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|WideOr1 .lut_mask = 16'hFFFE;
defparam \inst|rsp_xbar_mux_001|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N0
cycloneive_lcell_comb \inst|limiter_001|response_accepted~3 (
// Equation(s):
// \inst|limiter_001|response_accepted~3_combout  = (\inst|rsp_xbar_mux_001|WideOr1~combout  & ((\inst|limiter_001|response_accepted~4_combout ) # ((\inst|rsp_xbar_demux|src1_valid~combout  & 
// \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~q ))))

	.dataa(\inst|limiter_001|response_accepted~4_combout ),
	.datab(\inst|rsp_xbar_demux|src1_valid~combout ),
	.datac(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~q ),
	.datad(\inst|rsp_xbar_mux_001|WideOr1~combout ),
	.cin(gnd),
	.combout(\inst|limiter_001|response_accepted~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|limiter_001|response_accepted~3 .lut_mask = 16'hEA00;
defparam \inst|limiter_001|response_accepted~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N12
cycloneive_lcell_comb \inst|limiter_001|nonposted_cmd_accepted (
// Equation(s):
// \inst|limiter_001|nonposted_cmd_accepted~combout  = (!\inst|nios2|d_write~q  & (\inst|limiter_001|nonposted_cmd_accepted~4_combout  & \inst|nios2|d_read~q ))

	.dataa(gnd),
	.datab(\inst|nios2|d_write~q ),
	.datac(\inst|limiter_001|nonposted_cmd_accepted~4_combout ),
	.datad(\inst|nios2|d_read~q ),
	.cin(gnd),
	.combout(\inst|limiter_001|nonposted_cmd_accepted~combout ),
	.cout());
// synopsys translate_off
defparam \inst|limiter_001|nonposted_cmd_accepted .lut_mask = 16'h3000;
defparam \inst|limiter_001|nonposted_cmd_accepted .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N20
cycloneive_lcell_comb \inst|limiter_001|pending_response_count[0]~0 (
// Equation(s):
// \inst|limiter_001|pending_response_count[0]~0_combout  = \inst|limiter_001|response_accepted~3_combout  $ (\inst|limiter_001|pending_response_count [0] $ (\inst|limiter_001|nonposted_cmd_accepted~combout ))

	.dataa(gnd),
	.datab(\inst|limiter_001|response_accepted~3_combout ),
	.datac(\inst|limiter_001|pending_response_count [0]),
	.datad(\inst|limiter_001|nonposted_cmd_accepted~combout ),
	.cin(gnd),
	.combout(\inst|limiter_001|pending_response_count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|limiter_001|pending_response_count[0]~0 .lut_mask = 16'hC33C;
defparam \inst|limiter_001|pending_response_count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N21
dffeas \inst|limiter_001|pending_response_count[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|limiter_001|pending_response_count[0]~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|limiter_001|pending_response_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|limiter_001|pending_response_count[0] .is_wysiwyg = "true";
defparam \inst|limiter_001|pending_response_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N2
cycloneive_lcell_comb \inst|limiter_001|has_pending_responses~0 (
// Equation(s):
// \inst|limiter_001|has_pending_responses~0_combout  = (\inst|limiter_001|nonposted_cmd_accepted~combout  & ((\inst|limiter_001|has_pending_responses~q ) # ((!\inst|limiter_001|response_accepted~3_combout  & !\inst|limiter_001|pending_response_count [0])))) 
// # (!\inst|limiter_001|nonposted_cmd_accepted~combout  & (\inst|limiter_001|has_pending_responses~q  & ((!\inst|limiter_001|pending_response_count [0]) # (!\inst|limiter_001|response_accepted~3_combout ))))

	.dataa(\inst|limiter_001|nonposted_cmd_accepted~combout ),
	.datab(\inst|limiter_001|response_accepted~3_combout ),
	.datac(\inst|limiter_001|has_pending_responses~q ),
	.datad(\inst|limiter_001|pending_response_count [0]),
	.cin(gnd),
	.combout(\inst|limiter_001|has_pending_responses~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|limiter_001|has_pending_responses~0 .lut_mask = 16'hB0F2;
defparam \inst|limiter_001|has_pending_responses~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N3
dffeas \inst|limiter_001|has_pending_responses (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|limiter_001|has_pending_responses~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|limiter_001|has_pending_responses~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|limiter_001|has_pending_responses .is_wysiwyg = "true";
defparam \inst|limiter_001|has_pending_responses .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N22
cycloneive_lcell_comb \inst|limiter_001|save_dest_id~8 (
// Equation(s):
// \inst|limiter_001|save_dest_id~8_combout  = (\inst|nios2|d_read~q  & (!\inst|nios2|d_write~q  & ((!\inst|limiter_001|suppress~1_combout ) # (!\inst|limiter_001|has_pending_responses~q ))))

	.dataa(\inst|nios2|d_read~q ),
	.datab(\inst|nios2|d_write~q ),
	.datac(\inst|limiter_001|has_pending_responses~q ),
	.datad(\inst|limiter_001|suppress~1_combout ),
	.cin(gnd),
	.combout(\inst|limiter_001|save_dest_id~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|limiter_001|save_dest_id~8 .lut_mask = 16'h0222;
defparam \inst|limiter_001|save_dest_id~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N27
dffeas \inst|limiter_001|last_channel[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~5_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|limiter_001|save_dest_id~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|limiter_001|last_channel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|limiter_001|last_channel[2] .is_wysiwyg = "true";
defparam \inst|limiter_001|last_channel[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N14
cycloneive_lcell_comb \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~1 (
// Equation(s):
// \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~1_combout  = (\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q  & (\inst|jtag_uart_0|av_waitrequest~0_combout  & ((\inst|limiter_001|last_channel [2]) # 
// (!\inst|limiter_001|suppress~0_combout ))))

	.dataa(\inst|limiter_001|suppress~0_combout ),
	.datab(\inst|limiter_001|last_channel [2]),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datad(\inst|jtag_uart_0|av_waitrequest~0_combout ),
	.cin(gnd),
	.combout(\inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~1 .lut_mask = 16'hD000;
defparam \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N28
cycloneive_lcell_comb \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~2 (
// Equation(s):
// \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~2_combout  = (\inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_combout  & (\inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~1_combout  & 
// ((\inst|sysid_qsys_0_control_slave_translator|wait_latency_counter [1]) # (!\inst|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~1_combout ))))

	.dataa(\inst|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~1_combout ),
	.datab(\inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_combout ),
	.datac(\inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~1_combout ),
	.datad(\inst|sysid_qsys_0_control_slave_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~2 .lut_mask = 16'hC040;
defparam \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N24
cycloneive_lcell_comb \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter~3 (
// Equation(s):
// \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter~3_combout  = (!\inst|sysid_qsys_0_control_slave_translator|wait_latency_counter [0] & \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|sysid_qsys_0_control_slave_translator|wait_latency_counter [0]),
	.datad(\inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~2_combout ),
	.cin(gnd),
	.combout(\inst|sysid_qsys_0_control_slave_translator|wait_latency_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter~3 .lut_mask = 16'h0F00;
defparam \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N25
dffeas \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|sysid_qsys_0_control_slave_translator|wait_latency_counter~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sysid_qsys_0_control_slave_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N0
cycloneive_lcell_comb \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter~4 (
// Equation(s):
// \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter~4_combout  = (\inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~2_combout  & (\inst|sysid_qsys_0_control_slave_translator|wait_latency_counter [0] $ 
// (\inst|sysid_qsys_0_control_slave_translator|wait_latency_counter [1])))

	.dataa(gnd),
	.datab(\inst|sysid_qsys_0_control_slave_translator|wait_latency_counter [0]),
	.datac(\inst|sysid_qsys_0_control_slave_translator|wait_latency_counter [1]),
	.datad(\inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~2_combout ),
	.cin(gnd),
	.combout(\inst|sysid_qsys_0_control_slave_translator|wait_latency_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter~4 .lut_mask = 16'h3C00;
defparam \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N1
dffeas \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|sysid_qsys_0_control_slave_translator|wait_latency_counter~4_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sysid_qsys_0_control_slave_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N2
cycloneive_lcell_comb \inst|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0 (
// Equation(s):
// \inst|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0_combout  = (\inst|nios2|d_address_line_field [5]) # ((!\inst|nios2|d_address_offset_field [1]) # (!\inst|nios2|d_write~q ))

	.dataa(\inst|nios2|d_address_line_field [5]),
	.datab(\inst|nios2|d_write~q ),
	.datac(gnd),
	.datad(\inst|nios2|d_address_offset_field [1]),
	.cin(gnd),
	.combout(\inst|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0 .lut_mask = 16'hBBFF;
defparam \inst|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N12
cycloneive_lcell_comb \inst|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~1 (
// Equation(s):
// \inst|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~1_combout  = \inst|sysid_qsys_0_control_slave_translator|wait_latency_counter [0] $ (((\inst|addr_router_001|Equal2~2_combout  & 
// (!\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & !\inst|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0_combout ))))

	.dataa(\inst|addr_router_001|Equal2~2_combout ),
	.datab(\inst|sysid_qsys_0_control_slave_translator|wait_latency_counter [0]),
	.datac(\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\inst|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0_combout ),
	.cin(gnd),
	.combout(\inst|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~1 .lut_mask = 16'hCCC6;
defparam \inst|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N24
cycloneive_lcell_comb \inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout  = (\inst|nios2|d_read~q  & ((\inst|limiter_001|last_channel [2]) # ((\inst|nios2|d_write~q ) # (!\inst|limiter_001|has_pending_responses~q ))))

	.dataa(\inst|nios2|d_read~q ),
	.datab(\inst|limiter_001|last_channel [2]),
	.datac(\inst|nios2|d_write~q ),
	.datad(\inst|limiter_001|has_pending_responses~q ),
	.cin(gnd),
	.combout(\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0 .lut_mask = 16'hA8AA;
defparam \inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N6
cycloneive_lcell_comb \inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1 (
// Equation(s):
// \inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1_combout  = (\inst|sysid_qsys_0_control_slave_translator|uav_waitrequest~0_combout  & (!\inst|sysid_qsys_0_control_slave_translator|wait_latency_counter [1] & 
// (\inst|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~1_combout  & \inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout )))

	.dataa(\inst|sysid_qsys_0_control_slave_translator|uav_waitrequest~0_combout ),
	.datab(\inst|sysid_qsys_0_control_slave_translator|wait_latency_counter [1]),
	.datac(\inst|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~1_combout ),
	.datad(\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout ),
	.cin(gnd),
	.combout(\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1 .lut_mask = 16'h2000;
defparam \inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N28
cycloneive_lcell_comb \inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~2 (
// Equation(s):
// \inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~2_combout  = (!\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// \inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1_combout )

	.dataa(gnd),
	.datab(\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1_combout ),
	.cin(gnd),
	.combout(\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~2 .lut_mask = 16'h3300;
defparam \inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N29
dffeas \inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N4
cycloneive_lcell_comb \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout  = (\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (((\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0])))) # (!\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// ((\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1_combout ) # ((\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & !\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg 
// [0]))))

	.dataa(\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1_combout ),
	.datab(\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datad(\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 16'hE2F2;
defparam \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N5
dffeas \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N16
cycloneive_lcell_comb \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  = (\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & 
// (!\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & ((\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1_combout ) # (\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used 
// [1])))) # (!\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & (((\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]))))

	.dataa(\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1_combout ),
	.datab(\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datac(\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h30F8;
defparam \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N17
dffeas \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N30
cycloneive_lcell_comb \inst|sysid_qsys_0_control_slave_translator|uav_waitrequest~0 (
// Equation(s):
// \inst|sysid_qsys_0_control_slave_translator|uav_waitrequest~0_combout  = (!\inst|nios2|d_address_line_field [5] & (\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q  & (\inst|addr_router_001|Equal2~2_combout  & 
// \inst|nios2|d_address_offset_field [1])))

	.dataa(\inst|nios2|d_address_line_field [5]),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datac(\inst|addr_router_001|Equal2~2_combout ),
	.datad(\inst|nios2|d_address_offset_field [1]),
	.cin(gnd),
	.combout(\inst|sysid_qsys_0_control_slave_translator|uav_waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|sysid_qsys_0_control_slave_translator|uav_waitrequest~0 .lut_mask = 16'h4000;
defparam \inst|sysid_qsys_0_control_slave_translator|uav_waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N18
cycloneive_lcell_comb \inst|sysid_qsys_0_control_slave_translator|uav_waitrequest~1 (
// Equation(s):
// \inst|sysid_qsys_0_control_slave_translator|uav_waitrequest~1_combout  = (\inst|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~1_combout  & (!\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] 
// & (\inst|sysid_qsys_0_control_slave_translator|uav_waitrequest~0_combout  & !\inst|sysid_qsys_0_control_slave_translator|wait_latency_counter [1])))

	.dataa(\inst|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~1_combout ),
	.datab(\inst|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\inst|sysid_qsys_0_control_slave_translator|uav_waitrequest~0_combout ),
	.datad(\inst|sysid_qsys_0_control_slave_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\inst|sysid_qsys_0_control_slave_translator|uav_waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|sysid_qsys_0_control_slave_translator|uav_waitrequest~1 .lut_mask = 16'h0020;
defparam \inst|sysid_qsys_0_control_slave_translator|uav_waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N16
cycloneive_lcell_comb \inst|cmd_xbar_demux_001|WideOr0~0 (
// Equation(s):
// \inst|cmd_xbar_demux_001|WideOr0~0_combout  = (\inst|cmd_xbar_demux_001|sink_ready~0_combout  & ((\inst|addr_router_001|src_channel[1]~0_combout ) # ((\inst|cmd_xbar_demux_001|sink_ready~1_combout  & \inst|jtag_uart_0|av_waitrequest~q )))) # 
// (!\inst|cmd_xbar_demux_001|sink_ready~0_combout  & (\inst|cmd_xbar_demux_001|sink_ready~1_combout  & ((\inst|jtag_uart_0|av_waitrequest~q ))))

	.dataa(\inst|cmd_xbar_demux_001|sink_ready~0_combout ),
	.datab(\inst|cmd_xbar_demux_001|sink_ready~1_combout ),
	.datac(\inst|addr_router_001|src_channel[1]~0_combout ),
	.datad(\inst|jtag_uart_0|av_waitrequest~q ),
	.cin(gnd),
	.combout(\inst|cmd_xbar_demux_001|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_demux_001|WideOr0~0 .lut_mask = 16'hECA0;
defparam \inst|cmd_xbar_demux_001|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N12
cycloneive_lcell_comb \inst|limiter_001|nonposted_cmd_accepted~3 (
// Equation(s):
// \inst|limiter_001|nonposted_cmd_accepted~3_combout  = (\inst|sysid_qsys_0_control_slave_translator|uav_waitrequest~1_combout ) # (\inst|cmd_xbar_demux_001|WideOr0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|sysid_qsys_0_control_slave_translator|uav_waitrequest~1_combout ),
	.datad(\inst|cmd_xbar_demux_001|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst|limiter_001|nonposted_cmd_accepted~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|limiter_001|nonposted_cmd_accepted~3 .lut_mask = 16'hFFF0;
defparam \inst|limiter_001|nonposted_cmd_accepted~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N10
cycloneive_lcell_comb \inst|nios2|d_address_tag_field[0]~6 (
	.dataa(\inst|nios2|M_alu_result [11]),
	.datab(\inst|nios2|A_mem_baddr [11]),
	.datac(gnd),
	.datad(\inst|nios2|d_address_tag_field_nxt~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|d_address_tag_field[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_address_tag_field[0]~6 .lut_mask = 16'hCCAA;
defparam \inst|nios2|d_address_tag_field[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N25
dffeas \inst|nios2|D_kill (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_kill~5_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_kill~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_kill .is_wysiwyg = "true";
defparam \inst|nios2|D_kill .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N14
cycloneive_lcell_comb \inst|nios2|F_pc[10]~1 (
	.dataa(\inst|nios2|D_iw_valid~q ),
	.datab(\inst|nios2|D_kill~q ),
	.datac(\inst|nios2|D_issue~q ),
	.datad(\inst|nios2|D_br_pred_taken~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_pc[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_pc[10]~1 .lut_mask = 16'h0EEE;
defparam \inst|nios2|F_pc[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N18
cycloneive_lcell_comb \inst|nios2|D_ctrl_alu_subtract~4 (
	.dataa(\inst|nios2|D_iw [4]),
	.datab(\inst|nios2|D_iw [2]),
	.datac(\inst|nios2|D_iw [5]),
	.datad(\inst|nios2|D_iw [1]),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_alu_subtract~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_alu_subtract~4 .lut_mask = 16'hD930;
defparam \inst|nios2|D_ctrl_alu_subtract~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N28
cycloneive_lcell_comb \inst|nios2|D_ctrl_alu_subtract~5 (
	.dataa(\inst|nios2|D_iw [4]),
	.datab(gnd),
	.datac(\inst|nios2|D_iw [3]),
	.datad(\inst|nios2|D_ctrl_alu_subtract~4_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_alu_subtract~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_alu_subtract~5 .lut_mask = 16'h5A00;
defparam \inst|nios2|D_ctrl_alu_subtract~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneive_lcell_comb \inst|nios2|Equal154~2 (
	.dataa(\inst|nios2|D_iw [13]),
	.datab(\inst|nios2|D_iw [16]),
	.datac(\inst|nios2|D_iw [11]),
	.datad(\inst|nios2|D_iw [12]),
	.cin(gnd),
	.combout(\inst|nios2|Equal154~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Equal154~2 .lut_mask = 16'h0001;
defparam \inst|nios2|Equal154~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N2
cycloneive_lcell_comb \inst|nios2|D_op_cmpge~0 (
	.dataa(gnd),
	.datab(\inst|nios2|D_iw [14]),
	.datac(gnd),
	.datad(\inst|nios2|D_iw [15]),
	.cin(gnd),
	.combout(\inst|nios2|D_op_cmpge~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_op_cmpge~0 .lut_mask = 16'h00CC;
defparam \inst|nios2|D_op_cmpge~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N29
dffeas \inst|nios2|D_iw[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_iw[4]~12_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_iw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_iw[4] .is_wysiwyg = "true";
defparam \inst|nios2|D_iw[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N16
cycloneive_lcell_comb \inst|nios2|Equal77~0 (
	.dataa(\inst|nios2|D_iw [0]),
	.datab(\inst|nios2|D_iw [1]),
	.datac(\inst|nios2|D_iw [2]),
	.datad(\inst|nios2|D_iw [5]),
	.cin(gnd),
	.combout(\inst|nios2|Equal77~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Equal77~0 .lut_mask = 16'h0001;
defparam \inst|nios2|Equal77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N2
cycloneive_lcell_comb \inst|nios2|D_ctrl_alu_signed_comparison~0 (
	.dataa(\inst|nios2|Equal80~0_combout ),
	.datab(\inst|nios2|D_iw [3]),
	.datac(\inst|nios2|D_iw [4]),
	.datad(\inst|nios2|Equal77~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_alu_signed_comparison~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_alu_signed_comparison~0 .lut_mask = 16'hC3F7;
defparam \inst|nios2|D_ctrl_alu_signed_comparison~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N4
cycloneive_lcell_comb \inst|nios2|D_ctrl_alu_signed_comparison~1 (
	.dataa(\inst|nios2|Equal171~1_combout ),
	.datab(\inst|nios2|Equal154~2_combout ),
	.datac(\inst|nios2|D_op_cmpge~0_combout ),
	.datad(\inst|nios2|D_ctrl_alu_signed_comparison~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_alu_signed_comparison~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_alu_signed_comparison~1 .lut_mask = 16'h7F00;
defparam \inst|nios2|D_ctrl_alu_signed_comparison~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N14
cycloneive_lcell_comb \inst|nios2|D_ctrl_alu_subtract~6 (
	.dataa(\inst|nios2|D_ctrl_alu_subtract~3_combout ),
	.datab(\inst|nios2|D_ctrl_alu_subtract~5_combout ),
	.datac(\inst|nios2|D_iw [0]),
	.datad(\inst|nios2|D_ctrl_alu_signed_comparison~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_alu_subtract~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_alu_subtract~6 .lut_mask = 16'hAEFF;
defparam \inst|nios2|D_ctrl_alu_subtract~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N15
dffeas \inst|nios2|E_ctrl_alu_subtract (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_ctrl_alu_subtract~6_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_ctrl_alu_subtract~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_ctrl_alu_subtract .is_wysiwyg = "true";
defparam \inst|nios2|E_ctrl_alu_subtract .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|_~15 (
	.dataa(\inst|nios2|E_src2 [13]),
	.datab(gnd),
	.datac(\inst|nios2|E_ctrl_alu_subtract~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|Add17|auto_generated|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|_~15 .lut_mask = 16'h5A5A;
defparam \inst|nios2|Add17|auto_generated|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N22
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|_~10 (
	.dataa(\inst|nios2|E_ctrl_alu_subtract~q ),
	.datab(gnd),
	.datac(\inst|nios2|E_src2 [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|Add17|auto_generated|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|_~10 .lut_mask = 16'h5A5A;
defparam \inst|nios2|Add17|auto_generated|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N23
dffeas \inst|nios2|M_alu_result[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_alu_result [4]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_alu_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_alu_result[4] .is_wysiwyg = "true";
defparam \inst|nios2|M_alu_result[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N30
cycloneive_lcell_comb \inst|nios2|E_logic_result[3]~29 (
	.dataa(\inst|nios2|E_src2 [3]),
	.datab(\inst|nios2|E_logic_op [0]),
	.datac(\inst|nios2|E_logic_op [1]),
	.datad(\inst|nios2|E_src1 [3]),
	.cin(gnd),
	.combout(\inst|nios2|E_logic_result[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_logic_result[3]~29 .lut_mask = 16'h78A1;
defparam \inst|nios2|E_logic_result[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N0
cycloneive_lcell_comb \inst|nios2|F_pc_plus_one[0]~0 (
	.dataa(gnd),
	.datab(\inst|nios2|F_pc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|nios2|F_pc_plus_one[0]~0_combout ),
	.cout(\inst|nios2|F_pc_plus_one[0]~1 ));
// synopsys translate_off
defparam \inst|nios2|F_pc_plus_one[0]~0 .lut_mask = 16'h33CC;
defparam \inst|nios2|F_pc_plus_one[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N2
cycloneive_lcell_comb \inst|nios2|F_pc_plus_one[1]~2 (
	.dataa(\inst|nios2|F_pc [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|F_pc_plus_one[0]~1 ),
	.combout(\inst|nios2|F_pc_plus_one[1]~2_combout ),
	.cout(\inst|nios2|F_pc_plus_one[1]~3 ));
// synopsys translate_off
defparam \inst|nios2|F_pc_plus_one[1]~2 .lut_mask = 16'h5A5F;
defparam \inst|nios2|F_pc_plus_one[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y26_N3
dffeas \inst|nios2|D_pc_plus_one[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_pc_plus_one[1]~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_pc_plus_one [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_pc_plus_one[1] .is_wysiwyg = "true";
defparam \inst|nios2|D_pc_plus_one[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N0
cycloneive_lcell_comb \inst|nios2|D_extra_pc[1]~9 (
	.dataa(\inst|nios2|D_br_taken_waddr_partial [1]),
	.datab(\inst|nios2|D_bht_data [1]),
	.datac(\inst|nios2|E_ctrl_br_cond_nxt~1_combout ),
	.datad(\inst|nios2|D_pc_plus_one [1]),
	.cin(gnd),
	.combout(\inst|nios2|D_extra_pc[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_extra_pc[1]~9 .lut_mask = 16'hBF80;
defparam \inst|nios2|D_extra_pc[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N1
dffeas \inst|nios2|E_extra_pc[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_extra_pc[1]~9_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_extra_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_extra_pc[1] .is_wysiwyg = "true";
defparam \inst|nios2|E_extra_pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N16
cycloneive_lcell_comb \inst|nios2|E_alu_result[3]~10 (
	.dataa(\inst|nios2|Add17|auto_generated|result_int[4]~8_combout ),
	.datab(\inst|nios2|E_alu_result~0_combout ),
	.datac(\inst|nios2|E_ctrl_retaddr~q ),
	.datad(\inst|nios2|E_extra_pc [1]),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[3]~10 .lut_mask = 16'hF222;
defparam \inst|nios2|E_alu_result[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N12
cycloneive_lcell_comb \inst|nios2|E_alu_result[3] (
	.dataa(\inst|nios2|E_ctrl_logic~q ),
	.datab(gnd),
	.datac(\inst|nios2|E_logic_result[3]~29_combout ),
	.datad(\inst|nios2|E_alu_result[3]~10_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result [3]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[3] .lut_mask = 16'hFFA0;
defparam \inst|nios2|E_alu_result[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N13
dffeas \inst|nios2|M_alu_result[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_alu_result [3]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_alu_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_alu_result[3] .is_wysiwyg = "true";
defparam \inst|nios2|M_alu_result[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N21
dffeas \inst|nios2|A_mem_baddr[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_alu_result [6]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mem_baddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mem_baddr[6] .is_wysiwyg = "true";
defparam \inst|nios2|A_mem_baddr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N24
cycloneive_lcell_comb \inst|nios2|Equal264~0 (
	.dataa(\inst|nios2|A_mem_baddr [5]),
	.datab(\inst|nios2|M_alu_result [5]),
	.datac(\inst|nios2|A_mem_baddr [6]),
	.datad(\inst|nios2|M_alu_result [6]),
	.cin(gnd),
	.combout(\inst|nios2|Equal264~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Equal264~0 .lut_mask = 16'h9009;
defparam \inst|nios2|Equal264~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N3
dffeas \inst|nios2|M_alu_result[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_alu_result [8]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_alu_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_alu_result[8] .is_wysiwyg = "true";
defparam \inst|nios2|M_alu_result[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N11
dffeas \inst|nios2|A_mem_baddr[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_alu_result [8]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mem_baddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mem_baddr[8] .is_wysiwyg = "true";
defparam \inst|nios2|A_mem_baddr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N23
dffeas \inst|nios2|A_mem_baddr[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_alu_result [7]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mem_baddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mem_baddr[7] .is_wysiwyg = "true";
defparam \inst|nios2|A_mem_baddr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N10
cycloneive_lcell_comb \inst|nios2|Equal264~1 (
	.dataa(\inst|nios2|M_alu_result [7]),
	.datab(\inst|nios2|M_alu_result [8]),
	.datac(\inst|nios2|A_mem_baddr [8]),
	.datad(\inst|nios2|A_mem_baddr [7]),
	.cin(gnd),
	.combout(\inst|nios2|Equal264~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Equal264~1 .lut_mask = 16'h8241;
defparam \inst|nios2|Equal264~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N26
cycloneive_lcell_comb \inst|nios2|Equal264~3 (
	.dataa(\inst|nios2|Equal264~2_combout ),
	.datab(\inst|nios2|Equal264~0_combout ),
	.datac(gnd),
	.datad(\inst|nios2|Equal264~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|Equal264~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Equal264~3 .lut_mask = 16'h8800;
defparam \inst|nios2|Equal264~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N27
dffeas \inst|nios2|M_A_dc_line_match_d1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Equal264~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_A_dc_line_match_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_A_dc_line_match_d1 .is_wysiwyg = "true";
defparam \inst|nios2|M_A_dc_line_match_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N4
cycloneive_lcell_comb \inst|nios2|A_dc_fill_need_extra_stall_nxt~0 (
	.dataa(\inst|nios2|M_valid_mem_d1~q ),
	.datab(\inst|nios2|M_alu_result [4]),
	.datac(\inst|nios2|M_alu_result [3]),
	.datad(\inst|nios2|M_A_dc_line_match_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_fill_need_extra_stall_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_fill_need_extra_stall_nxt~0 .lut_mask = 16'h8000;
defparam \inst|nios2|A_dc_fill_need_extra_stall_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N2
cycloneive_lcell_comb \inst|nios2|D_br_taken_waddr_partial[0]~11 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [8]),
	.datab(\inst|nios2|F_pc_plus_one[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|nios2|D_br_taken_waddr_partial[0]~11_combout ),
	.cout(\inst|nios2|D_br_taken_waddr_partial[0]~12 ));
// synopsys translate_off
defparam \inst|nios2|D_br_taken_waddr_partial[0]~11 .lut_mask = 16'h6688;
defparam \inst|nios2|D_br_taken_waddr_partial[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N3
dffeas \inst|nios2|D_br_taken_waddr_partial[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_br_taken_waddr_partial[0]~11_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_br_taken_waddr_partial [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_br_taken_waddr_partial[0] .is_wysiwyg = "true";
defparam \inst|nios2|D_br_taken_waddr_partial[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N1
dffeas \inst|nios2|D_pc_plus_one[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_pc_plus_one[0]~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_pc_plus_one [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_pc_plus_one[0] .is_wysiwyg = "true";
defparam \inst|nios2|D_pc_plus_one[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N30
cycloneive_lcell_comb \inst|nios2|D_extra_pc[0]~8 (
	.dataa(\inst|nios2|E_ctrl_br_cond_nxt~1_combout ),
	.datab(\inst|nios2|D_br_taken_waddr_partial [0]),
	.datac(\inst|nios2|D_pc_plus_one [0]),
	.datad(\inst|nios2|D_bht_data [1]),
	.cin(gnd),
	.combout(\inst|nios2|D_extra_pc[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_extra_pc[0]~8 .lut_mask = 16'hD8F0;
defparam \inst|nios2|D_extra_pc[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N31
dffeas \inst|nios2|E_extra_pc[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_extra_pc[0]~8_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_extra_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_extra_pc[0] .is_wysiwyg = "true";
defparam \inst|nios2|E_extra_pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N24
cycloneive_lcell_comb \inst|nios2|E_alu_result[2]~9 (
	.dataa(\inst|nios2|Add17|auto_generated|result_int[3]~6_combout ),
	.datab(\inst|nios2|E_alu_result~0_combout ),
	.datac(\inst|nios2|E_ctrl_retaddr~q ),
	.datad(\inst|nios2|E_extra_pc [0]),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[2]~9 .lut_mask = 16'hF222;
defparam \inst|nios2|E_alu_result[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N18
cycloneive_lcell_comb \inst|nios2|D_src1_reg[2]~11 (
	.dataa(\inst|nios2|D_src1_reg[2]~10_combout ),
	.datab(\inst|nios2|D_ctrl_a_not_src~q ),
	.datac(\inst|nios2|E_regnum_a_cmp_D~q ),
	.datad(\inst|nios2|E_alu_result [2]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[2]~11 .lut_mask = 16'hBA8A;
defparam \inst|nios2|D_src1_reg[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N19
dffeas \inst|nios2|E_src1[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src1_reg[2]~11_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src1[2] .is_wysiwyg = "true";
defparam \inst|nios2|E_src1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N30
cycloneive_lcell_comb \inst|nios2|E_logic_result[2]~8 (
	.dataa(\inst|nios2|E_src2 [2]),
	.datab(\inst|nios2|E_logic_op [1]),
	.datac(\inst|nios2|E_logic_op [0]),
	.datad(\inst|nios2|E_src1 [2]),
	.cin(gnd),
	.combout(\inst|nios2|E_logic_result[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_logic_result[2]~8 .lut_mask = 16'h6C89;
defparam \inst|nios2|E_logic_result[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N24
cycloneive_lcell_comb \inst|nios2|E_alu_result[2] (
	.dataa(gnd),
	.datab(\inst|nios2|E_alu_result[2]~9_combout ),
	.datac(\inst|nios2|E_logic_result[2]~8_combout ),
	.datad(\inst|nios2|E_ctrl_logic~q ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result [2]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[2] .lut_mask = 16'hFCCC;
defparam \inst|nios2|E_alu_result[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N25
dffeas \inst|nios2|M_alu_result[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_alu_result [2]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_alu_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_alu_result[2] .is_wysiwyg = "true";
defparam \inst|nios2|M_alu_result[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N12
cycloneive_lcell_comb \inst|nios2|A_dc_fill_need_extra_stall_nxt (
	.dataa(gnd),
	.datab(\inst|nios2|A_dc_fill_need_extra_stall_nxt~0_combout ),
	.datac(\inst|nios2|M_alu_result [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_fill_need_extra_stall_nxt~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_fill_need_extra_stall_nxt .lut_mask = 16'hC0C0;
defparam \inst|nios2|A_dc_fill_need_extra_stall_nxt .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N13
dffeas \inst|nios2|A_dc_fill_need_extra_stall (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_fill_need_extra_stall_nxt~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_fill_need_extra_stall~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_fill_need_extra_stall .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_fill_need_extra_stall .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y31_N7
dffeas \inst|nios2|d_readdatavalid_d1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux_001|WideOr1~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_readdatavalid_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_readdatavalid_d1 .is_wysiwyg = "true";
defparam \inst|nios2|d_readdatavalid_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N16
cycloneive_lcell_comb \inst|nios2|A_dc_wb_active_nxt~0 (
	.dataa(\inst|nios2|av_wr_data_transfer~0_combout ),
	.datab(\inst|nios2|A_dc_xfer_rd_addr_starting~2_combout ),
	.datac(\inst|nios2|A_dc_wb_active~q ),
	.datad(\inst|nios2|A_dc_wr_data_cnt [3]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_wb_active_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_active_nxt~0 .lut_mask = 16'h5CFC;
defparam \inst|nios2|A_dc_wb_active_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N17
dffeas \inst|nios2|A_dc_wb_active (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_wb_active_nxt~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_wb_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_active .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_wb_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N30
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data_cnt[2]~0 (
	.dataa(\inst|nios2|d_readdatavalid_d1~q ),
	.datab(\inst|nios2|A_dc_fill_has_started~q ),
	.datac(\inst|nios2|A_dc_want_fill~q ),
	.datad(\inst|nios2|A_dc_wb_active~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data_cnt[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data_cnt[2]~0 .lut_mask = 16'hAABA;
defparam \inst|nios2|A_dc_rd_data_cnt[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N6
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data_cnt_nxt[0]~3 (
	.dataa(gnd),
	.datab(\inst|nios2|d_readdatavalid_d1~q ),
	.datac(\inst|nios2|A_dc_rd_data_cnt [0]),
	.datad(\inst|nios2|A_dc_fill_starting~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data_cnt_nxt[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data_cnt_nxt[0]~3 .lut_mask = 16'h3F0C;
defparam \inst|nios2|A_dc_rd_data_cnt_nxt[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N26
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data_cnt[2]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|A_dc_rd_data_cnt[2]~0_combout ),
	.datad(\inst|nios2|A_dc_fill_active~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data_cnt[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data_cnt[2]~1 .lut_mask = 16'hF0FF;
defparam \inst|nios2|A_dc_rd_data_cnt[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N7
dffeas \inst|nios2|A_dc_rd_data_cnt[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data_cnt_nxt[0]~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_dc_rd_data_cnt[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data_cnt[0] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N4
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data_cnt_nxt[1]~2 (
	.dataa(gnd),
	.datab(\inst|nios2|d_readdatavalid_d1~q ),
	.datac(\inst|nios2|A_dc_rd_data_cnt [1]),
	.datad(\inst|nios2|A_dc_rd_data_cnt [0]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data_cnt_nxt[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data_cnt_nxt[1]~2 .lut_mask = 16'h0CC0;
defparam \inst|nios2|A_dc_rd_data_cnt_nxt[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N5
dffeas \inst|nios2|A_dc_rd_data_cnt[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data_cnt_nxt[1]~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_dc_rd_data_cnt[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data_cnt[1] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N2
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data_cnt_nxt[2]~1 (
	.dataa(\inst|nios2|A_dc_rd_data_cnt [0]),
	.datab(\inst|nios2|A_dc_rd_data_cnt [1]),
	.datac(\inst|nios2|A_dc_rd_data_cnt [2]),
	.datad(\inst|nios2|d_readdatavalid_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data_cnt_nxt[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data_cnt_nxt[2]~1 .lut_mask = 16'h7800;
defparam \inst|nios2|A_dc_rd_data_cnt_nxt[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N3
dffeas \inst|nios2|A_dc_rd_data_cnt[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data_cnt_nxt[2]~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_dc_rd_data_cnt[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data_cnt[2] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N0
cycloneive_lcell_comb \inst|nios2|Add12~0 (
	.dataa(\inst|nios2|A_dc_rd_data_cnt [0]),
	.datab(\inst|nios2|A_dc_rd_data_cnt [1]),
	.datac(\inst|nios2|A_dc_rd_data_cnt [3]),
	.datad(\inst|nios2|A_dc_rd_data_cnt [2]),
	.cin(gnd),
	.combout(\inst|nios2|Add12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add12~0 .lut_mask = 16'h78F0;
defparam \inst|nios2|Add12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N30
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data_cnt_nxt[3]~0 (
	.dataa(gnd),
	.datab(\inst|nios2|d_readdatavalid_d1~q ),
	.datac(\inst|nios2|A_dc_rd_data_cnt[2]~0_combout ),
	.datad(\inst|nios2|Add12~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data_cnt_nxt[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data_cnt_nxt[3]~0 .lut_mask = 16'hCF0F;
defparam \inst|nios2|A_dc_rd_data_cnt_nxt[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N31
dffeas \inst|nios2|A_dc_rd_data_cnt[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data_cnt_nxt[3]~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_dc_rd_data_cnt[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data_cnt[3] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N2
cycloneive_lcell_comb \inst|nios2|A_ld_bypass_done (
	.dataa(\inst|nios2|d_readdatavalid_d1~q ),
	.datab(gnd),
	.datac(\inst|nios2|A_dc_rd_data_cnt [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_ld_bypass_done~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_ld_bypass_done .lut_mask = 16'hA0A0;
defparam \inst|nios2|A_ld_bypass_done .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N3
dffeas \inst|nios2|A_dc_rd_last_transfer_d1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_ld_bypass_done~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_last_transfer_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_last_transfer_d1 .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_last_transfer_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N30
cycloneive_lcell_comb \inst|nios2|A_dc_fill_done~0 (
	.dataa(\inst|nios2|d_readdatavalid_d1~q ),
	.datab(\inst|nios2|A_dc_fill_need_extra_stall~q ),
	.datac(\inst|nios2|A_dc_rd_data_cnt [3]),
	.datad(\inst|nios2|A_dc_rd_last_transfer_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_fill_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_fill_done~0 .lut_mask = 16'hEC20;
defparam \inst|nios2|A_dc_fill_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N4
cycloneive_lcell_comb \inst|nios2_jtag_debug_module_translator|av_readdata_pre[1]~1 (
// Equation(s):
// \inst|nios2_jtag_debug_module_translator|av_readdata_pre[1]~1_combout  = (\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~2_combout  & 
// ((\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_ready~q ))) # (!\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~2_combout  & 
// (\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ))

	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_ready~q ),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2_jtag_debug_module_translator|av_readdata_pre[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[1]~1 .lut_mask = 16'hCCAA;
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N20
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_data[41] (
// Equation(s):
// \inst|cmd_xbar_mux|src_data [41] = (\inst|nios2|d_address_line_field [0] & ((\inst|cmd_xbar_mux|saved_grant [1]) # ((\inst|nios2|ic_fill_line [0] & \inst|cmd_xbar_mux|saved_grant [0])))) # (!\inst|nios2|d_address_line_field [0] & 
// (((\inst|nios2|ic_fill_line [0] & \inst|cmd_xbar_mux|saved_grant [0]))))

	.dataa(\inst|nios2|d_address_line_field [0]),
	.datab(\inst|cmd_xbar_mux|saved_grant [1]),
	.datac(\inst|nios2|ic_fill_line [0]),
	.datad(\inst|cmd_xbar_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_data [41]),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_data[41] .lut_mask = 16'hF888;
defparam \inst|cmd_xbar_mux|src_data[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N30
cycloneive_lcell_comb \inst|nios2|d_address_line_field[1]~1 (
	.dataa(\inst|nios2|M_alu_result [6]),
	.datab(\inst|nios2|d_address_tag_field_nxt~0_combout ),
	.datac(gnd),
	.datad(\inst|nios2|A_mem_baddr [6]),
	.cin(gnd),
	.combout(\inst|nios2|d_address_line_field[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_address_line_field[1]~1 .lut_mask = 16'hEE22;
defparam \inst|nios2|d_address_line_field[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N8
cycloneive_lcell_comb \inst|nios2|A_dc_wb_line[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|A_mem_baddr [6]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_wb_line[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_line[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_wb_line[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N9
dffeas \inst|nios2|A_dc_wb_line[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_wb_line[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_wb_line [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_line[1] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_wb_line[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N26
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_starting~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|A_dc_xfer_rd_data_starting~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_starting~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_starting~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_xfer_wr_starting~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N27
dffeas \inst|nios2|A_dc_xfer_wr_starting (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_starting~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_starting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_starting .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_starting .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y30_N3
dffeas \inst|nios2|A_dc_wb_rd_addr_starting (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|A_dc_xfer_wr_starting~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_wb_rd_addr_starting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_rd_addr_starting .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_wb_rd_addr_starting .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N0
cycloneive_lcell_comb \inst|nios2|A_dc_wb_rd_data_starting~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|A_dc_wb_rd_addr_starting~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_wb_rd_data_starting~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_rd_data_starting~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_wb_rd_data_starting~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N1
dffeas \inst|nios2|A_dc_wb_rd_data_starting (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_wb_rd_data_starting~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_wb_rd_data_starting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_rd_data_starting .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_wb_rd_data_starting .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N12
cycloneive_lcell_comb \inst|nios2|A_dc_wb_rd_data_first_nxt~0 (
	.dataa(gnd),
	.datab(\inst|nios2|A_dc_wb_rd_data_starting~q ),
	.datac(\inst|nios2|A_dc_wb_rd_data_first~q ),
	.datad(\inst|nios2|d_read~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_wb_rd_data_first_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_rd_data_first_nxt~0 .lut_mask = 16'hFC0C;
defparam \inst|nios2|A_dc_wb_rd_data_first_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N13
dffeas \inst|nios2|A_dc_wb_rd_data_first (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_wb_rd_data_first_nxt~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_wb_rd_data_first~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_rd_data_first .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_wb_rd_data_first .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N24
cycloneive_lcell_comb \inst|nios2|A_dc_wb_wr_starting (
	.dataa(gnd),
	.datab(\inst|nios2|d_read~q ),
	.datac(gnd),
	.datad(\inst|nios2|A_dc_wb_rd_data_first~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_wb_wr_starting~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_wr_starting .lut_mask = 16'h3300;
defparam \inst|nios2|A_dc_wb_wr_starting .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N26
cycloneive_lcell_comb \inst|nios2|A_dc_wb_wr_active_nxt~0 (
	.dataa(\inst|nios2|av_wr_data_transfer~0_combout ),
	.datab(\inst|nios2|A_dc_wb_wr_starting~combout ),
	.datac(\inst|nios2|A_dc_wb_wr_active~q ),
	.datad(\inst|nios2|A_dc_wr_data_cnt [3]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_wb_wr_active_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_wr_active_nxt~0 .lut_mask = 16'h5CFC;
defparam \inst|nios2|A_dc_wb_wr_active_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N27
dffeas \inst|nios2|A_dc_wb_wr_active (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_wb_wr_active_nxt~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_wb_wr_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_wr_active .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_wb_wr_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N22
cycloneive_lcell_comb \inst|nios2|A_dc_wb_wr_want_dmaster (
	.dataa(gnd),
	.datab(\inst|nios2|d_read~q ),
	.datac(\inst|nios2|A_dc_wb_wr_active~q ),
	.datad(\inst|nios2|A_dc_wb_rd_data_first~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_wb_wr_want_dmaster~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_wr_want_dmaster .lut_mask = 16'hF3F0;
defparam \inst|nios2|A_dc_wb_wr_want_dmaster .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N31
dffeas \inst|nios2|d_address_line_field[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_address_line_field[1]~1_combout ),
	.asdata(\inst|nios2|A_dc_wb_line [1]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_wr_want_dmaster~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_address_line_field [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_address_line_field[1] .is_wysiwyg = "true";
defparam \inst|nios2|d_address_line_field[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N4
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_data[42] (
// Equation(s):
// \inst|cmd_xbar_mux|src_data [42] = (\inst|cmd_xbar_mux|saved_grant [1] & ((\inst|nios2|d_address_line_field [1]) # ((\inst|cmd_xbar_mux|saved_grant [0] & \inst|nios2|ic_fill_line [1])))) # (!\inst|cmd_xbar_mux|saved_grant [1] & 
// (((\inst|cmd_xbar_mux|saved_grant [0] & \inst|nios2|ic_fill_line [1]))))

	.dataa(\inst|cmd_xbar_mux|saved_grant [1]),
	.datab(\inst|nios2|d_address_line_field [1]),
	.datac(\inst|cmd_xbar_mux|saved_grant [0]),
	.datad(\inst|nios2|ic_fill_line [1]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_data [42]),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_data[42] .lut_mask = 16'hF888;
defparam \inst|cmd_xbar_mux|src_data[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N22
cycloneive_lcell_comb \inst|nios2|d_address_line_field[2]~2 (
	.dataa(\inst|nios2|M_alu_result [7]),
	.datab(\inst|nios2|d_address_tag_field_nxt~0_combout ),
	.datac(gnd),
	.datad(\inst|nios2|A_mem_baddr [7]),
	.cin(gnd),
	.combout(\inst|nios2|d_address_line_field[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_address_line_field[2]~2 .lut_mask = 16'hEE22;
defparam \inst|nios2|d_address_line_field[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N14
cycloneive_lcell_comb \inst|nios2|A_dc_wb_line[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|A_mem_baddr [7]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_wb_line[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_line[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_wb_line[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N15
dffeas \inst|nios2|A_dc_wb_line[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_wb_line[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_wb_line [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_line[2] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_wb_line[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N23
dffeas \inst|nios2|d_address_line_field[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_address_line_field[2]~2_combout ),
	.asdata(\inst|nios2|A_dc_wb_line [2]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_wr_want_dmaster~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_address_line_field [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_address_line_field[2] .is_wysiwyg = "true";
defparam \inst|nios2|d_address_line_field[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N30
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_data[43] (
// Equation(s):
// \inst|cmd_xbar_mux|src_data [43] = (\inst|cmd_xbar_mux|saved_grant [1] & ((\inst|nios2|d_address_line_field [2]) # ((\inst|cmd_xbar_mux|saved_grant [0] & \inst|nios2|ic_fill_line [2])))) # (!\inst|cmd_xbar_mux|saved_grant [1] & 
// (\inst|cmd_xbar_mux|saved_grant [0] & (\inst|nios2|ic_fill_line [2])))

	.dataa(\inst|cmd_xbar_mux|saved_grant [1]),
	.datab(\inst|cmd_xbar_mux|saved_grant [0]),
	.datac(\inst|nios2|ic_fill_line [2]),
	.datad(\inst|nios2|d_address_line_field [2]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_data [43]),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_data[43] .lut_mask = 16'hEAC0;
defparam \inst|cmd_xbar_mux|src_data[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N2
cycloneive_lcell_comb \inst|nios2|d_address_line_field[3]~3 (
	.dataa(\inst|nios2|A_mem_baddr [8]),
	.datab(\inst|nios2|d_address_tag_field_nxt~0_combout ),
	.datac(gnd),
	.datad(\inst|nios2|M_alu_result [8]),
	.cin(gnd),
	.combout(\inst|nios2|d_address_line_field[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_address_line_field[3]~3 .lut_mask = 16'hBB88;
defparam \inst|nios2|d_address_line_field[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N4
cycloneive_lcell_comb \inst|nios2|A_dc_wb_line[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|A_mem_baddr [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_wb_line[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_line[3]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|A_dc_wb_line[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N5
dffeas \inst|nios2|A_dc_wb_line[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_wb_line[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_wb_line [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_line[3] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_wb_line[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N3
dffeas \inst|nios2|d_address_line_field[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_address_line_field[3]~3_combout ),
	.asdata(\inst|nios2|A_dc_wb_line [3]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_wr_want_dmaster~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_address_line_field [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_address_line_field[3] .is_wysiwyg = "true";
defparam \inst|nios2|d_address_line_field[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N0
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_data[44] (
// Equation(s):
// \inst|cmd_xbar_mux|src_data [44] = (\inst|cmd_xbar_mux|saved_grant [1] & ((\inst|nios2|d_address_line_field [3]) # ((\inst|cmd_xbar_mux|saved_grant [0] & \inst|nios2|ic_fill_line [3])))) # (!\inst|cmd_xbar_mux|saved_grant [1] & 
// (\inst|cmd_xbar_mux|saved_grant [0] & ((\inst|nios2|ic_fill_line [3]))))

	.dataa(\inst|cmd_xbar_mux|saved_grant [1]),
	.datab(\inst|cmd_xbar_mux|saved_grant [0]),
	.datac(\inst|nios2|d_address_line_field [3]),
	.datad(\inst|nios2|ic_fill_line [3]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_data [44]),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_data[44] .lut_mask = 16'hECA0;
defparam \inst|cmd_xbar_mux|src_data[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N12
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_data[32] (
// Equation(s):
// \inst|cmd_xbar_mux|src_data [32] = (\inst|cmd_xbar_mux|saved_grant [0]) # ((\inst|nios2|d_byteenable [0] & \inst|cmd_xbar_mux|saved_grant [1]))

	.dataa(\inst|nios2|d_byteenable [0]),
	.datab(\inst|cmd_xbar_mux|saved_grant [0]),
	.datac(\inst|cmd_xbar_mux|saved_grant [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_data [32]),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_data[32] .lut_mask = 16'hECEC;
defparam \inst|cmd_xbar_mux|src_data[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N12
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[2]~9 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[2]~9_combout ),
	.cout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[2]~10 ));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[2]~9 .lut_mask = 16'h55AA;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N31
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[34] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [34]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [34]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[34] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N30
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datab(gnd),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [34]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [35]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a .lut_mask = 16'h00A0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N16
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|enable_action_strobe~q ),
	.datab(gnd),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|ir [0]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|ir [1]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0 .lut_mask = 16'h000A;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N13
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[2]~9_combout ),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[2] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N14
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[3]~11 (
	.dataa(gnd),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[2]~10 ),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[3]~11_combout ),
	.cout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[3]~12 ));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[3]~11 .lut_mask = 16'h3C3F;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N30
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[27]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[27]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N31
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[27] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[27] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y31_N15
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[3]~11_combout ),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[3] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N16
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[4]~13 (
	.dataa(gnd),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[3]~12 ),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[4]~13_combout ),
	.cout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[4]~14 ));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[4]~13 .lut_mask = 16'hC30C;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N18
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~10 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [36]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [37]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [27]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~10 .lut_mask = 16'hFD00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y31_N19
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[27] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[27] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N20
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~41 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [27]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [27]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~41 .lut_mask = 16'hEE22;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y34_N16
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~42 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~29_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [29]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~41_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~42 .lut_mask = 16'h5D0C;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y34_N17
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[33]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[28] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N24
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[28]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [28]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[28]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N25
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[28] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[28] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y31_N17
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[4]~13_combout ),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[4] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N18
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[5]~15 (
	.dataa(gnd),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[4]~14 ),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[5]~15_combout ),
	.cout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[5]~16 ));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[5]~15 .lut_mask = 16'h3C3F;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[5]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y31_N19
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[5]~15_combout ),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[5] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N20
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[6]~17 (
	.dataa(gnd),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[5]~16 ),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[6]~17_combout ),
	.cout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[6]~18 ));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[6]~17 .lut_mask = 16'hC30C;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[6]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y31_N21
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[6]~17_combout ),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[6] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N22
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[7]~19 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[6]~18 ),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[7]~19_combout ),
	.cout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[7]~20 ));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[7]~19 .lut_mask = 16'h5A5F;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[7]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N6
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[31]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [31]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[31]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N7
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[31] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[31] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y31_N23
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[7]~19_combout ),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[7] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N24
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[8]~21 (
	.dataa(gnd),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[7]~20 ),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[8]~21_combout ),
	.cout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[8]~22 ));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[8]~21 .lut_mask = 16'hC30C;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[8]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y23_N29
dffeas \inst|nios2|E_iw[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|D_iw [4]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_iw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_iw[4] .is_wysiwyg = "true";
defparam \inst|nios2|E_iw[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N28
cycloneive_lcell_comb \inst|nios2|Equal276~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|E_iw [3]),
	.datad(\inst|nios2|E_iw [4]),
	.cin(gnd),
	.combout(\inst|nios2|Equal276~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Equal276~0 .lut_mask = 16'h000F;
defparam \inst|nios2|Equal276~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N12
cycloneive_lcell_comb \inst|nios2|E_src2_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2[8]~8_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_src2_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|E_src2_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N13
dffeas \inst|nios2|E_src2_reg[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[8] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N22
cycloneive_lcell_comb \inst|nios2|M_st_data[24]~0 (
	.dataa(\inst|nios2|E_src2_reg [0]),
	.datab(\inst|nios2|Equal276~0_combout ),
	.datac(gnd),
	.datad(\inst|nios2|E_src2_reg [8]),
	.cin(gnd),
	.combout(\inst|nios2|M_st_data[24]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_st_data[24]~0 .lut_mask = 16'hBB88;
defparam \inst|nios2|M_st_data[24]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N4
cycloneive_lcell_comb \inst|nios2|M_st_data[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|M_st_data[24]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|M_st_data[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_st_data[8]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|M_st_data[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N5
dffeas \inst|nios2|M_st_data[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_st_data[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_st_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_st_data[8] .is_wysiwyg = "true";
defparam \inst|nios2|M_st_data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y27_N31
dffeas \inst|nios2|A_st_data[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_st_data [8]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_data[8] .is_wysiwyg = "true";
defparam \inst|nios2|A_st_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N0
cycloneive_lcell_comb \inst|nios2|d_writedata[8]~17 (
	.dataa(\inst|nios2|A_mem_bypass_pending~combout ),
	.datab(\inst|nios2|M_st_data [8]),
	.datac(gnd),
	.datad(\inst|nios2|A_st_data [8]),
	.cin(gnd),
	.combout(\inst|nios2|d_writedata[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_writedata[8]~17 .lut_mask = 16'hEE44;
defparam \inst|nios2|d_writedata[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N30
cycloneive_lcell_comb \inst|nios2|av_wr_data_transfer~0 (
	.dataa(\inst|nios2|d_write~q ),
	.datab(\inst|limiter_001|nonposted_cmd_accepted~2_combout ),
	.datac(\inst|sysid_qsys_0_control_slave_translator|uav_waitrequest~1_combout ),
	.datad(\inst|cmd_xbar_demux_001|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|av_wr_data_transfer~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|av_wr_data_transfer~0 .lut_mask = 16'hAAA8;
defparam \inst|nios2|av_wr_data_transfer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N2
cycloneive_lcell_comb \inst|nios2|A_dc_wb_en (
	.dataa(\inst|nios2|A_dc_wb_rd_data_starting~q ),
	.datab(\inst|nios2|av_wr_data_transfer~0_combout ),
	.datac(\inst|nios2|A_dc_wb_rd_addr_starting~q ),
	.datad(\inst|nios2|A_dc_wb_wr_starting~combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_wb_en~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_en .lut_mask = 16'hFFFE;
defparam \inst|nios2|A_dc_wb_en .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N8
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_payload~18 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_payload~18_combout  = (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q  & (\inst|nios2_jtag_debug_module_translator|av_readdata_pre [0] & 
// \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0]))

	.dataa(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.datab(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [0]),
	.datac(\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_payload~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_payload~18 .lut_mask = 16'h8080;
defparam \inst|rsp_xbar_mux_001|src_payload~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N30
cycloneive_lcell_comb \inst|cmd_xbar_demux|WideOr0~1 (
// Equation(s):
// \inst|cmd_xbar_demux|WideOr0~1_combout  = (\inst|addr_router|Equal1~1_combout  & (\inst|addr_router|Equal1~0_combout  & \inst|cmd_xbar_mux|saved_grant [0]))

	.dataa(\inst|addr_router|Equal1~1_combout ),
	.datab(gnd),
	.datac(\inst|addr_router|Equal1~0_combout ),
	.datad(\inst|cmd_xbar_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_demux|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_demux|WideOr0~1 .lut_mask = 16'hA000;
defparam \inst|cmd_xbar_demux|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N12
cycloneive_lcell_comb \inst|cmd_xbar_demux|WideOr0~0 (
// Equation(s):
// \inst|cmd_xbar_demux|WideOr0~0_combout  = (!\inst|addr_router|Equal1~2_combout  & (\inst|cmd_xbar_mux_001|saved_grant [0] & (!\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q )))

	.dataa(\inst|addr_router|Equal1~2_combout ),
	.datab(\inst|cmd_xbar_mux_001|saved_grant [0]),
	.datac(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.cin(gnd),
	.combout(\inst|cmd_xbar_demux|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_demux|WideOr0~0 .lut_mask = 16'h0400;
defparam \inst|cmd_xbar_demux|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N28
cycloneive_lcell_comb \inst|limiter|nonposted_cmd_accepted (
// Equation(s):
// \inst|limiter|nonposted_cmd_accepted~combout  = (\inst|limiter|internal_valid~0_combout  & ((\inst|cmd_xbar_demux|WideOr0~0_combout ) # ((!\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout  & 
// \inst|cmd_xbar_demux|WideOr0~1_combout ))))

	.dataa(\inst|limiter|internal_valid~0_combout ),
	.datab(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout ),
	.datac(\inst|cmd_xbar_demux|WideOr0~1_combout ),
	.datad(\inst|cmd_xbar_demux|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst|limiter|nonposted_cmd_accepted~combout ),
	.cout());
// synopsys translate_off
defparam \inst|limiter|nonposted_cmd_accepted .lut_mask = 16'hAA20;
defparam \inst|limiter|nonposted_cmd_accepted .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N19
dffeas \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90] .is_wysiwyg = "true";
defparam \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N18
cycloneive_lcell_comb \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 (
// Equation(s):
// \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout  = (\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (((\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~q )))) # (!\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ((\inst|cmd_xbar_mux_001|saved_grant [1]) # 
// ((\inst|cmd_xbar_mux_001|saved_grant [0]))))

	.dataa(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datab(\inst|cmd_xbar_mux_001|saved_grant [0]),
	.datac(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~q ),
	.datad(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .lut_mask = 16'hF0EE;
defparam \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N12
cycloneive_lcell_comb \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout  = (\inst|onchip_memory_s1_translator|read_latency_shift_reg~0_combout ) # ((\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used 
// [0] & ((\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # (!\inst|onchip_memory_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(\inst|onchip_memory_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datad(\inst|onchip_memory_s1_translator|read_latency_shift_reg~0_combout ),
	.cin(gnd),
	.combout(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hFFB0;
defparam \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N13
dffeas \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N14
cycloneive_lcell_comb \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  = (\inst|onchip_memory_s1_translator|read_latency_shift_reg [0]) # (!\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|onchip_memory_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'hF0FF;
defparam \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N17
dffeas \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62] .is_wysiwyg = "true";
defparam \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N16
cycloneive_lcell_comb \inst|limiter|response_accepted~0 (
// Equation(s):
// \inst|limiter|response_accepted~0_combout  = (\inst|rsp_xbar_demux_001|src0_valid~combout  & ((\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~q ) # 
// ((\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~q  & \inst|rsp_xbar_demux|src0_valid~combout )))) # (!\inst|rsp_xbar_demux_001|src0_valid~combout  & 
// (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~q  & ((\inst|rsp_xbar_demux|src0_valid~combout ))))

	.dataa(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.datab(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~q ),
	.datac(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~q ),
	.datad(\inst|rsp_xbar_demux|src0_valid~combout ),
	.cin(gnd),
	.combout(\inst|limiter|response_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|limiter|response_accepted~0 .lut_mask = 16'hECA0;
defparam \inst|limiter|response_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N18
cycloneive_lcell_comb \inst|limiter|has_pending_responses~0 (
// Equation(s):
// \inst|limiter|has_pending_responses~0_combout  = (\inst|limiter|pending_response_count [0] & (\inst|limiter|has_pending_responses~q  & ((\inst|limiter|nonposted_cmd_accepted~combout ) # (!\inst|limiter|response_accepted~0_combout )))) # 
// (!\inst|limiter|pending_response_count [0] & ((\inst|limiter|has_pending_responses~q ) # ((\inst|limiter|nonposted_cmd_accepted~combout  & !\inst|limiter|response_accepted~0_combout ))))

	.dataa(\inst|limiter|pending_response_count [0]),
	.datab(\inst|limiter|nonposted_cmd_accepted~combout ),
	.datac(\inst|limiter|has_pending_responses~q ),
	.datad(\inst|limiter|response_accepted~0_combout ),
	.cin(gnd),
	.combout(\inst|limiter|has_pending_responses~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|limiter|has_pending_responses~0 .lut_mask = 16'hD0F4;
defparam \inst|limiter|has_pending_responses~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y30_N19
dffeas \inst|limiter|has_pending_responses (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|limiter|has_pending_responses~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|limiter|has_pending_responses~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|limiter|has_pending_responses .is_wysiwyg = "true";
defparam \inst|limiter|has_pending_responses .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N23
dffeas \inst|nios2|F_pc[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_ic_tag_rd_addr_nxt[2]~11_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|F_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|F_pc[5] .is_wysiwyg = "true";
defparam \inst|nios2|F_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N6
cycloneive_lcell_comb \inst|nios2|F_pc_plus_one[3]~6 (
	.dataa(\inst|nios2|F_pc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|F_pc_plus_one[2]~5 ),
	.combout(\inst|nios2|F_pc_plus_one[3]~6_combout ),
	.cout(\inst|nios2|F_pc_plus_one[3]~7 ));
// synopsys translate_off
defparam \inst|nios2|F_pc_plus_one[3]~6 .lut_mask = 16'h5A5F;
defparam \inst|nios2|F_pc_plus_one[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N8
cycloneive_lcell_comb \inst|nios2|F_pc_plus_one[4]~8 (
	.dataa(\inst|nios2|F_pc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|F_pc_plus_one[3]~7 ),
	.combout(\inst|nios2|F_pc_plus_one[4]~8_combout ),
	.cout(\inst|nios2|F_pc_plus_one[4]~9 ));
// synopsys translate_off
defparam \inst|nios2|F_pc_plus_one[4]~8 .lut_mask = 16'hA50A;
defparam \inst|nios2|F_pc_plus_one[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N10
cycloneive_lcell_comb \inst|nios2|F_pc_plus_one[5]~10 (
	.dataa(gnd),
	.datab(\inst|nios2|F_pc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|F_pc_plus_one[4]~9 ),
	.combout(\inst|nios2|F_pc_plus_one[5]~10_combout ),
	.cout(\inst|nios2|F_pc_plus_one[5]~11 ));
// synopsys translate_off
defparam \inst|nios2|F_pc_plus_one[5]~10 .lut_mask = 16'h3C3F;
defparam \inst|nios2|F_pc_plus_one[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N12
cycloneive_lcell_comb \inst|nios2|F_pc_plus_one[6]~12 (
	.dataa(gnd),
	.datab(\inst|nios2|F_pc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|F_pc_plus_one[5]~11 ),
	.combout(\inst|nios2|F_pc_plus_one[6]~12_combout ),
	.cout(\inst|nios2|F_pc_plus_one[6]~13 ));
// synopsys translate_off
defparam \inst|nios2|F_pc_plus_one[6]~12 .lut_mask = 16'hC30C;
defparam \inst|nios2|F_pc_plus_one[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N14
cycloneive_lcell_comb \inst|nios2|F_pc_plus_one[7]~14 (
	.dataa(gnd),
	.datab(\inst|nios2|F_pc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|F_pc_plus_one[6]~13 ),
	.combout(\inst|nios2|F_pc_plus_one[7]~14_combout ),
	.cout(\inst|nios2|F_pc_plus_one[7]~15 ));
// synopsys translate_off
defparam \inst|nios2|F_pc_plus_one[7]~14 .lut_mask = 16'h3C3F;
defparam \inst|nios2|F_pc_plus_one[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N16
cycloneive_lcell_comb \inst|nios2|F_pc_plus_one[8]~16 (
	.dataa(gnd),
	.datab(\inst|nios2|F_pc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|F_pc_plus_one[7]~15 ),
	.combout(\inst|nios2|F_pc_plus_one[8]~16_combout ),
	.cout(\inst|nios2|F_pc_plus_one[8]~17 ));
// synopsys translate_off
defparam \inst|nios2|F_pc_plus_one[8]~16 .lut_mask = 16'hC30C;
defparam \inst|nios2|F_pc_plus_one[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N18
cycloneive_lcell_comb \inst|nios2|F_pc_plus_one[9]~18 (
	.dataa(gnd),
	.datab(\inst|nios2|F_pc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|F_pc_plus_one[8]~17 ),
	.combout(\inst|nios2|F_pc_plus_one[9]~18_combout ),
	.cout(\inst|nios2|F_pc_plus_one[9]~19 ));
// synopsys translate_off
defparam \inst|nios2|F_pc_plus_one[9]~18 .lut_mask = 16'h3C3F;
defparam \inst|nios2|F_pc_plus_one[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N20
cycloneive_lcell_comb \inst|nios2|F_pc_plus_one[10]~20 (
	.dataa(\inst|nios2|F_pc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|F_pc_plus_one[9]~19 ),
	.combout(\inst|nios2|F_pc_plus_one[10]~20_combout ),
	.cout(\inst|nios2|F_pc_plus_one[10]~21 ));
// synopsys translate_off
defparam \inst|nios2|F_pc_plus_one[10]~20 .lut_mask = 16'hA50A;
defparam \inst|nios2|F_pc_plus_one[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N6
cycloneive_lcell_comb \inst|nios2|F_pc_nxt~3 (
	.dataa(\inst|nios2|Add1~2_combout ),
	.datab(\inst|nios2|F_pc[10]~0_combout ),
	.datac(\inst|nios2|F_pc_plus_one[10]~20_combout ),
	.datad(\inst|nios2|F_pc[10]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_pc_nxt~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_pc_nxt~3 .lut_mask = 16'hFC22;
defparam \inst|nios2|F_pc_nxt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N20
cycloneive_lcell_comb \inst|nios2|F_pc_nxt~4 (
	.dataa(\inst|nios2|D_iw [16]),
	.datab(\inst|nios2|F_pc[10]~0_combout ),
	.datac(\inst|nios2|D_pc [10]),
	.datad(\inst|nios2|F_pc_nxt~3_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_pc_nxt~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_pc_nxt~4 .lut_mask = 16'hBBC0;
defparam \inst|nios2|F_pc_nxt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N8
cycloneive_lcell_comb \inst|nios2|F_pc_nxt~5 (
	.dataa(\inst|nios2|E_valid_jmp_indirect~q ),
	.datab(\inst|nios2|F_pc_nxt~4_combout ),
	.datac(gnd),
	.datad(\inst|nios2|E_src1 [12]),
	.cin(gnd),
	.combout(\inst|nios2|F_pc_nxt~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_pc_nxt~5 .lut_mask = 16'hEE44;
defparam \inst|nios2|F_pc_nxt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N14
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr[10]~10 (
	.dataa(\inst|nios2|M_pipe_flush_waddr_nxt[10]~1_combout ),
	.datab(\inst|nios2|E_ctrl_jmp_indirect~q ),
	.datac(gnd),
	.datad(\inst|nios2|E_src1 [12]),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr[10]~10 .lut_mask = 16'hEE22;
defparam \inst|nios2|M_pipe_flush_waddr[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N30
cycloneive_lcell_comb \inst|nios2|E_pc[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|D_pc [10]),
	.cin(gnd),
	.combout(\inst|nios2|E_pc[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_pc[10]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|E_pc[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N31
dffeas \inst|nios2|E_pc[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_pc[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_pc[10] .is_wysiwyg = "true";
defparam \inst|nios2|E_pc[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N15
dffeas \inst|nios2|M_pipe_flush_waddr[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_pipe_flush_waddr[10]~10_combout ),
	.asdata(\inst|nios2|E_pc [10]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|E_hbreak_req~combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_pipe_flush_waddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr[10] .is_wysiwyg = "true";
defparam \inst|nios2|M_pipe_flush_waddr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N9
dffeas \inst|nios2|F_pc[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_pc_nxt~5_combout ),
	.asdata(\inst|nios2|M_pipe_flush_waddr [10]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|M_pipe_flush~q ),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|F_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|F_pc[10] .is_wysiwyg = "true";
defparam \inst|nios2|F_pc[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N21
dffeas \inst|nios2|D_pc[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|F_pc [10]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_pc[10] .is_wysiwyg = "true";
defparam \inst|nios2|D_pc[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y27_N3
dffeas \inst|nios2|ic_fill_tag[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|D_pc [10]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|D_ic_fill_starting~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_tag [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_tag[0] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_tag[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N24
cycloneive_lcell_comb \inst|addr_router|Equal1~2 (
// Equation(s):
// \inst|addr_router|Equal1~2_combout  = (!\inst|nios2|ic_fill_tag [1] & (\inst|nios2|ic_fill_line [6] & (\inst|addr_router|Equal1~0_combout  & !\inst|nios2|ic_fill_tag [0])))

	.dataa(\inst|nios2|ic_fill_tag [1]),
	.datab(\inst|nios2|ic_fill_line [6]),
	.datac(\inst|addr_router|Equal1~0_combout ),
	.datad(\inst|nios2|ic_fill_tag [0]),
	.cin(gnd),
	.combout(\inst|addr_router|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|addr_router|Equal1~2 .lut_mask = 16'h0040;
defparam \inst|addr_router|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N16
cycloneive_lcell_comb \inst|limiter|last_dest_id[0]~0 (
// Equation(s):
// \inst|limiter|last_dest_id[0]~0_combout  = !\inst|addr_router|Equal1~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|addr_router|Equal1~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|limiter|last_dest_id[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|limiter|last_dest_id[0]~0 .lut_mask = 16'h0F0F;
defparam \inst|limiter|last_dest_id[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N10
cycloneive_lcell_comb \inst|limiter|internal_valid~0 (
// Equation(s):
// \inst|limiter|internal_valid~0_combout  = (\inst|nios2|i_read~q  & ((\inst|addr_router|Equal1~2_combout  $ (\inst|limiter|last_dest_id [0])) # (!\inst|limiter|has_pending_responses~q )))

	.dataa(\inst|nios2|i_read~q ),
	.datab(\inst|limiter|has_pending_responses~q ),
	.datac(\inst|addr_router|Equal1~2_combout ),
	.datad(\inst|limiter|last_dest_id [0]),
	.cin(gnd),
	.combout(\inst|limiter|internal_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|limiter|internal_valid~0 .lut_mask = 16'h2AA2;
defparam \inst|limiter|internal_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y30_N17
dffeas \inst|limiter|last_dest_id[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|limiter|last_dest_id[0]~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|limiter|internal_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|limiter|last_dest_id [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|limiter|last_dest_id[0] .is_wysiwyg = "true";
defparam \inst|limiter|last_dest_id[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N8
cycloneive_lcell_comb \inst|cmd_xbar_demux|src1_valid~0 (
// Equation(s):
// \inst|cmd_xbar_demux|src1_valid~0_combout  = (\inst|nios2|i_read~q  & (!\inst|addr_router|Equal1~2_combout  & ((\inst|limiter|last_dest_id [0]) # (!\inst|limiter|has_pending_responses~q ))))

	.dataa(\inst|nios2|i_read~q ),
	.datab(\inst|limiter|has_pending_responses~q ),
	.datac(\inst|addr_router|Equal1~2_combout ),
	.datad(\inst|limiter|last_dest_id [0]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_demux|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_demux|src1_valid~0 .lut_mask = 16'h0A02;
defparam \inst|cmd_xbar_demux|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N16
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|arb|grant[1]~0 (
// Equation(s):
// \inst|cmd_xbar_mux_001|arb|grant[1]~0_combout  = (\inst|cmd_xbar_demux_001|src1_valid~0_combout  & ((\inst|cmd_xbar_mux_001|arb|top_priority_reg [1]) # ((!\inst|cmd_xbar_mux_001|arb|top_priority_reg [0] & !\inst|cmd_xbar_demux|src1_valid~0_combout ))))

	.dataa(\inst|cmd_xbar_mux_001|arb|top_priority_reg [0]),
	.datab(\inst|cmd_xbar_mux_001|arb|top_priority_reg [1]),
	.datac(\inst|cmd_xbar_demux_001|src1_valid~0_combout ),
	.datad(\inst|cmd_xbar_demux|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|arb|grant[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|arb|grant[1]~0 .lut_mask = 16'hC0D0;
defparam \inst|cmd_xbar_mux_001|arb|grant[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N17
dffeas \inst|cmd_xbar_mux_001|saved_grant[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cmd_xbar_mux_001|arb|grant[1]~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cmd_xbar_mux_001|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|saved_grant[1] .is_wysiwyg = "true";
defparam \inst|cmd_xbar_mux_001|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N10
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_payload~20 (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_payload~20_combout  = (\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_writedata [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\inst|nios2|d_writedata [0]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_payload~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_payload~20 .lut_mask = 16'hF000;
defparam \inst|cmd_xbar_mux_001|src_payload~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N10
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_data[38] (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_data [38] = (\inst|cmd_xbar_mux_001|saved_grant [1] & ((\inst|nios2|d_address_offset_field [0]) # ((\inst|cmd_xbar_mux_001|saved_grant [0] & \inst|nios2|ic_fill_ap_offset [0])))) # (!\inst|cmd_xbar_mux_001|saved_grant [1] & 
// (\inst|cmd_xbar_mux_001|saved_grant [0] & (\inst|nios2|ic_fill_ap_offset [0])))

	.dataa(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datab(\inst|cmd_xbar_mux_001|saved_grant [0]),
	.datac(\inst|nios2|ic_fill_ap_offset [0]),
	.datad(\inst|nios2|d_address_offset_field [0]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_data [38]),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_data[38] .lut_mask = 16'hEAC0;
defparam \inst|cmd_xbar_mux_001|src_data[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N26
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_data[39] (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_data [39] = (\inst|cmd_xbar_mux_001|saved_grant [0] & ((\inst|nios2|ic_fill_ap_offset [1]) # ((\inst|nios2|d_address_offset_field [1] & \inst|cmd_xbar_mux_001|saved_grant [1])))) # (!\inst|cmd_xbar_mux_001|saved_grant [0] & 
// (\inst|nios2|d_address_offset_field [1] & ((\inst|cmd_xbar_mux_001|saved_grant [1]))))

	.dataa(\inst|cmd_xbar_mux_001|saved_grant [0]),
	.datab(\inst|nios2|d_address_offset_field [1]),
	.datac(\inst|nios2|ic_fill_ap_offset [1]),
	.datad(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_data [39]),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_data[39] .lut_mask = 16'hECA0;
defparam \inst|cmd_xbar_mux_001|src_data[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N18
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_data[40] (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_data [40] = (\inst|cmd_xbar_mux_001|saved_grant [1] & ((\inst|nios2|d_address_offset_field [2]) # ((\inst|nios2|ic_fill_ap_offset [2] & \inst|cmd_xbar_mux_001|saved_grant [0])))) # (!\inst|cmd_xbar_mux_001|saved_grant [1] & 
// (\inst|nios2|ic_fill_ap_offset [2] & ((\inst|cmd_xbar_mux_001|saved_grant [0]))))

	.dataa(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datab(\inst|nios2|ic_fill_ap_offset [2]),
	.datac(\inst|nios2|d_address_offset_field [2]),
	.datad(\inst|cmd_xbar_mux_001|saved_grant [0]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_data [40]),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_data[40] .lut_mask = 16'hECA0;
defparam \inst|cmd_xbar_mux_001|src_data[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N0
cycloneive_lcell_comb \inst|nios2|d_address_line_field[0]~0 (
	.dataa(\inst|nios2|A_mem_baddr [5]),
	.datab(\inst|nios2|d_address_tag_field_nxt~0_combout ),
	.datac(gnd),
	.datad(\inst|nios2|M_alu_result [5]),
	.cin(gnd),
	.combout(\inst|nios2|d_address_line_field[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_address_line_field[0]~0 .lut_mask = 16'hBB88;
defparam \inst|nios2|d_address_line_field[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N26
cycloneive_lcell_comb \inst|nios2|A_dc_wb_line[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|A_mem_baddr [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_wb_line[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_line[0]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|A_dc_wb_line[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N27
dffeas \inst|nios2|A_dc_wb_line[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_wb_line[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_wb_line [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_line[0] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_wb_line[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N1
dffeas \inst|nios2|d_address_line_field[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_address_line_field[0]~0_combout ),
	.asdata(\inst|nios2|A_dc_wb_line [0]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_wr_want_dmaster~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_address_line_field [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_address_line_field[0] .is_wysiwyg = "true";
defparam \inst|nios2|d_address_line_field[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N2
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_data[41] (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_data [41] = (\inst|cmd_xbar_mux_001|saved_grant [0] & ((\inst|nios2|ic_fill_line [0]) # ((\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_address_line_field [0])))) # (!\inst|cmd_xbar_mux_001|saved_grant [0] & 
// (((\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_address_line_field [0]))))

	.dataa(\inst|cmd_xbar_mux_001|saved_grant [0]),
	.datab(\inst|nios2|ic_fill_line [0]),
	.datac(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\inst|nios2|d_address_line_field [0]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_data [41]),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_data[41] .lut_mask = 16'hF888;
defparam \inst|cmd_xbar_mux_001|src_data[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N28
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_data[42] (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_data [42] = (\inst|cmd_xbar_mux_001|saved_grant [1] & ((\inst|nios2|d_address_line_field [1]) # ((\inst|nios2|ic_fill_line [1] & \inst|cmd_xbar_mux_001|saved_grant [0])))) # (!\inst|cmd_xbar_mux_001|saved_grant [1] & 
// (((\inst|nios2|ic_fill_line [1] & \inst|cmd_xbar_mux_001|saved_grant [0]))))

	.dataa(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datab(\inst|nios2|d_address_line_field [1]),
	.datac(\inst|nios2|ic_fill_line [1]),
	.datad(\inst|cmd_xbar_mux_001|saved_grant [0]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_data [42]),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_data[42] .lut_mask = 16'hF888;
defparam \inst|cmd_xbar_mux_001|src_data[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N22
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_data[43] (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_data [43] = (\inst|cmd_xbar_mux_001|saved_grant [0] & ((\inst|nios2|ic_fill_line [2]) # ((\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_address_line_field [2])))) # (!\inst|cmd_xbar_mux_001|saved_grant [0] & 
// (((\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_address_line_field [2]))))

	.dataa(\inst|cmd_xbar_mux_001|saved_grant [0]),
	.datab(\inst|nios2|ic_fill_line [2]),
	.datac(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\inst|nios2|d_address_line_field [2]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_data [43]),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_data[43] .lut_mask = 16'hF888;
defparam \inst|cmd_xbar_mux_001|src_data[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N8
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_data[44] (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_data [44] = (\inst|nios2|d_address_line_field [3] & ((\inst|cmd_xbar_mux_001|saved_grant [1]) # ((\inst|nios2|ic_fill_line [3] & \inst|cmd_xbar_mux_001|saved_grant [0])))) # (!\inst|nios2|d_address_line_field [3] & 
// (\inst|nios2|ic_fill_line [3] & ((\inst|cmd_xbar_mux_001|saved_grant [0]))))

	.dataa(\inst|nios2|d_address_line_field [3]),
	.datab(\inst|nios2|ic_fill_line [3]),
	.datac(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\inst|cmd_xbar_mux_001|saved_grant [0]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_data [44]),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_data[44] .lut_mask = 16'hECA0;
defparam \inst|cmd_xbar_mux_001|src_data[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N2
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[10]~20 (
	.dataa(\inst|nios2|Add17|auto_generated|_~9_combout ),
	.datab(\inst|nios2|E_src1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add17|auto_generated|result_int[9]~19 ),
	.combout(\inst|nios2|Add17|auto_generated|result_int[10]~20_combout ),
	.cout(\inst|nios2|Add17|auto_generated|result_int[10]~21 ));
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[10]~20 .lut_mask = 16'h698E;
defparam \inst|nios2|Add17|auto_generated|result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N26
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[9]~23 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[8]~22 ),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[9]~23_combout ),
	.cout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[9]~24 ));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[9]~23 .lut_mask = 16'h5A5F;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[9]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y31_N27
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[9]~23_combout ),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [33]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[9] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N2
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_payload~1 (
// Equation(s):
// \inst|cmd_xbar_mux|src_payload~1_combout  = (\inst|cmd_xbar_mux|saved_grant [1] & \inst|nios2|d_writedata [1])

	.dataa(\inst|cmd_xbar_mux|saved_grant [1]),
	.datab(gnd),
	.datac(\inst|nios2|d_writedata [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_payload~1 .lut_mask = 16'hA0A0;
defparam \inst|cmd_xbar_mux|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N13
dffeas \inst|nios2|E_src2_reg[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2[2]~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[2] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N1
dffeas \inst|nios2|M_st_data[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src2_reg [2]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_st_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_st_data[2] .is_wysiwyg = "true";
defparam \inst|nios2|M_st_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N12
cycloneive_lcell_comb \inst|nios2|A_st_data[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|M_st_data [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_st_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_st_data[2]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|A_st_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N13
dffeas \inst|nios2|A_st_data[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_st_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_data[2] .is_wysiwyg = "true";
defparam \inst|nios2|A_st_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N6
cycloneive_lcell_comb \inst|nios2|d_writedata[2]~3 (
	.dataa(\inst|nios2|M_st_data [2]),
	.datab(\inst|nios2|A_mem_bypass_pending~combout ),
	.datac(gnd),
	.datad(\inst|nios2|A_st_data [2]),
	.cin(gnd),
	.combout(\inst|nios2|d_writedata[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_writedata[2]~3 .lut_mask = 16'hEE22;
defparam \inst|nios2|d_writedata[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N10
cycloneive_lcell_comb \inst|nios2|dc_tag_wr_port_addr[3]~4 (
	.dataa(gnd),
	.datab(\inst|nios2|M_alu_result [8]),
	.datac(\inst|nios2|A_mem_baddr [8]),
	.datad(\inst|nios2|dc_tag_wr_port_addr~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_tag_wr_port_addr[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_tag_wr_port_addr[3]~4 .lut_mask = 16'hCCF0;
defparam \inst|nios2|dc_tag_wr_port_addr[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N20
cycloneive_lcell_comb \inst|nios2|dc_tag_wr_port_addr[4]~5 (
	.dataa(gnd),
	.datab(\inst|nios2|M_alu_result [9]),
	.datac(\inst|nios2|A_mem_baddr [9]),
	.datad(\inst|nios2|dc_tag_wr_port_addr~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_tag_wr_port_addr[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_tag_wr_port_addr[4]~5 .lut_mask = 16'hCCF0;
defparam \inst|nios2|dc_tag_wr_port_addr[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N8
cycloneive_lcell_comb \inst|nios2|dc_tag_wr_port_addr[5]~6 (
	.dataa(\inst|nios2|M_alu_result [10]),
	.datab(gnd),
	.datac(\inst|nios2|A_mem_baddr [10]),
	.datad(\inst|nios2|dc_tag_wr_port_addr~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_tag_wr_port_addr[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_tag_wr_port_addr[5]~6 .lut_mask = 16'hAAF0;
defparam \inst|nios2|dc_tag_wr_port_addr[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N14
cycloneive_lcell_comb \inst|nios2|dc_tag_rd_port_addr[0]~0 (
	.dataa(gnd),
	.datab(\inst|nios2|M_alu_result [5]),
	.datac(\inst|nios2|Add17|auto_generated|result_int[6]~12_combout ),
	.datad(\inst|nios2|A_stall~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_tag_rd_port_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_tag_rd_port_addr[0]~0 .lut_mask = 16'hF0CC;
defparam \inst|nios2|dc_tag_rd_port_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N20
cycloneive_lcell_comb \inst|nios2|M_ctrl_mem_nxt~0 (
	.dataa(\inst|nios2|E_iw [0]),
	.datab(gnd),
	.datac(\inst|nios2|E_iw [2]),
	.datad(\inst|nios2|E_iw [1]),
	.cin(gnd),
	.combout(\inst|nios2|M_ctrl_mem_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_ctrl_mem_nxt~0 .lut_mask = 16'hAAA0;
defparam \inst|nios2|M_ctrl_mem_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N21
dffeas \inst|nios2|M_ctrl_mem (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_ctrl_mem_nxt~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_ctrl_mem~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_ctrl_mem .is_wysiwyg = "true";
defparam \inst|nios2|M_ctrl_mem .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N14
cycloneive_lcell_comb \inst|jtag_uart_0|fifo_rd~1 (
// Equation(s):
// \inst|jtag_uart_0|fifo_rd~1_combout  = (!\inst|jtag_uart_0|av_waitrequest~q  & (!\inst|nios2|d_address_offset_field [0] & (\inst|cmd_xbar_demux_001|sink_ready~1_combout  & \inst|jtag_uart_0|fifo_rd~0_combout )))

	.dataa(\inst|jtag_uart_0|av_waitrequest~q ),
	.datab(\inst|nios2|d_address_offset_field [0]),
	.datac(\inst|cmd_xbar_demux_001|sink_ready~1_combout ),
	.datad(\inst|jtag_uart_0|fifo_rd~0_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|fifo_rd~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|fifo_rd~1 .lut_mask = 16'h1000;
defparam \inst|jtag_uart_0|fifo_rd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N0
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ 
// (((VCC) # (!\inst|jtag_uart_0|wr_rfifo~combout )))
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\inst|jtag_uart_0|wr_rfifo~combout  $ 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))

	.dataa(\inst|jtag_uart_0|wr_rfifo~combout ),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N16
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write~1 .lut_mask = 16'h0F0F;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N26
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~9 (
	.dataa(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~9 .lut_mask = 16'hAA00;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10 .lut_mask = 16'h00F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 .lut_mask = 16'hEEEF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 .lut_mask = 16'h003B;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y35_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0 .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N10
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4 .lut_mask = 16'h00C8;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N27
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[3] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N8
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~8 (
	.dataa(gnd),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [3]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~8 .lut_mask = 16'hCC00;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N9
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[4] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N14
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~7 .lut_mask = 16'hF000;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N15
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[5] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N4
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~6 .lut_mask = 16'hF000;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N5
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[6] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N18
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~5 .lut_mask = 16'hF000;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N19
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[7] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N20
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~3 (
	.dataa(gnd),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [7]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~3 .lut_mask = 16'hCC00;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N21
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[8] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N2
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|state~1 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|state~1 .lut_mask = 16'h00C0;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 .lut_mask = 16'hD0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N0
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate~0 .lut_mask = 16'h000C;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N26
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|state~2 (
	.dataa(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|state~0_combout ),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|state~1_combout ),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|state~2 .lut_mask = 16'h3A30;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N27
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|state (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|state~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|state .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N8
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [8]),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write~0 .lut_mask = 16'h8000;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N17
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y32_N29
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write1 .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N14
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write2~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write1~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write2~feeder .lut_mask = 16'hFF00;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N15
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write2 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write2~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write2 .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N22
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|state~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|state~0 .lut_mask = 16'hAA00;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N23
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|state~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[10] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N22
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[9]~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[9]~0 .lut_mask = 16'h3030;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N0
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[9]~1 (
	.dataa(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [8]),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[9]~1 .lut_mask = 16'h5F1F;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N1
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[9] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N24
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~4 (
	.dataa(gnd),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~4 .lut_mask = 16'h3300;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N25
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[0] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N10
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~2 (
	.dataa(gnd),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [0]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~2 .lut_mask = 16'hCC00;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N11
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[1] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N30
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 (
	.dataa(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 .lut_mask = 16'h8000;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N23
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write_valid (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [10]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write_valid .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N24
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 (
	.dataa(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q ),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [10]),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write_stalled~q ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 .lut_mask = 16'hC4F4;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N25
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write_stalled (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write_stalled~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write_stalled .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write_stalled .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N22
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_ena~2 (
	.dataa(\inst|jtag_uart_0|t_dav~q ),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q ),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write_valid~q ),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write_stalled~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_ena~2 .lut_mask = 16'hCCDC;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N2
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_ena~3 (
	.dataa(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst2~q ),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write1~q ),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write2~q ),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_ena~3 .lut_mask = 16'h2800;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N3
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N4
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q )))

	.dataa(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8000;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N2
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])))

	.dataa(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N0
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (!\inst|jtag_uart_0|fifo_rd~2_combout  & ((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  & \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ))))

	.dataa(\inst|jtag_uart_0|fifo_rd~2_combout ),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datac(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h5450;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N1
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N20
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (\inst|jtag_uart_0|fifo_rd~1_combout  $ 
// (((!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q ))))) # 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & 
// (\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q )))

	.dataa(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q ),
	.datad(\inst|jtag_uart_0|fifo_rd~1_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 .lut_mask = 16'h9A30;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N1
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N2
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ 
// (((\inst|jtag_uart_0|wr_rfifo~combout ) # (VCC))))) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # (GND))))
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\inst|jtag_uart_0|wr_rfifo~combout  $ 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\inst|jtag_uart_0|wr_rfifo~combout ),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y28_N3
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N4
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// VCC)))) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\inst|jtag_uart_0|wr_rfifo~combout )))))
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = 
// CARRY((!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (\inst|jtag_uart_0|wr_rfifo~combout  $ 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]))))

	.dataa(\inst|jtag_uart_0|wr_rfifo~combout ),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hC309;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y28_N5
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N6
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ 
// (((\inst|jtag_uart_0|wr_rfifo~combout ) # (VCC))))) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// (((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # (GND))))
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\inst|jtag_uart_0|wr_rfifo~combout  $ 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\inst|jtag_uart_0|wr_rfifo~combout ),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h3C6F;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y28_N7
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N8
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & (((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// VCC)))) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (((VCC) # (!\inst|jtag_uart_0|wr_rfifo~combout )))))
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = 
// CARRY((!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & (\inst|jtag_uart_0|wr_rfifo~combout  $ 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]))))

	.dataa(\inst|jtag_uart_0|wr_rfifo~combout ),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hC309;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y28_N9
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N10
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] $ 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT )

	.dataa(gnd),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h3C3C;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y28_N11
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N12
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # 
// (((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) # 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))

	.dataa(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .lut_mask = 16'hFFFB;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N14
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout  = (\inst|jtag_uart_0|wr_rfifo~combout ) # 
// ((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # ((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) # 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout )))

	.dataa(\inst|jtag_uart_0|wr_rfifo~combout ),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datad(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 .lut_mask = 16'hFFFE;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N24
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # 
// ((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ) # (!\inst|jtag_uart_0|fifo_rd~1_combout 
// ))))

	.dataa(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datab(\inst|jtag_uart_0|fifo_rd~1_combout ),
	.datac(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFABA;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N25
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y32_N19
dffeas \inst|jtag_uart_0|t_dav (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|t_dav~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|t_dav .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|t_dav .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N28
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|always2~0 (
	.dataa(gnd),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write2~q ),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|always2~0 .lut_mask = 16'h3C3C;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N18
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_pause~0 (
	.dataa(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write_valid~q ),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write_stalled~q ),
	.datac(\inst|jtag_uart_0|t_dav~q ),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|always2~0_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_pause~0 .lut_mask = 16'hFD00;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_pause~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N23
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst2 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst2 .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N18
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate~q ),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate~1 .lut_mask = 16'h5AF0;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N19
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N10
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder .lut_mask = 16'hFF00;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N11
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate1 .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N8
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_pause~1 (
	.dataa(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate2~q ),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout ),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst2~q ),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate1~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_pause~1 .lut_mask = 16'hD0E0;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_pause~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N9
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N22
cycloneive_lcell_comb \inst|jtag_uart_0|pause_irq~0 (
// Equation(s):
// \inst|jtag_uart_0|pause_irq~0_combout  = (\inst|jtag_uart_0|read_0~q  & (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ((\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q )))) 
// # (!\inst|jtag_uart_0|read_0~q  & ((\inst|jtag_uart_0|pause_irq~q ) # ((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q ))))

	.dataa(\inst|jtag_uart_0|read_0~q ),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\inst|jtag_uart_0|pause_irq~q ),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|pause_irq~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|pause_irq~0 .lut_mask = 16'hDC50;
defparam \inst|jtag_uart_0|pause_irq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N23
dffeas \inst|jtag_uart_0|pause_irq (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|pause_irq~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|pause_irq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|pause_irq .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|pause_irq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N30
cycloneive_lcell_comb \inst|jtag_uart_0|ien_AF~feeder (
// Equation(s):
// \inst|jtag_uart_0|ien_AF~feeder_combout  = \inst|nios2|d_writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [0]),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|ien_AF~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|ien_AF~feeder .lut_mask = 16'hFF00;
defparam \inst|jtag_uart_0|ien_AF~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N22
cycloneive_lcell_comb \inst|jtag_uart_0|ien_AE~0 (
// Equation(s):
// \inst|jtag_uart_0|ien_AE~0_combout  = (!\inst|jtag_uart_0|av_waitrequest~q  & (\inst|cmd_xbar_demux_001|sink_ready~1_combout  & (\inst|nios2|d_write~q  & \inst|nios2|d_address_offset_field [0])))

	.dataa(\inst|jtag_uart_0|av_waitrequest~q ),
	.datab(\inst|cmd_xbar_demux_001|sink_ready~1_combout ),
	.datac(\inst|nios2|d_write~q ),
	.datad(\inst|nios2|d_address_offset_field [0]),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|ien_AE~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|ien_AE~0 .lut_mask = 16'h4000;
defparam \inst|jtag_uart_0|ien_AE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N31
dffeas \inst|jtag_uart_0|ien_AF (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|ien_AF~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|ien_AE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|ien_AF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|ien_AF .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|ien_AF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N24
cycloneive_lcell_comb \inst|jtag_uart_0|av_readdata[8]~0 (
// Equation(s):
// \inst|jtag_uart_0|av_readdata[8]~0_combout  = (\inst|jtag_uart_0|ien_AF~q  & ((\inst|jtag_uart_0|fifo_AF~q ) # (\inst|jtag_uart_0|pause_irq~q )))

	.dataa(\inst|jtag_uart_0|fifo_AF~q ),
	.datab(gnd),
	.datac(\inst|jtag_uart_0|pause_irq~q ),
	.datad(\inst|jtag_uart_0|ien_AF~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|av_readdata[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|av_readdata[8]~0 .lut_mask = 16'hFA00;
defparam \inst|jtag_uart_0|av_readdata[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N25
dffeas \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|av_readdata[8]~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N30
cycloneive_lcell_comb \inst|nios2|E_logic_result[1]~18 (
	.dataa(\inst|nios2|E_src2 [1]),
	.datab(\inst|nios2|E_logic_op [0]),
	.datac(\inst|nios2|E_logic_op [1]),
	.datad(\inst|nios2|E_src1 [1]),
	.cin(gnd),
	.combout(\inst|nios2|E_logic_result[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_logic_result[1]~18 .lut_mask = 16'h78A1;
defparam \inst|nios2|E_logic_result[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N26
cycloneive_lcell_comb \inst|nios2|E_alu_result[1] (
	.dataa(\inst|nios2|E_ctrl_logic~q ),
	.datab(\inst|nios2|E_logic_result[1]~18_combout ),
	.datac(\inst|nios2|E_alu_result~0_combout ),
	.datad(\inst|nios2|Add17|auto_generated|result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result [1]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[1] .lut_mask = 16'h8F88;
defparam \inst|nios2|E_alu_result[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N27
dffeas \inst|nios2|M_alu_result[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_alu_result [1]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_alu_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_alu_result[1] .is_wysiwyg = "true";
defparam \inst|nios2|M_alu_result[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N30
cycloneive_lcell_comb \inst|nios2|Equal184~0 (
	.dataa(\inst|nios2|E_iw [3]),
	.datab(\inst|nios2|E_iw [4]),
	.datac(\inst|nios2|E_iw [0]),
	.datad(\inst|nios2|E_iw [1]),
	.cin(gnd),
	.combout(\inst|nios2|Equal184~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Equal184~0 .lut_mask = 16'h1000;
defparam \inst|nios2|Equal184~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N31
dffeas \inst|nios2|M_ctrl_ld8 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Equal184~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_ctrl_ld8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_ctrl_ld8 .is_wysiwyg = "true";
defparam \inst|nios2|M_ctrl_ld8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N8
cycloneive_lcell_comb \inst|nios2|M_ld_align_sh16~0 (
	.dataa(\inst|nios2|M_ctrl_ld16~q ),
	.datab(\inst|nios2|M_alu_result [1]),
	.datac(\inst|nios2|M_ctrl_ld8~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|M_ld_align_sh16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_ld_align_sh16~0 .lut_mask = 16'hC8C8;
defparam \inst|nios2|M_ld_align_sh16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N9
dffeas \inst|nios2|A_ld_align_sh16 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_ld_align_sh16~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_ld_align_sh16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_ld_align_sh16 .is_wysiwyg = "true";
defparam \inst|nios2|A_ld_align_sh16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N18
cycloneive_lcell_comb \inst|nios2|D_src1_reg[0]~15 (
	.dataa(\inst|nios2|M_alu_result [0]),
	.datab(\inst|nios2|E_src1[11]~0_combout ),
	.datac(\inst|nios2|A_wr_data_unfiltered[0]~122_combout ),
	.datad(\inst|nios2|E_src1[11]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[0]~15 .lut_mask = 16'hCCB8;
defparam \inst|nios2|D_src1_reg[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N15
dffeas \inst|nios2|W_wr_data[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_wr_data_unfiltered[0]~122_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_wr_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_wr_data[0] .is_wysiwyg = "true";
defparam \inst|nios2|W_wr_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N4
cycloneive_lcell_comb \inst|nios2|D_src1_reg[0]~16 (
	.dataa(\inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [0]),
	.datab(\inst|nios2|D_src1_reg[0]~15_combout ),
	.datac(\inst|nios2|W_wr_data [0]),
	.datad(\inst|nios2|E_src1[11]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[0]~16 .lut_mask = 16'hE2CC;
defparam \inst|nios2|D_src1_reg[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N18
cycloneive_lcell_comb \inst|nios2|D_src1_reg[0]~17 (
	.dataa(\inst|nios2|D_ctrl_a_not_src~q ),
	.datab(\inst|nios2|E_alu_result [0]),
	.datac(\inst|nios2|E_regnum_a_cmp_D~q ),
	.datad(\inst|nios2|D_src1_reg[0]~16_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[0]~17 .lut_mask = 16'hEF40;
defparam \inst|nios2|D_src1_reg[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N19
dffeas \inst|nios2|E_src1[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src1_reg[0]~17_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src1[0] .is_wysiwyg = "true";
defparam \inst|nios2|E_src1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N20
cycloneive_lcell_comb \inst|nios2|D_src2_reg[0]~16 (
	.dataa(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datab(\inst|nios2|D_src2_reg[31]~5_combout ),
	.datac(\inst|nios2|A_wr_data_unfiltered[0]~122_combout ),
	.datad(\inst|nios2|M_alu_result [0]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[0]~16 .lut_mask = 16'hBA98;
defparam \inst|nios2|D_src2_reg[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N16
cycloneive_lcell_comb \inst|nios2|D_src2_reg[0]~17 (
	.dataa(\inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datab(\inst|nios2|D_src2_reg[31]~5_combout ),
	.datac(\inst|nios2|W_wr_data [0]),
	.datad(\inst|nios2|D_src2_reg[0]~16_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[0]~17 .lut_mask = 16'hF388;
defparam \inst|nios2|D_src2_reg[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N24
cycloneive_lcell_comb \inst|nios2|E_src2[0]~0 (
	.dataa(\inst|nios2|D_src2_hazard_E~combout ),
	.datab(\inst|nios2|D_src2_reg[0]~17_combout ),
	.datac(gnd),
	.datad(\inst|nios2|E_alu_result [0]),
	.cin(gnd),
	.combout(\inst|nios2|E_src2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2[0]~0 .lut_mask = 16'hEE44;
defparam \inst|nios2|E_src2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N30
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_payload~22 (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_payload~22_combout  = (\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_writedata [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\inst|nios2|d_writedata [8]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_payload~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_payload~22 .lut_mask = 16'hF000;
defparam \inst|cmd_xbar_mux_001|src_payload~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N12
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_data[46] (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_data [46] = (\inst|nios2|ic_fill_line [5] & ((\inst|cmd_xbar_mux_001|saved_grant [0]) # ((\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_address_line_field [5])))) # (!\inst|nios2|ic_fill_line [5] & 
// (((\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_address_line_field [5]))))

	.dataa(\inst|nios2|ic_fill_line [5]),
	.datab(\inst|cmd_xbar_mux_001|saved_grant [0]),
	.datac(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\inst|nios2|d_address_line_field [5]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_data [46]),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_data[46] .lut_mask = 16'hF888;
defparam \inst|cmd_xbar_mux_001|src_data[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N4
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_data[47] (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_data [47] = (\inst|cmd_xbar_mux_001|saved_grant [0] & ((\inst|nios2|ic_fill_line [6]) # ((\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_address_tag_field [0])))) # (!\inst|cmd_xbar_mux_001|saved_grant [0] & 
// (((\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_address_tag_field [0]))))

	.dataa(\inst|cmd_xbar_mux_001|saved_grant [0]),
	.datab(\inst|nios2|ic_fill_line [6]),
	.datac(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\inst|nios2|d_address_tag_field [0]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_data [47]),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_data[47] .lut_mask = 16'hF888;
defparam \inst|cmd_xbar_mux_001|src_data[47] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N30
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_data[48] (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_data [48] = (\inst|cmd_xbar_mux_001|saved_grant [1] & ((\inst|nios2|d_address_tag_field [1]) # ((\inst|nios2|ic_fill_tag [0] & \inst|cmd_xbar_mux_001|saved_grant [0])))) # (!\inst|cmd_xbar_mux_001|saved_grant [1] & 
// (\inst|nios2|ic_fill_tag [0] & (\inst|cmd_xbar_mux_001|saved_grant [0])))

	.dataa(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datab(\inst|nios2|ic_fill_tag [0]),
	.datac(\inst|cmd_xbar_mux_001|saved_grant [0]),
	.datad(\inst|nios2|d_address_tag_field [1]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_data [48]),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_data[48] .lut_mask = 16'hEAC0;
defparam \inst|cmd_xbar_mux_001|src_data[48] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N0
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_data[33] (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_data [33] = (\inst|cmd_xbar_mux_001|saved_grant [0]) # ((\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_byteenable [1]))

	.dataa(gnd),
	.datab(\inst|cmd_xbar_mux_001|saved_grant [0]),
	.datac(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\inst|nios2|d_byteenable [1]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_data [33]),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_data[33] .lut_mask = 16'hFCCC;
defparam \inst|cmd_xbar_mux_001|src_data[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N24
cycloneive_lcell_comb \inst|nios2|E_src2[9]~9 (
	.dataa(\inst|nios2|D_src2_reg[9]~25_combout ),
	.datab(\inst|nios2|E_alu_result [9]),
	.datac(gnd),
	.datad(\inst|nios2|D_src2_hazard_E~combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_src2[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2[9]~9 .lut_mask = 16'hCCAA;
defparam \inst|nios2|E_src2[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N28
cycloneive_lcell_comb \inst|nios2|E_src2_reg[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2[9]~9_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_src2_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|E_src2_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N29
dffeas \inst|nios2|E_src2_reg[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[9] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N20
cycloneive_lcell_comb \inst|nios2|M_st_data[25]~1 (
	.dataa(\inst|nios2|E_src2_reg [1]),
	.datab(\inst|nios2|Equal276~0_combout ),
	.datac(gnd),
	.datad(\inst|nios2|E_src2_reg [9]),
	.cin(gnd),
	.combout(\inst|nios2|M_st_data[25]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_st_data[25]~1 .lut_mask = 16'hBB88;
defparam \inst|nios2|M_st_data[25]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N26
cycloneive_lcell_comb \inst|nios2|M_st_data[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|M_st_data[25]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_st_data[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_st_data[9]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_st_data[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N27
dffeas \inst|nios2|M_st_data[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_st_data[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_st_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_st_data[9] .is_wysiwyg = "true";
defparam \inst|nios2|M_st_data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y27_N23
dffeas \inst|nios2|A_st_data[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_st_data [9]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_data[9] .is_wysiwyg = "true";
defparam \inst|nios2|A_st_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N6
cycloneive_lcell_comb \inst|nios2|d_writedata[9]~18 (
	.dataa(\inst|nios2|A_mem_bypass_pending~combout ),
	.datab(\inst|nios2|M_st_data [9]),
	.datac(gnd),
	.datad(\inst|nios2|A_st_data [9]),
	.cin(gnd),
	.combout(\inst|nios2|d_writedata[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_writedata[9]~18 .lut_mask = 16'hEE44;
defparam \inst|nios2|d_writedata[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N30
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_rd_addr_offset_nxt[1]~1 (
	.dataa(gnd),
	.datab(\inst|nios2|A_dc_xfer_rd_addr_starting~2_combout ),
	.datac(\inst|nios2|A_dc_xfer_rd_addr_offset [1]),
	.datad(\inst|nios2|A_dc_xfer_rd_addr_offset [0]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_rd_addr_offset_nxt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_rd_addr_offset_nxt[1]~1 .lut_mask = 16'h0330;
defparam \inst|nios2|A_dc_xfer_rd_addr_offset_nxt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N31
dffeas \inst|nios2|A_dc_xfer_rd_addr_offset[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_rd_addr_offset_nxt[1]~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_rd_addr_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_rd_addr_offset[1] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_rd_addr_offset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N8
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_rd_data_offset[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|A_dc_xfer_rd_addr_offset [1]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_rd_data_offset[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_rd_data_offset[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_xfer_rd_data_offset[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N9
dffeas \inst|nios2|A_dc_xfer_rd_data_offset[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_rd_data_offset[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_rd_data_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_rd_data_offset[1] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_rd_data_offset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N2
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_offset[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|A_dc_xfer_rd_data_offset [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_offset[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_offset[1]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|A_dc_xfer_wr_offset[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N3
dffeas \inst|nios2|A_dc_xfer_wr_offset[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_offset[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_offset[1] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_offset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N28
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_rd_addr_offset_nxt[2]~0 (
	.dataa(\inst|nios2|A_dc_xfer_rd_addr_offset [1]),
	.datab(\inst|nios2|A_dc_xfer_rd_addr_starting~2_combout ),
	.datac(\inst|nios2|A_dc_xfer_rd_addr_offset [2]),
	.datad(\inst|nios2|A_dc_xfer_rd_addr_offset [0]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_rd_addr_offset_nxt[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_rd_addr_offset_nxt[2]~0 .lut_mask = 16'h1230;
defparam \inst|nios2|A_dc_xfer_rd_addr_offset_nxt[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N29
dffeas \inst|nios2|A_dc_xfer_rd_addr_offset[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_rd_addr_offset_nxt[2]~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_rd_addr_offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_rd_addr_offset[2] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_rd_addr_offset[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N29
dffeas \inst|nios2|A_dc_xfer_rd_data_offset[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|A_dc_xfer_rd_addr_offset [2]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_rd_data_offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_rd_data_offset[2] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_rd_data_offset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N8
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_offset[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|A_dc_xfer_rd_data_offset [2]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_offset[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_offset[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_xfer_wr_offset[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N9
dffeas \inst|nios2|A_dc_xfer_wr_offset[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_offset[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_offset[2] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_offset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N12
cycloneive_lcell_comb \inst|nios2|A_dc_wb_rd_addr_offset_nxt[0]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|A_dc_wb_rd_addr_offset [0]),
	.datad(\inst|nios2|A_dc_wb_rd_addr_starting~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_wb_rd_addr_offset_nxt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_rd_addr_offset_nxt[0]~0 .lut_mask = 16'h000F;
defparam \inst|nios2|A_dc_wb_rd_addr_offset_nxt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N13
dffeas \inst|nios2|A_dc_wb_rd_addr_offset[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_wb_rd_addr_offset_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_dc_wb_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_wb_rd_addr_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_rd_addr_offset[0] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_wb_rd_addr_offset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N6
cycloneive_lcell_comb \inst|nios2|A_dc_wb_rd_addr_offset_nxt[1]~1 (
	.dataa(\inst|nios2|A_dc_wb_rd_addr_offset [0]),
	.datab(gnd),
	.datac(\inst|nios2|A_dc_wb_rd_addr_offset [1]),
	.datad(\inst|nios2|A_dc_wb_rd_addr_starting~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_wb_rd_addr_offset_nxt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_rd_addr_offset_nxt[1]~1 .lut_mask = 16'h005A;
defparam \inst|nios2|A_dc_wb_rd_addr_offset_nxt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N7
dffeas \inst|nios2|A_dc_wb_rd_addr_offset[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_wb_rd_addr_offset_nxt[1]~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_dc_wb_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_wb_rd_addr_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_rd_addr_offset[1] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_wb_rd_addr_offset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N24
cycloneive_lcell_comb \inst|nios2|A_dc_wb_rd_addr_offset_nxt[2]~2 (
	.dataa(\inst|nios2|A_dc_wb_rd_addr_offset [1]),
	.datab(\inst|nios2|A_dc_wb_rd_addr_starting~q ),
	.datac(\inst|nios2|A_dc_wb_rd_addr_offset [2]),
	.datad(\inst|nios2|A_dc_wb_rd_addr_offset [0]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_wb_rd_addr_offset_nxt[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_rd_addr_offset_nxt[2]~2 .lut_mask = 16'h1230;
defparam \inst|nios2|A_dc_wb_rd_addr_offset_nxt[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N25
dffeas \inst|nios2|A_dc_wb_rd_addr_offset[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_wb_rd_addr_offset_nxt[2]~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_dc_wb_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_wb_rd_addr_offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_rd_addr_offset[2] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_wb_rd_addr_offset[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N9
dffeas \inst|nios2|A_mem_baddr[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_alu_result [2]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mem_baddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mem_baddr[2] .is_wysiwyg = "true";
defparam \inst|nios2|A_mem_baddr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y28_N5
dffeas \inst|nios2|A_en_d1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_stall~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_en_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_en_d1 .is_wysiwyg = "true";
defparam \inst|nios2|A_en_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N14
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_addr[0]~0 (
	.dataa(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.datab(\inst|nios2|M_alu_result [2]),
	.datac(\inst|nios2|A_mem_baddr [2]),
	.datad(\inst|nios2|A_en_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_addr[0]~0 .lut_mask = 16'hE4CC;
defparam \inst|nios2|dc_data_wr_port_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N6
cycloneive_lcell_comb \inst|nios2|A_dc_fill_dp_offset_nxt[0]~1 (
	.dataa(\inst|nios2|A_dc_want_fill~q ),
	.datab(\inst|nios2|A_dc_fill_has_started~q ),
	.datac(\inst|nios2|A_dc_fill_dp_offset [0]),
	.datad(\inst|nios2|A_dc_wb_active~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_fill_dp_offset_nxt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_fill_dp_offset_nxt[0]~1 .lut_mask = 16'h0F0D;
defparam \inst|nios2|A_dc_fill_dp_offset_nxt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N7
dffeas \inst|nios2|A_dc_fill_dp_offset[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_fill_dp_offset_nxt[0]~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_dc_rd_data_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_fill_dp_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_fill_dp_offset[0] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_fill_dp_offset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N16
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_addr[0]~1 (
	.dataa(gnd),
	.datab(\inst|nios2|dc_data_wr_port_addr[0]~0_combout ),
	.datac(\inst|nios2|A_dc_fill_active~q ),
	.datad(\inst|nios2|A_dc_fill_dp_offset [0]),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_addr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_addr[0]~1 .lut_mask = 16'hFC0C;
defparam \inst|nios2|dc_data_wr_port_addr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N12
cycloneive_lcell_comb \inst|nios2|A_dc_fill_dp_offset_nxt[1]~0 (
	.dataa(\inst|nios2|A_dc_fill_starting~0_combout ),
	.datab(gnd),
	.datac(\inst|nios2|A_dc_fill_dp_offset [1]),
	.datad(\inst|nios2|A_dc_fill_dp_offset [0]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_fill_dp_offset_nxt[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_fill_dp_offset_nxt[1]~0 .lut_mask = 16'h0550;
defparam \inst|nios2|A_dc_fill_dp_offset_nxt[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N13
dffeas \inst|nios2|A_dc_fill_dp_offset[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_fill_dp_offset_nxt[1]~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_dc_rd_data_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_fill_dp_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_fill_dp_offset[1] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_fill_dp_offset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N4
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_addr[1]~3 (
	.dataa(\inst|nios2|dc_data_wr_port_addr[1]~2_combout ),
	.datab(gnd),
	.datac(\inst|nios2|A_dc_fill_active~q ),
	.datad(\inst|nios2|A_dc_fill_dp_offset [1]),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_addr[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_addr[1]~3 .lut_mask = 16'hFA0A;
defparam \inst|nios2|dc_data_wr_port_addr[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N10
cycloneive_lcell_comb \inst|nios2|A_dc_fill_dp_offset_nxt[2]~2 (
	.dataa(\inst|nios2|A_dc_fill_starting~0_combout ),
	.datab(\inst|nios2|A_dc_fill_dp_offset [0]),
	.datac(\inst|nios2|A_dc_fill_dp_offset [2]),
	.datad(\inst|nios2|A_dc_fill_dp_offset [1]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_fill_dp_offset_nxt[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_fill_dp_offset_nxt[2]~2 .lut_mask = 16'h1450;
defparam \inst|nios2|A_dc_fill_dp_offset_nxt[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N11
dffeas \inst|nios2|A_dc_fill_dp_offset[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_fill_dp_offset_nxt[2]~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_dc_rd_data_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_fill_dp_offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_fill_dp_offset[2] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_fill_dp_offset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N0
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_addr[2]~5 (
	.dataa(\inst|nios2|dc_data_wr_port_addr[2]~4_combout ),
	.datab(gnd),
	.datac(\inst|nios2|A_dc_fill_active~q ),
	.datad(\inst|nios2|A_dc_fill_dp_offset [2]),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_addr[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_addr[2]~5 .lut_mask = 16'hFA0A;
defparam \inst|nios2|dc_data_wr_port_addr[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N16
cycloneive_lcell_comb \inst|nios2|A_dc_valid_st_bypass_hit_wr_en (
	.dataa(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|A_en_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_valid_st_bypass_hit_wr_en~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_valid_st_bypass_hit_wr_en .lut_mask = 16'hAA00;
defparam \inst|nios2|A_dc_valid_st_bypass_hit_wr_en .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N28
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_addr[3]~6 (
	.dataa(\inst|nios2|M_alu_result [5]),
	.datab(\inst|nios2|A_dc_fill_active~q ),
	.datac(\inst|nios2|A_mem_baddr [5]),
	.datad(\inst|nios2|A_dc_valid_st_bypass_hit_wr_en~combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_addr[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_addr[3]~6 .lut_mask = 16'hF0E2;
defparam \inst|nios2|dc_data_wr_port_addr[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N18
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_addr[4]~7 (
	.dataa(\inst|nios2|A_mem_baddr [6]),
	.datab(\inst|nios2|A_dc_valid_st_bypass_hit_wr_en~combout ),
	.datac(\inst|nios2|M_alu_result [6]),
	.datad(\inst|nios2|A_dc_fill_active~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_addr[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_addr[4]~7 .lut_mask = 16'hAAB8;
defparam \inst|nios2|dc_data_wr_port_addr[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N20
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_addr[5]~8 (
	.dataa(\inst|nios2|M_alu_result [7]),
	.datab(\inst|nios2|A_dc_valid_st_bypass_hit_wr_en~combout ),
	.datac(\inst|nios2|A_dc_fill_active~q ),
	.datad(\inst|nios2|A_mem_baddr [7]),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_addr[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_addr[5]~8 .lut_mask = 16'hFE02;
defparam \inst|nios2|dc_data_wr_port_addr[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N16
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_addr[6]~9 (
	.dataa(\inst|nios2|A_mem_baddr [8]),
	.datab(\inst|nios2|A_dc_fill_active~q ),
	.datac(\inst|nios2|A_dc_valid_st_bypass_hit_wr_en~combout ),
	.datad(\inst|nios2|M_alu_result [8]),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_addr[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_addr[6]~9 .lut_mask = 16'hABA8;
defparam \inst|nios2|dc_data_wr_port_addr[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N18
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_addr[7]~10 (
	.dataa(\inst|nios2|M_alu_result [9]),
	.datab(\inst|nios2|A_mem_baddr [9]),
	.datac(\inst|nios2|A_dc_fill_active~q ),
	.datad(\inst|nios2|A_dc_valid_st_bypass_hit_wr_en~combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_addr[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_addr[7]~10 .lut_mask = 16'hCCCA;
defparam \inst|nios2|dc_data_wr_port_addr[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N4
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_addr[8]~11 (
	.dataa(\inst|nios2|A_mem_baddr [10]),
	.datab(\inst|nios2|M_alu_result [10]),
	.datac(\inst|nios2|A_dc_fill_active~q ),
	.datad(\inst|nios2|A_dc_valid_st_bypass_hit_wr_en~combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_addr[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_addr[8]~11 .lut_mask = 16'hAAAC;
defparam \inst|nios2|dc_data_wr_port_addr[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N8
cycloneive_lcell_comb \inst|nios2|E_mem_byte_en[0]~6 (
	.dataa(\inst|nios2|Add17|auto_generated|result_int[1]~2_combout ),
	.datab(\inst|nios2|Add17|auto_generated|result_int[2]~4_combout ),
	.datac(\inst|nios2|E_iw [4]),
	.datad(\inst|nios2|E_iw [3]),
	.cin(gnd),
	.combout(\inst|nios2|E_mem_byte_en[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_mem_byte_en[0]~6 .lut_mask = 16'hF3F1;
defparam \inst|nios2|E_mem_byte_en[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N9
dffeas \inst|nios2|M_mem_byte_en[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_mem_byte_en[0]~6_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_mem_byte_en [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_mem_byte_en[0] .is_wysiwyg = "true";
defparam \inst|nios2|M_mem_byte_en[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y27_N11
dffeas \inst|nios2|A_mem_byte_en[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_mem_byte_en [0]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mem_byte_en [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mem_byte_en[0] .is_wysiwyg = "true";
defparam \inst|nios2|A_mem_byte_en[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N30
cycloneive_lcell_comb \inst|nios2|E_ctrl_st_bypass~0 (
	.dataa(\inst|nios2|E_iw [0]),
	.datab(gnd),
	.datac(\inst|nios2|E_iw [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|E_ctrl_st_bypass~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_ctrl_st_bypass~0 .lut_mask = 16'h0A0A;
defparam \inst|nios2|E_ctrl_st_bypass~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N0
cycloneive_lcell_comb \inst|nios2|E_ctrl_st_bypass~1 (
	.dataa(\inst|nios2|Add17|auto_generated|result_int[32]~64_combout ),
	.datab(\inst|nios2|E_iw [2]),
	.datac(\inst|nios2|E_iw [5]),
	.datad(\inst|nios2|E_ctrl_st_bypass~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_ctrl_st_bypass~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_ctrl_st_bypass~1 .lut_mask = 16'hF800;
defparam \inst|nios2|E_ctrl_st_bypass~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N1
dffeas \inst|nios2|M_ctrl_st_bypass (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_ctrl_st_bypass~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_ctrl_st_bypass~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_ctrl_st_bypass .is_wysiwyg = "true";
defparam \inst|nios2|M_ctrl_st_bypass .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N26
cycloneive_lcell_comb \inst|nios2|M_dc_valid_st_bypass_hit~0 (
	.dataa(\inst|nios2|M_valid_from_E~q ),
	.datab(gnd),
	.datac(\inst|nios2|M_ctrl_st_bypass~q ),
	.datad(\inst|nios2|M_dc_hit~4_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_dc_valid_st_bypass_hit~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_dc_valid_st_bypass_hit~0 .lut_mask = 16'hA000;
defparam \inst|nios2|M_dc_valid_st_bypass_hit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N27
dffeas \inst|nios2|A_dc_valid_st_bypass_hit (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_dc_valid_st_bypass_hit~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_valid_st_bypass_hit .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_valid_st_bypass_hit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N10
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_byte_en[0]~0 (
	.dataa(\inst|nios2|M_mem_byte_en [0]),
	.datab(\inst|nios2|A_en_d1~q ),
	.datac(\inst|nios2|A_mem_byte_en [0]),
	.datad(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_byte_en[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_byte_en[0]~0 .lut_mask = 16'hE2AA;
defparam \inst|nios2|dc_data_wr_port_byte_en[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N3
dffeas \inst|nios2|A_mem_baddr[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_alu_result [3]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mem_baddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mem_baddr[3] .is_wysiwyg = "true";
defparam \inst|nios2|A_mem_baddr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N24
cycloneive_lcell_comb \inst|nios2|A_dc_fill_byte_en~0 (
	.dataa(\inst|nios2|A_dc_fill_dp_offset [0]),
	.datab(\inst|nios2|A_mem_baddr [3]),
	.datac(\inst|nios2|A_mem_baddr [2]),
	.datad(\inst|nios2|A_dc_fill_dp_offset [1]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_fill_byte_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_fill_byte_en~0 .lut_mask = 16'h8421;
defparam \inst|nios2|A_dc_fill_byte_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N28
cycloneive_lcell_comb \inst|nios2|A_dc_fill_byte_en~1 (
	.dataa(\inst|nios2|A_mem_baddr [4]),
	.datab(\inst|nios2|A_dc_fill_byte_en~0_combout ),
	.datac(\inst|nios2|A_dc_fill_active~q ),
	.datad(\inst|nios2|A_dc_fill_dp_offset [2]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_fill_byte_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_fill_byte_en~1 .lut_mask = 16'h8040;
defparam \inst|nios2|A_dc_fill_byte_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N14
cycloneive_lcell_comb \inst|nios2|M_ctrl_st_nxt~0 (
	.dataa(\inst|nios2|E_iw [1]),
	.datab(\inst|nios2|E_iw [2]),
	.datac(\inst|nios2|E_iw [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|M_ctrl_st_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_ctrl_st_nxt~0 .lut_mask = 16'h4040;
defparam \inst|nios2|M_ctrl_st_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N15
dffeas \inst|nios2|M_ctrl_st (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_ctrl_st_nxt~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_ctrl_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_ctrl_st .is_wysiwyg = "true";
defparam \inst|nios2|M_ctrl_st .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N15
dffeas \inst|nios2|A_ctrl_st (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_ctrl_st~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_ctrl_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_ctrl_st .is_wysiwyg = "true";
defparam \inst|nios2|A_ctrl_st .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N12
cycloneive_lcell_comb \inst|nios2|A_dc_fill_byte_en~2 (
	.dataa(gnd),
	.datab(\inst|nios2|A_dc_fill_byte_en~1_combout ),
	.datac(gnd),
	.datad(\inst|nios2|A_ctrl_st~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_fill_byte_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_fill_byte_en~2 .lut_mask = 16'hCC00;
defparam \inst|nios2|A_dc_fill_byte_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N30
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_byte_en[0]~1 (
	.dataa(\inst|nios2|A_mem_byte_en [0]),
	.datab(\inst|nios2|A_dc_fill_active~q ),
	.datac(\inst|nios2|dc_data_wr_port_byte_en[0]~0_combout ),
	.datad(\inst|nios2|A_dc_fill_byte_en~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_byte_en[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_byte_en[0]~1 .lut_mask = 16'h74FC;
defparam \inst|nios2|dc_data_wr_port_byte_en[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N14
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[0]~1 (
	.dataa(\inst|nios2|E_ctrl_alu_subtract~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|nios2|Add17|auto_generated|result_int[0]~1_cout ));
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[0]~1 .lut_mask = 16'h00AA;
defparam \inst|nios2|Add17|auto_generated|result_int[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N16
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[1]~2 (
	.dataa(\inst|nios2|Add17|auto_generated|_~5_combout ),
	.datab(\inst|nios2|E_src1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add17|auto_generated|result_int[0]~1_cout ),
	.combout(\inst|nios2|Add17|auto_generated|result_int[1]~2_combout ),
	.cout(\inst|nios2|Add17|auto_generated|result_int[1]~3 ));
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[1]~2 .lut_mask = 16'h9617;
defparam \inst|nios2|Add17|auto_generated|result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N18
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[2]~4 (
	.dataa(\inst|nios2|Add17|auto_generated|_~4_combout ),
	.datab(\inst|nios2|E_src1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add17|auto_generated|result_int[1]~3 ),
	.combout(\inst|nios2|Add17|auto_generated|result_int[2]~4_combout ),
	.cout(\inst|nios2|Add17|auto_generated|result_int[2]~5 ));
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[2]~4 .lut_mask = 16'h698E;
defparam \inst|nios2|Add17|auto_generated|result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N20
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[3]~6 (
	.dataa(\inst|nios2|E_src1 [2]),
	.datab(\inst|nios2|Add17|auto_generated|_~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add17|auto_generated|result_int[2]~5 ),
	.combout(\inst|nios2|Add17|auto_generated|result_int[3]~6_combout ),
	.cout(\inst|nios2|Add17|auto_generated|result_int[3]~7 ));
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[3]~6 .lut_mask = 16'h9617;
defparam \inst|nios2|Add17|auto_generated|result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N20
cycloneive_lcell_comb \inst|nios2|dc_data_rd_port_addr[0]~1 (
	.dataa(\inst|nios2|dc_data_rd_port_addr[0]~0_combout ),
	.datab(\inst|nios2|Add17|auto_generated|result_int[3]~6_combout ),
	.datac(\inst|nios2|A_stall~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_rd_port_addr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_rd_port_addr[0]~1 .lut_mask = 16'hCACA;
defparam \inst|nios2|dc_data_rd_port_addr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N4
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_rd_addr_done_nxt~0 (
	.dataa(\inst|nios2|A_dc_xfer_rd_addr_active~q ),
	.datab(\inst|nios2|A_dc_xfer_rd_addr_offset [0]),
	.datac(\inst|nios2|A_dc_xfer_rd_addr_offset [1]),
	.datad(\inst|nios2|A_dc_xfer_rd_addr_offset [2]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_rd_addr_done_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_rd_addr_done_nxt~0 .lut_mask = 16'h2000;
defparam \inst|nios2|A_dc_xfer_rd_addr_done_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N5
dffeas \inst|nios2|A_dc_xfer_rd_addr_done (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_rd_addr_done_nxt~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_rd_addr_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_rd_addr_done .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_rd_addr_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N18
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_rd_addr_active_nxt~0 (
	.dataa(gnd),
	.datab(\inst|nios2|A_dc_xfer_rd_addr_starting~2_combout ),
	.datac(\inst|nios2|A_dc_xfer_rd_addr_active~q ),
	.datad(\inst|nios2|A_dc_xfer_rd_addr_done~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_rd_addr_active_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_rd_addr_active_nxt~0 .lut_mask = 16'h0CFC;
defparam \inst|nios2|A_dc_xfer_rd_addr_active_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N19
dffeas \inst|nios2|A_dc_xfer_rd_addr_active (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_rd_addr_active_nxt~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_rd_addr_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_rd_addr_active .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_rd_addr_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N22
cycloneive_lcell_comb \inst|nios2|dc_data_rd_port_addr[1]~2 (
	.dataa(\inst|nios2|M_alu_result [3]),
	.datab(gnd),
	.datac(\inst|nios2|A_dc_xfer_rd_addr_offset [1]),
	.datad(\inst|nios2|A_dc_xfer_rd_addr_active~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_rd_port_addr[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_rd_port_addr[1]~2 .lut_mask = 16'hF0AA;
defparam \inst|nios2|dc_data_rd_port_addr[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N2
cycloneive_lcell_comb \inst|nios2|dc_data_rd_port_addr[1]~3 (
	.dataa(\inst|nios2|Add17|auto_generated|result_int[4]~8_combout ),
	.datab(\inst|nios2|dc_data_rd_port_addr[1]~2_combout ),
	.datac(gnd),
	.datad(\inst|nios2|A_stall~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_rd_port_addr[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_rd_port_addr[1]~3 .lut_mask = 16'hAACC;
defparam \inst|nios2|dc_data_rd_port_addr[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N4
cycloneive_lcell_comb \inst|nios2|dc_data_rd_port_addr[2]~4 (
	.dataa(\inst|nios2|A_dc_xfer_rd_addr_active~q ),
	.datab(\inst|nios2|A_dc_xfer_rd_addr_offset [2]),
	.datac(\inst|nios2|M_alu_result [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_rd_port_addr[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_rd_port_addr[2]~4 .lut_mask = 16'hD8D8;
defparam \inst|nios2|dc_data_rd_port_addr[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N24
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[5]~10 (
	.dataa(\inst|nios2|Add17|auto_generated|_~1_combout ),
	.datab(\inst|nios2|E_src1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add17|auto_generated|result_int[4]~9 ),
	.combout(\inst|nios2|Add17|auto_generated|result_int[5]~10_combout ),
	.cout(\inst|nios2|Add17|auto_generated|result_int[5]~11 ));
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[5]~10 .lut_mask = 16'h9617;
defparam \inst|nios2|Add17|auto_generated|result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N6
cycloneive_lcell_comb \inst|nios2|dc_data_rd_port_addr[2]~5 (
	.dataa(\inst|nios2|A_stall~0_combout ),
	.datab(gnd),
	.datac(\inst|nios2|dc_data_rd_port_addr[2]~4_combout ),
	.datad(\inst|nios2|Add17|auto_generated|result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_rd_port_addr[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_rd_port_addr[2]~5 .lut_mask = 16'hFA50;
defparam \inst|nios2|dc_data_rd_port_addr[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N24
cycloneive_lcell_comb \inst|nios2|dc_data_rd_port_addr[3]~6 (
	.dataa(\inst|nios2|M_alu_result [5]),
	.datab(gnd),
	.datac(\inst|nios2|A_mem_baddr [5]),
	.datad(\inst|nios2|A_dc_xfer_rd_addr_active~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_rd_port_addr[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_rd_port_addr[3]~6 .lut_mask = 16'hF0AA;
defparam \inst|nios2|dc_data_rd_port_addr[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N18
cycloneive_lcell_comb \inst|nios2|dc_data_rd_port_addr[3]~7 (
	.dataa(gnd),
	.datab(\inst|nios2|dc_data_rd_port_addr[3]~6_combout ),
	.datac(\inst|nios2|Add17|auto_generated|result_int[6]~12_combout ),
	.datad(\inst|nios2|A_stall~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_rd_port_addr[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_rd_port_addr[3]~7 .lut_mask = 16'hF0CC;
defparam \inst|nios2|dc_data_rd_port_addr[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N26
cycloneive_lcell_comb \inst|nios2|dc_data_rd_port_addr[4]~9 (
	.dataa(\inst|nios2|dc_data_rd_port_addr[4]~8_combout ),
	.datab(\inst|nios2|A_stall~0_combout ),
	.datac(gnd),
	.datad(\inst|nios2|Add17|auto_generated|result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_rd_port_addr[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_rd_port_addr[4]~9 .lut_mask = 16'hEE22;
defparam \inst|nios2|dc_data_rd_port_addr[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N6
cycloneive_lcell_comb \inst|nios2|dc_data_rd_port_addr[5]~10 (
	.dataa(\inst|nios2|M_alu_result [7]),
	.datab(\inst|nios2|A_dc_xfer_rd_addr_active~q ),
	.datac(gnd),
	.datad(\inst|nios2|A_mem_baddr [7]),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_rd_port_addr[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_rd_port_addr[5]~10 .lut_mask = 16'hEE22;
defparam \inst|nios2|dc_data_rd_port_addr[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N26
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[6]~12 (
	.dataa(\inst|nios2|Add17|auto_generated|_~0_combout ),
	.datab(\inst|nios2|E_src1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add17|auto_generated|result_int[5]~11 ),
	.combout(\inst|nios2|Add17|auto_generated|result_int[6]~12_combout ),
	.cout(\inst|nios2|Add17|auto_generated|result_int[6]~13 ));
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[6]~12 .lut_mask = 16'h698E;
defparam \inst|nios2|Add17|auto_generated|result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N28
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[7]~14 (
	.dataa(\inst|nios2|Add17|auto_generated|_~7_combout ),
	.datab(\inst|nios2|E_src1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add17|auto_generated|result_int[6]~13 ),
	.combout(\inst|nios2|Add17|auto_generated|result_int[7]~14_combout ),
	.cout(\inst|nios2|Add17|auto_generated|result_int[7]~15 ));
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[7]~14 .lut_mask = 16'h9617;
defparam \inst|nios2|Add17|auto_generated|result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N30
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[8]~16 (
	.dataa(\inst|nios2|Add17|auto_generated|_~6_combout ),
	.datab(\inst|nios2|E_src1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add17|auto_generated|result_int[7]~15 ),
	.combout(\inst|nios2|Add17|auto_generated|result_int[8]~16_combout ),
	.cout(\inst|nios2|Add17|auto_generated|result_int[8]~17 ));
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[8]~16 .lut_mask = 16'h698E;
defparam \inst|nios2|Add17|auto_generated|result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N20
cycloneive_lcell_comb \inst|nios2|dc_data_rd_port_addr[5]~11 (
	.dataa(gnd),
	.datab(\inst|nios2|A_stall~0_combout ),
	.datac(\inst|nios2|dc_data_rd_port_addr[5]~10_combout ),
	.datad(\inst|nios2|Add17|auto_generated|result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_rd_port_addr[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_rd_port_addr[5]~11 .lut_mask = 16'hFC30;
defparam \inst|nios2|dc_data_rd_port_addr[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N18
cycloneive_lcell_comb \inst|nios2|dc_data_rd_port_addr[6]~12 (
	.dataa(gnd),
	.datab(\inst|nios2|A_dc_xfer_rd_addr_active~q ),
	.datac(\inst|nios2|M_alu_result [8]),
	.datad(\inst|nios2|A_mem_baddr [8]),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_rd_port_addr[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_rd_port_addr[6]~12 .lut_mask = 16'hFC30;
defparam \inst|nios2|dc_data_rd_port_addr[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N28
cycloneive_lcell_comb \inst|nios2|dc_data_rd_port_addr[6]~13 (
	.dataa(\inst|nios2|Add17|auto_generated|result_int[9]~18_combout ),
	.datab(\inst|nios2|A_stall~0_combout ),
	.datac(gnd),
	.datad(\inst|nios2|dc_data_rd_port_addr[6]~12_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_rd_port_addr[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_rd_port_addr[6]~13 .lut_mask = 16'hBB88;
defparam \inst|nios2|dc_data_rd_port_addr[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N24
cycloneive_lcell_comb \inst|nios2|dc_data_rd_port_addr[7]~14 (
	.dataa(\inst|nios2|M_alu_result [9]),
	.datab(\inst|nios2|A_dc_xfer_rd_addr_active~q ),
	.datac(gnd),
	.datad(\inst|nios2|A_mem_baddr [9]),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_rd_port_addr[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_rd_port_addr[7]~14 .lut_mask = 16'hEE22;
defparam \inst|nios2|dc_data_rd_port_addr[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N16
cycloneive_lcell_comb \inst|nios2|dc_data_rd_port_addr[7]~15 (
	.dataa(\inst|nios2|A_stall~0_combout ),
	.datab(\inst|nios2|Add17|auto_generated|result_int[10]~20_combout ),
	.datac(gnd),
	.datad(\inst|nios2|dc_data_rd_port_addr[7]~14_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_rd_port_addr[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_rd_port_addr[7]~15 .lut_mask = 16'hDD88;
defparam \inst|nios2|dc_data_rd_port_addr[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N4
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[11]~22 (
	.dataa(\inst|nios2|E_src1 [10]),
	.datab(\inst|nios2|Add17|auto_generated|_~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add17|auto_generated|result_int[10]~21 ),
	.combout(\inst|nios2|Add17|auto_generated|result_int[11]~22_combout ),
	.cout(\inst|nios2|Add17|auto_generated|result_int[11]~23 ));
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[11]~22 .lut_mask = 16'h9617;
defparam \inst|nios2|Add17|auto_generated|result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N10
cycloneive_lcell_comb \inst|nios2|dc_data_rd_port_addr[8]~16 (
	.dataa(gnd),
	.datab(\inst|nios2|A_dc_xfer_rd_addr_active~q ),
	.datac(\inst|nios2|M_alu_result [10]),
	.datad(\inst|nios2|A_mem_baddr [10]),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_rd_port_addr[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_rd_port_addr[8]~16 .lut_mask = 16'hFC30;
defparam \inst|nios2|dc_data_rd_port_addr[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N28
cycloneive_lcell_comb \inst|nios2|dc_data_rd_port_addr[8]~17 (
	.dataa(gnd),
	.datab(\inst|nios2|Add17|auto_generated|result_int[11]~22_combout ),
	.datac(\inst|nios2|A_stall~0_combout ),
	.datad(\inst|nios2|dc_data_rd_port_addr[8]~16_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_rd_port_addr[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_rd_port_addr[8]~17 .lut_mask = 16'hCFC0;
defparam \inst|nios2|dc_data_rd_port_addr[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N8
cycloneive_lcell_comb \inst|nios2|A_st_data[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|M_st_data [1]),
	.cin(gnd),
	.combout(\inst|nios2|A_st_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_st_data[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_st_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N9
dffeas \inst|nios2|A_st_data[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_st_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_data[1] .is_wysiwyg = "true";
defparam \inst|nios2|A_st_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N24
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[1]~40 (
	.dataa(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.datab(\inst|nios2|A_st_data [1]),
	.datac(\inst|nios2|M_st_data [1]),
	.datad(\inst|nios2|A_en_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[1]~40 .lut_mask = 16'hD8F0;
defparam \inst|nios2|dc_data_wr_port_data[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N0
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[1]~41 (
	.dataa(\inst|nios2|d_readdata_d1 [1]),
	.datab(\inst|nios2|A_dc_fill_active~q ),
	.datac(gnd),
	.datad(\inst|nios2|dc_data_wr_port_data[1]~40_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[1]~41 .lut_mask = 16'hBB88;
defparam \inst|nios2|dc_data_wr_port_data[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N14
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_payload~12 (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_payload~12_combout  = (\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_writedata [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\inst|nios2|d_writedata [2]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_payload~12 .lut_mask = 16'hF000;
defparam \inst|cmd_xbar_mux_001|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N22
cycloneive_lcell_comb \inst|nios2|F_pc_plus_one[11]~22 (
	.dataa(gnd),
	.datab(\inst|nios2|F_pc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|F_pc_plus_one[10]~21 ),
	.combout(\inst|nios2|F_pc_plus_one[11]~22_combout ),
	.cout(\inst|nios2|F_pc_plus_one[11]~23 ));
// synopsys translate_off
defparam \inst|nios2|F_pc_plus_one[11]~22 .lut_mask = 16'h3C3F;
defparam \inst|nios2|F_pc_plus_one[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N18
cycloneive_lcell_comb \inst|nios2|F_pc_nxt~6 (
	.dataa(\inst|nios2|Add1~4_combout ),
	.datab(\inst|nios2|F_pc[10]~0_combout ),
	.datac(\inst|nios2|D_pc [11]),
	.datad(\inst|nios2|F_pc[10]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_pc_nxt~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_pc_nxt~6 .lut_mask = 16'hCCE2;
defparam \inst|nios2|F_pc_nxt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N0
cycloneive_lcell_comb \inst|nios2|F_pc_nxt~7 (
	.dataa(\inst|nios2|D_iw [17]),
	.datab(\inst|nios2|F_pc_plus_one[11]~22_combout ),
	.datac(\inst|nios2|F_pc[10]~1_combout ),
	.datad(\inst|nios2|F_pc_nxt~6_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_pc_nxt~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_pc_nxt~7 .lut_mask = 16'hAFC0;
defparam \inst|nios2|F_pc_nxt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N0
cycloneive_lcell_comb \inst|nios2|Equal2~0 (
	.dataa(\inst|nios2|F_iw[3]~11_combout ),
	.datab(\inst|nios2|F_iw[4]~12_combout ),
	.datac(\inst|nios2|F_iw[2]~9_combout ),
	.datad(\inst|nios2|F_iw[5]~10_combout ),
	.cin(gnd),
	.combout(\inst|nios2|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Equal2~0 .lut_mask = 16'h0800;
defparam \inst|nios2|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N10
cycloneive_lcell_comb \inst|nios2|Equal2~1 (
	.dataa(\inst|nios2|F_iw[12]~7_combout ),
	.datab(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [0]),
	.datac(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.datad(\inst|nios2|Equal2~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Equal2~1 .lut_mask = 16'h7500;
defparam \inst|nios2|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N0
cycloneive_lcell_comb \inst|nios2|F_ctrl_implicit_dst_eretaddr~5 (
	.dataa(\inst|nios2|F_ctrl_implicit_dst_eretaddr~4_combout ),
	.datab(\inst|nios2|F_iw[12]~7_combout ),
	.datac(\inst|nios2|Equal2~1_combout ),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\inst|nios2|F_ctrl_implicit_dst_eretaddr~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ctrl_implicit_dst_eretaddr~5 .lut_mask = 16'hA020;
defparam \inst|nios2|F_ctrl_implicit_dst_eretaddr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N1
dffeas \inst|nios2|D_ctrl_implicit_dst_eretaddr (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_ctrl_implicit_dst_eretaddr~5_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_ctrl_implicit_dst_eretaddr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_ctrl_implicit_dst_eretaddr .is_wysiwyg = "true";
defparam \inst|nios2|D_ctrl_implicit_dst_eretaddr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N20
cycloneive_lcell_comb \inst|nios2|D_dst_regnum[4]~2 (
	.dataa(gnd),
	.datab(\inst|nios2|D_ctrl_implicit_dst_eretaddr~q ),
	.datac(gnd),
	.datad(\inst|nios2|D_ctrl_implicit_dst_retaddr~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_dst_regnum[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_dst_regnum[4]~2 .lut_mask = 16'h0033;
defparam \inst|nios2|D_dst_regnum[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N2
cycloneive_lcell_comb \inst|nios2|F_iw[26]~28 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [26]),
	.datad(\inst|nios2|F_iw[12]~7_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_iw[26]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw[26]~28 .lut_mask = 16'hF000;
defparam \inst|nios2|F_iw[26]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N3
dffeas \inst|nios2|D_iw[26] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_iw[26]~28_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_iw [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_iw[26] .is_wysiwyg = "true";
defparam \inst|nios2|D_iw[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N4
cycloneive_lcell_comb \inst|nios2|D_dst_regnum[4]~3 (
	.dataa(\inst|nios2|D_iw [21]),
	.datab(\inst|nios2|D_dst_regnum[4]~2_combout ),
	.datac(\inst|nios2|D_ctrl_b_is_dst~q ),
	.datad(\inst|nios2|D_iw [26]),
	.cin(gnd),
	.combout(\inst|nios2|D_dst_regnum[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_dst_regnum[4]~3 .lut_mask = 16'hFB3B;
defparam \inst|nios2|D_dst_regnum[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N5
dffeas \inst|nios2|E_dst_regnum[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_dst_regnum[4]~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_dst_regnum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_dst_regnum[4] .is_wysiwyg = "true";
defparam \inst|nios2|E_dst_regnum[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y28_N27
dffeas \inst|nios2|M_dst_regnum[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_dst_regnum [4]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_dst_regnum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_dst_regnum[4] .is_wysiwyg = "true";
defparam \inst|nios2|M_dst_regnum[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y28_N23
dffeas \inst|nios2|A_dst_regnum_from_M[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_dst_regnum [4]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dst_regnum_from_M [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dst_regnum_from_M[4] .is_wysiwyg = "true";
defparam \inst|nios2|A_dst_regnum_from_M[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N18
cycloneive_lcell_comb \inst|nios2|F_iw_b_rf[0]~0 (
	.dataa(gnd),
	.datab(\inst|nios2|D_iw [22]),
	.datac(\inst|nios2|F_stall~combout ),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\inst|nios2|F_iw_b_rf[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw_b_rf[0]~0 .lut_mask = 16'hFC0C;
defparam \inst|nios2|F_iw_b_rf[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N14
cycloneive_lcell_comb \inst|nios2|F_iw_b_rf[1]~1 (
	.dataa(\inst|nios2|D_iw [23]),
	.datab(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [23]),
	.datac(\inst|nios2|F_stall~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|F_iw_b_rf[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw_b_rf[1]~1 .lut_mask = 16'hCACA;
defparam \inst|nios2|F_iw_b_rf[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N19
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[23] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[23] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N20
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_go~0 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_go~q ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [23]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_go~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_go~0 .lut_mask = 16'hBA30;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_go~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N21
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_go (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_go~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_go~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_go .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_go .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N26
cycloneive_lcell_comb \inst|nios2_jtag_debug_module_translator|av_readdata_pre[2]~2 (
// Equation(s):
// \inst|nios2_jtag_debug_module_translator|av_readdata_pre[2]~2_combout  = (\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~2_combout  & ((\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_go~q 
// ))) # (!\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~2_combout  & (\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ))

	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_go~q ),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2_jtag_debug_module_translator|av_readdata_pre[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[2]~2 .lut_mask = 16'hCCAA;
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N28
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[0]~18 (
	.dataa(\inst|nios2|A_slow_inst_sel~q ),
	.datab(gnd),
	.datac(\inst|nios2|A_ld_align_sh8~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[0]~18 .lut_mask = 16'hFAFA;
defparam \inst|nios2|A_wr_data_unfiltered[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N14
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[3]~24 (
	.dataa(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.datab(\inst|nios2|A_en_d1~q ),
	.datac(\inst|nios2|M_st_data [3]),
	.datad(\inst|nios2|A_st_data [3]),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[3]~24 .lut_mask = 16'hF870;
defparam \inst|nios2|dc_data_wr_port_data[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N18
cycloneive_lcell_comb \inst|jtag_uart_0|wr_rfifo (
// Equation(s):
// \inst|jtag_uart_0|wr_rfifo~combout  = (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q )

	.dataa(gnd),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|wr_rfifo~combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|wr_rfifo .lut_mask = 16'h3030;
defparam \inst|jtag_uart_0|wr_rfifo .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N14
cycloneive_lcell_comb \inst|jtag_uart_0|fifo_rd~2 (
// Equation(s):
// \inst|jtag_uart_0|fifo_rd~2_combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \inst|jtag_uart_0|fifo_rd~1_combout )

	.dataa(gnd),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(gnd),
	.datad(\inst|jtag_uart_0|fifo_rd~1_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|fifo_rd~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|fifo_rd~2 .lut_mask = 16'hCC00;
defparam \inst|jtag_uart_0|fifo_rd~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N8
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N9
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[0] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N16
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y28_N17
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N18
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y28_N19
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N20
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y28_N21
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N22
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y28_N23
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N24
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y28_N25
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N26
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] $ 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )

	.dataa(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h5A5A;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y28_N27
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N2
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y29_N3
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|fifo_rd~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N4
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y29_N5
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|fifo_rd~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N6
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y29_N7
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|fifo_rd~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N8
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// ((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y29_N9
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|fifo_rd~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N10
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// !\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y29_N11
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|fifo_rd~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N12
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  $ 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.cin(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y29_N13
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|fifo_rd~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N6
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~1 (
	.dataa(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.datab(gnd),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [1]),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~1 .lut_mask = 16'h50F0;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N16
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~2 (
	.dataa(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~2 .lut_mask = 16'h3210;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N30
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart_0|t_dav~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 .lut_mask = 16'h00FF;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N31
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|tck_t_dav (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|tck_t_dav .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|tck_t_dav .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N16
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~3 (
	.dataa(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout ),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout ),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q ),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~3 .lut_mask = 16'hE2EE;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N17
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[0] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N28
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [0]),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 .lut_mask = 16'h8000;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N12
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1 (
	.dataa(gnd),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [0]),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1 .lut_mask = 16'hCCF0;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N13
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N20
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~6 (
	.dataa(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [1]),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~6 .lut_mask = 16'hBF3F;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N28
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read~0 .lut_mask = 16'h0F0F;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N29
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N26
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read1~feeder .lut_mask = 16'hFF00;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N27
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read1 .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read1 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y32_N21
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read2 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read1~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read2 .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N10
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ 
// (((VCC) # (!\inst|jtag_uart_0|fifo_wr~q )))
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\inst|jtag_uart_0|fifo_wr~q  $ 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))

	.dataa(\inst|jtag_uart_0|fifo_wr~q ),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N8
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout  = \inst|jtag_uart_0|fifo_wr~q  $ (\inst|jtag_uart_0|r_val~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|jtag_uart_0|fifo_wr~q ),
	.datad(\inst|jtag_uart_0|r_val~0_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 16'h0FF0;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y29_N11
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N12
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ 
// (((\inst|jtag_uart_0|fifo_wr~q ) # (VCC))))) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # (GND))))
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\inst|jtag_uart_0|fifo_wr~q  $ 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\inst|jtag_uart_0|fifo_wr~q ),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y29_N13
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N14
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// VCC)))) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\inst|jtag_uart_0|fifo_wr~q )))))
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = 
// CARRY((!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (\inst|jtag_uart_0|fifo_wr~q  $ 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]))))

	.dataa(\inst|jtag_uart_0|fifo_wr~q ),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hC309;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y29_N15
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N16
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ 
// (((\inst|jtag_uart_0|fifo_wr~q ) # (VCC))))) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// (((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # (GND))))
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\inst|jtag_uart_0|fifo_wr~q  $ 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\inst|jtag_uart_0|fifo_wr~q ),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h3C6F;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y29_N17
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N18
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & (((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// VCC)))) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (((VCC) # (!\inst|jtag_uart_0|fifo_wr~q )))))
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = 
// CARRY((!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & (\inst|jtag_uart_0|fifo_wr~q  $ 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]))))

	.dataa(\inst|jtag_uart_0|fifo_wr~q ),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hC309;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y29_N19
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N20
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT 
//  $ (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.cin(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y29_N21
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N28
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # 
// ((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) # ((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])))

	.dataa(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hFFFE;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N22
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = ((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # 
// ((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # (!\inst|jtag_uart_0|r_val~0_combout ))) # 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])

	.dataa(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datac(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(\inst|jtag_uart_0|r_val~0_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFDFF;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N0
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = (\inst|jtag_uart_0|fifo_wr~q ) # ((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout )))

	.dataa(\inst|jtag_uart_0|fifo_wr~q ),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 16'hFEEE;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y29_N1
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N24
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & (\inst|jtag_uart_0|fifo_wr~q  & 
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q )))

	.dataa(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(\inst|jtag_uart_0|fifo_wr~q ),
	.datad(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N2
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (!\inst|jtag_uart_0|r_val~0_combout  & ((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  & \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ))))

	.dataa(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datac(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\inst|jtag_uart_0|r_val~0_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h00F8;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y29_N3
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N0
cycloneive_lcell_comb \inst|jtag_uart_0|always2~0 (
// Equation(s):
// \inst|jtag_uart_0|always2~0_combout  = (!\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\inst|addr_router_001|Equal2~3_combout  & (\inst|nios2|d_write~q  & !\inst|jtag_uart_0|av_waitrequest~q )))

	.dataa(\inst|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(\inst|addr_router_001|Equal2~3_combout ),
	.datac(\inst|nios2|d_write~q ),
	.datad(\inst|jtag_uart_0|av_waitrequest~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|always2~0 .lut_mask = 16'h0040;
defparam \inst|jtag_uart_0|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N4
cycloneive_lcell_comb \inst|jtag_uart_0|fifo_wr~0 (
// Equation(s):
// \inst|jtag_uart_0|fifo_wr~0_combout  = (!\inst|nios2|d_address_offset_field [0] & (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & \inst|jtag_uart_0|always2~0_combout ))

	.dataa(gnd),
	.datab(\inst|nios2|d_address_offset_field [0]),
	.datac(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\inst|jtag_uart_0|always2~0_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|fifo_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|fifo_wr~0 .lut_mask = 16'h0300;
defparam \inst|jtag_uart_0|fifo_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N5
dffeas \inst|jtag_uart_0|fifo_wr (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|fifo_wr~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|fifo_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|fifo_wr .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|fifo_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N8
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y33_N9
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N10
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y33_N11
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N12
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y33_N13
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N14
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y33_N15
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N16
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y33_N17
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N18
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  $ 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.cin(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y33_N19
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N10
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y33_N11
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N12
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y33_N13
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N14
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y33_N15
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N16
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// ((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y33_N17
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N18
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// !\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y33_N19
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N20
cycloneive_lcell_comb \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  $ 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.cin(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y33_N21
dffeas \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N18
cycloneive_lcell_comb \inst|nios2|D_src2_reg[4]~8 (
	.dataa(\inst|nios2|D_src2_reg[31]~5_combout ),
	.datab(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datac(\inst|nios2|M_alu_result [4]),
	.datad(\inst|nios2|A_wr_data_unfiltered[4]~118_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[4]~8 .lut_mask = 16'hD9C8;
defparam \inst|nios2|D_src2_reg[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N6
cycloneive_lcell_comb \inst|nios2|D_src2_reg[4]~9 (
	.dataa(\inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datab(\inst|nios2|W_wr_data [4]),
	.datac(\inst|nios2|D_src2_reg[31]~5_combout ),
	.datad(\inst|nios2|D_src2_reg[4]~8_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[4]~9 .lut_mask = 16'hCFA0;
defparam \inst|nios2|D_src2_reg[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N10
cycloneive_lcell_comb \inst|nios2|E_src2[4]~4 (
	.dataa(\inst|nios2|E_alu_result [4]),
	.datab(gnd),
	.datac(\inst|nios2|D_src2_hazard_E~combout ),
	.datad(\inst|nios2|D_src2_reg[4]~9_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_src2[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2[4]~4 .lut_mask = 16'hAFA0;
defparam \inst|nios2|E_src2[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N11
dffeas \inst|nios2|E_src2_reg[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2[4]~4_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[4] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N8
cycloneive_lcell_comb \inst|nios2|M_st_data[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|E_src2_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|M_st_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_st_data[4]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|M_st_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N9
dffeas \inst|nios2|M_st_data[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_st_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_st_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_st_data[4] .is_wysiwyg = "true";
defparam \inst|nios2|M_st_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y26_N3
dffeas \inst|nios2|A_st_data[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_st_data [4]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_data[4] .is_wysiwyg = "true";
defparam \inst|nios2|A_st_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N8
cycloneive_lcell_comb \inst|nios2|d_writedata[4]~6 (
	.dataa(\inst|nios2|A_mem_bypass_pending~combout ),
	.datab(\inst|nios2|A_st_data [4]),
	.datac(gnd),
	.datad(\inst|nios2|M_st_data [4]),
	.cin(gnd),
	.combout(\inst|nios2|d_writedata[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_writedata[4]~6 .lut_mask = 16'hDD88;
defparam \inst|nios2|d_writedata[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N16
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[4]~52 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[4]~52_combout  = (\inst|rsp_xbar_mux_001|src_data[4]~22_combout ) # ((\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q  & (\inst|onchip_memory_s1_translator|read_latency_shift_reg [0] & 
// \inst|rsp_xbar_mux|src_data[4]~4_combout )))

	.dataa(\inst|rsp_xbar_mux_001|src_data[4]~22_combout ),
	.datab(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.datac(\inst|onchip_memory_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|rsp_xbar_mux|src_data[4]~4_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[4]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[4]~52 .lut_mask = 16'hEAAA;
defparam \inst|rsp_xbar_mux_001|src_data[4]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N17
dffeas \inst|nios2|d_readdata_d1[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux_001|src_data[4]~52_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_readdata_d1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_readdata_d1[4] .is_wysiwyg = "true";
defparam \inst|nios2|d_readdata_d1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N2
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[4]~16 (
	.dataa(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.datab(\inst|nios2|M_st_data [4]),
	.datac(\inst|nios2|A_st_data [4]),
	.datad(\inst|nios2|A_en_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[4]~16 .lut_mask = 16'hE4CC;
defparam \inst|nios2|dc_data_wr_port_data[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N18
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[4]~17 (
	.dataa(gnd),
	.datab(\inst|nios2|A_dc_fill_active~q ),
	.datac(\inst|nios2|d_readdata_d1 [4]),
	.datad(\inst|nios2|dc_data_wr_port_data[4]~16_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[4]~17 .lut_mask = 16'hF3C0;
defparam \inst|nios2|dc_data_wr_port_data[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N2
cycloneive_lcell_comb \inst|nios2|E_src2[5]~5 (
	.dataa(\inst|nios2|D_src2_reg[5]~7_combout ),
	.datab(\inst|nios2|E_alu_result [5]),
	.datac(gnd),
	.datad(\inst|nios2|D_src2_hazard_E~combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_src2[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2[5]~5 .lut_mask = 16'hCCAA;
defparam \inst|nios2|E_src2[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N3
dffeas \inst|nios2|E_src2_reg[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2[5]~5_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[5] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N14
cycloneive_lcell_comb \inst|nios2|M_st_data[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2_reg [5]),
	.cin(gnd),
	.combout(\inst|nios2|M_st_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_st_data[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_st_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N15
dffeas \inst|nios2|M_st_data[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_st_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_st_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_st_data[5] .is_wysiwyg = "true";
defparam \inst|nios2|M_st_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N31
dffeas \inst|nios2|A_st_data[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_st_data [5]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_data[5] .is_wysiwyg = "true";
defparam \inst|nios2|A_st_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N30
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[5]~8 (
	.dataa(\inst|nios2|A_en_d1~q ),
	.datab(\inst|nios2|M_st_data [5]),
	.datac(\inst|nios2|A_st_data [5]),
	.datad(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[5]~8 .lut_mask = 16'hE4CC;
defparam \inst|nios2|dc_data_wr_port_data[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N8
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_payload~0 (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_payload~0_combout  = (\inst|nios2|d_writedata [5] & \inst|cmd_xbar_mux_001|saved_grant [1])

	.dataa(\inst|nios2|d_writedata [5]),
	.datab(gnd),
	.datac(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_payload~0 .lut_mask = 16'hA0A0;
defparam \inst|cmd_xbar_mux_001|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N31
dffeas \inst|nios2|D_pc[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|F_pc [12]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_pc[12] .is_wysiwyg = "true";
defparam \inst|nios2|D_pc[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y27_N23
dffeas \inst|nios2|ic_fill_tag[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|D_pc [12]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|D_ic_fill_starting~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_tag [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_tag[2] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_tag[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N13
dffeas \inst|nios2|A_mem_baddr[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_alu_result [14]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mem_baddr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mem_baddr[14] .is_wysiwyg = "true";
defparam \inst|nios2|A_mem_baddr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N28
cycloneive_lcell_comb \inst|nios2|d_address_tag_field[3]~3 (
	.dataa(\inst|nios2|M_alu_result [14]),
	.datab(\inst|nios2|A_mem_baddr [14]),
	.datac(gnd),
	.datad(\inst|nios2|d_address_tag_field_nxt~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|d_address_tag_field[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_address_tag_field[3]~3 .lut_mask = 16'hCCAA;
defparam \inst|nios2|d_address_tag_field[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N14
cycloneive_lcell_comb \inst|nios2|dc_tag_rd_port_addr[2]~2 (
	.dataa(gnd),
	.datab(\inst|nios2|M_alu_result [7]),
	.datac(\inst|nios2|A_stall~0_combout ),
	.datad(\inst|nios2|Add17|auto_generated|result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_tag_rd_port_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_tag_rd_port_addr[2]~2 .lut_mask = 16'hFC0C;
defparam \inst|nios2|dc_tag_rd_port_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N0
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[9]~18 (
	.dataa(\inst|nios2|Add17|auto_generated|_~8_combout ),
	.datab(\inst|nios2|E_src1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add17|auto_generated|result_int[8]~17 ),
	.combout(\inst|nios2|Add17|auto_generated|result_int[9]~18_combout ),
	.cout(\inst|nios2|Add17|auto_generated|result_int[9]~19 ));
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[9]~18 .lut_mask = 16'h9617;
defparam \inst|nios2|Add17|auto_generated|result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N8
cycloneive_lcell_comb \inst|nios2|dc_tag_rd_port_addr[3]~3 (
	.dataa(gnd),
	.datab(\inst|nios2|A_stall~0_combout ),
	.datac(\inst|nios2|M_alu_result [8]),
	.datad(\inst|nios2|Add17|auto_generated|result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_tag_rd_port_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_tag_rd_port_addr[3]~3 .lut_mask = 16'hFC30;
defparam \inst|nios2|dc_tag_rd_port_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N26
cycloneive_lcell_comb \inst|nios2|dc_tag_rd_port_addr[4]~4 (
	.dataa(\inst|nios2|M_alu_result [9]),
	.datab(gnd),
	.datac(\inst|nios2|Add17|auto_generated|result_int[10]~20_combout ),
	.datad(\inst|nios2|A_stall~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_tag_rd_port_addr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_tag_rd_port_addr[4]~4 .lut_mask = 16'hF0AA;
defparam \inst|nios2|dc_tag_rd_port_addr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N20
cycloneive_lcell_comb \inst|nios2|dc_tag_rd_port_addr[5]~5 (
	.dataa(\inst|nios2|A_stall~0_combout ),
	.datab(gnd),
	.datac(\inst|nios2|M_alu_result [10]),
	.datad(\inst|nios2|Add17|auto_generated|result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_tag_rd_port_addr[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_tag_rd_port_addr[5]~5 .lut_mask = 16'hFA50;
defparam \inst|nios2|dc_tag_rd_port_addr[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N31
dffeas \inst|nios2|A_mem_baddr[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_alu_result [12]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mem_baddr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mem_baddr[12] .is_wysiwyg = "true";
defparam \inst|nios2|A_mem_baddr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N30
cycloneive_lcell_comb \inst|nios2|dc_tag_wr_port_data[1]~1 (
	.dataa(gnd),
	.datab(\inst|nios2|M_alu_result [12]),
	.datac(\inst|nios2|A_mem_baddr [12]),
	.datad(\inst|nios2|A_dc_fill_starting_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_tag_wr_port_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_tag_wr_port_data[1]~1 .lut_mask = 16'hF0CC;
defparam \inst|nios2|dc_tag_wr_port_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N25
dffeas \inst|nios2|A_mem_baddr[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_alu_result [13]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mem_baddr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mem_baddr[13] .is_wysiwyg = "true";
defparam \inst|nios2|A_mem_baddr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N24
cycloneive_lcell_comb \inst|nios2|dc_tag_wr_port_data[2]~3 (
	.dataa(gnd),
	.datab(\inst|nios2|M_alu_result [13]),
	.datac(\inst|nios2|A_mem_baddr [13]),
	.datad(\inst|nios2|A_dc_fill_starting_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_tag_wr_port_data[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_tag_wr_port_data[2]~3 .lut_mask = 16'hF0CC;
defparam \inst|nios2|dc_tag_wr_port_data[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N12
cycloneive_lcell_comb \inst|nios2|dc_tag_wr_port_data[3]~2 (
	.dataa(\inst|nios2|M_alu_result [14]),
	.datab(gnd),
	.datac(\inst|nios2|A_mem_baddr [14]),
	.datad(\inst|nios2|A_dc_fill_starting_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_tag_wr_port_data[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_tag_wr_port_data[3]~2 .lut_mask = 16'hF0AA;
defparam \inst|nios2|dc_tag_wr_port_data[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N5
dffeas \inst|nios2|A_mem_baddr[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_alu_result [15]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mem_baddr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mem_baddr[15] .is_wysiwyg = "true";
defparam \inst|nios2|A_mem_baddr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N4
cycloneive_lcell_comb \inst|nios2|dc_tag_wr_port_data[4]~4 (
	.dataa(gnd),
	.datab(\inst|nios2|M_alu_result [15]),
	.datac(\inst|nios2|A_mem_baddr [15]),
	.datad(\inst|nios2|A_dc_fill_starting_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_tag_wr_port_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_tag_wr_port_data[4]~4 .lut_mask = 16'hF0CC;
defparam \inst|nios2|dc_tag_wr_port_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N12
cycloneive_lcell_comb \inst|nios2|F_iw[27]~32 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|F_iw[12]~7_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_iw[27]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw[27]~32 .lut_mask = 16'hAA00;
defparam \inst|nios2|F_iw[27]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N13
dffeas \inst|nios2|D_iw[27] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_iw[27]~32_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_iw [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_iw[27] .is_wysiwyg = "true";
defparam \inst|nios2|D_iw[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N14
cycloneive_lcell_comb \inst|nios2|F_iw_a_rf[0]~0 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [27]),
	.datab(gnd),
	.datac(\inst|nios2|F_stall~combout ),
	.datad(\inst|nios2|D_iw [27]),
	.cin(gnd),
	.combout(\inst|nios2|F_iw_a_rf[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw_a_rf[0]~0 .lut_mask = 16'hAFA0;
defparam \inst|nios2|F_iw_a_rf[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N0
cycloneive_lcell_comb \inst|nios2|F_iw[28]~33 (
	.dataa(gnd),
	.datab(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [28]),
	.datac(gnd),
	.datad(\inst|nios2|F_iw[12]~7_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_iw[28]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw[28]~33 .lut_mask = 16'hCC00;
defparam \inst|nios2|F_iw[28]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N1
dffeas \inst|nios2|D_iw[28] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_iw[28]~33_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_iw [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_iw[28] .is_wysiwyg = "true";
defparam \inst|nios2|D_iw[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N26
cycloneive_lcell_comb \inst|nios2|F_iw_a_rf[1]~1 (
	.dataa(gnd),
	.datab(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [28]),
	.datac(\inst|nios2|F_stall~combout ),
	.datad(\inst|nios2|D_iw [28]),
	.cin(gnd),
	.combout(\inst|nios2|F_iw_a_rf[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw_a_rf[1]~1 .lut_mask = 16'hCFC0;
defparam \inst|nios2|F_iw_a_rf[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N2
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_payload~4 (
// Equation(s):
// \inst|cmd_xbar_mux|src_payload~4_combout  = (\inst|cmd_xbar_mux|saved_grant [1] & \inst|nios2|d_writedata [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cmd_xbar_mux|saved_grant [1]),
	.datad(\inst|nios2|d_writedata [4]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_payload~4 .lut_mask = 16'hF000;
defparam \inst|cmd_xbar_mux|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N4
cycloneive_lcell_comb \inst|nios2|d_writedata[5]~9 (
	.dataa(\inst|nios2|M_st_data [5]),
	.datab(\inst|nios2|A_mem_bypass_pending~combout ),
	.datac(gnd),
	.datad(\inst|nios2|A_st_data [5]),
	.cin(gnd),
	.combout(\inst|nios2|d_writedata[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_writedata[5]~9 .lut_mask = 16'hEE22;
defparam \inst|nios2|d_writedata[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N18
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_rd_addr_offset_match~0 (
	.dataa(\inst|nios2|A_dc_xfer_rd_addr_offset [0]),
	.datab(\inst|nios2|A_dc_xfer_rd_addr_offset [1]),
	.datac(\inst|nios2|A_mem_baddr [2]),
	.datad(\inst|nios2|A_mem_baddr [3]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_rd_addr_offset_match~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_rd_addr_offset_match~0 .lut_mask = 16'h8421;
defparam \inst|nios2|A_dc_xfer_rd_addr_offset_match~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N7
dffeas \inst|nios2|A_mem_baddr[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_alu_result [4]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mem_baddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mem_baddr[4] .is_wysiwyg = "true";
defparam \inst|nios2|A_mem_baddr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N18
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_rd_addr_offset_match (
	.dataa(\inst|nios2|A_ctrl_st~q ),
	.datab(\inst|nios2|A_dc_xfer_rd_addr_offset_match~0_combout ),
	.datac(\inst|nios2|A_dc_xfer_rd_addr_offset [2]),
	.datad(\inst|nios2|A_mem_baddr [4]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_rd_addr_offset_match~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_rd_addr_offset_match .lut_mask = 16'h8008;
defparam \inst|nios2|A_dc_xfer_rd_addr_offset_match .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N19
dffeas \inst|nios2|A_dc_xfer_rd_data_offset_match (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_rd_addr_offset_match~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_rd_data_offset_match~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_rd_data_offset_match .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_rd_data_offset_match .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N6
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[3]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|A_dc_rd_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N7
dffeas \inst|nios2|A_dc_rd_data[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[3] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N20
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_data_nxt[3]~4 (
	.dataa(gnd),
	.datab(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [3]),
	.datac(\inst|nios2|A_dc_xfer_rd_data_offset_match~q ),
	.datad(\inst|nios2|A_dc_rd_data [3]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_data_nxt[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[3]~4 .lut_mask = 16'hFC0C;
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N21
dffeas \inst|nios2|A_dc_xfer_wr_data[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_data_nxt[3]~4_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data[3] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N20
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_payload~25 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_payload~25_combout  = (\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0] & (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q  & 
// \inst|nios2_jtag_debug_module_translator|av_readdata_pre [6]))

	.dataa(\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.datad(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [6]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_payload~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_payload~25 .lut_mask = 16'hA000;
defparam \inst|rsp_xbar_mux_001|src_payload~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N8
cycloneive_lcell_comb \inst|nios2|d_byteenable_nxt[0]~0 (
	.dataa(\inst|nios2|A_dc_fill_active~q ),
	.datab(\inst|nios2|A_dc_fill_starting~0_combout ),
	.datac(\inst|nios2|A_dc_wb_wr_active~q ),
	.datad(\inst|nios2|A_dc_wb_wr_starting~combout ),
	.cin(gnd),
	.combout(\inst|nios2|d_byteenable_nxt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_byteenable_nxt[0]~0 .lut_mask = 16'h0001;
defparam \inst|nios2|d_byteenable_nxt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N16
cycloneive_lcell_comb \inst|nios2|d_byteenable_nxt[0]~1 (
	.dataa(\inst|nios2|A_mem_bypass_pending~combout ),
	.datab(\inst|nios2|d_byteenable_nxt[0]~0_combout ),
	.datac(\inst|nios2|M_mem_byte_en [0]),
	.datad(\inst|nios2|A_mem_byte_en [0]),
	.cin(gnd),
	.combout(\inst|nios2|d_byteenable_nxt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_byteenable_nxt[0]~1 .lut_mask = 16'hFB73;
defparam \inst|nios2|d_byteenable_nxt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N17
dffeas \inst|nios2|d_byteenable[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_byteenable_nxt[0]~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_byteenable[0] .is_wysiwyg = "true";
defparam \inst|nios2|d_byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N20
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_data[32] (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_data [32] = (\inst|cmd_xbar_mux_001|saved_grant [0]) # ((\inst|nios2|d_byteenable [0] & \inst|cmd_xbar_mux_001|saved_grant [1]))

	.dataa(\inst|cmd_xbar_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(\inst|nios2|d_byteenable [0]),
	.datad(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_data [32]),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_data[32] .lut_mask = 16'hFAAA;
defparam \inst|cmd_xbar_mux_001|src_data[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N0
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_payload~16 (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_payload~16_combout  = (\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_writedata [1])

	.dataa(gnd),
	.datab(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datac(\inst|nios2|d_writedata [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_payload~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_payload~16 .lut_mask = 16'hC0C0;
defparam \inst|cmd_xbar_mux_001|src_payload~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N20
cycloneive_lcell_comb \inst|nios2|E_src2_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2[6]~6_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_src2_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|E_src2_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N21
dffeas \inst|nios2|E_src2_reg[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[6] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N8
cycloneive_lcell_comb \inst|nios2|M_st_data[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2_reg [6]),
	.cin(gnd),
	.combout(\inst|nios2|M_st_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_st_data[6]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_st_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N9
dffeas \inst|nios2|M_st_data[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_st_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_st_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_st_data[6] .is_wysiwyg = "true";
defparam \inst|nios2|M_st_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y26_N7
dffeas \inst|nios2|A_st_data[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_st_data [6]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_data[6] .is_wysiwyg = "true";
defparam \inst|nios2|A_st_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N2
cycloneive_lcell_comb \inst|nios2|d_writedata[6]~27 (
	.dataa(\inst|nios2|M_st_data [6]),
	.datab(\inst|nios2|A_st_data [6]),
	.datac(gnd),
	.datad(\inst|nios2|A_mem_bypass_pending~combout ),
	.cin(gnd),
	.combout(\inst|nios2|d_writedata[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_writedata[6]~27 .lut_mask = 16'hCCAA;
defparam \inst|nios2|d_writedata[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N22
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_payload~21 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_payload~21_combout  = (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q  & (\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0] & 
// \inst|nios2_jtag_debug_module_translator|av_readdata_pre [7]))

	.dataa(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.datab(gnd),
	.datac(\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datad(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [7]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_payload~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_payload~21 .lut_mask = 16'hA000;
defparam \inst|rsp_xbar_mux_001|src_payload~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N10
cycloneive_lcell_comb \inst|nios2|F_iw_b_rf[3]~3 (
	.dataa(gnd),
	.datab(\inst|nios2|D_iw [25]),
	.datac(\inst|nios2|F_stall~combout ),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [25]),
	.cin(gnd),
	.combout(\inst|nios2|F_iw_b_rf[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw_b_rf[3]~3 .lut_mask = 16'hFC0C;
defparam \inst|nios2|F_iw_b_rf[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N20
cycloneive_lcell_comb \inst|nios2|F_iw_b_rf[4]~4 (
	.dataa(\inst|nios2|D_iw [26]),
	.datab(gnd),
	.datac(\inst|nios2|F_stall~combout ),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [26]),
	.cin(gnd),
	.combout(\inst|nios2|F_iw_b_rf[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw_b_rf[4]~4 .lut_mask = 16'hFA0A;
defparam \inst|nios2|F_iw_b_rf[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N4
cycloneive_lcell_comb \inst|nios2|A_slow_inst_result[2]~2 (
	.dataa(\inst|nios2|d_readdata_d1 [18]),
	.datab(\inst|nios2|d_readdata_d1 [2]),
	.datac(gnd),
	.datad(\inst|nios2|A_ld_align_sh16~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_inst_result[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[2]~2 .lut_mask = 16'hAACC;
defparam \inst|nios2|A_slow_inst_result[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N4
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_payload~25 (
// Equation(s):
// \inst|cmd_xbar_mux|src_payload~25_combout  = (\inst|cmd_xbar_mux|saved_grant [1] & \inst|nios2|d_writedata [9])

	.dataa(\inst|cmd_xbar_mux|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [9]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_payload~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_payload~25 .lut_mask = 16'hAA00;
defparam \inst|cmd_xbar_mux|src_payload~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N19
dffeas \inst|nios2|E_src2_reg[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2[10]~10_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[10] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N26
cycloneive_lcell_comb \inst|nios2|M_st_data[26]~2 (
	.dataa(gnd),
	.datab(\inst|nios2|E_src2_reg [2]),
	.datac(\inst|nios2|Equal276~0_combout ),
	.datad(\inst|nios2|E_src2_reg [10]),
	.cin(gnd),
	.combout(\inst|nios2|M_st_data[26]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_st_data[26]~2 .lut_mask = 16'hCFC0;
defparam \inst|nios2|M_st_data[26]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N27
dffeas \inst|nios2|M_st_data[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_st_data[26]~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_st_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_st_data[10] .is_wysiwyg = "true";
defparam \inst|nios2|M_st_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N2
cycloneive_lcell_comb \inst|nios2|d_writedata[10]~20 (
	.dataa(\inst|nios2|A_st_data [10]),
	.datab(\inst|nios2|A_mem_bypass_pending~combout ),
	.datac(gnd),
	.datad(\inst|nios2|M_st_data [10]),
	.cin(gnd),
	.combout(\inst|nios2|d_writedata[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_writedata[10]~20 .lut_mask = 16'hBB88;
defparam \inst|nios2|d_writedata[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N26
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_payload~17 (
// Equation(s):
// \inst|cmd_xbar_mux|src_payload~17_combout  = (\inst|cmd_xbar_mux|saved_grant [1] & \inst|nios2|d_writedata [6])

	.dataa(\inst|cmd_xbar_mux|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [6]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_payload~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_payload~17 .lut_mask = 16'hAA00;
defparam \inst|cmd_xbar_mux|src_payload~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N30
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_payload~27 (
// Equation(s):
// \inst|cmd_xbar_mux|src_payload~27_combout  = (\inst|cmd_xbar_mux|saved_grant [1] & \inst|nios2|d_writedata [7])

	.dataa(\inst|cmd_xbar_mux|saved_grant [1]),
	.datab(gnd),
	.datac(\inst|nios2|d_writedata [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_payload~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_payload~27 .lut_mask = 16'hA0A0;
defparam \inst|cmd_xbar_mux|src_payload~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N12
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_payload~5 (
// Equation(s):
// \inst|cmd_xbar_mux|src_payload~5_combout  = (\inst|nios2|d_writedata [16] & \inst|cmd_xbar_mux|saved_grant [1])

	.dataa(\inst|nios2|d_writedata [16]),
	.datab(gnd),
	.datac(\inst|cmd_xbar_mux|saved_grant [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_payload~5 .lut_mask = 16'hA0A0;
defparam \inst|cmd_xbar_mux|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N18
cycloneive_lcell_comb \inst|nios2|D_src2[30]~4 (
	.dataa(\inst|nios2|D_ctrl_unsigned_lo_imm16~q ),
	.datab(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.datac(\inst|nios2|D_ctrl_hi_imm16~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|D_src2[30]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2[30]~4 .lut_mask = 16'h4C4C;
defparam \inst|nios2|D_src2[30]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N14
cycloneive_lcell_comb \inst|nios2|F_ctrl_unsigned_lo_imm16~1 (
	.dataa(\inst|nios2|F_ctrl_unsigned_lo_imm16~0_combout ),
	.datab(\inst|nios2|F_iw[0]~13_combout ),
	.datac(\inst|nios2|F_iw[1]~8_combout ),
	.datad(\inst|nios2|F_op_slli~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ctrl_unsigned_lo_imm16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ctrl_unsigned_lo_imm16~1 .lut_mask = 16'hFF02;
defparam \inst|nios2|F_ctrl_unsigned_lo_imm16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N15
dffeas \inst|nios2|D_ctrl_unsigned_lo_imm16 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_ctrl_unsigned_lo_imm16~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_ctrl_unsigned_lo_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_ctrl_unsigned_lo_imm16 .is_wysiwyg = "true";
defparam \inst|nios2|D_ctrl_unsigned_lo_imm16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N20
cycloneive_lcell_comb \inst|nios2|D_src2_imm[30]~11 (
	.dataa(\inst|nios2|D_iw [21]),
	.datab(gnd),
	.datac(\inst|nios2|D_ctrl_unsigned_lo_imm16~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_imm[30]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_imm[30]~11 .lut_mask = 16'h0A0A;
defparam \inst|nios2|D_src2_imm[30]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N22
cycloneive_lcell_comb \inst|nios2|D_src2[17]~5 (
	.dataa(\inst|nios2|D_iw [7]),
	.datab(\inst|nios2|D_src2[30]~4_combout ),
	.datac(\inst|nios2|D_ctrl_hi_imm16~q ),
	.datad(\inst|nios2|D_src2_imm[30]~11_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2[17]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2[17]~5 .lut_mask = 16'h8C80;
defparam \inst|nios2|D_src2[17]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N28
cycloneive_lcell_comb \inst|nios2|D_src2[17]~6 (
	.dataa(\inst|nios2|D_src2[17]~35_combout ),
	.datab(\inst|nios2|D_src2[17]~5_combout ),
	.datac(\inst|nios2|E_alu_result [17]),
	.datad(\inst|nios2|D_src2_hazard_E~combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2[17]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2[17]~6 .lut_mask = 16'hECEE;
defparam \inst|nios2|D_src2[17]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N29
dffeas \inst|nios2|E_src2[17] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src2[17]~6_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2[17] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N28
cycloneive_lcell_comb \inst|nios2|E_logic_result[17]~0 (
	.dataa(\inst|nios2|E_src1 [17]),
	.datab(\inst|nios2|E_logic_op [1]),
	.datac(\inst|nios2|E_logic_op [0]),
	.datad(\inst|nios2|E_src2 [17]),
	.cin(gnd),
	.combout(\inst|nios2|E_logic_result[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_logic_result[17]~0 .lut_mask = 16'h6C89;
defparam \inst|nios2|E_logic_result[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N12
cycloneive_lcell_comb \inst|nios2|E_alu_result[17]~1 (
	.dataa(\inst|nios2|E_extra_pc [15]),
	.datab(\inst|nios2|E_ctrl_retaddr~q ),
	.datac(\inst|nios2|E_ctrl_logic~q ),
	.datad(\inst|nios2|E_logic_result[17]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[17]~1 .lut_mask = 16'hF888;
defparam \inst|nios2|E_alu_result[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N16
cycloneive_lcell_comb \inst|nios2|E_alu_result[17] (
	.dataa(\inst|nios2|Add17|auto_generated|result_int[18]~36_combout ),
	.datab(\inst|nios2|E_alu_result~0_combout ),
	.datac(gnd),
	.datad(\inst|nios2|E_alu_result[17]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result [17]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[17] .lut_mask = 16'hFF22;
defparam \inst|nios2|E_alu_result[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N27
dffeas \inst|nios2|M_src1[16] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src1 [16]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src1[16] .is_wysiwyg = "true";
defparam \inst|nios2|M_src1[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N3
dffeas \inst|nios2|A_mul_src1[0]~_Duplicate_1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_src1_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_src1[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_src1[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_src1[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N26
cycloneive_lcell_comb \inst|nios2|A_mul_src1_nxt[16]~16 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(\inst|nios2|M_src1 [16]),
	.datad(\inst|nios2|A_mul_src1[0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src1_nxt[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src1_nxt[16]~16 .lut_mask = 16'hFC30;
defparam \inst|nios2|A_mul_src1_nxt[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N14
cycloneive_lcell_comb \inst|nios2|M_src1[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src1 [1]),
	.cin(gnd),
	.combout(\inst|nios2|M_src1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_src1[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_src1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N15
dffeas \inst|nios2|M_src1[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_src1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src1[1] .is_wysiwyg = "true";
defparam \inst|nios2|M_src1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N0
cycloneive_lcell_comb \inst|nios2|A_mul_src1_nxt[1]~1 (
	.dataa(\inst|nios2|A_mul_stall~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|M_src1 [1]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src1_nxt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src1_nxt[1]~1 .lut_mask = 16'h5500;
defparam \inst|nios2|A_mul_src1_nxt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N1
dffeas \inst|nios2|A_mul_src1[1]~_Duplicate_1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_src1_nxt[1]~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_src1[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_src1[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_src1[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N26
cycloneive_lcell_comb \inst|nios2|D_src1_reg[17]~35 (
	.dataa(\inst|nios2|D_src1_reg[17]~34_combout ),
	.datab(\inst|nios2|D_ctrl_a_not_src~q ),
	.datac(\inst|nios2|E_regnum_a_cmp_D~q ),
	.datad(\inst|nios2|E_alu_result [17]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[17]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[17]~35 .lut_mask = 16'hBA8A;
defparam \inst|nios2|D_src1_reg[17]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N27
dffeas \inst|nios2|E_src1[17] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src1_reg[17]~35_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src1[17] .is_wysiwyg = "true";
defparam \inst|nios2|E_src1[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N5
dffeas \inst|nios2|M_src1[17] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src1 [17]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src1[17] .is_wysiwyg = "true";
defparam \inst|nios2|M_src1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N4
cycloneive_lcell_comb \inst|nios2|A_mul_src1_nxt[17]~17 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_src1[1]~_Duplicate_1_q ),
	.datac(\inst|nios2|M_src1 [17]),
	.datad(\inst|nios2|A_mul_stall~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src1_nxt[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src1_nxt[17]~17 .lut_mask = 16'hCCF0;
defparam \inst|nios2|A_mul_src1_nxt[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N16
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[17]~34 (
	.dataa(\inst|nios2|Add17|auto_generated|_~12_combout ),
	.datab(\inst|nios2|E_src1 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add17|auto_generated|result_int[16]~33 ),
	.combout(\inst|nios2|Add17|auto_generated|result_int[17]~34_combout ),
	.cout(\inst|nios2|Add17|auto_generated|result_int[17]~35 ));
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[17]~34 .lut_mask = 16'h9617;
defparam \inst|nios2|Add17|auto_generated|result_int[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N20
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[19]~38 (
	.dataa(\inst|nios2|Add17|auto_generated|_~31_combout ),
	.datab(\inst|nios2|E_src1 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add17|auto_generated|result_int[18]~37 ),
	.combout(\inst|nios2|Add17|auto_generated|result_int[19]~38_combout ),
	.cout(\inst|nios2|Add17|auto_generated|result_int[19]~39 ));
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[19]~38 .lut_mask = 16'h9617;
defparam \inst|nios2|Add17|auto_generated|result_int[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N12
cycloneive_lcell_comb \inst|nios2|E_alu_result[18] (
	.dataa(\inst|nios2|E_logic_result[18]~9_combout ),
	.datab(\inst|nios2|Add17|auto_generated|result_int[19]~38_combout ),
	.datac(\inst|nios2|E_ctrl_logic~q ),
	.datad(\inst|nios2|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result [18]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[18] .lut_mask = 16'hA0EC;
defparam \inst|nios2|E_alu_result[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N28
cycloneive_lcell_comb \inst|nios2|M_src1[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src1 [2]),
	.cin(gnd),
	.combout(\inst|nios2|M_src1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_src1[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_src1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N29
dffeas \inst|nios2|M_src1[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_src1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src1[2] .is_wysiwyg = "true";
defparam \inst|nios2|M_src1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N16
cycloneive_lcell_comb \inst|nios2|A_mul_src1_nxt[2]~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|A_mul_stall~q ),
	.datad(\inst|nios2|M_src1 [2]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src1_nxt[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src1_nxt[2]~2 .lut_mask = 16'h0F00;
defparam \inst|nios2|A_mul_src1_nxt[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N6
cycloneive_lcell_comb \inst|nios2|M_src1[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|E_src1 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|M_src1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_src1[3]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|M_src1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N7
dffeas \inst|nios2|M_src1[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_src1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src1[3] .is_wysiwyg = "true";
defparam \inst|nios2|M_src1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N2
cycloneive_lcell_comb \inst|nios2|A_mul_src1_nxt[3]~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|M_src1 [3]),
	.datad(\inst|nios2|A_mul_stall~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src1_nxt[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src1_nxt[3]~3 .lut_mask = 16'h00F0;
defparam \inst|nios2|A_mul_src1_nxt[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N14
cycloneive_lcell_comb \inst|nios2|M_src1[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src1 [4]),
	.cin(gnd),
	.combout(\inst|nios2|M_src1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_src1[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_src1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N15
dffeas \inst|nios2|M_src1[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_src1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src1[4] .is_wysiwyg = "true";
defparam \inst|nios2|M_src1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N12
cycloneive_lcell_comb \inst|nios2|A_mul_src1_nxt[4]~4 (
	.dataa(\inst|nios2|A_mul_stall~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|M_src1 [4]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src1_nxt[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src1_nxt[4]~4 .lut_mask = 16'h5500;
defparam \inst|nios2|A_mul_src1_nxt[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N22
cycloneive_lcell_comb \inst|nios2|M_src1[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src1 [5]),
	.cin(gnd),
	.combout(\inst|nios2|M_src1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_src1[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_src1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N23
dffeas \inst|nios2|M_src1[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_src1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src1[5] .is_wysiwyg = "true";
defparam \inst|nios2|M_src1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N12
cycloneive_lcell_comb \inst|nios2|A_mul_src1_nxt[5]~5 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(gnd),
	.datad(\inst|nios2|M_src1 [5]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src1_nxt[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src1_nxt[5]~5 .lut_mask = 16'h3300;
defparam \inst|nios2|A_mul_src1_nxt[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N20
cycloneive_lcell_comb \inst|nios2|M_src1[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src1 [6]),
	.cin(gnd),
	.combout(\inst|nios2|M_src1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_src1[6]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_src1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N21
dffeas \inst|nios2|M_src1[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_src1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src1[6] .is_wysiwyg = "true";
defparam \inst|nios2|M_src1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N22
cycloneive_lcell_comb \inst|nios2|A_mul_src1_nxt[6]~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|M_src1 [6]),
	.datad(\inst|nios2|A_mul_stall~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src1_nxt[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src1_nxt[6]~6 .lut_mask = 16'h00F0;
defparam \inst|nios2|A_mul_src1_nxt[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N30
cycloneive_lcell_comb \inst|nios2|M_src1[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|E_src1 [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|M_src1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_src1[7]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|M_src1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N31
dffeas \inst|nios2|M_src1[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_src1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src1[7] .is_wysiwyg = "true";
defparam \inst|nios2|M_src1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N18
cycloneive_lcell_comb \inst|nios2|A_mul_src1_nxt[7]~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|A_mul_stall~q ),
	.datad(\inst|nios2|M_src1 [7]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src1_nxt[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src1_nxt[7]~7 .lut_mask = 16'h0F00;
defparam \inst|nios2|A_mul_src1_nxt[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N12
cycloneive_lcell_comb \inst|nios2|M_src1[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src1 [8]),
	.cin(gnd),
	.combout(\inst|nios2|M_src1[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_src1[8]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_src1[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N13
dffeas \inst|nios2|M_src1[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_src1[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src1[8] .is_wysiwyg = "true";
defparam \inst|nios2|M_src1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N28
cycloneive_lcell_comb \inst|nios2|A_mul_src1_nxt[8]~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|A_mul_stall~q ),
	.datad(\inst|nios2|M_src1 [8]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src1_nxt[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src1_nxt[8]~8 .lut_mask = 16'h0F00;
defparam \inst|nios2|A_mul_src1_nxt[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N26
cycloneive_lcell_comb \inst|nios2|M_src1[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src1 [9]),
	.cin(gnd),
	.combout(\inst|nios2|M_src1[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_src1[9]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_src1[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N27
dffeas \inst|nios2|M_src1[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_src1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src1[9] .is_wysiwyg = "true";
defparam \inst|nios2|M_src1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N20
cycloneive_lcell_comb \inst|nios2|A_mul_src1_nxt[9]~9 (
	.dataa(gnd),
	.datab(\inst|nios2|M_src1 [9]),
	.datac(\inst|nios2|A_mul_stall~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src1_nxt[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src1_nxt[9]~9 .lut_mask = 16'h0C0C;
defparam \inst|nios2|A_mul_src1_nxt[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N10
cycloneive_lcell_comb \inst|nios2|M_src1[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src1 [10]),
	.cin(gnd),
	.combout(\inst|nios2|M_src1[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_src1[10]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_src1[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N11
dffeas \inst|nios2|M_src1[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_src1[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src1[10] .is_wysiwyg = "true";
defparam \inst|nios2|M_src1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N14
cycloneive_lcell_comb \inst|nios2|A_mul_src1_nxt[10]~10 (
	.dataa(gnd),
	.datab(\inst|nios2|M_src1 [10]),
	.datac(\inst|nios2|A_mul_stall~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src1_nxt[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src1_nxt[10]~10 .lut_mask = 16'h0C0C;
defparam \inst|nios2|A_mul_src1_nxt[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N18
cycloneive_lcell_comb \inst|nios2|M_src1[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|E_src1 [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|M_src1[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_src1[11]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|M_src1[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N19
dffeas \inst|nios2|M_src1[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_src1[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src1[11] .is_wysiwyg = "true";
defparam \inst|nios2|M_src1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N0
cycloneive_lcell_comb \inst|nios2|A_mul_src1_nxt[11]~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|A_mul_stall~q ),
	.datad(\inst|nios2|M_src1 [11]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src1_nxt[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src1_nxt[11]~11 .lut_mask = 16'h0F00;
defparam \inst|nios2|A_mul_src1_nxt[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N22
cycloneive_lcell_comb \inst|nios2|M_src1[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src1 [12]),
	.cin(gnd),
	.combout(\inst|nios2|M_src1[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_src1[12]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_src1[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N23
dffeas \inst|nios2|M_src1[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_src1[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src1[12] .is_wysiwyg = "true";
defparam \inst|nios2|M_src1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N2
cycloneive_lcell_comb \inst|nios2|A_mul_src1_nxt[12]~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|A_mul_stall~q ),
	.datad(\inst|nios2|M_src1 [12]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src1_nxt[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src1_nxt[12]~12 .lut_mask = 16'h0F00;
defparam \inst|nios2|A_mul_src1_nxt[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N2
cycloneive_lcell_comb \inst|nios2|M_src1[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src1 [13]),
	.cin(gnd),
	.combout(\inst|nios2|M_src1[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_src1[13]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_src1[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N3
dffeas \inst|nios2|M_src1[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_src1[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src1[13] .is_wysiwyg = "true";
defparam \inst|nios2|M_src1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N12
cycloneive_lcell_comb \inst|nios2|A_mul_src1_nxt[13]~13 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(\inst|nios2|M_src1 [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src1_nxt[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src1_nxt[13]~13 .lut_mask = 16'h3030;
defparam \inst|nios2|A_mul_src1_nxt[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N25
dffeas \inst|nios2|M_src1[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src1 [14]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src1[14] .is_wysiwyg = "true";
defparam \inst|nios2|M_src1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N22
cycloneive_lcell_comb \inst|nios2|A_mul_src1_nxt[14]~14 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(gnd),
	.datad(\inst|nios2|M_src1 [14]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src1_nxt[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src1_nxt[14]~14 .lut_mask = 16'h3300;
defparam \inst|nios2|A_mul_src1_nxt[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N0
cycloneive_lcell_comb \inst|nios2|M_src1[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src1 [15]),
	.cin(gnd),
	.combout(\inst|nios2|M_src1[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_src1[15]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_src1[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N1
dffeas \inst|nios2|M_src1[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_src1[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src1[15] .is_wysiwyg = "true";
defparam \inst|nios2|M_src1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N22
cycloneive_lcell_comb \inst|nios2|A_mul_src1_nxt[15]~15 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(gnd),
	.datad(\inst|nios2|M_src1 [15]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src1_nxt[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src1_nxt[15]~15 .lut_mask = 16'h3300;
defparam \inst|nios2|A_mul_src1_nxt[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N19
dffeas \inst|nios2|M_src2[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src2 [0]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src2[0] .is_wysiwyg = "true";
defparam \inst|nios2|M_src2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N28
cycloneive_lcell_comb \inst|nios2|D_src2[16]~7 (
	.dataa(\inst|nios2|D_iw [6]),
	.datab(\inst|nios2|D_src2[30]~4_combout ),
	.datac(\inst|nios2|D_ctrl_hi_imm16~q ),
	.datad(\inst|nios2|D_src2_imm[30]~11_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2[16]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2[16]~7 .lut_mask = 16'h8C80;
defparam \inst|nios2|D_src2[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N6
cycloneive_lcell_comb \inst|nios2|D_src2[16]~36 (
	.dataa(\inst|nios2|D_src2_reg[16]~31_combout ),
	.datab(\inst|nios2|E_regnum_b_cmp_D~q ),
	.datac(\inst|nios2|D_ctrl_b_is_dst~q ),
	.datad(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2[16]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2[16]~36 .lut_mask = 16'h00AE;
defparam \inst|nios2|D_src2[16]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N12
cycloneive_lcell_comb \inst|nios2|D_src2[16]~8 (
	.dataa(\inst|nios2|D_src2_hazard_E~combout ),
	.datab(\inst|nios2|D_src2[16]~7_combout ),
	.datac(\inst|nios2|D_src2[16]~36_combout ),
	.datad(\inst|nios2|E_alu_result [16]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2[16]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2[16]~8 .lut_mask = 16'hFCDC;
defparam \inst|nios2|D_src2[16]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N13
dffeas \inst|nios2|E_src2[16] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src2[16]~8_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2[16] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N10
cycloneive_lcell_comb \inst|nios2|M_src2[16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2 [16]),
	.cin(gnd),
	.combout(\inst|nios2|M_src2[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_src2[16]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_src2[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N11
dffeas \inst|nios2|M_src2[16] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_src2[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src2[16] .is_wysiwyg = "true";
defparam \inst|nios2|M_src2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N30
cycloneive_lcell_comb \inst|nios2|A_mul_src2_nxt[16]~16 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(gnd),
	.datad(\inst|nios2|M_src2 [16]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src2_nxt[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src2_nxt[16]~16 .lut_mask = 16'h3300;
defparam \inst|nios2|A_mul_src2_nxt[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N31
dffeas \inst|nios2|A_mul_src2[16] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_src2_nxt[16]~16_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_src2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_src2[16] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_src2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N18
cycloneive_lcell_comb \inst|nios2|A_mul_src2_nxt[0]~0 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(\inst|nios2|M_src2 [0]),
	.datad(\inst|nios2|A_mul_src2 [16]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src2_nxt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src2_nxt[0]~0 .lut_mask = 16'hFC30;
defparam \inst|nios2|A_mul_src2_nxt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N4
cycloneive_lcell_comb \inst|nios2|D_src2_imm[1]~4 (
	.dataa(\inst|nios2|D_iw [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|D_ctrl_hi_imm16~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_imm[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_imm[1]~4 .lut_mask = 16'h00AA;
defparam \inst|nios2|D_src2_imm[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N9
dffeas \inst|nios2|E_src2[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2[1]~1_combout ),
	.asdata(\inst|nios2|D_src2_imm[1]~4_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2[1] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N21
dffeas \inst|nios2|M_src2[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src2 [1]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src2[1] .is_wysiwyg = "true";
defparam \inst|nios2|M_src2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N20
cycloneive_lcell_comb \inst|nios2|M_src2[17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|E_src2 [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|M_src2[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_src2[17]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|M_src2[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N21
dffeas \inst|nios2|M_src2[17] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_src2[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src2[17] .is_wysiwyg = "true";
defparam \inst|nios2|M_src2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N8
cycloneive_lcell_comb \inst|nios2|A_mul_src2_nxt[17]~17 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(gnd),
	.datad(\inst|nios2|M_src2 [17]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src2_nxt[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src2_nxt[17]~17 .lut_mask = 16'h3300;
defparam \inst|nios2|A_mul_src2_nxt[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N9
dffeas \inst|nios2|A_mul_src2[17] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_src2_nxt[17]~17_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_src2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_src2[17] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_src2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N20
cycloneive_lcell_comb \inst|nios2|A_mul_src2_nxt[1]~1 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(\inst|nios2|M_src2 [1]),
	.datad(\inst|nios2|A_mul_src2 [17]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src2_nxt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src2_nxt[1]~1 .lut_mask = 16'hFC30;
defparam \inst|nios2|A_mul_src2_nxt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N21
dffeas \inst|nios2|M_src2[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src2 [2]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src2[2] .is_wysiwyg = "true";
defparam \inst|nios2|M_src2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N4
cycloneive_lcell_comb \inst|nios2|D_src2_reg[18]~93 (
	.dataa(\inst|nios2|D_src2_reg[18]~92_combout ),
	.datab(\inst|nios2|D_src2_hazard_E~combout ),
	.datac(\inst|nios2|E_alu_result~0_combout ),
	.datad(\inst|nios2|Add17|auto_generated|result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[18]~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[18]~93 .lut_mask = 16'hAEAA;
defparam \inst|nios2|D_src2_reg[18]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y24_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~18_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [50],\inst|cmd_xbar_mux_001|src_data [49],\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],
\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_size = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N0
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[9]~18 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[9]~18_combout  = (\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a41 )) # (!\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] 
// & ((\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9~portadataout )))

	.dataa(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a41 ),
	.datab(\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a9~portadataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[9]~18 .lut_mask = 16'hB8B8;
defparam \inst|rsp_xbar_mux|src_data[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N18
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[9]~55 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[9]~55_combout  = (\inst|nios2_jtag_debug_module_translator|av_readdata_pre [9] & ((\inst|rsp_xbar_demux|src0_valid~combout ) # ((\inst|rsp_xbar_demux_001|src0_valid~combout  & \inst|rsp_xbar_mux|src_data[9]~18_combout )))) # 
// (!\inst|nios2_jtag_debug_module_translator|av_readdata_pre [9] & (\inst|rsp_xbar_demux_001|src0_valid~combout  & ((\inst|rsp_xbar_mux|src_data[9]~18_combout ))))

	.dataa(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [9]),
	.datab(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.datac(\inst|rsp_xbar_demux|src0_valid~combout ),
	.datad(\inst|rsp_xbar_mux|src_data[9]~18_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[9]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[9]~55 .lut_mask = 16'hECA0;
defparam \inst|rsp_xbar_mux|src_data[9]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N19
dffeas \inst|nios2|i_readdata_d1[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux|src_data[9]~55_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_readdata_d1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_readdata_d1[9] .is_wysiwyg = "true";
defparam \inst|nios2|i_readdata_d1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N4
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_payload~14 (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_payload~14_combout  = (\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_writedata [10])

	.dataa(gnd),
	.datab(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [10]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_payload~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_payload~14 .lut_mask = 16'hCC00;
defparam \inst|cmd_xbar_mux_001|src_payload~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y27_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~14_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [50],\inst|cmd_xbar_mux_001|src_data [49],\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],
\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_size = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N6
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[10]~14 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[10]~14_combout  = (\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42~portadataout )) # 
// (!\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10~portadataout )))

	.dataa(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a42~portadataout ),
	.datab(gnd),
	.datac(\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a10~portadataout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[10]~14 .lut_mask = 16'hAFA0;
defparam \inst|rsp_xbar_mux|src_data[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N2
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[10]~54 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[10]~54_combout  = (\inst|nios2_jtag_debug_module_translator|av_readdata_pre [10] & ((\inst|rsp_xbar_demux|src0_valid~combout ) # ((\inst|rsp_xbar_demux_001|src0_valid~combout  & \inst|rsp_xbar_mux|src_data[10]~14_combout )))) # 
// (!\inst|nios2_jtag_debug_module_translator|av_readdata_pre [10] & (((\inst|rsp_xbar_demux_001|src0_valid~combout  & \inst|rsp_xbar_mux|src_data[10]~14_combout ))))

	.dataa(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [10]),
	.datab(\inst|rsp_xbar_demux|src0_valid~combout ),
	.datac(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.datad(\inst|rsp_xbar_mux|src_data[10]~14_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[10]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[10]~54 .lut_mask = 16'hF888;
defparam \inst|rsp_xbar_mux|src_data[10]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N3
dffeas \inst|nios2|i_readdata_d1[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux|src_data[10]~54_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_readdata_d1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_readdata_d1[10] .is_wysiwyg = "true";
defparam \inst|nios2|i_readdata_d1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N24
cycloneive_lcell_comb \inst|nios2|M_st_data[28]~4 (
	.dataa(\inst|nios2|E_src2_reg [12]),
	.datab(gnd),
	.datac(\inst|nios2|E_src2_reg [4]),
	.datad(\inst|nios2|Equal276~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_st_data[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_st_data[28]~4 .lut_mask = 16'hF0AA;
defparam \inst|nios2|M_st_data[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N25
dffeas \inst|nios2|M_st_data[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_st_data[28]~4_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_st_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_st_data[12] .is_wysiwyg = "true";
defparam \inst|nios2|M_st_data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y26_N31
dffeas \inst|nios2|A_st_data[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_st_data [12]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_data[12] .is_wysiwyg = "true";
defparam \inst|nios2|A_st_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N10
cycloneive_lcell_comb \inst|nios2|d_writedata[12]~24 (
	.dataa(\inst|nios2|A_mem_bypass_pending~combout ),
	.datab(\inst|nios2|A_st_data [12]),
	.datac(gnd),
	.datad(\inst|nios2|M_st_data [12]),
	.cin(gnd),
	.combout(\inst|nios2|d_writedata[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_writedata[12]~24 .lut_mask = 16'hDD88;
defparam \inst|nios2|d_writedata[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N14
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[17]~34 (
	.dataa(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.datab(\inst|nios2|M_st_data [17]),
	.datac(\inst|nios2|A_st_data [17]),
	.datad(\inst|nios2|A_en_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[17]~34 .lut_mask = 16'hE4CC;
defparam \inst|nios2|dc_data_wr_port_data[17]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N16
cycloneive_lcell_comb \inst|nios2|E_src2_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2[0]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_src2_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|E_src2_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N17
dffeas \inst|nios2|E_src2_reg[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[0] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N4
cycloneive_lcell_comb \inst|nios2|E_st_data[18]~3 (
	.dataa(\inst|nios2|E_src2_reg [18]),
	.datab(\inst|nios2|E_iw [4]),
	.datac(\inst|nios2|E_src2_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|E_st_data[18]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_st_data[18]~3 .lut_mask = 16'hB8B8;
defparam \inst|nios2|E_st_data[18]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N5
dffeas \inst|nios2|M_st_data[18] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_st_data[18]~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_st_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_st_data[18] .is_wysiwyg = "true";
defparam \inst|nios2|M_st_data[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N11
dffeas \inst|nios2|A_st_data[18] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_st_data [18]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_data[18] .is_wysiwyg = "true";
defparam \inst|nios2|A_st_data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N0
cycloneive_lcell_comb \inst|nios2|d_writedata[18]~19 (
	.dataa(\inst|nios2|M_st_data [18]),
	.datab(\inst|nios2|A_mem_bypass_pending~combout ),
	.datac(gnd),
	.datad(\inst|nios2|A_st_data [18]),
	.cin(gnd),
	.combout(\inst|nios2|d_writedata[18]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_writedata[18]~19 .lut_mask = 16'hEE22;
defparam \inst|nios2|d_writedata[18]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N21
dffeas \inst|nios2|A_mem_byte_en[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_mem_byte_en [1]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mem_byte_en [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mem_byte_en[1] .is_wysiwyg = "true";
defparam \inst|nios2|A_mem_byte_en[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N20
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_byte_en[1]~6 (
	.dataa(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.datab(\inst|nios2|M_mem_byte_en [1]),
	.datac(\inst|nios2|A_mem_byte_en [1]),
	.datad(\inst|nios2|A_en_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_byte_en[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_byte_en[1]~6 .lut_mask = 16'hE4CC;
defparam \inst|nios2|dc_data_wr_port_byte_en[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N6
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_byte_en[1]~7 (
	.dataa(\inst|nios2|A_dc_fill_byte_en~2_combout ),
	.datab(\inst|nios2|A_dc_fill_active~q ),
	.datac(\inst|nios2|A_mem_byte_en [1]),
	.datad(\inst|nios2|dc_data_wr_port_byte_en[1]~6_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_byte_en[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_byte_en[1]~7 .lut_mask = 16'h7F4C;
defparam \inst|nios2|dc_data_wr_port_byte_en[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N28
cycloneive_lcell_comb \inst|jtag_uart_0|ien_AE~feeder (
// Equation(s):
// \inst|jtag_uart_0|ien_AE~feeder_combout  = \inst|nios2|d_writedata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [1]),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|ien_AE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|ien_AE~feeder .lut_mask = 16'hFF00;
defparam \inst|jtag_uart_0|ien_AE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N29
dffeas \inst|jtag_uart_0|ien_AE (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|ien_AE~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|ien_AE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|ien_AE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|ien_AE .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|ien_AE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N30
cycloneive_lcell_comb \inst|jtag_uart_0|LessThan0~0 (
// Equation(s):
// \inst|jtag_uart_0|LessThan0~0_combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// ((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # ((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # 
// (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))))

	.dataa(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|LessThan0~0 .lut_mask = 16'hFE00;
defparam \inst|jtag_uart_0|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N26
cycloneive_lcell_comb \inst|jtag_uart_0|LessThan0~1 (
// Equation(s):
// \inst|jtag_uart_0|LessThan0~1_combout  = (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & 
// (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & (!\inst|jtag_uart_0|LessThan0~0_combout  & 
// !\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4])))

	.dataa(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(\inst|jtag_uart_0|LessThan0~0_combout ),
	.datad(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|LessThan0~1 .lut_mask = 16'h0001;
defparam \inst|jtag_uart_0|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y29_N27
dffeas \inst|jtag_uart_0|fifo_AE (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|LessThan0~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|fifo_AE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|fifo_AE .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|fifo_AE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N2
cycloneive_lcell_comb \inst|jtag_uart_0|av_readdata[9] (
// Equation(s):
// \inst|jtag_uart_0|av_readdata [9] = (\inst|jtag_uart_0|ien_AE~q  & \inst|jtag_uart_0|fifo_AE~q )

	.dataa(gnd),
	.datab(\inst|jtag_uart_0|ien_AE~q ),
	.datac(gnd),
	.datad(\inst|jtag_uart_0|fifo_AE~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|av_readdata [9]),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|av_readdata[9] .lut_mask = 16'hCC00;
defparam \inst|jtag_uart_0|av_readdata[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N3
dffeas \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|av_readdata [9]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N8
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[9]~36 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[9]~36_combout  = (\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30] & ((\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]) # 
// ((\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9])))) # (!\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30] & 
// (((\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9]))))

	.dataa(\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]),
	.datab(\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[9]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[9]~36 .lut_mask = 16'hF888;
defparam \inst|rsp_xbar_mux_001|src_data[9]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N20
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[9]~37 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[9]~37_combout  = (\inst|rsp_xbar_mux_001|src_payload~16_combout ) # ((\inst|rsp_xbar_mux_001|src_data[9]~36_combout ) # ((\inst|rsp_xbar_mux|src_data[9]~18_combout  & \inst|rsp_xbar_demux_001|src1_valid~combout )))

	.dataa(\inst|rsp_xbar_mux_001|src_payload~16_combout ),
	.datab(\inst|rsp_xbar_mux|src_data[9]~18_combout ),
	.datac(\inst|rsp_xbar_demux_001|src1_valid~combout ),
	.datad(\inst|rsp_xbar_mux_001|src_data[9]~36_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[9]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[9]~37 .lut_mask = 16'hFFEA;
defparam \inst|rsp_xbar_mux_001|src_data[9]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N21
dffeas \inst|nios2|d_readdata_d1[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux_001|src_data[9]~37_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_readdata_d1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_readdata_d1[9] .is_wysiwyg = "true";
defparam \inst|nios2|d_readdata_d1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N22
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[9]~38 (
	.dataa(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.datab(\inst|nios2|M_st_data [9]),
	.datac(\inst|nios2|A_st_data [9]),
	.datad(\inst|nios2|A_en_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[9]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[9]~38 .lut_mask = 16'hE4CC;
defparam \inst|nios2|dc_data_wr_port_data[9]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N4
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[9]~39 (
	.dataa(\inst|nios2|A_dc_fill_active~q ),
	.datab(\inst|nios2|d_readdata_d1 [9]),
	.datac(gnd),
	.datad(\inst|nios2|dc_data_wr_port_data[9]~38_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[9]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[9]~39 .lut_mask = 16'hDD88;
defparam \inst|nios2|dc_data_wr_port_data[9]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N20
cycloneive_lcell_comb \inst|jtag_uart_0|ac~0 (
// Equation(s):
// \inst|jtag_uart_0|ac~0_combout  = (\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q ) # (\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q )

	.dataa(gnd),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q ),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|ac~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|ac~0 .lut_mask = 16'hFCFC;
defparam \inst|jtag_uart_0|ac~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N26
cycloneive_lcell_comb \inst|jtag_uart_0|ac~1 (
// Equation(s):
// \inst|jtag_uart_0|ac~1_combout  = (\inst|jtag_uart_0|ac~0_combout ) # ((\inst|jtag_uart_0|ac~q  & ((!\inst|nios2|d_writedata [10]) # (!\inst|jtag_uart_0|ien_AE~0_combout ))))

	.dataa(\inst|jtag_uart_0|ien_AE~0_combout ),
	.datab(\inst|jtag_uart_0|ac~0_combout ),
	.datac(\inst|jtag_uart_0|ac~q ),
	.datad(\inst|nios2|d_writedata [10]),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|ac~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|ac~1 .lut_mask = 16'hDCFC;
defparam \inst|jtag_uart_0|ac~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N27
dffeas \inst|jtag_uart_0|ac (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|ac~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|ac~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|ac .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|ac .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y29_N13
dffeas \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|jtag_uart_0|ac~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N12
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[10]~31 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[10]~31_combout  = (\inst|nios2_jtag_debug_module_translator|av_readdata_pre [10] & ((\inst|rsp_xbar_demux|src1_valid~combout ) # ((\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [10] & 
// \inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\inst|nios2_jtag_debug_module_translator|av_readdata_pre [10] & (((\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [10] & 
// \inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [10]),
	.datab(\inst|rsp_xbar_demux|src1_valid~combout ),
	.datac(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [10]),
	.datad(\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[10]~31 .lut_mask = 16'hF888;
defparam \inst|rsp_xbar_mux_001|src_data[10]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N18
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[10]~57 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[10]~57_combout  = (\inst|rsp_xbar_mux_001|src_data[10]~31_combout ) # ((\inst|rsp_xbar_mux|src_data[10]~14_combout  & (\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q  & 
// \inst|onchip_memory_s1_translator|read_latency_shift_reg [0])))

	.dataa(\inst|rsp_xbar_mux|src_data[10]~14_combout ),
	.datab(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.datac(\inst|onchip_memory_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|rsp_xbar_mux_001|src_data[10]~31_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[10]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[10]~57 .lut_mask = 16'hFF80;
defparam \inst|rsp_xbar_mux_001|src_data[10]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N19
dffeas \inst|nios2|d_readdata_d1[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux_001|src_data[10]~57_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_readdata_d1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_readdata_d1[10] .is_wysiwyg = "true";
defparam \inst|nios2|d_readdata_d1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N20
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[10]~29 (
	.dataa(\inst|nios2|dc_data_wr_port_data[10]~28_combout ),
	.datab(\inst|nios2|A_dc_fill_active~q ),
	.datac(\inst|nios2|d_readdata_d1 [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[10]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[10]~29 .lut_mask = 16'hE2E2;
defparam \inst|nios2|dc_data_wr_port_data[10]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N25
dffeas \inst|nios2|E_src2_reg[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2[11]~11_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[11] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N12
cycloneive_lcell_comb \inst|nios2|M_st_data[27]~3 (
	.dataa(gnd),
	.datab(\inst|nios2|E_src2_reg [3]),
	.datac(\inst|nios2|Equal276~0_combout ),
	.datad(\inst|nios2|E_src2_reg [11]),
	.cin(gnd),
	.combout(\inst|nios2|M_st_data[27]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_st_data[27]~3 .lut_mask = 16'hCFC0;
defparam \inst|nios2|M_st_data[27]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N13
dffeas \inst|nios2|M_st_data[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_st_data[27]~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_st_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_st_data[11] .is_wysiwyg = "true";
defparam \inst|nios2|M_st_data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y27_N19
dffeas \inst|nios2|A_st_data[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_st_data [11]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_data[11] .is_wysiwyg = "true";
defparam \inst|nios2|A_st_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N18
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[11]~22 (
	.dataa(\inst|nios2|M_st_data [11]),
	.datab(\inst|nios2|A_en_d1~q ),
	.datac(\inst|nios2|A_st_data [11]),
	.datad(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[11]~22 .lut_mask = 16'hE2AA;
defparam \inst|nios2|dc_data_wr_port_data[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N4
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[11]~23 (
	.dataa(\inst|nios2|d_readdata_d1 [11]),
	.datab(\inst|nios2|A_dc_fill_active~q ),
	.datac(gnd),
	.datad(\inst|nios2|dc_data_wr_port_data[11]~22_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[11]~23 .lut_mask = 16'hBB88;
defparam \inst|nios2|dc_data_wr_port_data[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N12
cycloneive_lcell_comb \inst|nios2|d_writedata[11]~22 (
	.dataa(\inst|nios2|A_mem_bypass_pending~combout ),
	.datab(\inst|nios2|M_st_data [11]),
	.datac(gnd),
	.datad(\inst|nios2|A_st_data [11]),
	.cin(gnd),
	.combout(\inst|nios2|d_writedata[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_writedata[11]~22 .lut_mask = 16'hEE44;
defparam \inst|nios2|d_writedata[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N4
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_payload~22 (
// Equation(s):
// \inst|cmd_xbar_mux|src_payload~22_combout  = (\inst|cmd_xbar_mux|saved_grant [1] & \inst|nios2|d_writedata [12])

	.dataa(\inst|cmd_xbar_mux|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [12]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_payload~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_payload~22 .lut_mask = 16'hAA00;
defparam \inst|cmd_xbar_mux|src_payload~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N9
dffeas \inst|nios2|E_src2_reg[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2[13]~13_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[13] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N8
cycloneive_lcell_comb \inst|nios2|M_st_data[29]~5 (
	.dataa(gnd),
	.datab(\inst|nios2|E_src2_reg [13]),
	.datac(\inst|nios2|Equal276~0_combout ),
	.datad(\inst|nios2|E_src2_reg [5]),
	.cin(gnd),
	.combout(\inst|nios2|M_st_data[29]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_st_data[29]~5 .lut_mask = 16'hFC0C;
defparam \inst|nios2|M_st_data[29]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N9
dffeas \inst|nios2|M_st_data[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_st_data[29]~5_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_st_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_st_data[13] .is_wysiwyg = "true";
defparam \inst|nios2|M_st_data[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N11
dffeas \inst|nios2|A_st_data[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_st_data [13]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_data[13] .is_wysiwyg = "true";
defparam \inst|nios2|A_st_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N6
cycloneive_lcell_comb \inst|nios2|d_writedata[13]~26 (
	.dataa(\inst|nios2|A_mem_bypass_pending~combout ),
	.datab(\inst|nios2|M_st_data [13]),
	.datac(gnd),
	.datad(\inst|nios2|A_st_data [13]),
	.cin(gnd),
	.combout(\inst|nios2|d_writedata[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_writedata[13]~26 .lut_mask = 16'hEE44;
defparam \inst|nios2|d_writedata[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N6
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[14]~26 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [14]),
	.datab(\inst|cmd_xbar_mux|src_data [46]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[14]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[14]~26 .lut_mask = 16'hB8B8;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[14]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N7
dffeas \inst|nios2_jtag_debug_module_translator|av_readdata_pre[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[14]~26_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N16
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_payload~26 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_payload~26_combout  = (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q  & (\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0] & 
// \inst|nios2_jtag_debug_module_translator|av_readdata_pre [14]))

	.dataa(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.datab(gnd),
	.datac(\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datad(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [14]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_payload~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_payload~26 .lut_mask = 16'hA000;
defparam \inst|rsp_xbar_mux_001|src_payload~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N10
cycloneive_lcell_comb \inst|nios2|M_st_data[30]~6 (
	.dataa(\inst|nios2|E_src2_reg [14]),
	.datab(\inst|nios2|Equal276~0_combout ),
	.datac(gnd),
	.datad(\inst|nios2|E_src2_reg [6]),
	.cin(gnd),
	.combout(\inst|nios2|M_st_data[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_st_data[30]~6 .lut_mask = 16'hEE22;
defparam \inst|nios2|M_st_data[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N16
cycloneive_lcell_comb \inst|nios2|M_st_data[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|M_st_data[30]~6_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_st_data[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_st_data[14]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_st_data[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N17
dffeas \inst|nios2|M_st_data[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_st_data[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_st_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_st_data[14] .is_wysiwyg = "true";
defparam \inst|nios2|M_st_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N0
cycloneive_lcell_comb \inst|nios2|d_writedata[14]~29 (
	.dataa(\inst|nios2|A_st_data [14]),
	.datab(\inst|nios2|M_st_data [14]),
	.datac(gnd),
	.datad(\inst|nios2|A_mem_bypass_pending~combout ),
	.cin(gnd),
	.combout(\inst|nios2|d_writedata[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_writedata[14]~29 .lut_mask = 16'hAACC;
defparam \inst|nios2|d_writedata[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N24
cycloneive_lcell_comb \inst|nios2|M_st_data[31]~7 (
	.dataa(\inst|nios2|E_src2_reg [15]),
	.datab(\inst|nios2|Equal276~0_combout ),
	.datac(gnd),
	.datad(\inst|nios2|E_src2_reg [7]),
	.cin(gnd),
	.combout(\inst|nios2|M_st_data[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_st_data[31]~7 .lut_mask = 16'hEE22;
defparam \inst|nios2|M_st_data[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N14
cycloneive_lcell_comb \inst|nios2|M_st_data[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|M_st_data[31]~7_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_st_data[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_st_data[15]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_st_data[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N15
dffeas \inst|nios2|M_st_data[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_st_data[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_st_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_st_data[15] .is_wysiwyg = "true";
defparam \inst|nios2|M_st_data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y29_N23
dffeas \inst|nios2|A_st_data[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_st_data [15]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_data[15] .is_wysiwyg = "true";
defparam \inst|nios2|A_st_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N22
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[15]~52 (
	.dataa(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.datab(\inst|nios2|M_st_data [15]),
	.datac(\inst|nios2|A_st_data [15]),
	.datad(\inst|nios2|A_en_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[15]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[15]~52 .lut_mask = 16'hE4CC;
defparam \inst|nios2|dc_data_wr_port_data[15]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N2
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_payload~23 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_payload~23_combout  = (\inst|nios2_jtag_debug_module_translator|av_readdata_pre [15] & (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q  & 
// \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0]))

	.dataa(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [15]),
	.datab(gnd),
	.datac(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.datad(\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_payload~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_payload~23 .lut_mask = 16'hA000;
defparam \inst|rsp_xbar_mux_001|src_payload~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N29
dffeas \inst|sysid_qsys_0_control_slave_translator|av_readdata_pre[30] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|d_address_offset_field [0]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sysid_qsys_0_control_slave_translator|av_readdata_pre[30] .is_wysiwyg = "true";
defparam \inst|sysid_qsys_0_control_slave_translator|av_readdata_pre[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N26
cycloneive_lcell_comb \inst|jtag_uart_0|rvalid~0 (
// Equation(s):
// \inst|jtag_uart_0|rvalid~0_combout  = (\inst|jtag_uart_0|fifo_rd~1_combout  & (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q )) # (!\inst|jtag_uart_0|fifo_rd~1_combout  & 
// ((\inst|jtag_uart_0|rvalid~q )))

	.dataa(gnd),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\inst|jtag_uart_0|rvalid~q ),
	.datad(\inst|jtag_uart_0|fifo_rd~1_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|rvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|rvalid~0 .lut_mask = 16'hCCF0;
defparam \inst|jtag_uart_0|rvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N27
dffeas \inst|jtag_uart_0|rvalid (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|rvalid~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|rvalid .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|rvalid .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y29_N1
dffeas \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|jtag_uart_0|rvalid~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N0
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[15]~45 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[15]~45_combout  = (\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & ((\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]) # 
// ((\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [15] & \inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & 
// (((\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [15] & \inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]),
	.datac(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [15]),
	.datad(\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[15]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[15]~45 .lut_mask = 16'hF888;
defparam \inst|rsp_xbar_mux_001|src_data[15]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N18
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[15]~46 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[15]~46_combout  = (\inst|rsp_xbar_mux_001|src_payload~23_combout ) # ((\inst|rsp_xbar_mux_001|src_data[15]~45_combout ) # ((\inst|rsp_xbar_mux|src_data[15]~26_combout  & \inst|rsp_xbar_demux_001|src1_valid~combout )))

	.dataa(\inst|rsp_xbar_mux|src_data[15]~26_combout ),
	.datab(\inst|rsp_xbar_mux_001|src_payload~23_combout ),
	.datac(\inst|rsp_xbar_demux_001|src1_valid~combout ),
	.datad(\inst|rsp_xbar_mux_001|src_data[15]~45_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[15]~46 .lut_mask = 16'hFFEC;
defparam \inst|rsp_xbar_mux_001|src_data[15]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N19
dffeas \inst|nios2|d_readdata_d1[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux_001|src_data[15]~46_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_readdata_d1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_readdata_d1[15] .is_wysiwyg = "true";
defparam \inst|nios2|d_readdata_d1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N24
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[15]~53 (
	.dataa(\inst|nios2|A_dc_fill_active~q ),
	.datab(gnd),
	.datac(\inst|nios2|dc_data_wr_port_data[15]~52_combout ),
	.datad(\inst|nios2|d_readdata_d1 [15]),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[15]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[15]~53 .lut_mask = 16'hFA50;
defparam \inst|nios2|dc_data_wr_port_data[15]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N20
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_payload~31 (
// Equation(s):
// \inst|cmd_xbar_mux|src_payload~31_combout  = (\inst|cmd_xbar_mux|saved_grant [1] & \inst|nios2|d_writedata [14])

	.dataa(gnd),
	.datab(\inst|cmd_xbar_mux|saved_grant [1]),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [14]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_payload~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_payload~31 .lut_mask = 16'hCC00;
defparam \inst|cmd_xbar_mux|src_payload~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N0
cycloneive_lcell_comb \inst|nios2|d_writedata[15]~31 (
	.dataa(\inst|nios2|A_mem_bypass_pending~combout ),
	.datab(\inst|nios2|A_st_data [15]),
	.datac(gnd),
	.datad(\inst|nios2|M_st_data [15]),
	.cin(gnd),
	.combout(\inst|nios2|d_writedata[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_writedata[15]~31 .lut_mask = 16'hDD88;
defparam \inst|nios2|d_writedata[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N10
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[26]~53 (
	.dataa(gnd),
	.datab(\inst|nios2|A_ctrl_shift_rot~q ),
	.datac(\inst|nios2|A_ld_align_byte2_byte3_fill~q ),
	.datad(\inst|nios2|A_slow_inst_sel~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[26]~53 .lut_mask = 16'hCCFC;
defparam \inst|nios2|A_wr_data_unfiltered[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N22
cycloneive_lcell_comb \inst|nios2|D_ctrl_shift_rot_right~0 (
	.dataa(\inst|nios2|Equal154~6_combout ),
	.datab(\inst|nios2|Equal171~0_combout ),
	.datac(\inst|nios2|D_iw [14]),
	.datad(\inst|nios2|Equal171~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_shift_rot_right~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_shift_rot_right~0 .lut_mask = 16'h8000;
defparam \inst|nios2|D_ctrl_shift_rot_right~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N23
dffeas \inst|nios2|E_ctrl_shift_rot_right (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_ctrl_shift_rot_right~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_ctrl_shift_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_ctrl_shift_rot_right .is_wysiwyg = "true";
defparam \inst|nios2|E_ctrl_shift_rot_right .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N2
cycloneive_lcell_comb \inst|nios2|Add8~3 (
	.dataa(\inst|nios2|Add8~2_combout ),
	.datab(\inst|nios2|E_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|nios2|Add8~3_combout ),
	.cout(\inst|nios2|Add8~4 ));
// synopsys translate_off
defparam \inst|nios2|Add8~3 .lut_mask = 16'h6688;
defparam \inst|nios2|Add8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N4
cycloneive_lcell_comb \inst|nios2|Add8~5 (
	.dataa(\inst|nios2|E_src2 [1]),
	.datab(\inst|nios2|E_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add8~4 ),
	.combout(\inst|nios2|Add8~5_combout ),
	.cout(\inst|nios2|Add8~6 ));
// synopsys translate_off
defparam \inst|nios2|Add8~5 .lut_mask = 16'h969F;
defparam \inst|nios2|Add8~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N6
cycloneive_lcell_comb \inst|nios2|Add8~7 (
	.dataa(\inst|nios2|E_src2 [2]),
	.datab(\inst|nios2|E_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add8~6 ),
	.combout(\inst|nios2|Add8~7_combout ),
	.cout(\inst|nios2|Add8~8 ));
// synopsys translate_off
defparam \inst|nios2|Add8~7 .lut_mask = 16'h6906;
defparam \inst|nios2|Add8~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N8
cycloneive_lcell_comb \inst|nios2|Add8~9 (
	.dataa(\inst|nios2|E_src2 [3]),
	.datab(\inst|nios2|E_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add8~8 ),
	.combout(\inst|nios2|Add8~9_combout ),
	.cout(\inst|nios2|Add8~10 ));
// synopsys translate_off
defparam \inst|nios2|Add8~9 .lut_mask = 16'h969F;
defparam \inst|nios2|Add8~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N10
cycloneive_lcell_comb \inst|nios2|Add8~11 (
	.dataa(\inst|nios2|E_src2 [4]),
	.datab(\inst|nios2|E_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|nios2|Add8~10 ),
	.combout(\inst|nios2|Add8~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add8~11 .lut_mask = 16'h6969;
defparam \inst|nios2|Add8~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N11
dffeas \inst|nios2|M_rot_rn[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Add8~11_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_rn [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_rn[4] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_rn[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N8
cycloneive_lcell_comb \inst|nios2|M_rot_step1[4]~7 (
	.dataa(\inst|nios2|E_src1 [4]),
	.datab(\inst|nios2|E_src1 [3]),
	.datac(gnd),
	.datad(\inst|nios2|Add8~3_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_rot_step1[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[4]~7 .lut_mask = 16'hCCAA;
defparam \inst|nios2|M_rot_step1[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N24
cycloneive_lcell_comb \inst|nios2|M_rot_step1[2]~16 (
	.dataa(\inst|nios2|E_src1 [2]),
	.datab(\inst|nios2|E_src1 [1]),
	.datac(gnd),
	.datad(\inst|nios2|Add8~3_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_rot_step1[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[2]~16 .lut_mask = 16'hCCAA;
defparam \inst|nios2|M_rot_step1[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N9
dffeas \inst|nios2|M_rot_step1[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_rot_step1[4]~7_combout ),
	.asdata(\inst|nios2|M_rot_step1[2]~16_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|Add8~5_combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_step1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[4] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_step1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N7
dffeas \inst|nios2|M_rot_rn[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Add8~7_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_rn [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_rn[2] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_rn[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N2
cycloneive_lcell_comb \inst|nios2|Mn_rot_step2[8]~16 (
	.dataa(\inst|nios2|M_rot_step1 [8]),
	.datab(\inst|nios2|M_rot_step1 [4]),
	.datac(gnd),
	.datad(\inst|nios2|M_rot_rn [2]),
	.cin(gnd),
	.combout(\inst|nios2|Mn_rot_step2[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[8]~16 .lut_mask = 16'hCCAA;
defparam \inst|nios2|Mn_rot_step2[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N26
cycloneive_lcell_comb \inst|nios2|M_rot_step1[0]~0 (
	.dataa(\inst|nios2|E_src1 [0]),
	.datab(\inst|nios2|E_src1 [31]),
	.datac(gnd),
	.datad(\inst|nios2|Add8~3_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_rot_step1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[0]~0 .lut_mask = 16'hCCAA;
defparam \inst|nios2|M_rot_step1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N26
cycloneive_lcell_comb \inst|nios2|D_src2[29]~11 (
	.dataa(\inst|nios2|D_src2[30]~4_combout ),
	.datab(\inst|nios2|D_src2_imm[30]~11_combout ),
	.datac(\inst|nios2|D_iw [19]),
	.datad(\inst|nios2|D_ctrl_hi_imm16~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2[29]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2[29]~11 .lut_mask = 16'hA088;
defparam \inst|nios2|D_src2[29]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N0
cycloneive_lcell_comb \inst|nios2|D_src2[29]~12 (
	.dataa(\inst|nios2|D_src2_reg[29]~49_combout ),
	.datab(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.datac(\inst|nios2|D_src2[29]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|D_src2[29]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2[29]~12 .lut_mask = 16'hF2F2;
defparam \inst|nios2|D_src2[29]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N1
dffeas \inst|nios2|E_src2[29] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src2[29]~12_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2[29] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N30
cycloneive_lcell_comb \inst|nios2|E_logic_result[29]~23 (
	.dataa(\inst|nios2|E_src1 [29]),
	.datab(\inst|nios2|E_logic_op [1]),
	.datac(\inst|nios2|E_logic_op [0]),
	.datad(\inst|nios2|E_src2 [29]),
	.cin(gnd),
	.combout(\inst|nios2|E_logic_result[29]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_logic_result[29]~23 .lut_mask = 16'h6C89;
defparam \inst|nios2|E_logic_result[29]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N2
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|_~20 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|E_ctrl_alu_subtract~q ),
	.datad(\inst|nios2|E_src2 [29]),
	.cin(gnd),
	.combout(\inst|nios2|Add17|auto_generated|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|_~20 .lut_mask = 16'h0FF0;
defparam \inst|nios2|Add17|auto_generated|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N8
cycloneive_lcell_comb \inst|nios2|F_iw[9]~20 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|F_iw[12]~7_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_iw[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw[9]~20 .lut_mask = 16'hAA00;
defparam \inst|nios2|F_iw[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N9
dffeas \inst|nios2|D_iw[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_iw[9]~20_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_iw [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_iw[9] .is_wysiwyg = "true";
defparam \inst|nios2|D_iw[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N8
cycloneive_lcell_comb \inst|nios2|D_src2_imm[3]~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|D_ctrl_hi_imm16~q ),
	.datad(\inst|nios2|D_iw [9]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_imm[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_imm[3]~2 .lut_mask = 16'h0F00;
defparam \inst|nios2|D_src2_imm[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N25
dffeas \inst|nios2|E_src2[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2[3]~3_combout ),
	.asdata(\inst|nios2|D_src2_imm[3]~2_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2[3] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N31
dffeas \inst|nios2|M_src2[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src2 [3]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src2[3] .is_wysiwyg = "true";
defparam \inst|nios2|M_src2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N6
cycloneive_lcell_comb \inst|nios2|E_logic_result[19]~10 (
	.dataa(\inst|nios2|E_logic_op [1]),
	.datab(\inst|nios2|E_src1 [19]),
	.datac(\inst|nios2|E_logic_op [0]),
	.datad(\inst|nios2|E_src2 [19]),
	.cin(gnd),
	.combout(\inst|nios2|E_logic_result[19]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_logic_result[19]~10 .lut_mask = 16'h6A89;
defparam \inst|nios2|E_logic_result[19]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N14
cycloneive_lcell_comb \inst|nios2|D_src1_reg[19]~90 (
	.dataa(\inst|nios2|E_ctrl_logic~q ),
	.datab(\inst|nios2|Add17|auto_generated|result_int[20]~40_combout ),
	.datac(\inst|nios2|E_alu_result~0_combout ),
	.datad(\inst|nios2|E_logic_result[19]~10_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[19]~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[19]~90 .lut_mask = 16'hAE0C;
defparam \inst|nios2|D_src1_reg[19]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N31
dffeas \inst|nios2|M_src1[19] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src1 [19]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src1[19] .is_wysiwyg = "true";
defparam \inst|nios2|M_src1[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N3
dffeas \inst|nios2|A_mul_src1[3]~_Duplicate_1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_src1_nxt[3]~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_src1[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_src1[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_src1[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N30
cycloneive_lcell_comb \inst|nios2|A_mul_src1_nxt[19]~19 (
	.dataa(\inst|nios2|A_mul_stall~q ),
	.datab(gnd),
	.datac(\inst|nios2|M_src1 [19]),
	.datad(\inst|nios2|A_mul_src1[3]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src1_nxt[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src1_nxt[19]~19 .lut_mask = 16'hFA50;
defparam \inst|nios2|A_mul_src1_nxt[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N4
cycloneive_lcell_comb \inst|nios2|D_src2[20]~29 (
	.dataa(\inst|nios2|D_iw [10]),
	.datab(\inst|nios2|D_src2[30]~4_combout ),
	.datac(\inst|nios2|D_ctrl_hi_imm16~q ),
	.datad(\inst|nios2|D_src2_imm[30]~11_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2[20]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2[20]~29 .lut_mask = 16'h8C80;
defparam \inst|nios2|D_src2[20]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N28
cycloneive_lcell_comb \inst|nios2|F_iw[21]~24 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|F_iw[12]~7_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_iw[21]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw[21]~24 .lut_mask = 16'hAAFF;
defparam \inst|nios2|F_iw[21]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N29
dffeas \inst|nios2|D_iw[21] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_iw[21]~24_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_iw [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_iw[21] .is_wysiwyg = "true";
defparam \inst|nios2|D_iw[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N8
cycloneive_lcell_comb \inst|nios2|D_src2[21]~27 (
	.dataa(\inst|nios2|D_ctrl_hi_imm16~q ),
	.datab(\inst|nios2|D_iw [21]),
	.datac(\inst|nios2|D_ctrl_unsigned_lo_imm16~q ),
	.datad(\inst|nios2|D_iw [11]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2[21]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2[21]~27 .lut_mask = 16'hAE04;
defparam \inst|nios2|D_src2[21]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N26
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|_~28 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|E_ctrl_alu_subtract~q ),
	.datad(\inst|nios2|E_src2 [21]),
	.cin(gnd),
	.combout(\inst|nios2|Add17|auto_generated|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|_~28 .lut_mask = 16'h0FF0;
defparam \inst|nios2|Add17|auto_generated|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N22
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[20]~40 (
	.dataa(\inst|nios2|Add17|auto_generated|_~30_combout ),
	.datab(\inst|nios2|E_src1 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add17|auto_generated|result_int[19]~39 ),
	.combout(\inst|nios2|Add17|auto_generated|result_int[20]~40_combout ),
	.cout(\inst|nios2|Add17|auto_generated|result_int[20]~41 ));
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[20]~40 .lut_mask = 16'h698E;
defparam \inst|nios2|Add17|auto_generated|result_int[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N24
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[21]~42 (
	.dataa(\inst|nios2|E_src1 [20]),
	.datab(\inst|nios2|Add17|auto_generated|_~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add17|auto_generated|result_int[20]~41 ),
	.combout(\inst|nios2|Add17|auto_generated|result_int[21]~42_combout ),
	.cout(\inst|nios2|Add17|auto_generated|result_int[21]~43 ));
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[21]~42 .lut_mask = 16'h9617;
defparam \inst|nios2|Add17|auto_generated|result_int[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N26
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[22]~44 (
	.dataa(\inst|nios2|E_src1 [21]),
	.datab(\inst|nios2|Add17|auto_generated|_~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add17|auto_generated|result_int[21]~43 ),
	.combout(\inst|nios2|Add17|auto_generated|result_int[22]~44_combout ),
	.cout(\inst|nios2|Add17|auto_generated|result_int[22]~45 ));
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[22]~44 .lut_mask = 16'h698E;
defparam \inst|nios2|Add17|auto_generated|result_int[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N14
cycloneive_lcell_comb \inst|nios2|M_src2[20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2 [20]),
	.cin(gnd),
	.combout(\inst|nios2|M_src2[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_src2[20]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_src2[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N15
dffeas \inst|nios2|M_src2[20] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_src2[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src2[20] .is_wysiwyg = "true";
defparam \inst|nios2|M_src2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N20
cycloneive_lcell_comb \inst|nios2|A_mul_src2_nxt[20]~20 (
	.dataa(\inst|nios2|A_mul_stall~q ),
	.datab(gnd),
	.datac(\inst|nios2|M_src2 [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src2_nxt[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src2_nxt[20]~20 .lut_mask = 16'h5050;
defparam \inst|nios2|A_mul_src2_nxt[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N21
dffeas \inst|nios2|A_mul_src2[20] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_src2_nxt[20]~20_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_src2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_src2[20] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_src2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N0
cycloneive_lcell_comb \inst|nios2|E_src2[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2[4]~4_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_src2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|E_src2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N30
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_payload~10 (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_payload~10_combout  = (\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_writedata [11])

	.dataa(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [11]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_payload~10 .lut_mask = 16'hAA00;
defparam \inst|cmd_xbar_mux_001|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N16
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_payload~2 (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_payload~2_combout  = (\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_writedata [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\inst|nios2|d_writedata [13]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_payload~2 .lut_mask = 16'hF000;
defparam \inst|cmd_xbar_mux_001|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y17_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~2_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [50],\inst|cmd_xbar_mux_001|src_data [49],\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],
\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_size = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N4
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[13]~2 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[13]~2_combout  = (\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a45 )) # (!\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] 
// & ((\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13~portadataout )))

	.dataa(\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a45 ),
	.datad(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[13]~2 .lut_mask = 16'hF5A0;
defparam \inst|rsp_xbar_mux|src_data[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N30
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[13]~50 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[13]~50_combout  = (\inst|rsp_xbar_demux|src0_valid~combout  & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre [13]) # ((\inst|rsp_xbar_demux_001|src0_valid~combout  & \inst|rsp_xbar_mux|src_data[13]~2_combout )))) # 
// (!\inst|rsp_xbar_demux|src0_valid~combout  & (\inst|rsp_xbar_demux_001|src0_valid~combout  & (\inst|rsp_xbar_mux|src_data[13]~2_combout )))

	.dataa(\inst|rsp_xbar_demux|src0_valid~combout ),
	.datab(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.datac(\inst|rsp_xbar_mux|src_data[13]~2_combout ),
	.datad(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [13]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[13]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[13]~50 .lut_mask = 16'hEAC0;
defparam \inst|rsp_xbar_mux|src_data[13]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N31
dffeas \inst|nios2|i_readdata_d1[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux|src_data[13]~50_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_readdata_d1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_readdata_d1[13] .is_wysiwyg = "true";
defparam \inst|nios2|i_readdata_d1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N28
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[14]~51 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[14]~51_combout  = (\inst|nios2_jtag_debug_module_translator|av_readdata_pre [14] & ((\inst|rsp_xbar_demux|src0_valid~combout ) # ((\inst|rsp_xbar_demux_001|src0_valid~combout  & \inst|rsp_xbar_mux|src_data[14]~30_combout )))) # 
// (!\inst|nios2_jtag_debug_module_translator|av_readdata_pre [14] & (((\inst|rsp_xbar_demux_001|src0_valid~combout  & \inst|rsp_xbar_mux|src_data[14]~30_combout ))))

	.dataa(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [14]),
	.datab(\inst|rsp_xbar_demux|src0_valid~combout ),
	.datac(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.datad(\inst|rsp_xbar_mux|src_data[14]~30_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[14]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[14]~51 .lut_mask = 16'hF888;
defparam \inst|rsp_xbar_mux|src_data[14]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N29
dffeas \inst|nios2|i_readdata_d1[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux|src_data[14]~51_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_readdata_d1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_readdata_d1[14] .is_wysiwyg = "true";
defparam \inst|nios2|i_readdata_d1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N30
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_data[34] (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_data [34] = (\inst|cmd_xbar_mux_001|saved_grant [0]) # ((\inst|nios2|d_byteenable [2] & \inst|cmd_xbar_mux_001|saved_grant [1]))

	.dataa(\inst|nios2|d_byteenable [2]),
	.datab(\inst|cmd_xbar_mux_001|saved_grant [0]),
	.datac(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_data [34]),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_data[34] .lut_mask = 16'hECEC;
defparam \inst|cmd_xbar_mux_001|src_data[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N4
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_payload~17 (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_payload~17_combout  = (\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_writedata [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\inst|nios2|d_writedata [17]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_payload~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_payload~17 .lut_mask = 16'hF000;
defparam \inst|cmd_xbar_mux_001|src_payload~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N0
cycloneive_lcell_comb \inst|nios2|E_src2[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2[5]~5_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_src2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|E_src2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N30
cycloneive_lcell_comb \inst|nios2|D_src2_imm[5]~0 (
	.dataa(gnd),
	.datab(\inst|nios2|D_iw [11]),
	.datac(\inst|nios2|D_ctrl_hi_imm16~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_imm[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_imm[5]~0 .lut_mask = 16'h0C0C;
defparam \inst|nios2|D_src2_imm[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N1
dffeas \inst|nios2|E_src2[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2[5]~feeder_combout ),
	.asdata(\inst|nios2|D_src2_imm[5]~0_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2[5] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N11
dffeas \inst|nios2|M_src2[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src2 [5]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src2[5] .is_wysiwyg = "true";
defparam \inst|nios2|M_src2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N4
cycloneive_lcell_comb \inst|nios2|M_src2[21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2 [21]),
	.cin(gnd),
	.combout(\inst|nios2|M_src2[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_src2[21]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_src2[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N5
dffeas \inst|nios2|M_src2[21] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_src2[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src2[21] .is_wysiwyg = "true";
defparam \inst|nios2|M_src2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N2
cycloneive_lcell_comb \inst|nios2|A_mul_src2_nxt[21]~21 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(\inst|nios2|M_src2 [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src2_nxt[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src2_nxt[21]~21 .lut_mask = 16'h3030;
defparam \inst|nios2|A_mul_src2_nxt[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N3
dffeas \inst|nios2|A_mul_src2[21] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_src2_nxt[21]~21_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_src2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_src2[21] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_src2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N10
cycloneive_lcell_comb \inst|nios2|A_mul_src2_nxt[5]~5 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(\inst|nios2|M_src2 [5]),
	.datad(\inst|nios2|A_mul_src2 [21]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src2_nxt[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src2_nxt[5]~5 .lut_mask = 16'hFC30;
defparam \inst|nios2|A_mul_src2_nxt[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N29
dffeas \inst|nios2|M_src2[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src2 [6]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src2[6] .is_wysiwyg = "true";
defparam \inst|nios2|M_src2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N0
cycloneive_lcell_comb \inst|nios2|D_src2[22]~25 (
	.dataa(\inst|nios2|D_iw [12]),
	.datab(\inst|nios2|D_src2[30]~4_combout ),
	.datac(\inst|nios2|D_src2_imm[30]~11_combout ),
	.datad(\inst|nios2|D_ctrl_hi_imm16~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2[22]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2[22]~25 .lut_mask = 16'h88C0;
defparam \inst|nios2|D_src2[22]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N24
cycloneive_lcell_comb \inst|nios2|D_src2[22]~26 (
	.dataa(gnd),
	.datab(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.datac(\inst|nios2|D_src2_reg[22]~77_combout ),
	.datad(\inst|nios2|D_src2[22]~25_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2[22]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2[22]~26 .lut_mask = 16'hFF30;
defparam \inst|nios2|D_src2[22]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N25
dffeas \inst|nios2|E_src2[22] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src2[22]~26_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2[22] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N30
cycloneive_lcell_comb \inst|nios2|M_src2[22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2 [22]),
	.cin(gnd),
	.combout(\inst|nios2|M_src2[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_src2[22]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_src2[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N31
dffeas \inst|nios2|M_src2[22] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_src2[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src2[22] .is_wysiwyg = "true";
defparam \inst|nios2|M_src2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N28
cycloneive_lcell_comb \inst|nios2|A_mul_src2_nxt[22]~22 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|M_src2 [22]),
	.datad(\inst|nios2|A_mul_stall~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src2_nxt[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src2_nxt[22]~22 .lut_mask = 16'h00F0;
defparam \inst|nios2|A_mul_src2_nxt[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N29
dffeas \inst|nios2|A_mul_src2[22] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_src2_nxt[22]~22_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_src2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_src2[22] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_src2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N28
cycloneive_lcell_comb \inst|nios2|A_mul_src2_nxt[6]~6 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(\inst|nios2|M_src2 [6]),
	.datad(\inst|nios2|A_mul_src2 [22]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src2_nxt[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src2_nxt[6]~6 .lut_mask = 16'hFC30;
defparam \inst|nios2|A_mul_src2_nxt[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N30
cycloneive_lcell_comb \inst|nios2|D_src2_imm[7]~6 (
	.dataa(gnd),
	.datab(\inst|nios2|D_ctrl_hi_imm16~q ),
	.datac(\inst|nios2|D_iw [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_imm[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_imm[7]~6 .lut_mask = 16'h3030;
defparam \inst|nios2|D_src2_imm[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N25
dffeas \inst|nios2|E_src2[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2[7]~7_combout ),
	.asdata(\inst|nios2|D_src2_imm[7]~6_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2[7] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N17
dffeas \inst|nios2|M_src2[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src2 [7]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src2[7] .is_wysiwyg = "true";
defparam \inst|nios2|M_src2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N26
cycloneive_lcell_comb \inst|nios2|D_src2[23]~23 (
	.dataa(\inst|nios2|D_iw [13]),
	.datab(\inst|nios2|D_ctrl_hi_imm16~q ),
	.datac(\inst|nios2|D_ctrl_unsigned_lo_imm16~q ),
	.datad(\inst|nios2|D_iw [21]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2[23]~23 .lut_mask = 16'h8B88;
defparam \inst|nios2|D_src2[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N0
cycloneive_lcell_comb \inst|nios2|E_logic_result[23]~14 (
	.dataa(\inst|nios2|E_logic_op [0]),
	.datab(\inst|nios2|E_src2 [23]),
	.datac(\inst|nios2|E_src1 [23]),
	.datad(\inst|nios2|E_logic_op [1]),
	.cin(gnd),
	.combout(\inst|nios2|E_logic_result[23]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_logic_result[23]~14 .lut_mask = 16'h7C81;
defparam \inst|nios2|E_logic_result[23]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N4
cycloneive_lcell_comb \inst|nios2|D_src2_reg[23]~72 (
	.dataa(\inst|nios2|D_src2_reg[23]~71_combout ),
	.datab(\inst|nios2|D_src2_hazard_E~combout ),
	.datac(\inst|nios2|E_ctrl_logic~q ),
	.datad(\inst|nios2|E_logic_result[23]~14_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[23]~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[23]~72 .lut_mask = 16'hE222;
defparam \inst|nios2|D_src2_reg[23]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N22
cycloneive_lcell_comb \inst|nios2|D_src2_reg[23]~73 (
	.dataa(\inst|nios2|E_alu_result~0_combout ),
	.datab(\inst|nios2|D_src2_hazard_E~combout ),
	.datac(\inst|nios2|D_src2_reg[23]~72_combout ),
	.datad(\inst|nios2|Add17|auto_generated|result_int[24]~48_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[23]~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[23]~73 .lut_mask = 16'hF4F0;
defparam \inst|nios2|D_src2_reg[23]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N18
cycloneive_lcell_comb \inst|nios2|D_src2[23]~24 (
	.dataa(\inst|nios2|D_src2[30]~4_combout ),
	.datab(\inst|nios2|D_src2[23]~23_combout ),
	.datac(\inst|nios2|D_src2_reg[23]~73_combout ),
	.datad(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2[23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2[23]~24 .lut_mask = 16'h88F8;
defparam \inst|nios2|D_src2[23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N19
dffeas \inst|nios2|E_src2[23] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src2[23]~24_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2[23] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N26
cycloneive_lcell_comb \inst|nios2|M_src2[23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2 [23]),
	.cin(gnd),
	.combout(\inst|nios2|M_src2[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_src2[23]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_src2[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N27
dffeas \inst|nios2|M_src2[23] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_src2[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src2[23] .is_wysiwyg = "true";
defparam \inst|nios2|M_src2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N6
cycloneive_lcell_comb \inst|nios2|A_mul_src2_nxt[23]~23 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(\inst|nios2|M_src2 [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src2_nxt[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src2_nxt[23]~23 .lut_mask = 16'h3030;
defparam \inst|nios2|A_mul_src2_nxt[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N7
dffeas \inst|nios2|A_mul_src2[23] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_src2_nxt[23]~23_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_src2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_src2[23] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_src2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N16
cycloneive_lcell_comb \inst|nios2|A_mul_src2_nxt[7]~7 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(\inst|nios2|M_src2 [7]),
	.datad(\inst|nios2|A_mul_src2 [23]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src2_nxt[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src2_nxt[7]~7 .lut_mask = 16'hFC30;
defparam \inst|nios2|A_mul_src2_nxt[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N31
dffeas \inst|nios2|M_src2[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src2 [8]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src2[8] .is_wysiwyg = "true";
defparam \inst|nios2|M_src2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N12
cycloneive_lcell_comb \inst|nios2|A_mul_src2_nxt[24]~24 (
	.dataa(\inst|nios2|M_src2 [24]),
	.datab(gnd),
	.datac(\inst|nios2|A_mul_stall~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src2_nxt[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src2_nxt[24]~24 .lut_mask = 16'h0A0A;
defparam \inst|nios2|A_mul_src2_nxt[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N13
dffeas \inst|nios2|A_mul_src2[24] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_src2_nxt[24]~24_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_src2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_src2[24] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_src2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N30
cycloneive_lcell_comb \inst|nios2|A_mul_src2_nxt[8]~8 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(\inst|nios2|M_src2 [8]),
	.datad(\inst|nios2|A_mul_src2 [24]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src2_nxt[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src2_nxt[8]~8 .lut_mask = 16'hFC30;
defparam \inst|nios2|A_mul_src2_nxt[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N4
cycloneive_lcell_comb \inst|nios2|D_src2_imm[9]~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|D_ctrl_hi_imm16~q ),
	.datad(\inst|nios2|D_iw [15]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_imm[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_imm[9]~9 .lut_mask = 16'h0F00;
defparam \inst|nios2|D_src2_imm[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N25
dffeas \inst|nios2|E_src2[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2[9]~9_combout ),
	.asdata(\inst|nios2|D_src2_imm[9]~9_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2[9] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N5
dffeas \inst|nios2|M_src2[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src2 [9]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src2[9] .is_wysiwyg = "true";
defparam \inst|nios2|M_src2[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X58_Y30_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~10_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [50],\inst|cmd_xbar_mux_001|src_data [49],\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],
\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_size = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N16
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[11]~10 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[11]~10_combout  = (\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a43 )) # (!\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a 
// [0] & ((\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11~portadataout )))

	.dataa(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a43 ),
	.datab(gnd),
	.datac(\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[11]~10 .lut_mask = 16'hAFA0;
defparam \inst|rsp_xbar_mux|src_data[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N30
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[11]~48 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[11]~48_combout  = (\inst|nios2_jtag_debug_module_translator|av_readdata_pre [11] & ((\inst|rsp_xbar_demux|src0_valid~combout ) # ((\inst|rsp_xbar_demux_001|src0_valid~combout  & \inst|rsp_xbar_mux|src_data[11]~10_combout )))) # 
// (!\inst|nios2_jtag_debug_module_translator|av_readdata_pre [11] & (\inst|rsp_xbar_demux_001|src0_valid~combout  & ((\inst|rsp_xbar_mux|src_data[11]~10_combout ))))

	.dataa(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [11]),
	.datab(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.datac(\inst|rsp_xbar_demux|src0_valid~combout ),
	.datad(\inst|rsp_xbar_mux|src_data[11]~10_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[11]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[11]~48 .lut_mask = 16'hECA0;
defparam \inst|rsp_xbar_mux|src_data[11]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N31
dffeas \inst|nios2|i_readdata_d1[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux|src_data[11]~48_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_readdata_d1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_readdata_d1[11] .is_wysiwyg = "true";
defparam \inst|nios2|i_readdata_d1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N22
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_payload~26 (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_payload~26_combout  = (\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_writedata [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\inst|nios2|d_writedata [15]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_payload~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_payload~26 .lut_mask = 16'hF000;
defparam \inst|cmd_xbar_mux_001|src_payload~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y22_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~26_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [50],\inst|cmd_xbar_mux_001|src_data [49],\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],
\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_size = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N12
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[15]~26 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[15]~26_combout  = (\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a47 )) # (!\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a 
// [0] & ((\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15~portadataout )))

	.dataa(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a47 ),
	.datab(gnd),
	.datac(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a15~portadataout ),
	.datad(\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[15]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[15]~26 .lut_mask = 16'hAAF0;
defparam \inst|rsp_xbar_mux|src_data[15]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N4
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[15]~49 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[15]~49_combout  = (\inst|nios2_jtag_debug_module_translator|av_readdata_pre [15] & ((\inst|rsp_xbar_demux|src0_valid~combout ) # ((\inst|rsp_xbar_demux_001|src0_valid~combout  & \inst|rsp_xbar_mux|src_data[15]~26_combout )))) # 
// (!\inst|nios2_jtag_debug_module_translator|av_readdata_pre [15] & (\inst|rsp_xbar_demux_001|src0_valid~combout  & ((\inst|rsp_xbar_mux|src_data[15]~26_combout ))))

	.dataa(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [15]),
	.datab(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.datac(\inst|rsp_xbar_demux|src0_valid~combout ),
	.datad(\inst|rsp_xbar_mux|src_data[15]~26_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[15]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[15]~49 .lut_mask = 16'hECA0;
defparam \inst|rsp_xbar_mux|src_data[15]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N5
dffeas \inst|nios2|i_readdata_d1[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux|src_data[15]~49_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_readdata_d1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_readdata_d1[15] .is_wysiwyg = "true";
defparam \inst|nios2|i_readdata_d1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N18
cycloneive_lcell_comb \inst|nios2|M_st_data[28]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|M_st_data[28]~4_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_st_data[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_st_data[28]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_st_data[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N3
dffeas \inst|nios2|E_src2_reg[28] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src2_reg[28]~53_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[28] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2_reg[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y25_N19
dffeas \inst|nios2|M_st_data[28] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_st_data[28]~feeder_combout ),
	.asdata(\inst|nios2|E_src2_reg [28]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|E_iw [4]),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_st_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_st_data[28] .is_wysiwyg = "true";
defparam \inst|nios2|M_st_data[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y27_N27
dffeas \inst|nios2|A_st_data[28] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_st_data [28]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_data[28] .is_wysiwyg = "true";
defparam \inst|nios2|A_st_data[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N2
cycloneive_lcell_comb \inst|nios2|d_writedata[28]~12 (
	.dataa(\inst|nios2|A_mem_bypass_pending~combout ),
	.datab(\inst|nios2|M_st_data [28]),
	.datac(gnd),
	.datad(\inst|nios2|A_st_data [28]),
	.cin(gnd),
	.combout(\inst|nios2|d_writedata[28]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_writedata[28]~12 .lut_mask = 16'hEE44;
defparam \inst|nios2|d_writedata[28]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N24
cycloneive_lcell_comb \inst|nios2|M_st_data[26]~feeder (
	.dataa(\inst|nios2|M_st_data[26]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|M_st_data[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_st_data[26]~feeder .lut_mask = 16'hAAAA;
defparam \inst|nios2|M_st_data[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N27
dffeas \inst|nios2|M_src2[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src2 [10]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src2[10] .is_wysiwyg = "true";
defparam \inst|nios2|M_src2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N26
cycloneive_lcell_comb \inst|nios2|A_mul_src2_nxt[10]~10 (
	.dataa(\inst|nios2|A_mul_src2 [26]),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(\inst|nios2|M_src2 [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src2_nxt[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src2_nxt[10]~10 .lut_mask = 16'hB8B8;
defparam \inst|nios2|A_mul_src2_nxt[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N19
dffeas \inst|nios2|M_src2[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src2 [11]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src2[11] .is_wysiwyg = "true";
defparam \inst|nios2|M_src2[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N19
dffeas \inst|nios2|E_src2_reg[25] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src2_reg[25]~65_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[25] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2_reg[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y25_N21
dffeas \inst|nios2|M_st_data[25] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_st_data[25]~1_combout ),
	.asdata(\inst|nios2|E_src2_reg [25]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|E_iw [4]),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_st_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_st_data[25] .is_wysiwyg = "true";
defparam \inst|nios2|M_st_data[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y27_N11
dffeas \inst|nios2|A_st_data[25] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_st_data [25]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_data[25] .is_wysiwyg = "true";
defparam \inst|nios2|A_st_data[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N10
cycloneive_lcell_comb \inst|nios2|d_writedata[25]~8 (
	.dataa(\inst|nios2|A_mem_bypass_pending~combout ),
	.datab(\inst|nios2|A_st_data [25]),
	.datac(gnd),
	.datad(\inst|nios2|M_st_data [25]),
	.cin(gnd),
	.combout(\inst|nios2|d_writedata[25]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_writedata[25]~8 .lut_mask = 16'hDD88;
defparam \inst|nios2|d_writedata[25]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N30
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[14]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_rd_data[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N31
dffeas \inst|nios2|A_dc_rd_data[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[14] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N18
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_data_nxt[14]~31 (
	.dataa(\inst|nios2|A_dc_xfer_rd_data_offset_match~q ),
	.datab(gnd),
	.datac(\inst|nios2|A_dc_rd_data [14]),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_data_nxt[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[14]~31 .lut_mask = 16'hF5A0;
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N19
dffeas \inst|nios2|A_dc_xfer_wr_data[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_data_nxt[14]~31_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data[14] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N0
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_payload~5 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_payload~5_combout  = (\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & \inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30])

	.dataa(gnd),
	.datab(\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_payload~5 .lut_mask = 16'hCC00;
defparam \inst|rsp_xbar_mux_001|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N31
dffeas \inst|nios2|A_st_data[26] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_st_data [26]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_data[26] .is_wysiwyg = "true";
defparam \inst|nios2|A_st_data[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N16
cycloneive_lcell_comb \inst|nios2|d_writedata[26]~10 (
	.dataa(\inst|nios2|A_mem_bypass_pending~combout ),
	.datab(\inst|nios2|A_st_data [26]),
	.datac(gnd),
	.datad(\inst|nios2|M_st_data [26]),
	.cin(gnd),
	.combout(\inst|nios2|d_writedata[26]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_writedata[26]~10 .lut_mask = 16'hDD88;
defparam \inst|nios2|d_writedata[26]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N26
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_payload~18 (
// Equation(s):
// \inst|cmd_xbar_mux|src_payload~18_combout  = (\inst|cmd_xbar_mux|saved_grant [1] & \inst|nios2|d_writedata [18])

	.dataa(\inst|cmd_xbar_mux|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [18]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_payload~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_payload~18 .lut_mask = 16'hAA00;
defparam \inst|cmd_xbar_mux|src_payload~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N5
dffeas \inst|nios2|E_src2_reg[19] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src2_reg[19]~89_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[19] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N0
cycloneive_lcell_comb \inst|nios2|E_st_data[19]~2 (
	.dataa(\inst|nios2|E_iw [4]),
	.datab(gnd),
	.datac(\inst|nios2|E_src2_reg [3]),
	.datad(\inst|nios2|E_src2_reg [19]),
	.cin(gnd),
	.combout(\inst|nios2|E_st_data[19]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_st_data[19]~2 .lut_mask = 16'hFA50;
defparam \inst|nios2|E_st_data[19]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N1
dffeas \inst|nios2|M_st_data[19] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_st_data[19]~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_st_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_st_data[19] .is_wysiwyg = "true";
defparam \inst|nios2|M_st_data[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y26_N1
dffeas \inst|nios2|A_st_data[19] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_st_data [19]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_data[19] .is_wysiwyg = "true";
defparam \inst|nios2|A_st_data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N2
cycloneive_lcell_comb \inst|nios2|d_writedata[19]~21 (
	.dataa(\inst|nios2|M_st_data [19]),
	.datab(\inst|nios2|A_st_data [19]),
	.datac(gnd),
	.datad(\inst|nios2|A_mem_bypass_pending~combout ),
	.cin(gnd),
	.combout(\inst|nios2|d_writedata[19]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_writedata[19]~21 .lut_mask = 16'hCCAA;
defparam \inst|nios2|d_writedata[19]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N13
dffeas \inst|nios2|E_src2_reg[20] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src2_reg[20]~85_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[20] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N10
cycloneive_lcell_comb \inst|nios2|E_st_data[20]~1 (
	.dataa(\inst|nios2|E_src2_reg [4]),
	.datab(gnd),
	.datac(\inst|nios2|E_iw [4]),
	.datad(\inst|nios2|E_src2_reg [20]),
	.cin(gnd),
	.combout(\inst|nios2|E_st_data[20]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_st_data[20]~1 .lut_mask = 16'hFA0A;
defparam \inst|nios2|E_st_data[20]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N11
dffeas \inst|nios2|M_st_data[20] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_st_data[20]~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_st_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_st_data[20] .is_wysiwyg = "true";
defparam \inst|nios2|M_st_data[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y26_N27
dffeas \inst|nios2|A_st_data[20] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_st_data [20]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_data[20] .is_wysiwyg = "true";
defparam \inst|nios2|A_st_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N26
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[20]~14 (
	.dataa(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.datab(\inst|nios2|M_st_data [20]),
	.datac(\inst|nios2|A_st_data [20]),
	.datad(\inst|nios2|A_en_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[20]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[20]~14 .lut_mask = 16'hE4CC;
defparam \inst|nios2|dc_data_wr_port_data[20]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N0
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[20]~15 (
	.dataa(gnd),
	.datab(\inst|nios2|d_readdata_d1 [20]),
	.datac(\inst|nios2|dc_data_wr_port_data[20]~14_combout ),
	.datad(\inst|nios2|A_dc_fill_active~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[20]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[20]~15 .lut_mask = 16'hCCF0;
defparam \inst|nios2|dc_data_wr_port_data[20]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N28
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_payload~9 (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_payload~9_combout  = (\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_writedata [19])

	.dataa(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [19]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_payload~9 .lut_mask = 16'hAA00;
defparam \inst|cmd_xbar_mux_001|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N6
cycloneive_lcell_comb \inst|nios2|d_writedata[20]~23 (
	.dataa(\inst|nios2|A_st_data [20]),
	.datab(\inst|nios2|A_mem_bypass_pending~combout ),
	.datac(gnd),
	.datad(\inst|nios2|M_st_data [20]),
	.cin(gnd),
	.combout(\inst|nios2|d_writedata[20]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_writedata[20]~23 .lut_mask = 16'hBB88;
defparam \inst|nios2|d_writedata[20]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N17
dffeas \inst|nios2|A_st_data[22] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_st_data [22]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_data[22] .is_wysiwyg = "true";
defparam \inst|nios2|A_st_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N16
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[22]~60 (
	.dataa(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.datab(\inst|nios2|M_st_data [22]),
	.datac(\inst|nios2|A_st_data [22]),
	.datad(\inst|nios2|A_en_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[22]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[22]~60 .lut_mask = 16'hE4CC;
defparam \inst|nios2|dc_data_wr_port_data[22]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N28
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[22]~61 (
	.dataa(\inst|nios2|d_readdata_d1 [22]),
	.datab(\inst|nios2|dc_data_wr_port_data[22]~60_combout ),
	.datac(gnd),
	.datad(\inst|nios2|A_dc_fill_active~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[22]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[22]~61 .lut_mask = 16'hAACC;
defparam \inst|nios2|dc_data_wr_port_data[22]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N23
dffeas \inst|nios2|E_src2_reg[23] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src2_reg[23]~73_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[23] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N26
cycloneive_lcell_comb \inst|nios2|E_st_data[23]~6 (
	.dataa(gnd),
	.datab(\inst|nios2|E_src2_reg [23]),
	.datac(\inst|nios2|E_src2_reg [7]),
	.datad(\inst|nios2|E_iw [4]),
	.cin(gnd),
	.combout(\inst|nios2|E_st_data[23]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_st_data[23]~6 .lut_mask = 16'hCCF0;
defparam \inst|nios2|E_st_data[23]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N27
dffeas \inst|nios2|M_st_data[23] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_st_data[23]~6_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_st_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_st_data[23] .is_wysiwyg = "true";
defparam \inst|nios2|M_st_data[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N3
dffeas \inst|nios2|A_st_data[23] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_st_data [23]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_data[23] .is_wysiwyg = "true";
defparam \inst|nios2|A_st_data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N2
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[23]~48 (
	.dataa(\inst|nios2|M_st_data [23]),
	.datab(\inst|nios2|A_en_d1~q ),
	.datac(\inst|nios2|A_st_data [23]),
	.datad(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[23]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[23]~48 .lut_mask = 16'hE2AA;
defparam \inst|nios2|dc_data_wr_port_data[23]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N28
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[23]~49 (
	.dataa(\inst|nios2|d_readdata_d1 [23]),
	.datab(\inst|nios2|A_dc_fill_active~q ),
	.datac(gnd),
	.datad(\inst|nios2|dc_data_wr_port_data[23]~48_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[23]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[23]~49 .lut_mask = 16'hBB88;
defparam \inst|nios2|dc_data_wr_port_data[23]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N0
cycloneive_lcell_comb \inst|nios2|E_mem_byte_en[2]~4 (
	.dataa(\inst|nios2|Add17|auto_generated|result_int[1]~2_combout ),
	.datab(\inst|nios2|Add17|auto_generated|result_int[2]~4_combout ),
	.datac(\inst|nios2|E_iw [4]),
	.datad(\inst|nios2|E_iw [3]),
	.cin(gnd),
	.combout(\inst|nios2|E_mem_byte_en[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_mem_byte_en[2]~4 .lut_mask = 16'hFCF4;
defparam \inst|nios2|E_mem_byte_en[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N1
dffeas \inst|nios2|M_mem_byte_en[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_mem_byte_en[2]~4_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_mem_byte_en [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_mem_byte_en[2] .is_wysiwyg = "true";
defparam \inst|nios2|M_mem_byte_en[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y27_N29
dffeas \inst|nios2|A_mem_byte_en[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_mem_byte_en [2]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mem_byte_en [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mem_byte_en[2] .is_wysiwyg = "true";
defparam \inst|nios2|A_mem_byte_en[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N28
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_byte_en[2]~2 (
	.dataa(\inst|nios2|M_mem_byte_en [2]),
	.datab(\inst|nios2|A_en_d1~q ),
	.datac(\inst|nios2|A_mem_byte_en [2]),
	.datad(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_byte_en[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_byte_en[2]~2 .lut_mask = 16'hE2AA;
defparam \inst|nios2|dc_data_wr_port_byte_en[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N14
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_byte_en[2]~3 (
	.dataa(\inst|nios2|A_dc_fill_byte_en~2_combout ),
	.datab(\inst|nios2|A_mem_byte_en [2]),
	.datac(\inst|nios2|dc_data_wr_port_byte_en[2]~2_combout ),
	.datad(\inst|nios2|A_dc_fill_active~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_byte_en[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_byte_en[2]~3 .lut_mask = 16'h77F0;
defparam \inst|nios2|dc_data_wr_port_byte_en[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y23_N0
cycloneive_ram_block \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\inst|nios2|dc_data_wr_port_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst|nios2|dc_data_wr_port_en~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\inst|nios2|dc_data_wr_port_data[23]~49_combout ,\inst|nios2|dc_data_wr_port_data[22]~61_combout ,\inst|nios2|dc_data_wr_port_data[21]~3_combout ,\inst|nios2|dc_data_wr_port_data[20]~15_combout ,\inst|nios2|dc_data_wr_port_data[19]~19_combout ,
\inst|nios2|dc_data_wr_port_data[18]~31_combout ,\inst|nios2|dc_data_wr_port_data[17]~35_combout ,\inst|nios2|dc_data_wr_port_data[16]~47_combout ,gnd,\inst|nios2|dc_data_wr_port_data[7]~55_combout ,\inst|nios2|dc_data_wr_port_data[6]~63_combout ,
\inst|nios2|dc_data_wr_port_data[5]~9_combout ,\inst|nios2|dc_data_wr_port_data[4]~17_combout ,\inst|nios2|dc_data_wr_port_data[3]~25_combout ,\inst|nios2|dc_data_wr_port_data[2]~33_combout ,\inst|nios2|dc_data_wr_port_data[1]~41_combout ,
\inst|nios2|dc_data_wr_port_data[0]~1_combout }),
	.portaaddr({\inst|nios2|dc_data_wr_port_addr[8]~11_combout ,\inst|nios2|dc_data_wr_port_addr[7]~10_combout ,\inst|nios2|dc_data_wr_port_addr[6]~9_combout ,\inst|nios2|dc_data_wr_port_addr[5]~8_combout ,\inst|nios2|dc_data_wr_port_addr[4]~7_combout ,
\inst|nios2|dc_data_wr_port_addr[3]~6_combout ,\inst|nios2|dc_data_wr_port_addr[2]~5_combout ,\inst|nios2|dc_data_wr_port_addr[1]~3_combout ,\inst|nios2|dc_data_wr_port_addr[0]~1_combout }),
	.portabyteenamasks({\inst|nios2|dc_data_wr_port_byte_en[2]~3_combout ,\inst|nios2|dc_data_wr_port_byte_en[0]~1_combout }),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\inst|nios2|dc_data_rd_port_addr[8]~17_combout ,\inst|nios2|dc_data_rd_port_addr[7]~15_combout ,\inst|nios2|dc_data_rd_port_addr[6]~13_combout ,\inst|nios2|dc_data_rd_port_addr[5]~11_combout ,\inst|nios2|dc_data_rd_port_addr[4]~9_combout ,
\inst|nios2|dc_data_rd_port_addr[3]~7_combout ,\inst|nios2|dc_data_rd_port_addr[2]~5_combout ,\inst|nios2|dc_data_rd_port_addr[1]~3_combout ,\inst|nios2|dc_data_rd_port_addr[0]~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_dc_data_module:KERNEL_nios2_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM";
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 2;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 9;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 511;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 512;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N14
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data[18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[18]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_rd_data[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N15
dffeas \inst|nios2|A_dc_rd_data[18] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[18] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N28
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_data_nxt[18]~23 (
	.dataa(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [18]),
	.datab(\inst|nios2|A_dc_xfer_rd_data_offset_match~q ),
	.datac(\inst|nios2|A_dc_rd_data [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_data_nxt[18]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[18]~23 .lut_mask = 16'hE2E2;
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[18]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N29
dffeas \inst|nios2|A_dc_xfer_wr_data[18] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_data_nxt[18]~23_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data[18] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N12
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_data_nxt[19]~21 (
	.dataa(\inst|nios2|A_dc_rd_data [19]),
	.datab(gnd),
	.datac(\inst|nios2|A_dc_xfer_rd_data_offset_match~q ),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_data_nxt[19]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[19]~21 .lut_mask = 16'hAFA0;
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[19]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N13
dffeas \inst|nios2|A_dc_xfer_wr_data[19] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_data_nxt[19]~21_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data[19] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N20
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_data_nxt[20]~19 (
	.dataa(\inst|nios2|A_dc_rd_data [20]),
	.datab(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [20]),
	.datac(\inst|nios2|A_dc_xfer_rd_data_offset_match~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_data_nxt[20]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[20]~19 .lut_mask = 16'hACAC;
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[20]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N21
dffeas \inst|nios2|A_dc_xfer_wr_data[20] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_data_nxt[20]~19_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data[20] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N28
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data[21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[21]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|A_dc_rd_data[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y26_N29
dffeas \inst|nios2|A_dc_rd_data[21] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[21] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N14
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_data_nxt[21]~17 (
	.dataa(\inst|nios2|A_dc_xfer_rd_data_offset_match~q ),
	.datab(gnd),
	.datac(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [21]),
	.datad(\inst|nios2|A_dc_rd_data [21]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_data_nxt[21]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[21]~17 .lut_mask = 16'hFA50;
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[21]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y26_N15
dffeas \inst|nios2|A_dc_xfer_wr_data[21] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_data_nxt[21]~17_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data[21] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N8
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_data_nxt[22]~30 (
	.dataa(\inst|nios2|A_dc_rd_data [22]),
	.datab(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [22]),
	.datac(\inst|nios2|A_dc_xfer_rd_data_offset_match~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_data_nxt[22]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[22]~30 .lut_mask = 16'hACAC;
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[22]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N9
dffeas \inst|nios2|A_dc_xfer_wr_data[22] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_data_nxt[22]~30_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data[22] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N28
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_data_nxt[23]~27 (
	.dataa(\inst|nios2|A_dc_rd_data [23]),
	.datab(gnd),
	.datac(\inst|nios2|A_dc_xfer_rd_data_offset_match~q ),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_data_nxt[23]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[23]~27 .lut_mask = 16'hAFA0;
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[23]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N29
dffeas \inst|nios2|A_dc_xfer_wr_data[23] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_data_nxt[23]~27_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data[23] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N26
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[28]~10 (
	.dataa(\inst|nios2|A_en_d1~q ),
	.datab(\inst|nios2|M_st_data [28]),
	.datac(\inst|nios2|A_st_data [28]),
	.datad(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[28]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[28]~10 .lut_mask = 16'hE4CC;
defparam \inst|nios2|dc_data_wr_port_data[28]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N24
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_payload~7 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_payload~7_combout  = (\inst|rsp_xbar_mux_001|src_payload~6_combout ) # ((\inst|rsp_xbar_mux_001|src_payload~5_combout ) # ((\inst|rsp_xbar_mux|src_data[28]~7_combout  & \inst|rsp_xbar_demux_001|src1_valid~combout )))

	.dataa(\inst|rsp_xbar_mux_001|src_payload~6_combout ),
	.datab(\inst|rsp_xbar_mux|src_data[28]~7_combout ),
	.datac(\inst|rsp_xbar_demux_001|src1_valid~combout ),
	.datad(\inst|rsp_xbar_mux_001|src_payload~5_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_payload~7 .lut_mask = 16'hFFEA;
defparam \inst|rsp_xbar_mux_001|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N25
dffeas \inst|nios2|d_readdata_d1[28] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux_001|src_payload~7_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_readdata_d1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_readdata_d1[28] .is_wysiwyg = "true";
defparam \inst|nios2|d_readdata_d1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N12
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[28]~11 (
	.dataa(\inst|nios2|A_dc_fill_active~q ),
	.datab(gnd),
	.datac(\inst|nios2|dc_data_wr_port_data[28]~10_combout ),
	.datad(\inst|nios2|d_readdata_d1 [28]),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[28]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[28]~11 .lut_mask = 16'hFA50;
defparam \inst|nios2|dc_data_wr_port_data[28]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N14
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_payload~15 (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_payload~15_combout  = (\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_writedata [26])

	.dataa(gnd),
	.datab(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [26]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_payload~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_payload~15 .lut_mask = 16'hCC00;
defparam \inst|cmd_xbar_mux_001|src_payload~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N2
cycloneive_lcell_comb \inst|nios2|E_mem_byte_en[3]~5 (
	.dataa(\inst|nios2|Add17|auto_generated|result_int[1]~2_combout ),
	.datab(\inst|nios2|Add17|auto_generated|result_int[2]~4_combout ),
	.datac(\inst|nios2|E_iw [4]),
	.datad(\inst|nios2|E_iw [3]),
	.cin(gnd),
	.combout(\inst|nios2|E_mem_byte_en[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_mem_byte_en[3]~5 .lut_mask = 16'hFCF8;
defparam \inst|nios2|E_mem_byte_en[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N3
dffeas \inst|nios2|M_mem_byte_en[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_mem_byte_en[3]~5_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_mem_byte_en [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_mem_byte_en[3] .is_wysiwyg = "true";
defparam \inst|nios2|M_mem_byte_en[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y27_N9
dffeas \inst|nios2|A_mem_byte_en[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_mem_byte_en [3]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mem_byte_en [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mem_byte_en[3] .is_wysiwyg = "true";
defparam \inst|nios2|A_mem_byte_en[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N26
cycloneive_lcell_comb \inst|nios2|d_byteenable_nxt[3]~3 (
	.dataa(\inst|nios2|A_mem_bypass_pending~combout ),
	.datab(\inst|nios2|M_mem_byte_en [3]),
	.datac(\inst|nios2|A_mem_byte_en [3]),
	.datad(\inst|nios2|d_byteenable_nxt[0]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|d_byteenable_nxt[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_byteenable_nxt[3]~3 .lut_mask = 16'hE4FF;
defparam \inst|nios2|d_byteenable_nxt[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N27
dffeas \inst|nios2|d_byteenable[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_byteenable_nxt[3]~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_byteenable[3] .is_wysiwyg = "true";
defparam \inst|nios2|d_byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N6
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_data[35] (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_data [35] = (\inst|cmd_xbar_mux_001|saved_grant [0]) # ((\inst|nios2|d_byteenable [3] & \inst|cmd_xbar_mux_001|saved_grant [1]))

	.dataa(\inst|cmd_xbar_mux_001|saved_grant [0]),
	.datab(\inst|nios2|d_byteenable [3]),
	.datac(gnd),
	.datad(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_data [35]),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_data[35] .lut_mask = 16'hEEAA;
defparam \inst|cmd_xbar_mux_001|src_data[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N26
cycloneive_lcell_comb \inst|nios2|M_st_data[27]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|M_st_data[27]~3_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_st_data[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_st_data[27]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_st_data[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N27
dffeas \inst|nios2|E_src2_reg[27] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src2_reg[27]~57_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[27] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2_reg[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N27
dffeas \inst|nios2|M_st_data[27] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_st_data[27]~feeder_combout ),
	.asdata(\inst|nios2|E_src2_reg [27]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|E_iw [4]),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_st_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_st_data[27] .is_wysiwyg = "true";
defparam \inst|nios2|M_st_data[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y27_N23
dffeas \inst|nios2|A_st_data[27] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_st_data [27]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_data[27] .is_wysiwyg = "true";
defparam \inst|nios2|A_st_data[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N12
cycloneive_lcell_comb \inst|nios2|d_writedata[27]~11 (
	.dataa(\inst|nios2|A_mem_bypass_pending~combout ),
	.datab(\inst|nios2|A_st_data [27]),
	.datac(gnd),
	.datad(\inst|nios2|M_st_data [27]),
	.cin(gnd),
	.combout(\inst|nios2|d_writedata[27]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_writedata[27]~11 .lut_mask = 16'hDD88;
defparam \inst|nios2|d_writedata[27]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N20
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[18]~11 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [18]),
	.datab(\inst|cmd_xbar_mux|src_data [46]),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[18]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[18]~11 .lut_mask = 16'hBB88;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[18]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N21
dffeas \inst|nios2_jtag_debug_module_translator|av_readdata_pre[18] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[18]~11_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N30
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[18]~62 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[18]~62_combout  = (\inst|rsp_xbar_demux|src0_valid~combout  & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre [18]) # ((\inst|rsp_xbar_demux_001|src0_valid~combout  & \inst|rsp_xbar_mux|src_data[18]~13_combout )))) # 
// (!\inst|rsp_xbar_demux|src0_valid~combout  & (((\inst|rsp_xbar_demux_001|src0_valid~combout  & \inst|rsp_xbar_mux|src_data[18]~13_combout ))))

	.dataa(\inst|rsp_xbar_demux|src0_valid~combout ),
	.datab(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [18]),
	.datac(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.datad(\inst|rsp_xbar_mux|src_data[18]~13_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[18]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[18]~62 .lut_mask = 16'hF888;
defparam \inst|rsp_xbar_mux|src_data[18]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N31
dffeas \inst|nios2|i_readdata_d1[18] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux|src_data[18]~62_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_readdata_d1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_readdata_d1[18] .is_wysiwyg = "true";
defparam \inst|nios2|i_readdata_d1[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N29
dffeas \inst|nios2|E_src2_reg[21] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src2_reg[21]~81_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[21] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N4
cycloneive_lcell_comb \inst|nios2|E_st_data[21]~0 (
	.dataa(\inst|nios2|E_src2_reg [5]),
	.datab(\inst|nios2|E_iw [4]),
	.datac(gnd),
	.datad(\inst|nios2|E_src2_reg [21]),
	.cin(gnd),
	.combout(\inst|nios2|E_st_data[21]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_st_data[21]~0 .lut_mask = 16'hEE22;
defparam \inst|nios2|E_st_data[21]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N5
dffeas \inst|nios2|M_st_data[21] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_st_data[21]~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_st_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_st_data[21] .is_wysiwyg = "true";
defparam \inst|nios2|M_st_data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N8
cycloneive_lcell_comb \inst|nios2|d_writedata[21]~25 (
	.dataa(\inst|nios2|A_st_data [21]),
	.datab(\inst|nios2|A_mem_bypass_pending~combout ),
	.datac(gnd),
	.datad(\inst|nios2|M_st_data [21]),
	.cin(gnd),
	.combout(\inst|nios2|d_writedata[21]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_writedata[21]~25 .lut_mask = 16'hBB88;
defparam \inst|nios2|d_writedata[21]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N10
cycloneive_lcell_comb \inst|nios2|E_src2[31]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2[31]~16_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_src2[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2[31]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|E_src2[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N11
dffeas \inst|nios2|E_src2[31] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2[31]~feeder_combout ),
	.asdata(\inst|nios2|D_src2_imm[30]~11_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2[31] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N20
cycloneive_lcell_comb \inst|nios2|E_logic_result[31]~7 (
	.dataa(\inst|nios2|E_logic_op [1]),
	.datab(\inst|nios2|E_logic_op [0]),
	.datac(\inst|nios2|E_src1 [31]),
	.datad(\inst|nios2|E_src2 [31]),
	.cin(gnd),
	.combout(\inst|nios2|E_logic_result[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_logic_result[31]~7 .lut_mask = 16'h6AA1;
defparam \inst|nios2|E_logic_result[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N24
cycloneive_lcell_comb \inst|nios2|A_mul_result[28]~88 (
	.dataa(\inst|nios2|A_mul_partial_prod [28]),
	.datab(\inst|nios2|A_mul_result [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_result[27]~87 ),
	.combout(\inst|nios2|A_mul_result[28]~88_combout ),
	.cout(\inst|nios2|A_mul_result[28]~89 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[28]~88 .lut_mask = 16'h698E;
defparam \inst|nios2|A_mul_result[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N26
cycloneive_lcell_comb \inst|nios2|A_mul_result[29]~90 (
	.dataa(\inst|nios2|A_mul_partial_prod [29]),
	.datab(\inst|nios2|A_mul_result [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_result[28]~89 ),
	.combout(\inst|nios2|A_mul_result[29]~90_combout ),
	.cout(\inst|nios2|A_mul_result[29]~91 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[29]~90 .lut_mask = 16'h9617;
defparam \inst|nios2|A_mul_result[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N10
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|_~27 (
	.dataa(\inst|nios2|E_ctrl_alu_subtract~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2 [22]),
	.cin(gnd),
	.combout(\inst|nios2|Add17|auto_generated|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|_~27 .lut_mask = 16'h55AA;
defparam \inst|nios2|Add17|auto_generated|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N28
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[23]~46 (
	.dataa(\inst|nios2|E_src1 [22]),
	.datab(\inst|nios2|Add17|auto_generated|_~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add17|auto_generated|result_int[22]~45 ),
	.combout(\inst|nios2|Add17|auto_generated|result_int[23]~46_combout ),
	.cout(\inst|nios2|Add17|auto_generated|result_int[23]~47 ));
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[23]~46 .lut_mask = 16'h9617;
defparam \inst|nios2|Add17|auto_generated|result_int[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N6
cycloneive_lcell_comb \inst|nios2|E_logic_result[22]~13 (
	.dataa(\inst|nios2|E_logic_op [0]),
	.datab(\inst|nios2|E_src1 [22]),
	.datac(\inst|nios2|E_logic_op [1]),
	.datad(\inst|nios2|E_src2 [22]),
	.cin(gnd),
	.combout(\inst|nios2|E_logic_result[22]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_logic_result[22]~13 .lut_mask = 16'h78C1;
defparam \inst|nios2|E_logic_result[22]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N12
cycloneive_lcell_comb \inst|nios2|E_alu_result[22] (
	.dataa(\inst|nios2|E_ctrl_logic~q ),
	.datab(\inst|nios2|E_alu_result~0_combout ),
	.datac(\inst|nios2|Add17|auto_generated|result_int[23]~46_combout ),
	.datad(\inst|nios2|E_logic_result[22]~13_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result [22]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[22] .lut_mask = 16'hBA30;
defparam \inst|nios2|E_alu_result[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N3
dffeas \inst|nios2|W_wr_data[22] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_wr_data_unfiltered[22]~104_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_wr_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_wr_data[22] .is_wysiwyg = "true";
defparam \inst|nios2|W_wr_data[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N13
dffeas \inst|nios2|M_alu_result[22] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_alu_result [22]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_alu_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_alu_result[22] .is_wysiwyg = "true";
defparam \inst|nios2|M_alu_result[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N22
cycloneive_lcell_comb \inst|nios2|D_src1_reg[22]~81 (
	.dataa(\inst|nios2|E_src1[11]~1_combout ),
	.datab(\inst|nios2|A_wr_data_unfiltered[22]~104_combout ),
	.datac(\inst|nios2|E_src1[11]~0_combout ),
	.datad(\inst|nios2|M_alu_result [22]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[22]~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[22]~81 .lut_mask = 16'hF4A4;
defparam \inst|nios2|D_src1_reg[22]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N11
dffeas \inst|nios2|M_src2[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src2 [13]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src2[13] .is_wysiwyg = "true";
defparam \inst|nios2|M_src2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N4
cycloneive_lcell_comb \inst|nios2|M_src2[29]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2 [29]),
	.cin(gnd),
	.combout(\inst|nios2|M_src2[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_src2[29]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_src2[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N5
dffeas \inst|nios2|M_src2[29] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_src2[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src2[29] .is_wysiwyg = "true";
defparam \inst|nios2|M_src2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N24
cycloneive_lcell_comb \inst|nios2|A_mul_src2_nxt[29]~29 (
	.dataa(\inst|nios2|A_mul_stall~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|M_src2 [29]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src2_nxt[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src2_nxt[29]~29 .lut_mask = 16'h5500;
defparam \inst|nios2|A_mul_src2_nxt[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N25
dffeas \inst|nios2|A_mul_src2[29] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_src2_nxt[29]~29_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_src2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_src2[29] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_src2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N10
cycloneive_lcell_comb \inst|nios2|A_mul_src2_nxt[13]~13 (
	.dataa(\inst|nios2|A_mul_stall~q ),
	.datab(gnd),
	.datac(\inst|nios2|M_src2 [13]),
	.datad(\inst|nios2|A_mul_src2 [29]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src2_nxt[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src2_nxt[13]~13 .lut_mask = 16'hFA50;
defparam \inst|nios2|A_mul_src2_nxt[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N10
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_payload~10 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_payload~10_combout  = (\inst|rsp_xbar_mux_001|src_payload~9_combout ) # ((\inst|rsp_xbar_mux_001|src_payload~5_combout ) # ((\inst|rsp_xbar_mux|src_data[11]~10_combout  & \inst|rsp_xbar_demux_001|src1_valid~combout )))

	.dataa(\inst|rsp_xbar_mux_001|src_payload~9_combout ),
	.datab(\inst|rsp_xbar_mux|src_data[11]~10_combout ),
	.datac(\inst|rsp_xbar_demux_001|src1_valid~combout ),
	.datad(\inst|rsp_xbar_mux_001|src_payload~5_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_payload~10 .lut_mask = 16'hFFEA;
defparam \inst|rsp_xbar_mux_001|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N11
dffeas \inst|nios2|d_readdata_d1[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux_001|src_payload~10_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_readdata_d1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_readdata_d1[11] .is_wysiwyg = "true";
defparam \inst|nios2|d_readdata_d1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N30
cycloneive_lcell_comb \inst|nios2|A_slow_inst_result[11]~11 (
	.dataa(\inst|nios2|d_readdata_d1 [27]),
	.datab(\inst|nios2|d_readdata_d1 [11]),
	.datac(gnd),
	.datad(\inst|nios2|A_ld_align_sh16~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_inst_result[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[11]~11 .lut_mask = 16'hAACC;
defparam \inst|nios2|A_slow_inst_result[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N6
cycloneive_lcell_comb \inst|nios2|d_writedata[31]~15 (
	.dataa(\inst|nios2|A_mem_bypass_pending~combout ),
	.datab(\inst|nios2|M_st_data [31]),
	.datac(gnd),
	.datad(\inst|nios2|A_st_data [31]),
	.cin(gnd),
	.combout(\inst|nios2|d_writedata[31]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_writedata[31]~15 .lut_mask = 16'hEE44;
defparam \inst|nios2|d_writedata[31]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N8
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_byte_en[3]~4 (
	.dataa(\inst|nios2|M_mem_byte_en [3]),
	.datab(\inst|nios2|A_en_d1~q ),
	.datac(\inst|nios2|A_mem_byte_en [3]),
	.datad(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_byte_en[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_byte_en[3]~4 .lut_mask = 16'hE2AA;
defparam \inst|nios2|dc_data_wr_port_byte_en[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N2
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_byte_en[3]~5 (
	.dataa(\inst|nios2|A_dc_fill_byte_en~2_combout ),
	.datab(\inst|nios2|A_dc_fill_active~q ),
	.datac(\inst|nios2|A_mem_byte_en [3]),
	.datad(\inst|nios2|dc_data_wr_port_byte_en[3]~4_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_byte_en[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_byte_en[3]~5 .lut_mask = 16'h7F4C;
defparam \inst|nios2|dc_data_wr_port_byte_en[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y24_N0
cycloneive_ram_block \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\inst|nios2|dc_data_wr_port_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst|nios2|dc_data_wr_port_en~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\inst|nios2|dc_data_wr_port_data[31]~51_combout ,\inst|nios2|dc_data_wr_port_data[30]~57_combout ,\inst|nios2|dc_data_wr_port_data[29]~5_combout ,\inst|nios2|dc_data_wr_port_data[28]~11_combout ,\inst|nios2|dc_data_wr_port_data[27]~21_combout ,
\inst|nios2|dc_data_wr_port_data[26]~27_combout ,\inst|nios2|dc_data_wr_port_data[25]~37_combout ,\inst|nios2|dc_data_wr_port_data[24]~43_combout ,gnd,\inst|nios2|dc_data_wr_port_data[15]~53_combout ,\inst|nios2|dc_data_wr_port_data[14]~59_combout ,
\inst|nios2|dc_data_wr_port_data[13]~7_combout ,\inst|nios2|dc_data_wr_port_data[12]~13_combout ,\inst|nios2|dc_data_wr_port_data[11]~23_combout ,\inst|nios2|dc_data_wr_port_data[10]~29_combout ,\inst|nios2|dc_data_wr_port_data[9]~39_combout ,
\inst|nios2|dc_data_wr_port_data[8]~45_combout }),
	.portaaddr({\inst|nios2|dc_data_wr_port_addr[8]~11_combout ,\inst|nios2|dc_data_wr_port_addr[7]~10_combout ,\inst|nios2|dc_data_wr_port_addr[6]~9_combout ,\inst|nios2|dc_data_wr_port_addr[5]~8_combout ,\inst|nios2|dc_data_wr_port_addr[4]~7_combout ,
\inst|nios2|dc_data_wr_port_addr[3]~6_combout ,\inst|nios2|dc_data_wr_port_addr[2]~5_combout ,\inst|nios2|dc_data_wr_port_addr[1]~3_combout ,\inst|nios2|dc_data_wr_port_addr[0]~1_combout }),
	.portabyteenamasks({\inst|nios2|dc_data_wr_port_byte_en[3]~5_combout ,\inst|nios2|dc_data_wr_port_byte_en[1]~7_combout }),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\inst|nios2|dc_data_rd_port_addr[8]~17_combout ,\inst|nios2|dc_data_rd_port_addr[7]~15_combout ,\inst|nios2|dc_data_rd_port_addr[6]~13_combout ,\inst|nios2|dc_data_rd_port_addr[5]~11_combout ,\inst|nios2|dc_data_rd_port_addr[4]~9_combout ,
\inst|nios2|dc_data_rd_port_addr[3]~7_combout ,\inst|nios2|dc_data_rd_port_addr[2]~5_combout ,\inst|nios2|dc_data_rd_port_addr[1]~3_combout ,\inst|nios2|dc_data_rd_port_addr[0]~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_dc_data_module:KERNEL_nios2_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM";
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 9;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 2;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 9;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 18;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 511;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 512;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 9;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 18;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_b_last_address = 511;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 512;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N16
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_data_nxt[27]~11 (
	.dataa(\inst|nios2|A_dc_rd_data [27]),
	.datab(gnd),
	.datac(\inst|nios2|A_dc_xfer_rd_data_offset_match~q ),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_data_nxt[27]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[27]~11 .lut_mask = 16'hAFA0;
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[27]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N17
dffeas \inst|nios2|A_dc_xfer_wr_data[27] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_data_nxt[27]~11_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data[27] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_data[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N0
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data[28]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [28]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[28]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_rd_data[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N1
dffeas \inst|nios2|A_dc_rd_data[28] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[28] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N14
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_data_nxt[28]~12 (
	.dataa(\inst|nios2|A_dc_xfer_rd_data_offset_match~q ),
	.datab(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [28]),
	.datac(gnd),
	.datad(\inst|nios2|A_dc_rd_data [28]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_data_nxt[28]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[28]~12 .lut_mask = 16'hEE44;
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[28]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N15
dffeas \inst|nios2|A_dc_xfer_wr_data[28] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_data_nxt[28]~12_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data[28] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_data[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N28
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data[29]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[29]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|A_dc_rd_data[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N29
dffeas \inst|nios2|A_dc_rd_data[29] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[29] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N16
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_data_nxt[29]~13 (
	.dataa(gnd),
	.datab(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [29]),
	.datac(\inst|nios2|A_dc_xfer_rd_data_offset_match~q ),
	.datad(\inst|nios2|A_dc_rd_data [29]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_data_nxt[29]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[29]~13 .lut_mask = 16'hFC0C;
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[29]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N17
dffeas \inst|nios2|A_dc_xfer_wr_data[29] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_data_nxt[29]~13_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data[29] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_data[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N20
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data[30]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[30]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|A_dc_rd_data[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N21
dffeas \inst|nios2|A_dc_rd_data[30] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[30] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N16
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_data_nxt[30]~14 (
	.dataa(\inst|nios2|A_dc_xfer_rd_data_offset_match~q ),
	.datab(\inst|nios2|A_dc_rd_data [30]),
	.datac(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_data_nxt[30]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[30]~14 .lut_mask = 16'hD8D8;
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[30]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N17
dffeas \inst|nios2|A_dc_xfer_wr_data[30] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_data_nxt[30]~14_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data[30] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_data[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N18
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data[31]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [31]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[31]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_rd_data[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N19
dffeas \inst|nios2|A_dc_rd_data[31] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[31] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N24
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_data_nxt[31]~15 (
	.dataa(\inst|nios2|A_dc_xfer_rd_data_offset_match~q ),
	.datab(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [31]),
	.datac(gnd),
	.datad(\inst|nios2|A_dc_rd_data [31]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_data_nxt[31]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[31]~15 .lut_mask = 16'hEE44;
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[31]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N25
dffeas \inst|nios2|A_dc_xfer_wr_data[31] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_data_nxt[31]~15_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data[31] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_data[31] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y26_N0
cycloneive_ram_block \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\inst|nios2|A_dc_xfer_wr_active~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\inst|nios2|A_dc_wb_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\inst|nios2|A_dc_xfer_wr_data [31],\inst|nios2|A_dc_xfer_wr_data [30],\inst|nios2|A_dc_xfer_wr_data [29],\inst|nios2|A_dc_xfer_wr_data [28],\inst|nios2|A_dc_xfer_wr_data [27],\inst|nios2|A_dc_xfer_wr_data [26],\inst|nios2|A_dc_xfer_wr_data [25],\inst|nios2|A_dc_xfer_wr_data [24],
\inst|nios2|A_dc_xfer_wr_data [23],\inst|nios2|A_dc_xfer_wr_data [22],\inst|nios2|A_dc_xfer_wr_data [21],\inst|nios2|A_dc_xfer_wr_data [20],\inst|nios2|A_dc_xfer_wr_data [19],\inst|nios2|A_dc_xfer_wr_data [18],\inst|nios2|A_dc_xfer_wr_data [17],\inst|nios2|A_dc_xfer_wr_data [16],
\inst|nios2|A_dc_xfer_wr_data [15],\inst|nios2|A_dc_xfer_wr_data [14],\inst|nios2|A_dc_xfer_wr_data [13],\inst|nios2|A_dc_xfer_wr_data [12],\inst|nios2|A_dc_xfer_wr_data [11],\inst|nios2|A_dc_xfer_wr_data [10],\inst|nios2|A_dc_xfer_wr_data [9],\inst|nios2|A_dc_xfer_wr_data [8],
\inst|nios2|A_dc_xfer_wr_data [7],\inst|nios2|A_dc_xfer_wr_data [6],\inst|nios2|A_dc_xfer_wr_data [5],\inst|nios2|A_dc_xfer_wr_data [4],\inst|nios2|A_dc_xfer_wr_data [3],\inst|nios2|A_dc_xfer_wr_data [2],\inst|nios2|A_dc_xfer_wr_data [1],\inst|nios2|A_dc_xfer_wr_data [0]}),
	.portaaddr({\inst|nios2|A_dc_xfer_wr_offset [2],\inst|nios2|A_dc_xfer_wr_offset [1],\inst|nios2|A_dc_xfer_wr_offset [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\inst|nios2|A_dc_wb_rd_addr_offset [2],\inst|nios2|A_dc_wb_rd_addr_offset [1],\inst|nios2|A_dc_wb_rd_addr_offset [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_dc_victim_module:KERNEL_nios2_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM";
defparam \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 7;
defparam \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8;
defparam \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N28
cycloneive_lcell_comb \inst|nios2|A_dc_wb_update_av_writedata (
	.dataa(\inst|limiter_001|nonposted_cmd_accepted~4_combout ),
	.datab(\inst|nios2|A_dc_wb_wr_starting~combout ),
	.datac(\inst|nios2|A_dc_wb_wr_active~q ),
	.datad(\inst|nios2|A_dc_wr_data_cnt [3]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_wb_update_av_writedata~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_update_av_writedata .lut_mask = 16'hCCEC;
defparam \inst|nios2|A_dc_wb_update_av_writedata .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N30
cycloneive_lcell_comb \inst|nios2|d_writedata[22]~32 (
	.dataa(\inst|limiter_001|nonposted_cmd_accepted~4_combout ),
	.datab(\inst|nios2|A_dc_wb_wr_starting~combout ),
	.datac(\inst|nios2|A_dc_wb_wr_active~q ),
	.datad(\inst|nios2|A_dc_wr_data_cnt [3]),
	.cin(gnd),
	.combout(\inst|nios2|d_writedata[22]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_writedata[22]~32 .lut_mask = 16'hCFEF;
defparam \inst|nios2|d_writedata[22]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N7
dffeas \inst|nios2|d_writedata[31] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_writedata[31]~15_combout ),
	.asdata(\inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [31]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_update_av_writedata~combout ),
	.ena(\inst|nios2|d_writedata[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_writedata[31] .is_wysiwyg = "true";
defparam \inst|nios2|d_writedata[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N24
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_payload~27 (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_payload~27_combout  = (\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_writedata [31])

	.dataa(gnd),
	.datab(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [31]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_payload~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_payload~27 .lut_mask = 16'hCC00;
defparam \inst|cmd_xbar_mux_001|src_payload~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y13_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~27_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [50],\inst|cmd_xbar_mux_001|src_data [49],\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],
\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_size = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N14
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_payload~23 (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_payload~23_combout  = (\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_writedata [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\inst|nios2|d_writedata [24]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_payload~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_payload~23 .lut_mask = 16'hF000;
defparam \inst|cmd_xbar_mux_001|src_payload~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N28
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_payload~19 (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_payload~19_combout  = (\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_writedata [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\inst|nios2|d_writedata [25]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_payload~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_payload~19 .lut_mask = 16'hF000;
defparam \inst|cmd_xbar_mux_001|src_payload~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N25
dffeas \inst|nios2|A_st_data[30] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_st_data [30]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_data[30] .is_wysiwyg = "true";
defparam \inst|nios2|A_st_data[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N2
cycloneive_lcell_comb \inst|nios2|d_writedata[30]~14 (
	.dataa(\inst|nios2|A_mem_bypass_pending~combout ),
	.datab(\inst|nios2|A_st_data [30]),
	.datac(gnd),
	.datad(\inst|nios2|M_st_data [30]),
	.cin(gnd),
	.combout(\inst|nios2|d_writedata[30]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_writedata[30]~14 .lut_mask = 16'hDD88;
defparam \inst|nios2|d_writedata[30]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N3
dffeas \inst|nios2|d_writedata[30] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_writedata[30]~14_combout ),
	.asdata(\inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [30]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_update_av_writedata~combout ),
	.ena(\inst|nios2|d_writedata[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_writedata[30] .is_wysiwyg = "true";
defparam \inst|nios2|d_writedata[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N24
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_payload~31 (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_payload~31_combout  = (\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_writedata [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\inst|nios2|d_writedata [30]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_payload~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_payload~31 .lut_mask = 16'hF000;
defparam \inst|cmd_xbar_mux_001|src_payload~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N18
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[31]~27 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[31]~27_combout  = (\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a63 ))) # (!\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a 
// [0] & (\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31~portadataout ))

	.dataa(gnd),
	.datab(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a31~portadataout ),
	.datac(\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a63 ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[31]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[31]~27 .lut_mask = 16'hFC0C;
defparam \inst|rsp_xbar_mux|src_data[31]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N26
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_payload~24 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_payload~24_combout  = (\inst|nios2_jtag_debug_module_translator|av_readdata_pre [31] & ((\inst|rsp_xbar_demux|src1_valid~combout ) # ((\inst|rsp_xbar_demux_001|src1_valid~combout  & \inst|rsp_xbar_mux|src_data[31]~27_combout 
// )))) # (!\inst|nios2_jtag_debug_module_translator|av_readdata_pre [31] & (((\inst|rsp_xbar_demux_001|src1_valid~combout  & \inst|rsp_xbar_mux|src_data[31]~27_combout ))))

	.dataa(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [31]),
	.datab(\inst|rsp_xbar_demux|src1_valid~combout ),
	.datac(\inst|rsp_xbar_demux_001|src1_valid~combout ),
	.datad(\inst|rsp_xbar_mux|src_data[31]~27_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_payload~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_payload~24 .lut_mask = 16'hF888;
defparam \inst|rsp_xbar_mux_001|src_payload~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N27
dffeas \inst|nios2|d_readdata_d1[31] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux_001|src_payload~24_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_readdata_d1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_readdata_d1[31] .is_wysiwyg = "true";
defparam \inst|nios2|d_readdata_d1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N0
cycloneive_lcell_comb \inst|nios2|Equal187~0 (
	.dataa(\inst|nios2|E_iw [3]),
	.datab(\inst|nios2|E_iw [4]),
	.datac(\inst|nios2|E_iw [0]),
	.datad(\inst|nios2|E_iw [1]),
	.cin(gnd),
	.combout(\inst|nios2|Equal187~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Equal187~0 .lut_mask = 16'h2000;
defparam \inst|nios2|Equal187~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N1
dffeas \inst|nios2|M_ctrl_ld16 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Equal187~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_ctrl_ld16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_ctrl_ld16 .is_wysiwyg = "true";
defparam \inst|nios2|M_ctrl_ld16 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N23
dffeas \inst|nios2|A_ctrl_ld16 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_ctrl_ld16~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_ctrl_ld16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_ctrl_ld16 .is_wysiwyg = "true";
defparam \inst|nios2|A_ctrl_ld16 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y29_N29
dffeas \inst|nios2|A_mem_baddr[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_alu_result [0]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mem_baddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mem_baddr[0] .is_wysiwyg = "true";
defparam \inst|nios2|A_mem_baddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N28
cycloneive_lcell_comb \inst|nios2|A_slow_ld_data_sign_bit~0 (
	.dataa(gnd),
	.datab(\inst|nios2|A_ctrl_ld16~q ),
	.datac(\inst|nios2|A_mem_baddr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_ld_data_sign_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_ld_data_sign_bit~0 .lut_mask = 16'hFCFC;
defparam \inst|nios2|A_slow_ld_data_sign_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N16
cycloneive_lcell_comb \inst|nios2|A_slow_ld_data_sign_bit~2 (
	.dataa(\inst|nios2|A_slow_ld_data_sign_bit~1_combout ),
	.datab(\inst|nios2|d_readdata_d1 [15]),
	.datac(\inst|nios2|d_readdata_d1 [31]),
	.datad(\inst|nios2|A_slow_ld_data_sign_bit~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_ld_data_sign_bit~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_ld_data_sign_bit~2 .lut_mask = 16'hE4AA;
defparam \inst|nios2|A_slow_ld_data_sign_bit~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N30
cycloneive_lcell_comb \inst|nios2|A_slow_ld_data_fill_bit (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|A_slow_ld_data_sign_bit~2_combout ),
	.datad(\inst|nios2|A_ctrl_ld_signed~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_ld_data_fill_bit~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_ld_data_fill_bit .lut_mask = 16'hF000;
defparam \inst|nios2|A_slow_ld_data_fill_bit .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N31
dffeas \inst|nios2|A_ld_align_byte1_fill (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_ctrl_ld8~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_ld_align_byte1_fill~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_ld_align_byte1_fill .is_wysiwyg = "true";
defparam \inst|nios2|A_ld_align_byte1_fill .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N0
cycloneive_lcell_comb \inst|nios2|A_slow_inst_result_en~0 (
	.dataa(\inst|nios2|d_readdatavalid_d1~q ),
	.datab(gnd),
	.datac(\inst|nios2|A_ctrl_ld_bypass~q ),
	.datad(\inst|nios2|A_dc_fill_byte_en~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_inst_result_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result_en~0 .lut_mask = 16'hAAA0;
defparam \inst|nios2|A_slow_inst_result_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N31
dffeas \inst|nios2|A_slow_inst_result[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_slow_inst_result[11]~11_combout ),
	.asdata(\inst|nios2|A_slow_ld_data_fill_bit~combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_ld_align_byte1_fill~q ),
	.ena(\inst|nios2|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_slow_inst_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[11] .is_wysiwyg = "true";
defparam \inst|nios2|A_slow_inst_result[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N1
dffeas \inst|nios2|M_alu_result[27] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_alu_result [27]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_alu_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_alu_result[27] .is_wysiwyg = "true";
defparam \inst|nios2|M_alu_result[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N8
cycloneive_lcell_comb \inst|nios2|M_inst_result[27]~9 (
	.dataa(\inst|nios2|M_ctrl_mem~q ),
	.datab(gnd),
	.datac(\inst|nios2|M_alu_result [27]),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\inst|nios2|M_inst_result[27]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_inst_result[27]~9 .lut_mask = 16'hFA50;
defparam \inst|nios2|M_inst_result[27]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N28
cycloneive_lcell_comb \inst|nios2|Equal209~0 (
	.dataa(\inst|nios2|E_iw [2]),
	.datab(\inst|nios2|E_iw [0]),
	.datac(\inst|nios2|E_iw [4]),
	.datad(\inst|nios2|E_iw [1]),
	.cin(gnd),
	.combout(\inst|nios2|Equal209~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Equal209~0 .lut_mask = 16'h1000;
defparam \inst|nios2|Equal209~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N10
cycloneive_lcell_comb \inst|nios2|Equal209~1 (
	.dataa(\inst|nios2|E_iw [3]),
	.datab(gnd),
	.datac(\inst|nios2|E_iw [5]),
	.datad(\inst|nios2|Equal209~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|Equal209~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Equal209~1 .lut_mask = 16'hA000;
defparam \inst|nios2|Equal209~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N25
dffeas \inst|nios2|E_iw[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|D_iw [13]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_iw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_iw[13] .is_wysiwyg = "true";
defparam \inst|nios2|E_iw[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cycloneive_lcell_comb \inst|nios2|E_iw[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|D_iw [11]),
	.cin(gnd),
	.combout(\inst|nios2|E_iw[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_iw[11]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|E_iw[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N13
dffeas \inst|nios2|E_iw[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_iw[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_iw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_iw[11] .is_wysiwyg = "true";
defparam \inst|nios2|E_iw[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cycloneive_lcell_comb \inst|nios2|E_op_rdctl~0 (
	.dataa(\inst|nios2|E_iw [15]),
	.datab(\inst|nios2|E_iw [16]),
	.datac(\inst|nios2|E_iw [13]),
	.datad(\inst|nios2|E_iw [11]),
	.cin(gnd),
	.combout(\inst|nios2|E_op_rdctl~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_op_rdctl~0 .lut_mask = 16'h0040;
defparam \inst|nios2|E_op_rdctl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cycloneive_lcell_comb \inst|nios2|E_op_rdctl (
	.dataa(\inst|nios2|E_iw [12]),
	.datab(\inst|nios2|Equal209~1_combout ),
	.datac(\inst|nios2|E_iw [14]),
	.datad(\inst|nios2|E_op_rdctl~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_op_rdctl~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_op_rdctl .lut_mask = 16'h0800;
defparam \inst|nios2|E_op_rdctl .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N11
dffeas \inst|nios2|M_ctrl_rdctl_inst (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_op_rdctl~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_ctrl_rdctl_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_ctrl_rdctl_inst .is_wysiwyg = "true";
defparam \inst|nios2|M_ctrl_rdctl_inst .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N9
dffeas \inst|nios2|A_inst_result[27] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_inst_result[27]~9_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|M_ctrl_rdctl_inst~q ),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_inst_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_inst_result[27] .is_wysiwyg = "true";
defparam \inst|nios2|A_inst_result[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N10
cycloneive_lcell_comb \inst|nios2|M_inst_result[11]~10 (
	.dataa(gnd),
	.datab(\inst|nios2|M_alu_result [11]),
	.datac(\inst|nios2|M_ctrl_mem~q ),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\inst|nios2|M_inst_result[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_inst_result[11]~10 .lut_mask = 16'hFC0C;
defparam \inst|nios2|M_inst_result[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N11
dffeas \inst|nios2|A_inst_result[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_inst_result[11]~10_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|M_ctrl_rdctl_inst~q ),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_inst_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_inst_result[11] .is_wysiwyg = "true";
defparam \inst|nios2|A_inst_result[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N16
cycloneive_lcell_comb \inst|nios2|A_data_ram_ld16_data[11]~2 (
	.dataa(gnd),
	.datab(\inst|nios2|A_ld_align_sh16~q ),
	.datac(\inst|nios2|A_inst_result [27]),
	.datad(\inst|nios2|A_inst_result [11]),
	.cin(gnd),
	.combout(\inst|nios2|A_data_ram_ld16_data[11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_data_ram_ld16_data[11]~2 .lut_mask = 16'hF3C0;
defparam \inst|nios2|A_data_ram_ld16_data[11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N22
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[11]~72 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[15]~42_combout ),
	.datab(\inst|nios2|A_wr_data_unfiltered[26]~43_combout ),
	.datac(\inst|nios2|A_slow_inst_result [11]),
	.datad(\inst|nios2|A_data_ram_ld16_data[11]~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[11]~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[11]~72 .lut_mask = 16'hD9C8;
defparam \inst|nios2|A_wr_data_unfiltered[11]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
cycloneive_lcell_comb \inst|nios2|D_ctrl_shift_rot_left~0 (
	.dataa(\inst|nios2|Equal154~6_combout ),
	.datab(\inst|nios2|Equal171~0_combout ),
	.datac(\inst|nios2|D_iw [14]),
	.datad(\inst|nios2|Equal171~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_shift_rot_left~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_shift_rot_left~0 .lut_mask = 16'h0800;
defparam \inst|nios2|D_ctrl_shift_rot_left~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N17
dffeas \inst|nios2|E_ctrl_shift_rot_left (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_ctrl_shift_rot_left~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_ctrl_shift_rot_left~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_ctrl_shift_rot_left .is_wysiwyg = "true";
defparam \inst|nios2|E_ctrl_shift_rot_left .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N4
cycloneive_lcell_comb \inst|nios2|E_rot_sel_fill1~0 (
	.dataa(\inst|nios2|E_ctrl_shift_rot_right~q ),
	.datab(\inst|nios2|E_ctrl_shift_rot_left~q ),
	.datac(\inst|nios2|E_src2 [3]),
	.datad(\inst|nios2|E_src2 [4]),
	.cin(gnd),
	.combout(\inst|nios2|E_rot_sel_fill1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_rot_sel_fill1~0 .lut_mask = 16'hEC00;
defparam \inst|nios2|E_rot_sel_fill1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N5
dffeas \inst|nios2|M_rot_sel_fill1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_rot_sel_fill1~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_sel_fill1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_sel_fill1 .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_sel_fill1 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y25_N29
dffeas \inst|nios2|A_rot_sel_fill1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_rot_sel_fill1~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot_sel_fill1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot_sel_fill1 .is_wysiwyg = "true";
defparam \inst|nios2|A_rot_sel_fill1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N14
cycloneive_lcell_comb \inst|nios2|E_rot_mask[3]~2 (
	.dataa(\inst|nios2|E_src2 [1]),
	.datab(\inst|nios2|E_ctrl_shift_rot_right~q ),
	.datac(\inst|nios2|E_src2 [2]),
	.datad(\inst|nios2|E_src2 [0]),
	.cin(gnd),
	.combout(\inst|nios2|E_rot_mask[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_rot_mask[3]~2 .lut_mask = 16'hF0B0;
defparam \inst|nios2|E_rot_mask[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N15
dffeas \inst|nios2|M_rot_mask[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_rot_mask[3]~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_mask [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_mask[3] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_mask[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y27_N13
dffeas \inst|nios2|A_rot_mask[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_rot_mask [3]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot_mask [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot_mask[3] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot_mask[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N2
cycloneive_lcell_comb \inst|nios2|E_rot_pass1~0 (
	.dataa(\inst|nios2|E_ctrl_shift_rot_right~q ),
	.datab(\inst|nios2|E_ctrl_shift_rot_left~q ),
	.datac(\inst|nios2|E_src2 [3]),
	.datad(\inst|nios2|E_src2 [4]),
	.cin(gnd),
	.combout(\inst|nios2|E_rot_pass1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_rot_pass1~0 .lut_mask = 16'h00AE;
defparam \inst|nios2|E_rot_pass1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N6
cycloneive_lcell_comb \inst|nios2|E_rot_pass1~1 (
	.dataa(\inst|nios2|E_ctrl_rot~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_rot_pass1~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_rot_pass1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_rot_pass1~1 .lut_mask = 16'hFFAA;
defparam \inst|nios2|E_rot_pass1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N7
dffeas \inst|nios2|M_rot_pass1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_rot_pass1~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_pass1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_pass1 .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_pass1 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y25_N23
dffeas \inst|nios2|A_rot_pass1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_rot_pass1~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot_pass1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot_pass1 .is_wysiwyg = "true";
defparam \inst|nios2|A_rot_pass1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N14
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~34 (
	.dataa(gnd),
	.datab(\inst|nios2|A_rot_sel_fill1~q ),
	.datac(\inst|nios2|A_rot_mask [3]),
	.datad(\inst|nios2|A_rot_pass1~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~34 .lut_mask = 16'h00FC;
defparam \inst|nios2|A_shift_rot_result~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N14
cycloneive_lcell_comb \inst|nios2|M_rot_step1[7]~31 (
	.dataa(\inst|nios2|Add8~3_combout ),
	.datab(\inst|nios2|E_src1 [7]),
	.datac(gnd),
	.datad(\inst|nios2|E_src1 [6]),
	.cin(gnd),
	.combout(\inst|nios2|M_rot_step1[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[7]~31 .lut_mask = 16'hEE44;
defparam \inst|nios2|M_rot_step1[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N2
cycloneive_lcell_comb \inst|nios2|M_rot_step1[5]~15 (
	.dataa(\inst|nios2|E_src1 [4]),
	.datab(\inst|nios2|E_src1 [5]),
	.datac(gnd),
	.datad(\inst|nios2|Add8~3_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_rot_step1[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[5]~15 .lut_mask = 16'hAACC;
defparam \inst|nios2|M_rot_step1[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N15
dffeas \inst|nios2|M_rot_step1[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_rot_step1[7]~31_combout ),
	.asdata(\inst|nios2|M_rot_step1[5]~15_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|Add8~5_combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_step1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[7] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_step1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N12
cycloneive_lcell_comb \inst|nios2|M_rot_step1[11]~30 (
	.dataa(\inst|nios2|E_src1 [10]),
	.datab(\inst|nios2|E_src1 [11]),
	.datac(gnd),
	.datad(\inst|nios2|Add8~3_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_rot_step1[11]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[11]~30 .lut_mask = 16'hAACC;
defparam \inst|nios2|M_rot_step1[11]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N16
cycloneive_lcell_comb \inst|nios2|M_rot_step1[9]~14 (
	.dataa(\inst|nios2|E_src1 [8]),
	.datab(\inst|nios2|E_src1 [9]),
	.datac(gnd),
	.datad(\inst|nios2|Add8~3_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_rot_step1[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[9]~14 .lut_mask = 16'hAACC;
defparam \inst|nios2|M_rot_step1[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N13
dffeas \inst|nios2|M_rot_step1[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_rot_step1[11]~30_combout ),
	.asdata(\inst|nios2|M_rot_step1[9]~14_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|Add8~5_combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_step1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[11] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_step1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N22
cycloneive_lcell_comb \inst|nios2|Mn_rot_step2[11]~22 (
	.dataa(\inst|nios2|M_rot_rn [2]),
	.datab(\inst|nios2|M_rot_step1 [7]),
	.datac(gnd),
	.datad(\inst|nios2|M_rot_step1 [11]),
	.cin(gnd),
	.combout(\inst|nios2|Mn_rot_step2[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[11]~22 .lut_mask = 16'hDD88;
defparam \inst|nios2|Mn_rot_step2[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N18
cycloneive_lcell_comb \inst|nios2|M_rot_step1[31]~25 (
	.dataa(\inst|nios2|E_src1 [30]),
	.datab(\inst|nios2|E_src1 [31]),
	.datac(gnd),
	.datad(\inst|nios2|Add8~3_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_rot_step1[31]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[31]~25 .lut_mask = 16'hAACC;
defparam \inst|nios2|M_rot_step1[31]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N26
cycloneive_lcell_comb \inst|nios2|M_rot_step1[29]~9 (
	.dataa(\inst|nios2|E_src1 [28]),
	.datab(\inst|nios2|E_src1 [29]),
	.datac(gnd),
	.datad(\inst|nios2|Add8~3_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_rot_step1[29]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[29]~9 .lut_mask = 16'hAACC;
defparam \inst|nios2|M_rot_step1[29]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N19
dffeas \inst|nios2|M_rot_step1[31] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_rot_step1[31]~25_combout ),
	.asdata(\inst|nios2|M_rot_step1[29]~9_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|Add8~5_combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_step1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[31] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_step1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N0
cycloneive_lcell_comb \inst|nios2|M_rot_step1[3]~24 (
	.dataa(\inst|nios2|E_src1 [2]),
	.datab(\inst|nios2|E_src1 [3]),
	.datac(gnd),
	.datad(\inst|nios2|Add8~3_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_rot_step1[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[3]~24 .lut_mask = 16'hAACC;
defparam \inst|nios2|M_rot_step1[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N4
cycloneive_lcell_comb \inst|nios2|M_rot_step1[1]~8 (
	.dataa(\inst|nios2|Add8~3_combout ),
	.datab(\inst|nios2|E_src1 [0]),
	.datac(gnd),
	.datad(\inst|nios2|E_src1 [1]),
	.cin(gnd),
	.combout(\inst|nios2|M_rot_step1[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[1]~8 .lut_mask = 16'hDD88;
defparam \inst|nios2|M_rot_step1[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N1
dffeas \inst|nios2|M_rot_step1[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_rot_step1[3]~24_combout ),
	.asdata(\inst|nios2|M_rot_step1[1]~8_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|Add8~5_combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_step1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[3] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_step1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N26
cycloneive_lcell_comb \inst|nios2|Mn_rot_step2[3]~6 (
	.dataa(\inst|nios2|M_rot_rn [2]),
	.datab(\inst|nios2|M_rot_step1 [31]),
	.datac(gnd),
	.datad(\inst|nios2|M_rot_step1 [3]),
	.cin(gnd),
	.combout(\inst|nios2|Mn_rot_step2[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[3]~6 .lut_mask = 16'hDD88;
defparam \inst|nios2|Mn_rot_step2[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N9
dffeas \inst|nios2|M_rot_rn[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Add8~9_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_rn [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_rn[3] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_rn[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y24_N23
dffeas \inst|nios2|Mn_rot_step2[11] (
	.clk(!\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Mn_rot_step2[11]~22_combout ),
	.asdata(\inst|nios2|Mn_rot_step2[3]~6_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|M_rot_rn [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|Mn_rot_step2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[11] .is_wysiwyg = "true";
defparam \inst|nios2|Mn_rot_step2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N22
cycloneive_lcell_comb \inst|nios2|M_rot_step1[27]~26 (
	.dataa(\inst|nios2|E_src1 [26]),
	.datab(\inst|nios2|E_src1 [27]),
	.datac(gnd),
	.datad(\inst|nios2|Add8~3_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_rot_step1[27]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[27]~26 .lut_mask = 16'hAACC;
defparam \inst|nios2|M_rot_step1[27]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N30
cycloneive_lcell_comb \inst|nios2|M_rot_step1[25]~10 (
	.dataa(\inst|nios2|Add8~3_combout ),
	.datab(\inst|nios2|E_src1 [24]),
	.datac(gnd),
	.datad(\inst|nios2|E_src1 [25]),
	.cin(gnd),
	.combout(\inst|nios2|M_rot_step1[25]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[25]~10 .lut_mask = 16'hDD88;
defparam \inst|nios2|M_rot_step1[25]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N23
dffeas \inst|nios2|M_rot_step1[27] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_rot_step1[27]~26_combout ),
	.asdata(\inst|nios2|M_rot_step1[25]~10_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|Add8~5_combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_step1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[27] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_step1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N28
cycloneive_lcell_comb \inst|nios2|M_rot_step1[23]~27 (
	.dataa(\inst|nios2|Add8~3_combout ),
	.datab(\inst|nios2|E_src1 [23]),
	.datac(gnd),
	.datad(\inst|nios2|E_src1 [22]),
	.cin(gnd),
	.combout(\inst|nios2|M_rot_step1[23]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[23]~27 .lut_mask = 16'hEE44;
defparam \inst|nios2|M_rot_step1[23]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N0
cycloneive_lcell_comb \inst|nios2|M_rot_step1[21]~11 (
	.dataa(\inst|nios2|Add8~3_combout ),
	.datab(\inst|nios2|E_src1 [20]),
	.datac(gnd),
	.datad(\inst|nios2|E_src1 [21]),
	.cin(gnd),
	.combout(\inst|nios2|M_rot_step1[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[21]~11 .lut_mask = 16'hDD88;
defparam \inst|nios2|M_rot_step1[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N29
dffeas \inst|nios2|M_rot_step1[23] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_rot_step1[23]~27_combout ),
	.asdata(\inst|nios2|M_rot_step1[21]~11_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|Add8~5_combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_step1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[23] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_step1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N12
cycloneive_lcell_comb \inst|nios2|Mn_rot_step2[27]~23 (
	.dataa(\inst|nios2|M_rot_rn [2]),
	.datab(\inst|nios2|M_rot_step1 [27]),
	.datac(gnd),
	.datad(\inst|nios2|M_rot_step1 [23]),
	.cin(gnd),
	.combout(\inst|nios2|Mn_rot_step2[27]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[27]~23 .lut_mask = 16'hEE44;
defparam \inst|nios2|Mn_rot_step2[27]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N10
cycloneive_lcell_comb \inst|nios2|M_rot_step1[15]~29 (
	.dataa(\inst|nios2|E_src1 [14]),
	.datab(\inst|nios2|E_src1 [15]),
	.datac(gnd),
	.datad(\inst|nios2|Add8~3_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_rot_step1[15]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[15]~29 .lut_mask = 16'hAACC;
defparam \inst|nios2|M_rot_step1[15]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N4
cycloneive_lcell_comb \inst|nios2|M_rot_step1[13]~13 (
	.dataa(\inst|nios2|E_src1 [13]),
	.datab(\inst|nios2|Add8~3_combout ),
	.datac(gnd),
	.datad(\inst|nios2|E_src1 [12]),
	.cin(gnd),
	.combout(\inst|nios2|M_rot_step1[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[13]~13 .lut_mask = 16'hEE22;
defparam \inst|nios2|M_rot_step1[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N11
dffeas \inst|nios2|M_rot_step1[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_rot_step1[15]~29_combout ),
	.asdata(\inst|nios2|M_rot_step1[13]~13_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|Add8~5_combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_step1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[15] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_step1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N8
cycloneive_lcell_comb \inst|nios2|M_rot_step1[19]~28 (
	.dataa(\inst|nios2|Add8~3_combout ),
	.datab(\inst|nios2|E_src1 [18]),
	.datac(gnd),
	.datad(\inst|nios2|E_src1 [19]),
	.cin(gnd),
	.combout(\inst|nios2|M_rot_step1[19]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[19]~28 .lut_mask = 16'hDD88;
defparam \inst|nios2|M_rot_step1[19]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N26
cycloneive_lcell_comb \inst|nios2|M_rot_step1[17]~12 (
	.dataa(\inst|nios2|E_src1 [16]),
	.datab(\inst|nios2|E_src1 [17]),
	.datac(gnd),
	.datad(\inst|nios2|Add8~3_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_rot_step1[17]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[17]~12 .lut_mask = 16'hAACC;
defparam \inst|nios2|M_rot_step1[17]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N9
dffeas \inst|nios2|M_rot_step1[19] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_rot_step1[19]~28_combout ),
	.asdata(\inst|nios2|M_rot_step1[17]~12_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|Add8~5_combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_step1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[19] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_step1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N8
cycloneive_lcell_comb \inst|nios2|Mn_rot_step2[19]~7 (
	.dataa(\inst|nios2|M_rot_rn [2]),
	.datab(\inst|nios2|M_rot_step1 [15]),
	.datac(gnd),
	.datad(\inst|nios2|M_rot_step1 [19]),
	.cin(gnd),
	.combout(\inst|nios2|Mn_rot_step2[19]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[19]~7 .lut_mask = 16'hDD88;
defparam \inst|nios2|Mn_rot_step2[19]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N13
dffeas \inst|nios2|Mn_rot_step2[27] (
	.clk(!\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Mn_rot_step2[27]~23_combout ),
	.asdata(\inst|nios2|Mn_rot_step2[19]~7_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|M_rot_rn [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|Mn_rot_step2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[27] .is_wysiwyg = "true";
defparam \inst|nios2|Mn_rot_step2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N18
cycloneive_lcell_comb \inst|nios2|A_rot~17 (
	.dataa(\inst|nios2|M_rot_rn [4]),
	.datab(\inst|nios2|Mn_rot_step2 [11]),
	.datac(gnd),
	.datad(\inst|nios2|Mn_rot_step2 [27]),
	.cin(gnd),
	.combout(\inst|nios2|A_rot~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_rot~17 .lut_mask = 16'hEE44;
defparam \inst|nios2|A_rot~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N19
dffeas \inst|nios2|A_rot[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_rot~17_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot[11] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N0
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~35 (
	.dataa(\inst|nios2|A_rot_fill_bit~q ),
	.datab(gnd),
	.datac(\inst|nios2|A_shift_rot_result~34_combout ),
	.datad(\inst|nios2|A_rot [11]),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~35 .lut_mask = 16'hAFA0;
defparam \inst|nios2|A_shift_rot_result~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N1
dffeas \inst|nios2|A_shift_rot_result[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_result~35_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result[11] .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_result[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N26
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[11]~73 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[15]~42_combout ),
	.datab(\inst|nios2|A_data_ram_ld_align_fill_bit~combout ),
	.datac(\inst|nios2|A_wr_data_unfiltered[11]~72_combout ),
	.datad(\inst|nios2|A_shift_rot_result [11]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[11]~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[11]~73 .lut_mask = 16'hF858;
defparam \inst|nios2|A_wr_data_unfiltered[11]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N30
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[11]~74 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_result [11]),
	.datac(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datad(\inst|nios2|A_wr_data_unfiltered[11]~73_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[11]~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[11]~74 .lut_mask = 16'hCFC0;
defparam \inst|nios2|A_wr_data_unfiltered[11]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N22
cycloneive_lcell_comb \inst|nios2|A_slow_inst_result[15]~15 (
	.dataa(\inst|nios2|d_readdata_d1 [15]),
	.datab(\inst|nios2|d_readdata_d1 [31]),
	.datac(gnd),
	.datad(\inst|nios2|A_ld_align_sh16~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_inst_result[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[15]~15 .lut_mask = 16'hCCAA;
defparam \inst|nios2|A_slow_inst_result[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N23
dffeas \inst|nios2|A_slow_inst_result[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_slow_inst_result[15]~15_combout ),
	.asdata(\inst|nios2|A_slow_ld_data_fill_bit~combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_ld_align_byte1_fill~q ),
	.ena(\inst|nios2|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_slow_inst_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[15] .is_wysiwyg = "true";
defparam \inst|nios2|A_slow_inst_result[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N28
cycloneive_lcell_comb \inst|nios2|M_inst_result[31]~25 (
	.dataa(\inst|nios2|M_alu_result [31]),
	.datab(\inst|nios2|M_ctrl_mem~q ),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [31]),
	.cin(gnd),
	.combout(\inst|nios2|M_inst_result[31]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_inst_result[31]~25 .lut_mask = 16'hEE22;
defparam \inst|nios2|M_inst_result[31]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N29
dffeas \inst|nios2|A_inst_result[31] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_inst_result[31]~25_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|M_ctrl_rdctl_inst~q ),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_inst_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_inst_result[31] .is_wysiwyg = "true";
defparam \inst|nios2|A_inst_result[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N30
cycloneive_lcell_comb \inst|nios2|M_inst_result[15]~26 (
	.dataa(\inst|nios2|M_alu_result [15]),
	.datab(\inst|nios2|M_ctrl_mem~q ),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\inst|nios2|M_inst_result[15]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_inst_result[15]~26 .lut_mask = 16'hEE22;
defparam \inst|nios2|M_inst_result[15]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N31
dffeas \inst|nios2|A_inst_result[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_inst_result[15]~26_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|M_ctrl_rdctl_inst~q ),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_inst_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_inst_result[15] .is_wysiwyg = "true";
defparam \inst|nios2|A_inst_result[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N10
cycloneive_lcell_comb \inst|nios2|A_data_ram_ld16_data[15]~6 (
	.dataa(\inst|nios2|A_ld_align_sh16~q ),
	.datab(\inst|nios2|A_inst_result [31]),
	.datac(\inst|nios2|A_inst_result [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_data_ram_ld16_data[15]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_data_ram_ld16_data[15]~6 .lut_mask = 16'hD8D8;
defparam \inst|nios2|A_data_ram_ld16_data[15]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N22
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[15]~60 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[15]~42_combout ),
	.datab(\inst|nios2|A_wr_data_unfiltered[26]~43_combout ),
	.datac(\inst|nios2|A_slow_inst_result [15]),
	.datad(\inst|nios2|A_data_ram_ld16_data[15]~6_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[15]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[15]~60 .lut_mask = 16'hD9C8;
defparam \inst|nios2|A_wr_data_unfiltered[15]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N4
cycloneive_lcell_comb \inst|nios2|Equal154~6 (
	.dataa(\inst|nios2|D_iw [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|D_iw [12]),
	.cin(gnd),
	.combout(\inst|nios2|Equal154~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Equal154~6 .lut_mask = 16'h5500;
defparam \inst|nios2|Equal154~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N28
cycloneive_lcell_comb \inst|nios2|D_ctrl_shift_right_arith~0 (
	.dataa(gnd),
	.datab(\inst|nios2|D_iw [14]),
	.datac(\inst|nios2|D_iw [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_shift_right_arith~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_shift_right_arith~0 .lut_mask = 16'hC0C0;
defparam \inst|nios2|D_ctrl_shift_right_arith~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N14
cycloneive_lcell_comb \inst|nios2|D_ctrl_shift_right_arith~1 (
	.dataa(\inst|nios2|Equal171~1_combout ),
	.datab(\inst|nios2|Equal154~6_combout ),
	.datac(\inst|nios2|D_ctrl_shift_right_arith~0_combout ),
	.datad(\inst|nios2|D_iw [16]),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_shift_right_arith~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_shift_right_arith~1 .lut_mask = 16'h8000;
defparam \inst|nios2|D_ctrl_shift_right_arith~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N15
dffeas \inst|nios2|E_ctrl_shift_right_arith (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_ctrl_shift_right_arith~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_ctrl_shift_right_arith~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_ctrl_shift_right_arith .is_wysiwyg = "true";
defparam \inst|nios2|E_ctrl_shift_right_arith .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N24
cycloneive_lcell_comb \inst|nios2|E_rot_fill_bit~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|E_src1 [31]),
	.datad(\inst|nios2|E_ctrl_shift_right_arith~q ),
	.cin(gnd),
	.combout(\inst|nios2|E_rot_fill_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_rot_fill_bit~0 .lut_mask = 16'hF000;
defparam \inst|nios2|E_rot_fill_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N25
dffeas \inst|nios2|M_rot_fill_bit (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_rot_fill_bit~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_fill_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_fill_bit .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_fill_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N6
cycloneive_lcell_comb \inst|nios2|A_rot_fill_bit~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|M_rot_fill_bit~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_rot_fill_bit~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_rot_fill_bit~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_rot_fill_bit~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N7
dffeas \inst|nios2|A_rot_fill_bit (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_rot_fill_bit~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot_fill_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot_fill_bit .is_wysiwyg = "true";
defparam \inst|nios2|A_rot_fill_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N16
cycloneive_lcell_comb \inst|nios2|Mn_rot_step2[31]~31 (
	.dataa(\inst|nios2|M_rot_rn [2]),
	.datab(\inst|nios2|M_rot_step1 [31]),
	.datac(gnd),
	.datad(\inst|nios2|M_rot_step1 [27]),
	.cin(gnd),
	.combout(\inst|nios2|Mn_rot_step2[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[31]~31 .lut_mask = 16'hEE44;
defparam \inst|nios2|Mn_rot_step2[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N4
cycloneive_lcell_comb \inst|nios2|Mn_rot_step2[23]~15 (
	.dataa(\inst|nios2|M_rot_rn [2]),
	.datab(\inst|nios2|M_rot_step1 [23]),
	.datac(gnd),
	.datad(\inst|nios2|M_rot_step1 [19]),
	.cin(gnd),
	.combout(\inst|nios2|Mn_rot_step2[23]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[23]~15 .lut_mask = 16'hEE44;
defparam \inst|nios2|Mn_rot_step2[23]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N17
dffeas \inst|nios2|Mn_rot_step2[31] (
	.clk(!\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Mn_rot_step2[31]~31_combout ),
	.asdata(\inst|nios2|Mn_rot_step2[23]~15_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|M_rot_rn [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|Mn_rot_step2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[31] .is_wysiwyg = "true";
defparam \inst|nios2|Mn_rot_step2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N10
cycloneive_lcell_comb \inst|nios2|Mn_rot_step2[15]~30 (
	.dataa(\inst|nios2|M_rot_rn [2]),
	.datab(\inst|nios2|M_rot_step1 [15]),
	.datac(gnd),
	.datad(\inst|nios2|M_rot_step1 [11]),
	.cin(gnd),
	.combout(\inst|nios2|Mn_rot_step2[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[15]~30 .lut_mask = 16'hEE44;
defparam \inst|nios2|Mn_rot_step2[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N30
cycloneive_lcell_comb \inst|nios2|Mn_rot_step2[7]~14 (
	.dataa(\inst|nios2|M_rot_rn [2]),
	.datab(\inst|nios2|M_rot_step1 [7]),
	.datac(gnd),
	.datad(\inst|nios2|M_rot_step1 [3]),
	.cin(gnd),
	.combout(\inst|nios2|Mn_rot_step2[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[7]~14 .lut_mask = 16'hEE44;
defparam \inst|nios2|Mn_rot_step2[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N11
dffeas \inst|nios2|Mn_rot_step2[15] (
	.clk(!\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Mn_rot_step2[15]~30_combout ),
	.asdata(\inst|nios2|Mn_rot_step2[7]~14_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|M_rot_rn [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|Mn_rot_step2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[15] .is_wysiwyg = "true";
defparam \inst|nios2|Mn_rot_step2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N24
cycloneive_lcell_comb \inst|nios2|A_rot~13 (
	.dataa(\inst|nios2|M_rot_rn [4]),
	.datab(\inst|nios2|Mn_rot_step2 [31]),
	.datac(gnd),
	.datad(\inst|nios2|Mn_rot_step2 [15]),
	.cin(gnd),
	.combout(\inst|nios2|A_rot~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_rot~13 .lut_mask = 16'hDD88;
defparam \inst|nios2|A_rot~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N25
dffeas \inst|nios2|A_rot[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_rot~13_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot[15] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N0
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~27 (
	.dataa(\inst|nios2|A_shift_rot_result~26_combout ),
	.datab(gnd),
	.datac(\inst|nios2|A_rot_fill_bit~q ),
	.datad(\inst|nios2|A_rot [15]),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~27 .lut_mask = 16'hF5A0;
defparam \inst|nios2|A_shift_rot_result~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N1
dffeas \inst|nios2|A_shift_rot_result[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_result~27_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result[15] .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_result[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N10
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[15]~61 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[15]~42_combout ),
	.datab(\inst|nios2|A_data_ram_ld_align_fill_bit~combout ),
	.datac(\inst|nios2|A_wr_data_unfiltered[15]~60_combout ),
	.datad(\inst|nios2|A_shift_rot_result [15]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[15]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[15]~61 .lut_mask = 16'hF858;
defparam \inst|nios2|A_wr_data_unfiltered[15]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X31_Y29_N0
cycloneive_mac_mult \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2 (
	.signa(gnd),
	.signb(gnd),
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.ena(vcc),
	.dataa({\inst|nios2|A_mul_src1_nxt[15]~15_combout ,\inst|nios2|A_mul_src1_nxt[14]~14_combout ,\inst|nios2|A_mul_src1_nxt[13]~13_combout ,\inst|nios2|A_mul_src1_nxt[12]~12_combout ,\inst|nios2|A_mul_src1_nxt[11]~11_combout ,\inst|nios2|A_mul_src1_nxt[10]~10_combout ,
\inst|nios2|A_mul_src1_nxt[9]~9_combout ,\inst|nios2|A_mul_src1_nxt[8]~8_combout ,\inst|nios2|A_mul_src1_nxt[7]~7_combout ,\inst|nios2|A_mul_src1_nxt[6]~6_combout ,\inst|nios2|A_mul_src1_nxt[5]~5_combout ,\inst|nios2|A_mul_src1_nxt[4]~4_combout ,
\inst|nios2|A_mul_src1_nxt[3]~3_combout ,\inst|nios2|A_mul_src1_nxt[2]~2_combout ,\inst|nios2|A_mul_src1_nxt[1]~1_combout ,\inst|nios2|A_mul_src1_nxt[0]~0_combout ,gnd,gnd}),
	.datab({\inst|nios2|A_mul_src2_nxt[15]~15_combout ,\inst|nios2|A_mul_src2_nxt[14]~14_combout ,\inst|nios2|A_mul_src2_nxt[13]~13_combout ,\inst|nios2|A_mul_src2_nxt[12]~12_combout ,\inst|nios2|A_mul_src2_nxt[11]~11_combout ,\inst|nios2|A_mul_src2_nxt[10]~10_combout ,
\inst|nios2|A_mul_src2_nxt[9]~9_combout ,\inst|nios2|A_mul_src2_nxt[8]~8_combout ,\inst|nios2|A_mul_src2_nxt[7]~7_combout ,\inst|nios2|A_mul_src2_nxt[6]~6_combout ,\inst|nios2|A_mul_src2_nxt[5]~5_combout ,\inst|nios2|A_mul_src2_nxt[4]~4_combout ,
\inst|nios2|A_mul_src2_nxt[3]~3_combout ,\inst|nios2|A_mul_src2_nxt[2]~2_combout ,\inst|nios2|A_mul_src2_nxt[1]~1_combout ,\inst|nios2|A_mul_src2_nxt[0]~0_combout ,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus ));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2 .dataa_clock = "0";
defparam \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2 .dataa_width = 18;
defparam \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2 .datab_clock = "0";
defparam \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2 .datab_width = 18;
defparam \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2 .signa_clock = "none";
defparam \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N24
cycloneive_lcell_comb \inst|nios2|A_mul_partial_prod[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT14 ),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_partial_prod[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[14]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_mul_partial_prod[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y31_N25
dffeas \inst|nios2|A_mul_partial_prod[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_partial_prod[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_partial_prod [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[14] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_partial_prod[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N24
cycloneive_lcell_comb \inst|nios2|A_mul_result[12]~56 (
	.dataa(\inst|nios2|A_mul_partial_prod [12]),
	.datab(\inst|nios2|A_mul_result [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_result[11]~55 ),
	.combout(\inst|nios2|A_mul_result[12]~56_combout ),
	.cout(\inst|nios2|A_mul_result[12]~57 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[12]~56 .lut_mask = 16'h698E;
defparam \inst|nios2|A_mul_result[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N26
cycloneive_lcell_comb \inst|nios2|A_mul_result[13]~58 (
	.dataa(\inst|nios2|A_mul_result [13]),
	.datab(\inst|nios2|A_mul_partial_prod [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_result[12]~57 ),
	.combout(\inst|nios2|A_mul_result[13]~58_combout ),
	.cout(\inst|nios2|A_mul_result[13]~59 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[13]~58 .lut_mask = 16'h9617;
defparam \inst|nios2|A_mul_result[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N30
cycloneive_lcell_comb \inst|nios2|A_mul_result[15]~62 (
	.dataa(\inst|nios2|A_mul_result [15]),
	.datab(\inst|nios2|A_mul_partial_prod [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_result[14]~61 ),
	.combout(\inst|nios2|A_mul_result[15]~62_combout ),
	.cout(\inst|nios2|A_mul_result[15]~63 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[15]~62 .lut_mask = 16'h9617;
defparam \inst|nios2|A_mul_result[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y28_N13
dffeas \inst|nios2|A_mul_stall_d1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|A_mul_stall~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_stall_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_stall_d1 .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_stall_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N2
cycloneive_lcell_comb \inst|nios2|A_mul_stall_d2~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|A_mul_stall_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_stall_d2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_stall_d2~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_mul_stall_d2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N3
dffeas \inst|nios2|A_mul_stall_d2 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_stall_d2~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_stall_d2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_stall_d2 .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_stall_d2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N24
cycloneive_lcell_comb \inst|nios2|A_mul_stall_d3~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|A_mul_stall_d2~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_stall_d3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_stall_d3~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_mul_stall_d3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N25
dffeas \inst|nios2|A_mul_stall_d3 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_stall_d3~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_stall_d3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_stall_d3 .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_stall_d3 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y30_N31
dffeas \inst|nios2|A_mul_result[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_result[15]~62_combout ),
	.asdata(\inst|nios2|A_mul_partial_prod [15]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|A_mul_stall_d3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[15] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_result[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N8
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[15]~62 (
	.dataa(gnd),
	.datab(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datac(\inst|nios2|A_wr_data_unfiltered[15]~61_combout ),
	.datad(\inst|nios2|A_mul_result [15]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[15]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[15]~62 .lut_mask = 16'hFC30;
defparam \inst|nios2|A_wr_data_unfiltered[15]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N9
dffeas \inst|nios2|W_wr_data[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_wr_data_unfiltered[15]~62_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_wr_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_wr_data[15] .is_wysiwyg = "true";
defparam \inst|nios2|W_wr_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N30
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[15]~42 (
	.dataa(gnd),
	.datab(\inst|nios2|A_ctrl_shift_rot~q ),
	.datac(\inst|nios2|A_ld_align_byte1_fill~q ),
	.datad(\inst|nios2|A_slow_inst_sel~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[15]~42 .lut_mask = 16'hCCFC;
defparam \inst|nios2|A_wr_data_unfiltered[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N14
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[14]~63 (
	.dataa(\inst|nios2|A_slow_inst_result [14]),
	.datab(\inst|nios2|A_data_ram_ld16_data[14]~7_combout ),
	.datac(\inst|nios2|A_wr_data_unfiltered[26]~43_combout ),
	.datad(\inst|nios2|A_wr_data_unfiltered[15]~42_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[14]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[14]~63 .lut_mask = 16'hF0AC;
defparam \inst|nios2|A_wr_data_unfiltered[14]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N10
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[14]~64 (
	.dataa(\inst|nios2|A_shift_rot_result [14]),
	.datab(\inst|nios2|A_wr_data_unfiltered[15]~42_combout ),
	.datac(\inst|nios2|A_wr_data_unfiltered[14]~63_combout ),
	.datad(\inst|nios2|A_data_ram_ld_align_fill_bit~combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[14]~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[14]~64 .lut_mask = 16'hBCB0;
defparam \inst|nios2|A_wr_data_unfiltered[14]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N12
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[14]~65 (
	.dataa(\inst|nios2|A_mul_result [14]),
	.datab(\inst|nios2|A_wr_data_unfiltered[14]~64_combout ),
	.datac(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[14]~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[14]~65 .lut_mask = 16'hACAC;
defparam \inst|nios2|A_wr_data_unfiltered[14]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N24
cycloneive_lcell_comb \inst|nios2|M_inst_result[16]~22 (
	.dataa(\inst|nios2|M_alu_result [16]),
	.datab(gnd),
	.datac(\inst|nios2|M_ctrl_mem~q ),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\inst|nios2|M_inst_result[16]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_inst_result[16]~22 .lut_mask = 16'hFA0A;
defparam \inst|nios2|M_inst_result[16]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N25
dffeas \inst|nios2|A_inst_result[16] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_inst_result[16]~22_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|M_ctrl_rdctl_inst~q ),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_inst_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_inst_result[16] .is_wysiwyg = "true";
defparam \inst|nios2|A_inst_result[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N26
cycloneive_lcell_comb \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[0]~1 (
	.dataa(\inst|nios2|A_ctrl_ld_signed~q ),
	.datab(\inst|nios2|d_readdata_d1 [16]),
	.datac(\inst|nios2|A_slow_ld_data_sign_bit~2_combout ),
	.datad(\inst|nios2|A_ld_align_byte2_byte3_fill~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_ld_byte2_data_aligned_nxt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[0]~1 .lut_mask = 16'hA0CC;
defparam \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N27
dffeas \inst|nios2|A_slow_inst_result[16] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_slow_ld_byte2_data_aligned_nxt[0]~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_slow_inst_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[16] .is_wysiwyg = "true";
defparam \inst|nios2|A_slow_inst_result[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N18
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[16]~57 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[26]~53_combout ),
	.datab(\inst|nios2|A_inst_result [16]),
	.datac(\inst|nios2|A_wr_data_unfiltered[26]~43_combout ),
	.datad(\inst|nios2|A_slow_inst_result [16]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[16]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[16]~57 .lut_mask = 16'hF4A4;
defparam \inst|nios2|A_wr_data_unfiltered[16]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N18
cycloneive_lcell_comb \inst|nios2|E_rot_pass2~0 (
	.dataa(\inst|nios2|E_ctrl_shift_rot_right~q ),
	.datab(\inst|nios2|E_ctrl_shift_rot_left~q ),
	.datac(\inst|nios2|E_src2 [3]),
	.datad(\inst|nios2|E_src2 [4]),
	.cin(gnd),
	.combout(\inst|nios2|E_rot_pass2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_rot_pass2~0 .lut_mask = 16'h00CE;
defparam \inst|nios2|E_rot_pass2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N14
cycloneive_lcell_comb \inst|nios2|E_rot_pass2~1 (
	.dataa(\inst|nios2|E_ctrl_rot~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_rot_pass2~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_rot_pass2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_rot_pass2~1 .lut_mask = 16'hFFAA;
defparam \inst|nios2|E_rot_pass2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N15
dffeas \inst|nios2|M_rot_pass2 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_rot_pass2~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_pass2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_pass2 .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_pass2 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y27_N17
dffeas \inst|nios2|A_rot_pass2 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_rot_pass2~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot_pass2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot_pass2 .is_wysiwyg = "true";
defparam \inst|nios2|A_rot_pass2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N26
cycloneive_lcell_comb \inst|nios2|E_rot_sel_fill2~0 (
	.dataa(\inst|nios2|E_ctrl_shift_rot_right~q ),
	.datab(\inst|nios2|E_ctrl_shift_rot_left~q ),
	.datac(\inst|nios2|E_src2 [3]),
	.datad(\inst|nios2|E_src2 [4]),
	.cin(gnd),
	.combout(\inst|nios2|E_rot_sel_fill2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_rot_sel_fill2~0 .lut_mask = 16'hEA00;
defparam \inst|nios2|E_rot_sel_fill2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N27
dffeas \inst|nios2|M_rot_sel_fill2 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_rot_sel_fill2~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_sel_fill2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_sel_fill2 .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_sel_fill2 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y27_N23
dffeas \inst|nios2|A_rot_sel_fill2 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_rot_sel_fill2~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot_sel_fill2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot_sel_fill2 .is_wysiwyg = "true";
defparam \inst|nios2|A_rot_sel_fill2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N16
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~24 (
	.dataa(\inst|nios2|A_rot_mask [0]),
	.datab(gnd),
	.datac(\inst|nios2|A_rot_pass2~q ),
	.datad(\inst|nios2|A_rot_sel_fill2~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~24 .lut_mask = 16'h0F0A;
defparam \inst|nios2|A_shift_rot_result~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N22
cycloneive_lcell_comb \inst|nios2|M_rot_step1[24]~2 (
	.dataa(\inst|nios2|E_src1 [23]),
	.datab(\inst|nios2|E_src1 [24]),
	.datac(gnd),
	.datad(\inst|nios2|Add8~3_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_rot_step1[24]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[24]~2 .lut_mask = 16'hAACC;
defparam \inst|nios2|M_rot_step1[24]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N18
cycloneive_lcell_comb \inst|nios2|M_rot_step1[22]~19 (
	.dataa(\inst|nios2|E_src1 [22]),
	.datab(\inst|nios2|E_src1 [21]),
	.datac(gnd),
	.datad(\inst|nios2|Add8~3_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_rot_step1[22]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[22]~19 .lut_mask = 16'hCCAA;
defparam \inst|nios2|M_rot_step1[22]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N23
dffeas \inst|nios2|M_rot_step1[24] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_rot_step1[24]~2_combout ),
	.asdata(\inst|nios2|M_rot_step1[22]~19_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|Add8~5_combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_step1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[24] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_step1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N8
cycloneive_lcell_comb \inst|nios2|Mn_rot_step2[24]~17 (
	.dataa(\inst|nios2|M_rot_step1 [20]),
	.datab(\inst|nios2|M_rot_step1 [24]),
	.datac(gnd),
	.datad(\inst|nios2|M_rot_rn [2]),
	.cin(gnd),
	.combout(\inst|nios2|Mn_rot_step2[24]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[24]~17 .lut_mask = 16'hAACC;
defparam \inst|nios2|Mn_rot_step2[24]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N27
dffeas \inst|nios2|Mn_rot_step2[0] (
	.clk(!\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Mn_rot_step2[0]~0_combout ),
	.asdata(\inst|nios2|Mn_rot_step2[24]~17_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|M_rot_rn [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|Mn_rot_step2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[0] .is_wysiwyg = "true";
defparam \inst|nios2|Mn_rot_step2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N12
cycloneive_lcell_comb \inst|nios2|M_rot_step1[12]~5 (
	.dataa(\inst|nios2|E_src1 [11]),
	.datab(\inst|nios2|Add8~3_combout ),
	.datac(gnd),
	.datad(\inst|nios2|E_src1 [12]),
	.cin(gnd),
	.combout(\inst|nios2|M_rot_step1[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[12]~5 .lut_mask = 16'hBB88;
defparam \inst|nios2|M_rot_step1[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N28
cycloneive_lcell_comb \inst|nios2|M_rot_step1[10]~22 (
	.dataa(\inst|nios2|E_src1 [10]),
	.datab(\inst|nios2|E_src1 [9]),
	.datac(gnd),
	.datad(\inst|nios2|Add8~3_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_rot_step1[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[10]~22 .lut_mask = 16'hCCAA;
defparam \inst|nios2|M_rot_step1[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N13
dffeas \inst|nios2|M_rot_step1[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_rot_step1[12]~5_combout ),
	.asdata(\inst|nios2|M_rot_step1[10]~22_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|Add8~5_combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_step1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[12] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_step1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N16
cycloneive_lcell_comb \inst|nios2|Mn_rot_step2[16]~1 (
	.dataa(\inst|nios2|M_rot_step1 [16]),
	.datab(\inst|nios2|M_rot_step1 [12]),
	.datac(gnd),
	.datad(\inst|nios2|M_rot_rn [2]),
	.cin(gnd),
	.combout(\inst|nios2|Mn_rot_step2[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[16]~1 .lut_mask = 16'hCCAA;
defparam \inst|nios2|Mn_rot_step2[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N17
dffeas \inst|nios2|Mn_rot_step2[16] (
	.clk(!\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Mn_rot_step2[16]~1_combout ),
	.asdata(\inst|nios2|Mn_rot_step2[8]~16_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|M_rot_rn [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|Mn_rot_step2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[16] .is_wysiwyg = "true";
defparam \inst|nios2|Mn_rot_step2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N16
cycloneive_lcell_comb \inst|nios2|A_rot~12 (
	.dataa(gnd),
	.datab(\inst|nios2|Mn_rot_step2 [0]),
	.datac(\inst|nios2|M_rot_rn [4]),
	.datad(\inst|nios2|Mn_rot_step2 [16]),
	.cin(gnd),
	.combout(\inst|nios2|A_rot~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_rot~12 .lut_mask = 16'hCFC0;
defparam \inst|nios2|A_rot~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N17
dffeas \inst|nios2|A_rot[16] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_rot~12_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot[16] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N12
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~25 (
	.dataa(gnd),
	.datab(\inst|nios2|A_rot_fill_bit~q ),
	.datac(\inst|nios2|A_shift_rot_result~24_combout ),
	.datad(\inst|nios2|A_rot [16]),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~25 .lut_mask = 16'hCFC0;
defparam \inst|nios2|A_shift_rot_result~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N13
dffeas \inst|nios2|A_shift_rot_result[16] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_result~25_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result[16] .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_result[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N30
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[16]~58 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[26]~53_combout ),
	.datab(\inst|nios2|A_wr_data_unfiltered[16]~57_combout ),
	.datac(\inst|nios2|A_data_ram_ld_align_fill_bit~combout ),
	.datad(\inst|nios2|A_shift_rot_result [16]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[16]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[16]~58 .lut_mask = 16'hEC64;
defparam \inst|nios2|A_wr_data_unfiltered[16]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N6
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[16]~59 (
	.dataa(\inst|nios2|A_mul_result [16]),
	.datab(gnd),
	.datac(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datad(\inst|nios2|A_wr_data_unfiltered[16]~58_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[16]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[16]~59 .lut_mask = 16'hAFA0;
defparam \inst|nios2|A_wr_data_unfiltered[16]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N6
cycloneive_lcell_comb \inst|nios2|E_rot_mask[1]~4 (
	.dataa(\inst|nios2|E_src2 [1]),
	.datab(\inst|nios2|E_ctrl_shift_rot_right~q ),
	.datac(\inst|nios2|E_src2 [2]),
	.datad(\inst|nios2|E_src2 [0]),
	.cin(gnd),
	.combout(\inst|nios2|E_rot_mask[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_rot_mask[1]~4 .lut_mask = 16'hB232;
defparam \inst|nios2|E_rot_mask[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N7
dffeas \inst|nios2|M_rot_mask[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_rot_mask[1]~4_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_mask [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_mask[1] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_mask[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y27_N21
dffeas \inst|nios2|A_rot_mask[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_rot_mask [1]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot_mask [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot_mask[1] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot_mask[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N24
cycloneive_lcell_comb \inst|nios2|E_rot_sel_fill3~0 (
	.dataa(\inst|nios2|E_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(\inst|nios2|E_src2 [3]),
	.datad(\inst|nios2|E_src2 [4]),
	.cin(gnd),
	.combout(\inst|nios2|E_rot_sel_fill3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_rot_sel_fill3~0 .lut_mask = 16'hAAA0;
defparam \inst|nios2|E_rot_sel_fill3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N25
dffeas \inst|nios2|M_rot_sel_fill3 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_rot_sel_fill3~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_sel_fill3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_sel_fill3 .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_sel_fill3 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y25_N9
dffeas \inst|nios2|A_rot_sel_fill3 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_rot_sel_fill3~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot_sel_fill3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot_sel_fill3 .is_wysiwyg = "true";
defparam \inst|nios2|A_rot_sel_fill3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N28
cycloneive_lcell_comb \inst|nios2|E_rot_pass3~0 (
	.dataa(\inst|nios2|E_ctrl_rot~q ),
	.datab(\inst|nios2|E_ctrl_shift_rot_left~q ),
	.datac(\inst|nios2|E_src2 [3]),
	.datad(\inst|nios2|E_src2 [4]),
	.cin(gnd),
	.combout(\inst|nios2|E_rot_pass3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_rot_pass3~0 .lut_mask = 16'hAEEE;
defparam \inst|nios2|E_rot_pass3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N29
dffeas \inst|nios2|M_rot_pass3 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_rot_pass3~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_pass3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_pass3 .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_pass3 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y25_N11
dffeas \inst|nios2|A_rot_pass3 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_rot_pass3~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot_pass3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot_pass3 .is_wysiwyg = "true";
defparam \inst|nios2|A_rot_pass3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N6
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~48 (
	.dataa(gnd),
	.datab(\inst|nios2|A_rot_mask [1]),
	.datac(\inst|nios2|A_rot_sel_fill3~q ),
	.datad(\inst|nios2|A_rot_pass3~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~48 .lut_mask = 16'h00FC;
defparam \inst|nios2|A_shift_rot_result~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N26
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~49 (
	.dataa(\inst|nios2|A_rot [25]),
	.datab(gnd),
	.datac(\inst|nios2|A_rot_fill_bit~q ),
	.datad(\inst|nios2|A_shift_rot_result~48_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~49 .lut_mask = 16'hF0AA;
defparam \inst|nios2|A_shift_rot_result~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N27
dffeas \inst|nios2|A_shift_rot_result[25] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_result~49_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result[25] .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_result[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N2
cycloneive_lcell_comb \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[1]~6 (
	.dataa(\inst|nios2|A_slow_ld_data_sign_bit~2_combout ),
	.datab(\inst|nios2|d_readdata_d1 [25]),
	.datac(\inst|nios2|A_ctrl_ld_signed~q ),
	.datad(\inst|nios2|A_ld_align_byte2_byte3_fill~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_ld_byte3_data_aligned_nxt[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[1]~6 .lut_mask = 16'hA0CC;
defparam \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N3
dffeas \inst|nios2|A_slow_inst_result[25] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_slow_ld_byte3_data_aligned_nxt[1]~6_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_slow_inst_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[25] .is_wysiwyg = "true";
defparam \inst|nios2|A_slow_inst_result[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N4
cycloneive_lcell_comb \inst|nios2|E_logic_result[25]~16 (
	.dataa(\inst|nios2|E_logic_op [0]),
	.datab(\inst|nios2|E_src2 [25]),
	.datac(\inst|nios2|E_src1 [25]),
	.datad(\inst|nios2|E_logic_op [1]),
	.cin(gnd),
	.combout(\inst|nios2|E_logic_result[25]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_logic_result[25]~16 .lut_mask = 16'h7C81;
defparam \inst|nios2|E_logic_result[25]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N24
cycloneive_lcell_comb \inst|nios2|E_alu_result[25] (
	.dataa(\inst|nios2|E_ctrl_logic~q ),
	.datab(\inst|nios2|E_alu_result~0_combout ),
	.datac(\inst|nios2|Add17|auto_generated|result_int[26]~52_combout ),
	.datad(\inst|nios2|E_logic_result[25]~16_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result [25]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[25] .lut_mask = 16'hBA30;
defparam \inst|nios2|E_alu_result[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N25
dffeas \inst|nios2|M_alu_result[25] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_alu_result [25]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_alu_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_alu_result[25] .is_wysiwyg = "true";
defparam \inst|nios2|M_alu_result[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N26
cycloneive_lcell_comb \inst|nios2|M_inst_result[25]~17 (
	.dataa(\inst|nios2|M_ctrl_mem~q ),
	.datab(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [25]),
	.datac(gnd),
	.datad(\inst|nios2|M_alu_result [25]),
	.cin(gnd),
	.combout(\inst|nios2|M_inst_result[25]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_inst_result[25]~17 .lut_mask = 16'hDD88;
defparam \inst|nios2|M_inst_result[25]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N27
dffeas \inst|nios2|A_inst_result[25] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_inst_result[25]~17_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|M_ctrl_rdctl_inst~q ),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_inst_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_inst_result[25] .is_wysiwyg = "true";
defparam \inst|nios2|A_inst_result[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N4
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[25]~93 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[26]~53_combout ),
	.datab(\inst|nios2|A_slow_inst_result [25]),
	.datac(\inst|nios2|A_inst_result [25]),
	.datad(\inst|nios2|A_wr_data_unfiltered[26]~43_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[25]~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[25]~93 .lut_mask = 16'hEE50;
defparam \inst|nios2|A_wr_data_unfiltered[25]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N4
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[25]~94 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[26]~53_combout ),
	.datab(\inst|nios2|A_data_ram_ld_align_fill_bit~combout ),
	.datac(\inst|nios2|A_shift_rot_result [25]),
	.datad(\inst|nios2|A_wr_data_unfiltered[25]~93_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[25]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[25]~94 .lut_mask = 16'hF588;
defparam \inst|nios2|A_wr_data_unfiltered[25]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N10
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[25]~95 (
	.dataa(\inst|nios2|A_mul_result [25]),
	.datab(\inst|nios2|A_wr_data_unfiltered[25]~94_combout ),
	.datac(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[25]~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[25]~95 .lut_mask = 16'hACAC;
defparam \inst|nios2|A_wr_data_unfiltered[25]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N28
cycloneive_lcell_comb \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[3]~4 (
	.dataa(\inst|nios2|A_ctrl_ld_signed~q ),
	.datab(\inst|nios2|d_readdata_d1 [27]),
	.datac(\inst|nios2|A_slow_ld_data_sign_bit~2_combout ),
	.datad(\inst|nios2|A_ld_align_byte2_byte3_fill~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_ld_byte3_data_aligned_nxt[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[3]~4 .lut_mask = 16'hA0CC;
defparam \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N29
dffeas \inst|nios2|A_slow_inst_result[27] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_slow_ld_byte3_data_aligned_nxt[3]~4_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_slow_inst_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[27] .is_wysiwyg = "true";
defparam \inst|nios2|A_slow_inst_result[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N8
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[27]~87 (
	.dataa(\inst|nios2|A_inst_result [27]),
	.datab(\inst|nios2|A_wr_data_unfiltered[26]~43_combout ),
	.datac(\inst|nios2|A_wr_data_unfiltered[26]~53_combout ),
	.datad(\inst|nios2|A_slow_inst_result [27]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[27]~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[27]~87 .lut_mask = 16'hCEC2;
defparam \inst|nios2|A_wr_data_unfiltered[27]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N24
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~44 (
	.dataa(\inst|nios2|A_rot_mask [3]),
	.datab(gnd),
	.datac(\inst|nios2|A_rot_sel_fill3~q ),
	.datad(\inst|nios2|A_rot_pass3~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~44 .lut_mask = 16'h00FA;
defparam \inst|nios2|A_shift_rot_result~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N2
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~45 (
	.dataa(\inst|nios2|A_rot [27]),
	.datab(gnd),
	.datac(\inst|nios2|A_rot_fill_bit~q ),
	.datad(\inst|nios2|A_shift_rot_result~44_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~45 .lut_mask = 16'hF0AA;
defparam \inst|nios2|A_shift_rot_result~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N3
dffeas \inst|nios2|A_shift_rot_result[27] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_result~45_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result[27] .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_result[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N20
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[27]~88 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[26]~53_combout ),
	.datab(\inst|nios2|A_wr_data_unfiltered[27]~87_combout ),
	.datac(\inst|nios2|A_data_ram_ld_align_fill_bit~combout ),
	.datad(\inst|nios2|A_shift_rot_result [27]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[27]~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[27]~88 .lut_mask = 16'hEC64;
defparam \inst|nios2|A_wr_data_unfiltered[27]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N18
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[27]~89 (
	.dataa(gnd),
	.datab(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datac(\inst|nios2|A_wr_data_unfiltered[27]~88_combout ),
	.datad(\inst|nios2|A_mul_result [27]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[27]~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[27]~89 .lut_mask = 16'hFC30;
defparam \inst|nios2|A_wr_data_unfiltered[27]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N5
dffeas \inst|nios2|M_rot_step1[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_rot_step1[13]~13_combout ),
	.asdata(\inst|nios2|M_rot_step1[11]~30_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|Add8~5_combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_step1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[13] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_step1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N22
cycloneive_lcell_comb \inst|nios2|Mn_rot_step2[13]~26 (
	.dataa(\inst|nios2|M_rot_step1 [9]),
	.datab(\inst|nios2|M_rot_rn [2]),
	.datac(gnd),
	.datad(\inst|nios2|M_rot_step1 [13]),
	.cin(gnd),
	.combout(\inst|nios2|Mn_rot_step2[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[13]~26 .lut_mask = 16'hBB88;
defparam \inst|nios2|Mn_rot_step2[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N5
dffeas \inst|nios2|M_rot_step1[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_rot_step1[1]~8_combout ),
	.asdata(\inst|nios2|M_rot_step1[31]~25_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|Add8~5_combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_step1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[1] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_step1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N26
cycloneive_lcell_comb \inst|nios2|Mn_rot_step2[5]~10 (
	.dataa(\inst|nios2|M_rot_step1 [5]),
	.datab(\inst|nios2|M_rot_rn [2]),
	.datac(gnd),
	.datad(\inst|nios2|M_rot_step1 [1]),
	.cin(gnd),
	.combout(\inst|nios2|Mn_rot_step2[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[5]~10 .lut_mask = 16'hEE22;
defparam \inst|nios2|Mn_rot_step2[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N23
dffeas \inst|nios2|Mn_rot_step2[13] (
	.clk(!\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Mn_rot_step2[13]~26_combout ),
	.asdata(\inst|nios2|Mn_rot_step2[5]~10_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|M_rot_rn [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|Mn_rot_step2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[13] .is_wysiwyg = "true";
defparam \inst|nios2|Mn_rot_step2[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N27
dffeas \inst|nios2|M_rot_step1[29] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_rot_step1[29]~9_combout ),
	.asdata(\inst|nios2|M_rot_step1[27]~26_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|Add8~5_combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_step1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[29] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_step1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N28
cycloneive_lcell_comb \inst|nios2|Mn_rot_step2[29]~27 (
	.dataa(\inst|nios2|M_rot_step1 [25]),
	.datab(\inst|nios2|M_rot_rn [2]),
	.datac(gnd),
	.datad(\inst|nios2|M_rot_step1 [29]),
	.cin(gnd),
	.combout(\inst|nios2|Mn_rot_step2[29]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[29]~27 .lut_mask = 16'hBB88;
defparam \inst|nios2|Mn_rot_step2[29]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N1
dffeas \inst|nios2|M_rot_step1[21] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_rot_step1[21]~11_combout ),
	.asdata(\inst|nios2|M_rot_step1[19]~28_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|Add8~5_combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_step1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[21] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_step1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N8
cycloneive_lcell_comb \inst|nios2|Mn_rot_step2[21]~11 (
	.dataa(\inst|nios2|M_rot_step1 [17]),
	.datab(\inst|nios2|M_rot_rn [2]),
	.datac(gnd),
	.datad(\inst|nios2|M_rot_step1 [21]),
	.cin(gnd),
	.combout(\inst|nios2|Mn_rot_step2[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[21]~11 .lut_mask = 16'hBB88;
defparam \inst|nios2|Mn_rot_step2[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N29
dffeas \inst|nios2|Mn_rot_step2[29] (
	.clk(!\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Mn_rot_step2[29]~27_combout ),
	.asdata(\inst|nios2|Mn_rot_step2[21]~11_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|M_rot_rn [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|Mn_rot_step2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[29] .is_wysiwyg = "true";
defparam \inst|nios2|Mn_rot_step2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N0
cycloneive_lcell_comb \inst|nios2|A_rot~20 (
	.dataa(gnd),
	.datab(\inst|nios2|Mn_rot_step2 [13]),
	.datac(\inst|nios2|M_rot_rn [4]),
	.datad(\inst|nios2|Mn_rot_step2 [29]),
	.cin(gnd),
	.combout(\inst|nios2|A_rot~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_rot~20 .lut_mask = 16'hCFC0;
defparam \inst|nios2|A_rot~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N1
dffeas \inst|nios2|A_rot[29] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_rot~20_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot[29] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N12
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~41 (
	.dataa(\inst|nios2|A_shift_rot_result~40_combout ),
	.datab(gnd),
	.datac(\inst|nios2|A_rot_fill_bit~q ),
	.datad(\inst|nios2|A_rot [29]),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~41 .lut_mask = 16'hF5A0;
defparam \inst|nios2|A_shift_rot_result~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N13
dffeas \inst|nios2|A_shift_rot_result[29] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_result~41_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result[29] .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_result[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N14
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[29]~82 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[29]~81_combout ),
	.datab(\inst|nios2|A_data_ram_ld_align_fill_bit~combout ),
	.datac(\inst|nios2|A_wr_data_unfiltered[26]~53_combout ),
	.datad(\inst|nios2|A_shift_rot_result [29]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[29]~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[29]~82 .lut_mask = 16'hEA4A;
defparam \inst|nios2|A_wr_data_unfiltered[29]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N6
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[29]~83 (
	.dataa(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datab(gnd),
	.datac(\inst|nios2|A_mul_result [29]),
	.datad(\inst|nios2|A_wr_data_unfiltered[29]~82_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[29]~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[29]~83 .lut_mask = 16'hF5A0;
defparam \inst|nios2|A_wr_data_unfiltered[29]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N28
cycloneive_lcell_comb \inst|nios2|D_src1_reg[30]~59 (
	.dataa(\inst|nios2|D_src1_reg[30]~58_combout ),
	.datab(\inst|nios2|E_regnum_a_cmp_D~q ),
	.datac(\inst|nios2|D_ctrl_a_not_src~q ),
	.datad(\inst|nios2|E_alu_result [30]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[30]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[30]~59 .lut_mask = 16'hAEA2;
defparam \inst|nios2|D_src1_reg[30]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N29
dffeas \inst|nios2|E_src1[30] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src1_reg[30]~59_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src1[30] .is_wysiwyg = "true";
defparam \inst|nios2|E_src1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N16
cycloneive_lcell_comb \inst|nios2|E_logic_result[30]~30 (
	.dataa(\inst|nios2|E_logic_op [0]),
	.datab(\inst|nios2|E_src2 [30]),
	.datac(\inst|nios2|E_logic_op [1]),
	.datad(\inst|nios2|E_src1 [30]),
	.cin(gnd),
	.combout(\inst|nios2|E_logic_result[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_logic_result[30]~30 .lut_mask = 16'h78C1;
defparam \inst|nios2|E_logic_result[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N0
cycloneive_lcell_comb \inst|nios2|E_alu_result[30] (
	.dataa(\inst|nios2|E_ctrl_logic~q ),
	.datab(\inst|nios2|Add17|auto_generated|result_int[31]~62_combout ),
	.datac(\inst|nios2|E_alu_result~0_combout ),
	.datad(\inst|nios2|E_logic_result[30]~30_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result [30]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[30] .lut_mask = 16'hAE0C;
defparam \inst|nios2|E_alu_result[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N1
dffeas \inst|nios2|M_alu_result[30] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_alu_result [30]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_alu_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_alu_result[30] .is_wysiwyg = "true";
defparam \inst|nios2|M_alu_result[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N0
cycloneive_lcell_comb \inst|nios2|M_inst_result[30]~28 (
	.dataa(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [30]),
	.datab(gnd),
	.datac(\inst|nios2|M_ctrl_mem~q ),
	.datad(\inst|nios2|M_alu_result [30]),
	.cin(gnd),
	.combout(\inst|nios2|M_inst_result[30]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_inst_result[30]~28 .lut_mask = 16'hAFA0;
defparam \inst|nios2|M_inst_result[30]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N1
dffeas \inst|nios2|A_inst_result[30] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_inst_result[30]~28_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|M_ctrl_rdctl_inst~q ),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_inst_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_inst_result[30] .is_wysiwyg = "true";
defparam \inst|nios2|A_inst_result[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N30
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_payload~10 (
// Equation(s):
// \inst|cmd_xbar_mux|src_payload~10_combout  = (\inst|cmd_xbar_mux|saved_grant [1] & \inst|nios2|d_writedata [27])

	.dataa(\inst|cmd_xbar_mux|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [27]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_payload~10 .lut_mask = 16'hAA00;
defparam \inst|cmd_xbar_mux|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N10
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_payload~11 (
// Equation(s):
// \inst|cmd_xbar_mux|src_payload~11_combout  = (\inst|cmd_xbar_mux|saved_grant [1] & \inst|nios2|d_writedata [28])

	.dataa(gnd),
	.datab(\inst|cmd_xbar_mux|saved_grant [1]),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [28]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_payload~11 .lut_mask = 16'hCC00;
defparam \inst|cmd_xbar_mux|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N0
cycloneive_lcell_comb \inst|nios2|M_st_data[29]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|M_st_data[29]~5_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_st_data[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_st_data[29]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_st_data[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N24
cycloneive_lcell_comb \inst|nios2|D_src2_reg[29]~46 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[29]~83_combout ),
	.datab(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datac(\inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datad(\inst|nios2|D_src2_reg[31]~5_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[29]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[29]~46 .lut_mask = 16'h30EE;
defparam \inst|nios2|D_src2_reg[29]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N10
cycloneive_lcell_comb \inst|nios2|D_src2_reg[29]~47 (
	.dataa(\inst|nios2|W_wr_data [29]),
	.datab(\inst|nios2|D_src2_reg[29]~46_combout ),
	.datac(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datad(\inst|nios2|M_alu_result [29]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[29]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[29]~47 .lut_mask = 16'hEC2C;
defparam \inst|nios2|D_src2_reg[29]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N20
cycloneive_lcell_comb \inst|nios2|D_src2_reg[29]~48 (
	.dataa(\inst|nios2|E_logic_result[29]~23_combout ),
	.datab(\inst|nios2|D_src2_hazard_E~combout ),
	.datac(\inst|nios2|E_ctrl_logic~q ),
	.datad(\inst|nios2|D_src2_reg[29]~47_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[29]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[29]~48 .lut_mask = 16'hB380;
defparam \inst|nios2|D_src2_reg[29]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N22
cycloneive_lcell_comb \inst|nios2|D_src2_reg[29]~49 (
	.dataa(\inst|nios2|Add17|auto_generated|result_int[30]~60_combout ),
	.datab(\inst|nios2|E_alu_result~0_combout ),
	.datac(\inst|nios2|D_src2_hazard_E~combout ),
	.datad(\inst|nios2|D_src2_reg[29]~48_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[29]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[29]~49 .lut_mask = 16'hFF20;
defparam \inst|nios2|D_src2_reg[29]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N23
dffeas \inst|nios2|E_src2_reg[29] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src2_reg[29]~49_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[29] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2_reg[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y25_N1
dffeas \inst|nios2|M_st_data[29] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_st_data[29]~feeder_combout ),
	.asdata(\inst|nios2|E_src2_reg [29]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|E_iw [4]),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_st_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_st_data[29] .is_wysiwyg = "true";
defparam \inst|nios2|M_st_data[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N12
cycloneive_lcell_comb \inst|nios2|d_writedata[29]~13 (
	.dataa(\inst|nios2|A_st_data [29]),
	.datab(\inst|nios2|M_st_data [29]),
	.datac(gnd),
	.datad(\inst|nios2|A_mem_bypass_pending~combout ),
	.cin(gnd),
	.combout(\inst|nios2|d_writedata[29]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_writedata[29]~13 .lut_mask = 16'hAACC;
defparam \inst|nios2|d_writedata[29]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N13
dffeas \inst|nios2|d_writedata[29] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_writedata[29]~13_combout ),
	.asdata(\inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [29]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_update_av_writedata~combout ),
	.ena(\inst|nios2|d_writedata[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_writedata[29] .is_wysiwyg = "true";
defparam \inst|nios2|d_writedata[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N28
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_payload~12 (
// Equation(s):
// \inst|cmd_xbar_mux|src_payload~12_combout  = (\inst|cmd_xbar_mux|saved_grant [1] & \inst|nios2|d_writedata [29])

	.dataa(gnd),
	.datab(\inst|cmd_xbar_mux|saved_grant [1]),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [29]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_payload~12 .lut_mask = 16'hCC00;
defparam \inst|cmd_xbar_mux|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N20
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_payload~13 (
// Equation(s):
// \inst|cmd_xbar_mux|src_payload~13_combout  = (\inst|cmd_xbar_mux|saved_grant [1] & \inst|nios2|d_writedata [30])

	.dataa(\inst|cmd_xbar_mux|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [30]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_payload~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_payload~13 .lut_mask = 16'hAA00;
defparam \inst|cmd_xbar_mux|src_payload~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N22
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_payload~14 (
// Equation(s):
// \inst|cmd_xbar_mux|src_payload~14_combout  = (\inst|cmd_xbar_mux|saved_grant [1] & \inst|nios2|d_writedata [31])

	.dataa(gnd),
	.datab(\inst|cmd_xbar_mux|saved_grant [1]),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [31]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_payload~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_payload~14 .lut_mask = 16'hCC00;
defparam \inst|cmd_xbar_mux|src_payload~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N28
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[10]~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.cin(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[9]~24 ),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[10]~25 .lut_mask = 16'hF00F;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[10]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N28
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[33]~79 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[33]~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[33]~79 .lut_mask = 16'hCC00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[33]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y34_N29
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|DRsize.010 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[33]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|DRsize.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|DRsize.010 .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|DRsize.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N20
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[15]~9 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [16]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|DRsize.010~q ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[15]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[15]~9 .lut_mask = 16'hCCAA;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[15]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y34_N14
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~58 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~57_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~29_combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [22]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~58 .lut_mask = 16'h3B0A;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y34_N15
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[33]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[21] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N12
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_payload~19 (
// Equation(s):
// \inst|cmd_xbar_mux|src_payload~19_combout  = (\inst|cmd_xbar_mux|saved_grant [1] & \inst|nios2|d_writedata [20])

	.dataa(\inst|cmd_xbar_mux|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [20]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_payload~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_payload~19 .lut_mask = 16'hAA00;
defparam \inst|cmd_xbar_mux|src_payload~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N4
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_payload~16 (
// Equation(s):
// \inst|cmd_xbar_mux|src_payload~16_combout  = (\inst|nios2|d_writedata [21] & \inst|cmd_xbar_mux|saved_grant [1])

	.dataa(gnd),
	.datab(\inst|nios2|d_writedata [21]),
	.datac(gnd),
	.datad(\inst|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_payload~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_payload~16 .lut_mask = 16'hCC00;
defparam \inst|cmd_xbar_mux|src_payload~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N22
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_payload~30 (
// Equation(s):
// \inst|cmd_xbar_mux|src_payload~30_combout  = (\inst|cmd_xbar_mux|saved_grant [1] & \inst|nios2|d_writedata [22])

	.dataa(\inst|cmd_xbar_mux|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [22]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_payload~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_payload~30 .lut_mask = 16'hAA00;
defparam \inst|cmd_xbar_mux|src_payload~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N6
cycloneive_lcell_comb \inst|nios2|d_writedata[23]~30 (
	.dataa(\inst|nios2|A_mem_bypass_pending~combout ),
	.datab(\inst|nios2|M_st_data [23]),
	.datac(gnd),
	.datad(\inst|nios2|A_st_data [23]),
	.cin(gnd),
	.combout(\inst|nios2|d_writedata[23]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_writedata[23]~30 .lut_mask = 16'hEE44;
defparam \inst|nios2|d_writedata[23]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y27_N7
dffeas \inst|nios2|d_writedata[23] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_writedata[23]~30_combout ),
	.asdata(\inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [23]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_update_av_writedata~combout ),
	.ena(\inst|nios2|d_writedata[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_writedata[23] .is_wysiwyg = "true";
defparam \inst|nios2|d_writedata[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N10
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_payload~28 (
// Equation(s):
// \inst|cmd_xbar_mux|src_payload~28_combout  = (\inst|cmd_xbar_mux|saved_grant [1] & \inst|nios2|d_writedata [23])

	.dataa(gnd),
	.datab(\inst|cmd_xbar_mux|saved_grant [1]),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [23]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_payload~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_payload~28 .lut_mask = 16'hCC00;
defparam \inst|cmd_xbar_mux|src_payload~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N16
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|Equal0~1 (
	.dataa(gnd),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [4]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [3]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|Equal0~1 .lut_mask = 16'h000C;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N10
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|Equal0~2 (
	.dataa(gnd),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [4]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [3]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|Equal0~2 .lut_mask = 16'h0003;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N28
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[5]~5 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [5]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[5]~5 .lut_mask = 16'hEE22;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y33_N8
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [10]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[10]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y33_N9
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[10] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N16
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~27 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [37]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [36]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [10]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~27 .lut_mask = 16'hE0F0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N17
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[10] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N0
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~73 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [10]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~73 .lut_mask = 16'hE2E2;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N2
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~74 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [12]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~73_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~74 .lut_mask = 16'h0ACA;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N26
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[6]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[6]~13 .lut_mask = 16'h5400;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y35_N3
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[11] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N12
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [9]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[9]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N13
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[9] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N4
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~26 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [36]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [37]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [9]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~26 .lut_mask = 16'hFD00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y31_N5
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[9] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N20
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~71 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [9]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [9]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~71 .lut_mask = 16'hFC30;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N8
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~72 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [11]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~71_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~72 .lut_mask = 16'h7430;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y35_N9
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[10] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N24
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~25 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [36]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [37]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [8]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~25 .lut_mask = 16'hFD00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y31_N25
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[8] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N2
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~69 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [8]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [8]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~69 .lut_mask = 16'hFC30;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N14
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~70 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [10]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~69_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~70 .lut_mask = 16'h7430;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y35_N15
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[9] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N6
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~28 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [7]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [10]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~28 .lut_mask = 16'hC0E2;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N16
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonRd~1 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonRd~0_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonRd~q ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonRd~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonRd~1 .lut_mask = 16'hE0EA;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonRd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N17
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonRd (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonRd~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonRd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonRd .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonRd .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N3
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonRd1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonRd~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonRd1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonRd1 .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonRd1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N24
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datab(gnd),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [35]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonRd1~q ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13 .lut_mask = 16'hF5A0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N7
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[7] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N24
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~63 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [7]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~63 .lut_mask = 16'hBB88;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N4
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~64 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [9]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~63_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~64 .lut_mask = 16'h7430;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y35_N5
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[8] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N12
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[8]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y32_N13
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[8] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N2
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[16]~14 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datab(gnd),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonRd1~q ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [35]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[16]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[16]~14 .lut_mask = 16'hFA50;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[16]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y32_N29
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[5]~5_combout ),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[16]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[5] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N22
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~24 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [6]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [9]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~24 .lut_mask = 16'hCE02;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N23
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[6] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N14
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [20]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[20]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N15
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[20] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[20] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N20
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|Equal0~3 (
	.dataa(gnd),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [4]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [3]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|Equal0~3 .lut_mask = 16'h0030;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y34_N4
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [24]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[24]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y34_N5
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[24] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[24] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N8
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_data[34] (
// Equation(s):
// \inst|cmd_xbar_mux|src_data [34] = (\inst|cmd_xbar_mux|saved_grant [0]) # ((\inst|nios2|d_byteenable [2] & \inst|cmd_xbar_mux|saved_grant [1]))

	.dataa(\inst|nios2|d_byteenable [2]),
	.datab(gnd),
	.datac(\inst|cmd_xbar_mux|saved_grant [1]),
	.datad(\inst|cmd_xbar_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_data [34]),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_data[34] .lut_mask = 16'hFFA0;
defparam \inst|cmd_xbar_mux|src_data[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N26
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~15 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [24]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [27]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~15 .lut_mask = 16'hCE02;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N27
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[24] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[24] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N30
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~33 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [24]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [24]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~33 .lut_mask = 16'hBB88;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y34_N26
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~34 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~29_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [26]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~33_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~34 .lut_mask = 16'h5D0C;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y34_N27
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[33]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[25] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N27
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[25] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[25] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N2
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~27 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [22]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [25]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~27 .lut_mask = 16'hF404;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N3
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[22] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[22] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N6
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~23 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [24]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~23 .lut_mask = 16'hC5C0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N7
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[21] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[21] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N12
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~25 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [23]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [20]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~25 .lut_mask = 16'h88D8;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N13
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[20] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[20] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N16
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[18]~7 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|Equal0~3_combout ),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[18]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[18]~7 .lut_mask = 16'hDD88;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[18]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N13
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[21] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[21] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y32_N17
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[18] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[18]~7_combout ),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[18] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N8
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~22 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [20]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [17]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~22 .lut_mask = 16'h88D8;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N9
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[17] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[17] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N6
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[16]~4 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|cfgdout[16]~0_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[16]~4 .lut_mask = 16'h7744;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N26
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[19]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y32_N27
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[19] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[19] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y32_N7
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[16] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[16]~4_combout ),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[16]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[16] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N24
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|Equal0~0 (
	.dataa(gnd),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [4]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [3]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|Equal0~0 .lut_mask = 16'h0300;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N10
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[4]~3 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [4]),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[4]~3 .lut_mask = 16'hEE44;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N4
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~26 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~26 .lut_mask = 16'hB8B8;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N24
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~27 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~26_combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [6]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~27 .lut_mask = 16'h7340;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y35_N25
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[5] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N26
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [5]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N27
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[5] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N2
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~7 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [37]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [5]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~7 .lut_mask = 16'hF0D0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y33_N3
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[5] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N2
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~35 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [5]),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [5]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~35 .lut_mask = 16'hEE44;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N18
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~36 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [7]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~35_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~36 .lut_mask = 16'h7430;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y35_N19
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[6] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N28
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [6]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[6]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N29
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[6] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N16
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~17 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [37]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [6]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~17 .lut_mask = 16'hF0D0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y33_N17
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[6] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N24
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|Mux30~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [6]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [6]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|Mux30~0 .lut_mask = 16'h5410;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N26
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[7]~8 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.datab(gnd),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [7]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|Mux30~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[7]~8 .lut_mask = 16'hF5A0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y34_N27
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[7]~8_combout ),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[7] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N22
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[7]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N23
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[7] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y32_N11
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[4]~3_combout ),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[4] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N18
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[3]~2 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|Equal0~1_combout ),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[3]~2 .lut_mask = 16'hDD88;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y33_N19
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[3]~2_combout ),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[3] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N8
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[2]~1 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|Equal0~1_combout ),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[2]~1 .lut_mask = 16'hDD88;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y33_N9
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[2]~1_combout ),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[2] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N8
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[1]~0 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [1]),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[1]~0 .lut_mask = 16'hEE44;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N22
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~19 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~18_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~19 .lut_mask = 16'h30B8;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y35_N23
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[4] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N14
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [4]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N15
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[4] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y32_N9
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[1]~0_combout ),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[1] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N0
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~26 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [22]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~26 .lut_mask = 16'hD1C0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N1
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[19] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[19] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N16
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~20 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [37]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [19]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~20 .lut_mask = 16'hCC8C;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y31_N17
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[19] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[19] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N26
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~59 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [19]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [19]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~59 .lut_mask = 16'hFC30;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y34_N0
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~60 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~29_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [21]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~59_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~60 .lut_mask = 16'h5D0C;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y34_N1
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[33]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[20] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N12
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~18 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [37]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [18]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~18 .lut_mask = 16'hCC8C;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y31_N13
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[18] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[18] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N22
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~55 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [18]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [18]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~55 .lut_mask = 16'hFC30;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y34_N10
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~56 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~29_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [20]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~55_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~56 .lut_mask = 16'h5D0C;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y34_N11
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[33]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[19] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y34_N30
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~52 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~51_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~29_combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [19]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~52 .lut_mask = 16'h3B0A;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y34_N31
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[33]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[18] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y33_N14
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [18]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[18]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y33_N15
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[18] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[18] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N16
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_data[35] (
// Equation(s):
// \inst|cmd_xbar_mux|src_data [35] = (\inst|cmd_xbar_mux|saved_grant [0]) # ((\inst|cmd_xbar_mux|saved_grant [1] & \inst|nios2|d_byteenable [3]))

	.dataa(\inst|cmd_xbar_mux|saved_grant [1]),
	.datab(gnd),
	.datac(\inst|cmd_xbar_mux|saved_grant [0]),
	.datad(\inst|nios2|d_byteenable [3]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_data [35]),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_data[35] .lut_mask = 16'hFAF0;
defparam \inst|cmd_xbar_mux|src_data[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N28
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[29]~6 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|Equal0~1_combout ),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [29]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[29]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[29]~6 .lut_mask = 16'hDD88;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[29]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y33_N29
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[29] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[29]~6_combout ),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[29] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N8
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~19 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [31]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [28]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~19 .lut_mask = 16'h8B88;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N9
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[28] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[28] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N14
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~18 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [30]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [27]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~18 .lut_mask = 16'hCC50;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N15
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[27] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[27] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N4
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~16 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [25]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [28]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~16 .lut_mask = 16'hDC10;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N5
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[25] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[25] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N6
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~29 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [18]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~29 .lut_mask = 16'hC5C0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N7
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[15] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N28
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~31 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [16]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~31 .lut_mask = 16'hD1C0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N29
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[13] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N0
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[11]~10 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [11]),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[11]~10 .lut_mask = 16'hEE44;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N2
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~30 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [13]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [36]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~30 .lut_mask = 16'hAA8A;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N3
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[13] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N4
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~80 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [13]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [13]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~80 .lut_mask = 16'hFC30;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N26
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~81 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~80_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [15]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~81 .lut_mask = 16'h50D8;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y35_N27
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[14] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y33_N12
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [14]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[14]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y33_N13
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[14] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y33_N1
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[11]~10_combout ),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[11] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N20
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[12]~11 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [12]),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[12]~11 .lut_mask = 16'hEE44;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N21
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[12]~11_combout ),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[12] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N14
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~77 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [11]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [11]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~77 .lut_mask = 16'hAFA0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N6
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~78 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~77_combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [13]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~78 .lut_mask = 16'h7340;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y35_N7
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[12] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N22
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[12]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y32_N23
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[12] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N14
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~31 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [37]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [36]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [12]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~31 .lut_mask = 16'hE0F0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N15
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[12] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N30
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~82 (
	.dataa(gnd),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [12]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [12]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~82 .lut_mask = 16'hF0CC;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N28
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~83 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~82_combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [14]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~83 .lut_mask = 16'h7340;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y35_N29
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[13] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y33_N30
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [13]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[13]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y33_N31
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[13] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N30
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~32 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [10]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [13]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~32 .lut_mask = 16'hC0E2;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N31
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[10] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N30
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~33 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [14]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [17]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~33 .lut_mask = 16'hF404;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N31
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[14] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N10
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~28 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [37]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [14]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~28 .lut_mask = 16'hF0D0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y33_N11
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[14] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N12
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~75 (
	.dataa(gnd),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [14]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [14]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~75 .lut_mask = 16'hF0CC;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N30
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~76 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [15]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~75_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~76 .lut_mask = 16'h8D88;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N21
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[15]~9_combout ),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[15] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N10
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [15]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[15]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N11
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[15] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N26
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~23 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [37]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [15]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~23 .lut_mask = 16'hF0B0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N27
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[15] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N2
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~65 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [15]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [15]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~65 .lut_mask = 16'hF3C0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y34_N12
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~66 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~29_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [17]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~65_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~66 .lut_mask = 16'h5D0C;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y34_N13
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[33]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[16] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N0
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [16]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[16]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N1
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[16] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[16] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N18
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~5 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [37]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [16]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~5 .lut_mask = 16'hF0B0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N19
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[16] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[16] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N14
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~28 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [16]),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [16]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~28 .lut_mask = 16'hDD88;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y34_N24
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~30 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [18]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~28_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~29_combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~30 .lut_mask = 16'h0CAE;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y34_N25
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[33]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[17] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y33_N18
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [17]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[17]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y33_N19
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[17] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[17] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y31_N29
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[10]~25_combout ),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[10] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N0
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|cfgdout~1 (
	.dataa(gnd),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [4]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [3]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|cfgdout~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|cfgdout~1 .lut_mask = 16'hFCF3;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|cfgdout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N18
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[9]~9 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [9]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|cfgdout~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[9]~9 .lut_mask = 16'h22EE;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y32_N19
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[9]~9_combout ),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[16]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[9] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N14
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[30]~27 (
	.dataa(\inst|cmd_xbar_mux|src_data [46]),
	.datab(gnd),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [30]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[30]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[30]~27 .lut_mask = 16'hF5A0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[30]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N15
dffeas \inst|nios2_jtag_debug_module_translator|av_readdata_pre[30] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[30]~27_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[30] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N12
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_payload~27 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_payload~27_combout  = (\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0] & (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q  & 
// \inst|nios2_jtag_debug_module_translator|av_readdata_pre [30]))

	.dataa(\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datab(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.datac(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_payload~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_payload~27 .lut_mask = 16'h8080;
defparam \inst|rsp_xbar_mux_001|src_payload~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y21_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~31_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [50],\inst|cmd_xbar_mux_001|src_data [49],\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],
\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_size = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N22
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[30]~31 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[30]~31_combout  = (\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a62 )) # (!\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a 
// [0] & ((\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30~portadataout )))

	.dataa(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a62 ),
	.datab(gnd),
	.datac(\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[30]~31 .lut_mask = 16'hAFA0;
defparam \inst|rsp_xbar_mux|src_data[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N14
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_payload~28 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_payload~28_combout  = (\inst|rsp_xbar_mux_001|src_payload~27_combout ) # ((\inst|rsp_xbar_mux_001|src_payload~5_combout ) # ((\inst|rsp_xbar_demux_001|src1_valid~combout  & \inst|rsp_xbar_mux|src_data[30]~31_combout )))

	.dataa(\inst|rsp_xbar_demux_001|src1_valid~combout ),
	.datab(\inst|rsp_xbar_mux_001|src_payload~27_combout ),
	.datac(\inst|rsp_xbar_mux|src_data[30]~31_combout ),
	.datad(\inst|rsp_xbar_mux_001|src_payload~5_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_payload~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_payload~28 .lut_mask = 16'hFFEC;
defparam \inst|rsp_xbar_mux_001|src_payload~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N15
dffeas \inst|nios2|d_readdata_d1[30] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux_001|src_payload~28_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_readdata_d1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_readdata_d1[30] .is_wysiwyg = "true";
defparam \inst|nios2|d_readdata_d1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N12
cycloneive_lcell_comb \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[6]~1 (
	.dataa(\inst|nios2|A_ctrl_ld_signed~q ),
	.datab(\inst|nios2|d_readdata_d1 [30]),
	.datac(\inst|nios2|A_slow_ld_data_sign_bit~2_combout ),
	.datad(\inst|nios2|A_ld_align_byte2_byte3_fill~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_ld_byte3_data_aligned_nxt[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[6]~1 .lut_mask = 16'hA0CC;
defparam \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N13
dffeas \inst|nios2|A_slow_inst_result[30] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_slow_ld_byte3_data_aligned_nxt[6]~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_slow_inst_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[30] .is_wysiwyg = "true";
defparam \inst|nios2|A_slow_inst_result[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N12
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[30]~78 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[26]~53_combout ),
	.datab(\inst|nios2|A_inst_result [30]),
	.datac(\inst|nios2|A_wr_data_unfiltered[26]~43_combout ),
	.datad(\inst|nios2|A_slow_inst_result [30]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[30]~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[30]~78 .lut_mask = 16'hF4A4;
defparam \inst|nios2|A_wr_data_unfiltered[30]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N8
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[30]~79 (
	.dataa(\inst|nios2|A_shift_rot_result [30]),
	.datab(\inst|nios2|A_data_ram_ld_align_fill_bit~combout ),
	.datac(\inst|nios2|A_wr_data_unfiltered[30]~78_combout ),
	.datad(\inst|nios2|A_wr_data_unfiltered[26]~53_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[30]~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[30]~79 .lut_mask = 16'hACF0;
defparam \inst|nios2|A_wr_data_unfiltered[30]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N8
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[30]~80 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_result [30]),
	.datac(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datad(\inst|nios2|A_wr_data_unfiltered[30]~79_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[30]~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[30]~80 .lut_mask = 16'hCFC0;
defparam \inst|nios2|A_wr_data_unfiltered[30]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N2
cycloneive_lcell_comb \inst|nios2|D_src2_reg[15]~32 (
	.dataa(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datab(\inst|nios2|D_src2_reg[31]~5_combout ),
	.datac(\inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datad(\inst|nios2|A_wr_data_unfiltered[15]~62_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[15]~32 .lut_mask = 16'hD9C8;
defparam \inst|nios2|D_src2_reg[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N12
cycloneive_lcell_comb \inst|nios2|D_src2_reg[15]~33 (
	.dataa(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datab(\inst|nios2|M_alu_result [15]),
	.datac(\inst|nios2|W_wr_data [15]),
	.datad(\inst|nios2|D_src2_reg[15]~32_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[15]~33 .lut_mask = 16'hF588;
defparam \inst|nios2|D_src2_reg[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N18
cycloneive_lcell_comb \inst|nios2|E_src2[15]~15 (
	.dataa(gnd),
	.datab(\inst|nios2|D_src2_reg[15]~33_combout ),
	.datac(\inst|nios2|D_src2_hazard_E~combout ),
	.datad(\inst|nios2|E_alu_result [15]),
	.cin(gnd),
	.combout(\inst|nios2|E_src2[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2[15]~15 .lut_mask = 16'hFC0C;
defparam \inst|nios2|E_src2[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N24
cycloneive_lcell_comb \inst|nios2|E_src2[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2[15]~15_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_src2[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2[15]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|E_src2[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N22
cycloneive_lcell_comb \inst|nios2|D_src2_imm[15]~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|D_iw [21]),
	.datad(\inst|nios2|D_ctrl_hi_imm16~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_imm[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_imm[15]~12 .lut_mask = 16'h00F0;
defparam \inst|nios2|D_src2_imm[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N25
dffeas \inst|nios2|E_src2[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2[15]~feeder_combout ),
	.asdata(\inst|nios2|D_src2_imm[15]~12_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2[15] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N27
dffeas \inst|nios2|M_src2[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src2 [15]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src2[15] .is_wysiwyg = "true";
defparam \inst|nios2|M_src2[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N21
dffeas \inst|nios2|M_src2[31] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src2 [31]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src2[31] .is_wysiwyg = "true";
defparam \inst|nios2|M_src2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N16
cycloneive_lcell_comb \inst|nios2|A_mul_src2_nxt[31]~31 (
	.dataa(\inst|nios2|A_mul_stall~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|M_src2 [31]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src2_nxt[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src2_nxt[31]~31 .lut_mask = 16'h5500;
defparam \inst|nios2|A_mul_src2_nxt[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N17
dffeas \inst|nios2|A_mul_src2[31] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_src2_nxt[31]~31_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_src2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_src2[31] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_src2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N26
cycloneive_lcell_comb \inst|nios2|A_mul_src2_nxt[15]~15 (
	.dataa(\inst|nios2|A_mul_stall~q ),
	.datab(gnd),
	.datac(\inst|nios2|M_src2 [15]),
	.datad(\inst|nios2|A_mul_src2 [31]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src2_nxt[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src2_nxt[15]~15 .lut_mask = 16'hFA50;
defparam \inst|nios2|A_mul_src2_nxt[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y30_N9
dffeas \inst|nios2|A_mul_partial_prod[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT13 ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_partial_prod [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[13] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_partial_prod[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y30_N27
dffeas \inst|nios2|A_mul_result[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_result[13]~58_combout ),
	.asdata(\inst|nios2|A_mul_partial_prod [13]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|A_mul_stall_d3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[13] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_result[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N10
cycloneive_lcell_comb \inst|nios2|M_inst_result[29]~1 (
	.dataa(gnd),
	.datab(\inst|nios2|M_alu_result [29]),
	.datac(\inst|nios2|M_ctrl_mem~q ),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [29]),
	.cin(gnd),
	.combout(\inst|nios2|M_inst_result[29]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_inst_result[29]~1 .lut_mask = 16'hFC0C;
defparam \inst|nios2|M_inst_result[29]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y26_N11
dffeas \inst|nios2|A_inst_result[29] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_inst_result[29]~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|M_ctrl_rdctl_inst~q ),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_inst_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_inst_result[29] .is_wysiwyg = "true";
defparam \inst|nios2|A_inst_result[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N0
cycloneive_lcell_comb \inst|nios2|A_data_ram_ld16_data[13]~0 (
	.dataa(\inst|nios2|A_inst_result [13]),
	.datab(gnd),
	.datac(\inst|nios2|A_ld_align_sh16~q ),
	.datad(\inst|nios2|A_inst_result [29]),
	.cin(gnd),
	.combout(\inst|nios2|A_data_ram_ld16_data[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_data_ram_ld16_data[13]~0 .lut_mask = 16'hFA0A;
defparam \inst|nios2|A_data_ram_ld16_data[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N18
cycloneive_lcell_comb \inst|nios2|A_slow_inst_result[13]~13 (
	.dataa(\inst|nios2|A_ld_align_sh16~q ),
	.datab(\inst|nios2|d_readdata_d1 [29]),
	.datac(gnd),
	.datad(\inst|nios2|d_readdata_d1 [13]),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_inst_result[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[13]~13 .lut_mask = 16'hDD88;
defparam \inst|nios2|A_slow_inst_result[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N19
dffeas \inst|nios2|A_slow_inst_result[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_slow_inst_result[13]~13_combout ),
	.asdata(\inst|nios2|A_slow_ld_data_fill_bit~combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_ld_align_byte1_fill~q ),
	.ena(\inst|nios2|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_slow_inst_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[13] .is_wysiwyg = "true";
defparam \inst|nios2|A_slow_inst_result[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N30
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[13]~66 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[26]~43_combout ),
	.datab(\inst|nios2|A_data_ram_ld16_data[13]~0_combout ),
	.datac(\inst|nios2|A_wr_data_unfiltered[15]~42_combout ),
	.datad(\inst|nios2|A_slow_inst_result [13]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[13]~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[13]~66 .lut_mask = 16'hAEA4;
defparam \inst|nios2|A_wr_data_unfiltered[13]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N14
cycloneive_lcell_comb \inst|nios2|A_rot~15 (
	.dataa(gnd),
	.datab(\inst|nios2|Mn_rot_step2 [13]),
	.datac(\inst|nios2|M_rot_rn [4]),
	.datad(\inst|nios2|Mn_rot_step2 [29]),
	.cin(gnd),
	.combout(\inst|nios2|A_rot~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_rot~15 .lut_mask = 16'hFC0C;
defparam \inst|nios2|A_rot~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N15
dffeas \inst|nios2|A_rot[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_rot~15_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot[13] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N8
cycloneive_lcell_comb \inst|nios2|E_rot_mask[5]~0 (
	.dataa(\inst|nios2|E_src2 [1]),
	.datab(\inst|nios2|E_ctrl_shift_rot_right~q ),
	.datac(\inst|nios2|E_src2 [2]),
	.datad(\inst|nios2|E_src2 [0]),
	.cin(gnd),
	.combout(\inst|nios2|E_rot_mask[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_rot_mask[5]~0 .lut_mask = 16'hE8E0;
defparam \inst|nios2|E_rot_mask[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N9
dffeas \inst|nios2|M_rot_mask[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_rot_mask[5]~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_mask [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_mask[5] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_mask[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y27_N19
dffeas \inst|nios2|A_rot_mask[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_rot_mask [5]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot_mask [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot_mask[5] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot_mask[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N18
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~30 (
	.dataa(gnd),
	.datab(\inst|nios2|A_rot_pass1~q ),
	.datac(\inst|nios2|A_rot_mask [5]),
	.datad(\inst|nios2|A_rot_sel_fill1~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~30 .lut_mask = 16'h3330;
defparam \inst|nios2|A_shift_rot_result~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N10
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~31 (
	.dataa(gnd),
	.datab(\inst|nios2|A_rot [13]),
	.datac(\inst|nios2|A_rot_fill_bit~q ),
	.datad(\inst|nios2|A_shift_rot_result~30_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~31 .lut_mask = 16'hF0CC;
defparam \inst|nios2|A_shift_rot_result~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N11
dffeas \inst|nios2|A_shift_rot_result[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_result~31_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result[13] .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_result[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N28
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[13]~67 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[15]~42_combout ),
	.datab(\inst|nios2|A_data_ram_ld_align_fill_bit~combout ),
	.datac(\inst|nios2|A_wr_data_unfiltered[13]~66_combout ),
	.datad(\inst|nios2|A_shift_rot_result [13]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[13]~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[13]~67 .lut_mask = 16'hF858;
defparam \inst|nios2|A_wr_data_unfiltered[13]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N12
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[13]~68 (
	.dataa(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datab(gnd),
	.datac(\inst|nios2|A_mul_result [13]),
	.datad(\inst|nios2|A_wr_data_unfiltered[13]~67_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[13]~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[13]~68 .lut_mask = 16'hF5A0;
defparam \inst|nios2|A_wr_data_unfiltered[13]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N13
dffeas \inst|nios2|W_wr_data[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_wr_data_unfiltered[14]~65_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_wr_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_wr_data[14] .is_wysiwyg = "true";
defparam \inst|nios2|W_wr_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N8
cycloneive_lcell_comb \inst|nios2|D_src2_reg[14]~35 (
	.dataa(\inst|nios2|D_src2_reg[14]~34_combout ),
	.datab(\inst|nios2|D_src2_reg[31]~5_combout ),
	.datac(\inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datad(\inst|nios2|W_wr_data [14]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[14]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[14]~35 .lut_mask = 16'hEA62;
defparam \inst|nios2|D_src2_reg[14]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N4
cycloneive_lcell_comb \inst|nios2|E_src2[14]~14 (
	.dataa(\inst|nios2|E_alu_result [14]),
	.datab(gnd),
	.datac(\inst|nios2|D_src2_hazard_E~combout ),
	.datad(\inst|nios2|D_src2_reg[14]~35_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_src2[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2[14]~14 .lut_mask = 16'hAFA0;
defparam \inst|nios2|E_src2[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N18
cycloneive_lcell_comb \inst|nios2|E_src2[14]~feeder (
	.dataa(gnd),
	.datab(\inst|nios2|E_src2[14]~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|E_src2[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2[14]~feeder .lut_mask = 16'hCCCC;
defparam \inst|nios2|E_src2[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N10
cycloneive_lcell_comb \inst|nios2|D_src2_imm[14]~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|D_ctrl_hi_imm16~q ),
	.datad(\inst|nios2|D_iw [20]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_imm[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_imm[14]~13 .lut_mask = 16'h0F00;
defparam \inst|nios2|D_src2_imm[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N19
dffeas \inst|nios2|E_src2[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2[14]~feeder_combout ),
	.asdata(\inst|nios2|D_src2_imm[14]~13_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2[14] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N15
dffeas \inst|nios2|M_src2[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src2 [14]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src2[14] .is_wysiwyg = "true";
defparam \inst|nios2|M_src2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N28
cycloneive_lcell_comb \inst|nios2|M_src2[30]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2 [30]),
	.cin(gnd),
	.combout(\inst|nios2|M_src2[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_src2[30]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_src2[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N29
dffeas \inst|nios2|M_src2[30] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_src2[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src2[30] .is_wysiwyg = "true";
defparam \inst|nios2|M_src2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N20
cycloneive_lcell_comb \inst|nios2|A_mul_src2_nxt[30]~30 (
	.dataa(\inst|nios2|A_mul_stall~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|M_src2 [30]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src2_nxt[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src2_nxt[30]~30 .lut_mask = 16'h5500;
defparam \inst|nios2|A_mul_src2_nxt[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N21
dffeas \inst|nios2|A_mul_src2[30] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_src2_nxt[30]~30_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_src2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_src2[30] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_src2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N14
cycloneive_lcell_comb \inst|nios2|A_mul_src2_nxt[14]~14 (
	.dataa(\inst|nios2|A_mul_stall~q ),
	.datab(gnd),
	.datac(\inst|nios2|M_src2 [14]),
	.datad(\inst|nios2|A_mul_src2 [30]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src2_nxt[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src2_nxt[14]~14 .lut_mask = 16'hFA50;
defparam \inst|nios2|A_mul_src2_nxt[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N0
cycloneive_lcell_comb \inst|nios2|A_mul_partial_prod[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT7 ),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_partial_prod[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[7]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_mul_partial_prod[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y30_N1
dffeas \inst|nios2|A_mul_partial_prod[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_partial_prod[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_partial_prod [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[7] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_partial_prod[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N9
dffeas \inst|nios2|A_mul_partial_prod[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT6 ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_partial_prod [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[6] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_partial_prod[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N8
cycloneive_lcell_comb \inst|nios2|A_mul_partial_prod[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT4 ),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_partial_prod[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_mul_partial_prod[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N9
dffeas \inst|nios2|A_mul_partial_prod[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_partial_prod[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_partial_prod [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[4] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_partial_prod[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y30_N17
dffeas \inst|nios2|A_mul_partial_prod[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT1 ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_partial_prod [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[1] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_partial_prod[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N0
cycloneive_lcell_comb \inst|nios2|A_mul_result[0]~32 (
	.dataa(\inst|nios2|A_mul_partial_prod [0]),
	.datab(\inst|nios2|A_mul_result [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_result[0]~32_combout ),
	.cout(\inst|nios2|A_mul_result[0]~33 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[0]~32 .lut_mask = 16'h6688;
defparam \inst|nios2|A_mul_result[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N0
cycloneive_lcell_comb \inst|nios2|A_mul_partial_prod[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~dataout ),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_partial_prod[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_mul_partial_prod[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N1
dffeas \inst|nios2|A_mul_partial_prod[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_partial_prod[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_partial_prod [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[0] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_partial_prod[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y30_N1
dffeas \inst|nios2|A_mul_result[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_result[0]~32_combout ),
	.asdata(\inst|nios2|A_mul_partial_prod [0]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|A_mul_stall_d3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[0] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_result[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N2
cycloneive_lcell_comb \inst|nios2|A_mul_result[1]~34 (
	.dataa(\inst|nios2|A_mul_result [1]),
	.datab(\inst|nios2|A_mul_partial_prod [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_result[0]~33 ),
	.combout(\inst|nios2|A_mul_result[1]~34_combout ),
	.cout(\inst|nios2|A_mul_result[1]~35 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[1]~34 .lut_mask = 16'h9617;
defparam \inst|nios2|A_mul_result[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N4
cycloneive_lcell_comb \inst|nios2|A_mul_result[2]~36 (
	.dataa(\inst|nios2|A_mul_partial_prod [2]),
	.datab(\inst|nios2|A_mul_result [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_result[1]~35 ),
	.combout(\inst|nios2|A_mul_result[2]~36_combout ),
	.cout(\inst|nios2|A_mul_result[2]~37 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[2]~36 .lut_mask = 16'h698E;
defparam \inst|nios2|A_mul_result[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y33_N25
dffeas \inst|nios2|A_mul_partial_prod[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT2 ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_partial_prod [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[2] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_partial_prod[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y30_N5
dffeas \inst|nios2|A_mul_result[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_result[2]~36_combout ),
	.asdata(\inst|nios2|A_mul_partial_prod [2]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|A_mul_stall_d3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[2] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_result[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N6
cycloneive_lcell_comb \inst|nios2|A_mul_result[3]~38 (
	.dataa(\inst|nios2|A_mul_partial_prod [3]),
	.datab(\inst|nios2|A_mul_result [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_result[2]~37 ),
	.combout(\inst|nios2|A_mul_result[3]~38_combout ),
	.cout(\inst|nios2|A_mul_result[3]~39 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[3]~38 .lut_mask = 16'h9617;
defparam \inst|nios2|A_mul_result[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y30_N17
dffeas \inst|nios2|A_mul_partial_prod[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT3 ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_partial_prod [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[3] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_partial_prod[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y30_N7
dffeas \inst|nios2|A_mul_result[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_result[3]~38_combout ),
	.asdata(\inst|nios2|A_mul_partial_prod [3]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|A_mul_stall_d3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[3] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_result[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N10
cycloneive_lcell_comb \inst|nios2|A_mul_result[5]~42 (
	.dataa(\inst|nios2|A_mul_partial_prod [5]),
	.datab(\inst|nios2|A_mul_result [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_result[4]~41 ),
	.combout(\inst|nios2|A_mul_result[5]~42_combout ),
	.cout(\inst|nios2|A_mul_result[5]~43 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[5]~42 .lut_mask = 16'h9617;
defparam \inst|nios2|A_mul_result[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N24
cycloneive_lcell_comb \inst|nios2|A_mul_partial_prod[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT5 ),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_partial_prod[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_mul_partial_prod[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y30_N25
dffeas \inst|nios2|A_mul_partial_prod[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_partial_prod[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_partial_prod [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[5] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_partial_prod[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y30_N11
dffeas \inst|nios2|A_mul_result[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_result[5]~42_combout ),
	.asdata(\inst|nios2|A_mul_partial_prod [5]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|A_mul_stall_d3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[5] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_result[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N12
cycloneive_lcell_comb \inst|nios2|A_mul_result[6]~44 (
	.dataa(\inst|nios2|A_mul_result [6]),
	.datab(\inst|nios2|A_mul_partial_prod [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_result[5]~43 ),
	.combout(\inst|nios2|A_mul_result[6]~44_combout ),
	.cout(\inst|nios2|A_mul_result[6]~45 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[6]~44 .lut_mask = 16'h698E;
defparam \inst|nios2|A_mul_result[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N16
cycloneive_lcell_comb \inst|nios2|A_mul_result[8]~48 (
	.dataa(\inst|nios2|A_mul_result [8]),
	.datab(\inst|nios2|A_mul_partial_prod [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_result[7]~47 ),
	.combout(\inst|nios2|A_mul_result[8]~48_combout ),
	.cout(\inst|nios2|A_mul_result[8]~49 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[8]~48 .lut_mask = 16'h698E;
defparam \inst|nios2|A_mul_result[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N18
cycloneive_lcell_comb \inst|nios2|A_mul_result[9]~50 (
	.dataa(\inst|nios2|A_mul_partial_prod [9]),
	.datab(\inst|nios2|A_mul_result [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_result[8]~49 ),
	.combout(\inst|nios2|A_mul_result[9]~50_combout ),
	.cout(\inst|nios2|A_mul_result[9]~51 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[9]~50 .lut_mask = 16'h9617;
defparam \inst|nios2|A_mul_result[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N0
cycloneive_lcell_comb \inst|nios2|A_mul_partial_prod[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT9 ),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_partial_prod[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[9]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_mul_partial_prod[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N1
dffeas \inst|nios2|A_mul_partial_prod[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_partial_prod[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_partial_prod [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[9] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_partial_prod[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y30_N19
dffeas \inst|nios2|A_mul_result[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_result[9]~50_combout ),
	.asdata(\inst|nios2|A_mul_partial_prod [9]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|A_mul_stall_d3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[9] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_result[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N20
cycloneive_lcell_comb \inst|nios2|A_mul_result[10]~52 (
	.dataa(\inst|nios2|A_mul_result [10]),
	.datab(\inst|nios2|A_mul_partial_prod [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_result[9]~51 ),
	.combout(\inst|nios2|A_mul_result[10]~52_combout ),
	.cout(\inst|nios2|A_mul_result[10]~53 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[10]~52 .lut_mask = 16'h698E;
defparam \inst|nios2|A_mul_result[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N22
cycloneive_lcell_comb \inst|nios2|A_mul_result[11]~54 (
	.dataa(\inst|nios2|A_mul_partial_prod [11]),
	.datab(\inst|nios2|A_mul_result [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_result[10]~53 ),
	.combout(\inst|nios2|A_mul_result[11]~54_combout ),
	.cout(\inst|nios2|A_mul_result[11]~55 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[11]~54 .lut_mask = 16'h9617;
defparam \inst|nios2|A_mul_result[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y32_N25
dffeas \inst|nios2|A_mul_partial_prod[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT11 ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_partial_prod [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[11] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_partial_prod[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y30_N23
dffeas \inst|nios2|A_mul_result[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_result[11]~54_combout ),
	.asdata(\inst|nios2|A_mul_partial_prod [11]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|A_mul_stall_d3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[11] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_result[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N24
cycloneive_lcell_comb \inst|nios2|A_mul_partial_prod[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT12 ),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_partial_prod[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[12]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_mul_partial_prod[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y30_N25
dffeas \inst|nios2|A_mul_partial_prod[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_partial_prod[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_partial_prod [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[12] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_partial_prod[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y30_N25
dffeas \inst|nios2|A_mul_result[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_result[12]~56_combout ),
	.asdata(\inst|nios2|A_mul_partial_prod [12]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|A_mul_stall_d3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[12] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_result[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N12
cycloneive_lcell_comb \inst|nios2|A_slow_inst_result[12]~12 (
	.dataa(\inst|nios2|d_readdata_d1 [28]),
	.datab(\inst|nios2|d_readdata_d1 [12]),
	.datac(gnd),
	.datad(\inst|nios2|A_ld_align_sh16~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_inst_result[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[12]~12 .lut_mask = 16'hAACC;
defparam \inst|nios2|A_slow_inst_result[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N13
dffeas \inst|nios2|A_slow_inst_result[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_slow_inst_result[12]~12_combout ),
	.asdata(\inst|nios2|A_slow_ld_data_fill_bit~combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_ld_align_byte1_fill~q ),
	.ena(\inst|nios2|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_slow_inst_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[12] .is_wysiwyg = "true";
defparam \inst|nios2|A_slow_inst_result[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N8
cycloneive_lcell_comb \inst|nios2|M_inst_result[28]~4 (
	.dataa(gnd),
	.datab(\inst|nios2|M_ctrl_mem~q ),
	.datac(\inst|nios2|M_alu_result [28]),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [28]),
	.cin(gnd),
	.combout(\inst|nios2|M_inst_result[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_inst_result[28]~4 .lut_mask = 16'hFC30;
defparam \inst|nios2|M_inst_result[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N9
dffeas \inst|nios2|A_inst_result[28] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_inst_result[28]~4_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|M_ctrl_rdctl_inst~q ),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_inst_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_inst_result[28] .is_wysiwyg = "true";
defparam \inst|nios2|A_inst_result[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N26
cycloneive_lcell_comb \inst|nios2|M_inst_result[12]~5 (
	.dataa(gnd),
	.datab(\inst|nios2|M_ctrl_mem~q ),
	.datac(\inst|nios2|M_alu_result [12]),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\inst|nios2|M_inst_result[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_inst_result[12]~5 .lut_mask = 16'hFC30;
defparam \inst|nios2|M_inst_result[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N27
dffeas \inst|nios2|A_inst_result[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_inst_result[12]~5_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|M_ctrl_rdctl_inst~q ),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_inst_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_inst_result[12] .is_wysiwyg = "true";
defparam \inst|nios2|A_inst_result[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N16
cycloneive_lcell_comb \inst|nios2|A_data_ram_ld16_data[12]~1 (
	.dataa(\inst|nios2|A_ld_align_sh16~q ),
	.datab(\inst|nios2|A_inst_result [28]),
	.datac(\inst|nios2|A_inst_result [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_data_ram_ld16_data[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_data_ram_ld16_data[12]~1 .lut_mask = 16'hD8D8;
defparam \inst|nios2|A_data_ram_ld16_data[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N20
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[12]~69 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[15]~42_combout ),
	.datab(\inst|nios2|A_wr_data_unfiltered[26]~43_combout ),
	.datac(\inst|nios2|A_slow_inst_result [12]),
	.datad(\inst|nios2|A_data_ram_ld16_data[12]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[12]~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[12]~69 .lut_mask = 16'hD9C8;
defparam \inst|nios2|A_wr_data_unfiltered[12]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N22
cycloneive_lcell_comb \inst|nios2|E_rot_mask[4]~1 (
	.dataa(\inst|nios2|E_src2 [1]),
	.datab(\inst|nios2|E_ctrl_shift_rot_right~q ),
	.datac(\inst|nios2|E_src2 [2]),
	.datad(\inst|nios2|E_src2 [0]),
	.cin(gnd),
	.combout(\inst|nios2|E_rot_mask[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_rot_mask[4]~1 .lut_mask = 16'hF0E0;
defparam \inst|nios2|E_rot_mask[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N23
dffeas \inst|nios2|M_rot_mask[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_rot_mask[4]~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_mask [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_mask[4] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_mask[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y27_N1
dffeas \inst|nios2|A_rot_mask[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_rot_mask [4]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot_mask [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot_mask[4] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot_mask[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N0
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~32 (
	.dataa(gnd),
	.datab(\inst|nios2|A_rot_pass1~q ),
	.datac(\inst|nios2|A_rot_mask [4]),
	.datad(\inst|nios2|A_rot_sel_fill1~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~32 .lut_mask = 16'h3330;
defparam \inst|nios2|A_shift_rot_result~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N4
cycloneive_lcell_comb \inst|nios2|Mn_rot_step2[28]~25 (
	.dataa(\inst|nios2|M_rot_step1 [28]),
	.datab(\inst|nios2|M_rot_step1 [24]),
	.datac(gnd),
	.datad(\inst|nios2|M_rot_rn [2]),
	.cin(gnd),
	.combout(\inst|nios2|Mn_rot_step2[28]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[28]~25 .lut_mask = 16'hCCAA;
defparam \inst|nios2|Mn_rot_step2[28]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N16
cycloneive_lcell_comb \inst|nios2|M_rot_step1[20]~3 (
	.dataa(\inst|nios2|E_src1 [19]),
	.datab(\inst|nios2|E_src1 [20]),
	.datac(gnd),
	.datad(\inst|nios2|Add8~3_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_rot_step1[20]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[20]~3 .lut_mask = 16'hAACC;
defparam \inst|nios2|M_rot_step1[20]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N14
cycloneive_lcell_comb \inst|nios2|M_rot_step1[18]~20 (
	.dataa(\inst|nios2|Add8~3_combout ),
	.datab(\inst|nios2|E_src1 [17]),
	.datac(gnd),
	.datad(\inst|nios2|E_src1 [18]),
	.cin(gnd),
	.combout(\inst|nios2|M_rot_step1[18]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[18]~20 .lut_mask = 16'hDD88;
defparam \inst|nios2|M_rot_step1[18]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N17
dffeas \inst|nios2|M_rot_step1[20] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_rot_step1[20]~3_combout ),
	.asdata(\inst|nios2|M_rot_step1[18]~20_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|Add8~5_combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_step1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[20] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_step1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N24
cycloneive_lcell_comb \inst|nios2|Mn_rot_step2[20]~9 (
	.dataa(\inst|nios2|M_rot_step1 [16]),
	.datab(\inst|nios2|M_rot_rn [2]),
	.datac(gnd),
	.datad(\inst|nios2|M_rot_step1 [20]),
	.cin(gnd),
	.combout(\inst|nios2|Mn_rot_step2[20]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[20]~9 .lut_mask = 16'hBB88;
defparam \inst|nios2|Mn_rot_step2[20]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N5
dffeas \inst|nios2|Mn_rot_step2[28] (
	.clk(!\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Mn_rot_step2[28]~25_combout ),
	.asdata(\inst|nios2|Mn_rot_step2[20]~9_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|M_rot_rn [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|Mn_rot_step2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[28] .is_wysiwyg = "true";
defparam \inst|nios2|Mn_rot_step2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N30
cycloneive_lcell_comb \inst|nios2|Mn_rot_step2[12]~24 (
	.dataa(\inst|nios2|M_rot_step1 [8]),
	.datab(\inst|nios2|M_rot_rn [2]),
	.datac(gnd),
	.datad(\inst|nios2|M_rot_step1 [12]),
	.cin(gnd),
	.combout(\inst|nios2|Mn_rot_step2[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[12]~24 .lut_mask = 16'hBB88;
defparam \inst|nios2|Mn_rot_step2[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N10
cycloneive_lcell_comb \inst|nios2|Mn_rot_step2[4]~8 (
	.dataa(\inst|nios2|M_rot_rn [2]),
	.datab(\inst|nios2|M_rot_step1 [0]),
	.datac(gnd),
	.datad(\inst|nios2|M_rot_step1 [4]),
	.cin(gnd),
	.combout(\inst|nios2|Mn_rot_step2[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[4]~8 .lut_mask = 16'hDD88;
defparam \inst|nios2|Mn_rot_step2[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N31
dffeas \inst|nios2|Mn_rot_step2[12] (
	.clk(!\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Mn_rot_step2[12]~24_combout ),
	.asdata(\inst|nios2|Mn_rot_step2[4]~8_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|M_rot_rn [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|Mn_rot_step2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[12] .is_wysiwyg = "true";
defparam \inst|nios2|Mn_rot_step2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N18
cycloneive_lcell_comb \inst|nios2|A_rot~16 (
	.dataa(gnd),
	.datab(\inst|nios2|M_rot_rn [4]),
	.datac(\inst|nios2|Mn_rot_step2 [28]),
	.datad(\inst|nios2|Mn_rot_step2 [12]),
	.cin(gnd),
	.combout(\inst|nios2|A_rot~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_rot~16 .lut_mask = 16'hF3C0;
defparam \inst|nios2|A_rot~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N19
dffeas \inst|nios2|A_rot[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_rot~16_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot[12] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N6
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~33 (
	.dataa(gnd),
	.datab(\inst|nios2|A_shift_rot_result~32_combout ),
	.datac(\inst|nios2|A_rot_fill_bit~q ),
	.datad(\inst|nios2|A_rot [12]),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~33 .lut_mask = 16'hF3C0;
defparam \inst|nios2|A_shift_rot_result~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N7
dffeas \inst|nios2|A_shift_rot_result[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_result~33_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result[12] .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_result[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N16
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[12]~70 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[15]~42_combout ),
	.datab(\inst|nios2|A_wr_data_unfiltered[12]~69_combout ),
	.datac(\inst|nios2|A_data_ram_ld_align_fill_bit~combout ),
	.datad(\inst|nios2|A_shift_rot_result [12]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[12]~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[12]~70 .lut_mask = 16'hEC64;
defparam \inst|nios2|A_wr_data_unfiltered[12]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N8
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[12]~71 (
	.dataa(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datab(gnd),
	.datac(\inst|nios2|A_mul_result [12]),
	.datad(\inst|nios2|A_wr_data_unfiltered[12]~70_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[12]~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[12]~71 .lut_mask = 16'hF5A0;
defparam \inst|nios2|A_wr_data_unfiltered[12]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N9
dffeas \inst|nios2|W_wr_data[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_wr_data_unfiltered[12]~71_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_wr_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_wr_data[12] .is_wysiwyg = "true";
defparam \inst|nios2|W_wr_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N12
cycloneive_lcell_comb \inst|nios2|D_src2_reg[12]~39 (
	.dataa(\inst|nios2|D_src2_reg[12]~38_combout ),
	.datab(\inst|nios2|W_wr_data [12]),
	.datac(\inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.datad(\inst|nios2|D_src2_reg[31]~5_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[12]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[12]~39 .lut_mask = 16'hD8AA;
defparam \inst|nios2|D_src2_reg[12]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N18
cycloneive_lcell_comb \inst|nios2|E_src2[12]~12 (
	.dataa(\inst|nios2|D_src2_hazard_E~combout ),
	.datab(\inst|nios2|E_alu_result [12]),
	.datac(gnd),
	.datad(\inst|nios2|D_src2_reg[12]~39_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_src2[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2[12]~12 .lut_mask = 16'hDD88;
defparam \inst|nios2|E_src2[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N24
cycloneive_lcell_comb \inst|nios2|E_src2[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2[12]~12_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_src2[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2[12]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|E_src2[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N30
cycloneive_lcell_comb \inst|nios2|D_src2_imm[12]~15 (
	.dataa(\inst|nios2|D_iw [18]),
	.datab(gnd),
	.datac(\inst|nios2|D_ctrl_hi_imm16~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_imm[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_imm[12]~15 .lut_mask = 16'h0A0A;
defparam \inst|nios2|D_src2_imm[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N25
dffeas \inst|nios2|E_src2[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2[12]~feeder_combout ),
	.asdata(\inst|nios2|D_src2_imm[12]~15_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2[12] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N9
dffeas \inst|nios2|M_src2[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src2 [12]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src2[12] .is_wysiwyg = "true";
defparam \inst|nios2|M_src2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N30
cycloneive_lcell_comb \inst|nios2|M_src2[28]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2 [28]),
	.cin(gnd),
	.combout(\inst|nios2|M_src2[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_src2[28]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_src2[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N31
dffeas \inst|nios2|M_src2[28] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_src2[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src2[28] .is_wysiwyg = "true";
defparam \inst|nios2|M_src2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N6
cycloneive_lcell_comb \inst|nios2|A_mul_src2_nxt[28]~28 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|A_mul_stall~q ),
	.datad(\inst|nios2|M_src2 [28]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src2_nxt[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src2_nxt[28]~28 .lut_mask = 16'h0F00;
defparam \inst|nios2|A_mul_src2_nxt[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N7
dffeas \inst|nios2|A_mul_src2[28] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_src2_nxt[28]~28_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_src2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_src2[28] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_src2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N8
cycloneive_lcell_comb \inst|nios2|A_mul_src2_nxt[12]~12 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(\inst|nios2|M_src2 [12]),
	.datad(\inst|nios2|A_mul_src2 [28]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src2_nxt[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src2_nxt[12]~12 .lut_mask = 16'hFC30;
defparam \inst|nios2|A_mul_src2_nxt[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N24
cycloneive_lcell_comb \inst|nios2|A_mul_partial_prod[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT10 ),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_partial_prod[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[10]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_mul_partial_prod[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y32_N25
dffeas \inst|nios2|A_mul_partial_prod[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_partial_prod[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_partial_prod [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[10] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_partial_prod[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y30_N21
dffeas \inst|nios2|A_mul_result[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_result[10]~52_combout ),
	.asdata(\inst|nios2|A_mul_partial_prod [10]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|A_mul_stall_d3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[10] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_result[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y26_N21
dffeas \inst|nios2|A_slow_inst_result[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_slow_inst_result[10]~10_combout ),
	.asdata(\inst|nios2|A_slow_ld_data_fill_bit~combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_ld_align_byte1_fill~q ),
	.ena(\inst|nios2|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_slow_inst_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[10] .is_wysiwyg = "true";
defparam \inst|nios2|A_slow_inst_result[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N24
cycloneive_lcell_comb \inst|nios2|M_inst_result[26]~12 (
	.dataa(\inst|nios2|M_alu_result [26]),
	.datab(gnd),
	.datac(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [26]),
	.datad(\inst|nios2|M_ctrl_mem~q ),
	.cin(gnd),
	.combout(\inst|nios2|M_inst_result[26]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_inst_result[26]~12 .lut_mask = 16'hF0AA;
defparam \inst|nios2|M_inst_result[26]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N25
dffeas \inst|nios2|A_inst_result[26] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_inst_result[26]~12_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|M_ctrl_rdctl_inst~q ),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_inst_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_inst_result[26] .is_wysiwyg = "true";
defparam \inst|nios2|A_inst_result[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N18
cycloneive_lcell_comb \inst|nios2|M_inst_result[10]~13 (
	.dataa(gnd),
	.datab(\inst|nios2|M_alu_result [10]),
	.datac(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [10]),
	.datad(\inst|nios2|M_ctrl_mem~q ),
	.cin(gnd),
	.combout(\inst|nios2|M_inst_result[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_inst_result[10]~13 .lut_mask = 16'hF0CC;
defparam \inst|nios2|M_inst_result[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N19
dffeas \inst|nios2|A_inst_result[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_inst_result[10]~13_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|M_ctrl_rdctl_inst~q ),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_inst_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_inst_result[10] .is_wysiwyg = "true";
defparam \inst|nios2|A_inst_result[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N26
cycloneive_lcell_comb \inst|nios2|A_data_ram_ld16_data[10]~3 (
	.dataa(\inst|nios2|A_ld_align_sh16~q ),
	.datab(\inst|nios2|A_inst_result [26]),
	.datac(gnd),
	.datad(\inst|nios2|A_inst_result [10]),
	.cin(gnd),
	.combout(\inst|nios2|A_data_ram_ld16_data[10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_data_ram_ld16_data[10]~3 .lut_mask = 16'hDD88;
defparam \inst|nios2|A_data_ram_ld16_data[10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N8
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[10]~50 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[15]~42_combout ),
	.datab(\inst|nios2|A_wr_data_unfiltered[26]~43_combout ),
	.datac(\inst|nios2|A_slow_inst_result [10]),
	.datad(\inst|nios2|A_data_ram_ld16_data[10]~3_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[10]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[10]~50 .lut_mask = 16'hD9C8;
defparam \inst|nios2|A_wr_data_unfiltered[10]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N4
cycloneive_lcell_comb \inst|nios2|E_rot_mask[2]~3 (
	.dataa(\inst|nios2|E_src2 [1]),
	.datab(\inst|nios2|E_ctrl_shift_rot_right~q ),
	.datac(\inst|nios2|E_src2 [2]),
	.datad(\inst|nios2|E_src2 [0]),
	.cin(gnd),
	.combout(\inst|nios2|E_rot_mask[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_rot_mask[2]~3 .lut_mask = 16'hB2B0;
defparam \inst|nios2|E_rot_mask[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N5
dffeas \inst|nios2|M_rot_mask[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_rot_mask[2]~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_mask [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_mask[2] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_mask[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y27_N17
dffeas \inst|nios2|A_rot_mask[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_rot_mask [2]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot_mask [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot_mask[2] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot_mask[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N18
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~20 (
	.dataa(gnd),
	.datab(\inst|nios2|A_rot_sel_fill1~q ),
	.datac(\inst|nios2|A_rot_mask [2]),
	.datad(\inst|nios2|A_rot_pass1~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~20 .lut_mask = 16'h00FC;
defparam \inst|nios2|A_shift_rot_result~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N19
dffeas \inst|nios2|M_rot_step1[22] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_rot_step1[22]~19_combout ),
	.asdata(\inst|nios2|M_rot_step1[20]~3_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|Add8~5_combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_step1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[22] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_step1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N20
cycloneive_lcell_comb \inst|nios2|Mn_rot_step2[26]~21 (
	.dataa(\inst|nios2|M_rot_step1 [26]),
	.datab(\inst|nios2|M_rot_step1 [22]),
	.datac(gnd),
	.datad(\inst|nios2|M_rot_rn [2]),
	.cin(gnd),
	.combout(\inst|nios2|Mn_rot_step2[26]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[26]~21 .lut_mask = 16'hCCAA;
defparam \inst|nios2|Mn_rot_step2[26]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N24
cycloneive_lcell_comb \inst|nios2|M_rot_step1[14]~21 (
	.dataa(\inst|nios2|E_src1 [13]),
	.datab(\inst|nios2|E_src1 [14]),
	.datac(gnd),
	.datad(\inst|nios2|Add8~3_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_rot_step1[14]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[14]~21 .lut_mask = 16'hAACC;
defparam \inst|nios2|M_rot_step1[14]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N25
dffeas \inst|nios2|M_rot_step1[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_rot_step1[14]~21_combout ),
	.asdata(\inst|nios2|M_rot_step1[12]~5_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|Add8~5_combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_step1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[14] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_step1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N12
cycloneive_lcell_comb \inst|nios2|Mn_rot_step2[18]~5 (
	.dataa(\inst|nios2|M_rot_step1 [18]),
	.datab(\inst|nios2|M_rot_step1 [14]),
	.datac(gnd),
	.datad(\inst|nios2|M_rot_rn [2]),
	.cin(gnd),
	.combout(\inst|nios2|Mn_rot_step2[18]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[18]~5 .lut_mask = 16'hCCAA;
defparam \inst|nios2|Mn_rot_step2[18]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N21
dffeas \inst|nios2|Mn_rot_step2[26] (
	.clk(!\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Mn_rot_step2[26]~21_combout ),
	.asdata(\inst|nios2|Mn_rot_step2[18]~5_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|M_rot_rn [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|Mn_rot_step2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[26] .is_wysiwyg = "true";
defparam \inst|nios2|Mn_rot_step2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N24
cycloneive_lcell_comb \inst|nios2|A_rot~10 (
	.dataa(\inst|nios2|Mn_rot_step2 [10]),
	.datab(gnd),
	.datac(\inst|nios2|M_rot_rn [4]),
	.datad(\inst|nios2|Mn_rot_step2 [26]),
	.cin(gnd),
	.combout(\inst|nios2|A_rot~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_rot~10 .lut_mask = 16'hFA0A;
defparam \inst|nios2|A_rot~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N25
dffeas \inst|nios2|A_rot[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_rot~10_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot[10] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N2
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~21 (
	.dataa(gnd),
	.datab(\inst|nios2|A_shift_rot_result~20_combout ),
	.datac(\inst|nios2|A_rot_fill_bit~q ),
	.datad(\inst|nios2|A_rot [10]),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~21 .lut_mask = 16'hF3C0;
defparam \inst|nios2|A_shift_rot_result~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N3
dffeas \inst|nios2|A_shift_rot_result[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_result~21_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result[10] .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_result[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N4
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[10]~51 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[15]~42_combout ),
	.datab(\inst|nios2|A_wr_data_unfiltered[10]~50_combout ),
	.datac(\inst|nios2|A_data_ram_ld_align_fill_bit~combout ),
	.datad(\inst|nios2|A_shift_rot_result [10]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[10]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[10]~51 .lut_mask = 16'hEC64;
defparam \inst|nios2|A_wr_data_unfiltered[10]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N14
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[10]~52 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_result [10]),
	.datac(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datad(\inst|nios2|A_wr_data_unfiltered[10]~51_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[10]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[10]~52 .lut_mask = 16'hCFC0;
defparam \inst|nios2|A_wr_data_unfiltered[10]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N8
cycloneive_lcell_comb \inst|nios2|D_src1_reg[22]~82 (
	.dataa(\inst|nios2|E_src1[11]~1_combout ),
	.datab(\inst|nios2|W_wr_data [22]),
	.datac(\inst|nios2|D_src1_reg[22]~81_combout ),
	.datad(\inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[22]~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[22]~82 .lut_mask = 16'hDAD0;
defparam \inst|nios2|D_src1_reg[22]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N20
cycloneive_lcell_comb \inst|nios2|D_src1_reg[22]~83 (
	.dataa(\inst|nios2|E_regnum_a_cmp_D~q ),
	.datab(\inst|nios2|E_alu_result [22]),
	.datac(\inst|nios2|D_src1_reg[22]~82_combout ),
	.datad(\inst|nios2|D_ctrl_a_not_src~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[22]~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[22]~83 .lut_mask = 16'hF0D8;
defparam \inst|nios2|D_src1_reg[22]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N21
dffeas \inst|nios2|E_src1[22] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src1_reg[22]~83_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src1[22] .is_wysiwyg = "true";
defparam \inst|nios2|E_src1[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N19
dffeas \inst|nios2|M_src1[22] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src1 [22]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src1[22] .is_wysiwyg = "true";
defparam \inst|nios2|M_src1[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N23
dffeas \inst|nios2|A_mul_src1[6]~_Duplicate_1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_src1_nxt[6]~6_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_src1[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_src1[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_src1[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N18
cycloneive_lcell_comb \inst|nios2|A_mul_src1_nxt[22]~22 (
	.dataa(\inst|nios2|A_mul_stall~q ),
	.datab(gnd),
	.datac(\inst|nios2|M_src1 [22]),
	.datad(\inst|nios2|A_mul_src1[6]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src1_nxt[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src1_nxt[22]~22 .lut_mask = 16'hFA50;
defparam \inst|nios2|A_mul_src1_nxt[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N23
dffeas \inst|nios2|M_src1[23] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src1 [23]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src1[23] .is_wysiwyg = "true";
defparam \inst|nios2|M_src1[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N19
dffeas \inst|nios2|A_mul_src1[7]~_Duplicate_1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_src1_nxt[7]~7_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_src1[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_src1[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_src1[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N22
cycloneive_lcell_comb \inst|nios2|A_mul_src1_nxt[23]~23 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(\inst|nios2|M_src1 [23]),
	.datad(\inst|nios2|A_mul_src1[7]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src1_nxt[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src1_nxt[23]~23 .lut_mask = 16'hFC30;
defparam \inst|nios2|A_mul_src1_nxt[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N25
dffeas \inst|nios2|M_src1[24] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src1 [24]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src1[24] .is_wysiwyg = "true";
defparam \inst|nios2|M_src1[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N29
dffeas \inst|nios2|A_mul_src1[8]~_Duplicate_1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_src1_nxt[8]~8_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_src1[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_src1[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_src1[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N24
cycloneive_lcell_comb \inst|nios2|A_mul_src1_nxt[24]~24 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(\inst|nios2|M_src1 [24]),
	.datad(\inst|nios2|A_mul_src1[8]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src1_nxt[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src1_nxt[24]~24 .lut_mask = 16'hFC30;
defparam \inst|nios2|A_mul_src1_nxt[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N13
dffeas \inst|nios2|M_src1[25] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src1 [25]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src1[25] .is_wysiwyg = "true";
defparam \inst|nios2|M_src1[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N21
dffeas \inst|nios2|A_mul_src1[9]~_Duplicate_1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_src1_nxt[9]~9_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_src1[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_src1[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_src1[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N12
cycloneive_lcell_comb \inst|nios2|A_mul_src1_nxt[25]~25 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(\inst|nios2|M_src1 [25]),
	.datad(\inst|nios2|A_mul_src1[9]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src1_nxt[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src1_nxt[25]~25 .lut_mask = 16'hFC30;
defparam \inst|nios2|A_mul_src1_nxt[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N11
dffeas \inst|nios2|M_src1[26] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src1 [26]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src1[26] .is_wysiwyg = "true";
defparam \inst|nios2|M_src1[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N15
dffeas \inst|nios2|A_mul_src1[10]~_Duplicate_1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_src1_nxt[10]~10_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_src1[10]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_src1[10]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_src1[10]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N10
cycloneive_lcell_comb \inst|nios2|A_mul_src1_nxt[26]~26 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(\inst|nios2|M_src1 [26]),
	.datad(\inst|nios2|A_mul_src1[10]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src1_nxt[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src1_nxt[26]~26 .lut_mask = 16'hFC30;
defparam \inst|nios2|A_mul_src1_nxt[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N5
dffeas \inst|nios2|M_src1[27] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src1 [27]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src1[27] .is_wysiwyg = "true";
defparam \inst|nios2|M_src1[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N1
dffeas \inst|nios2|A_mul_src1[11]~_Duplicate_1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_src1_nxt[11]~11_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_src1[11]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_src1[11]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_src1[11]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N4
cycloneive_lcell_comb \inst|nios2|A_mul_src1_nxt[27]~27 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(\inst|nios2|M_src1 [27]),
	.datad(\inst|nios2|A_mul_src1[11]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src1_nxt[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src1_nxt[27]~27 .lut_mask = 16'hFC30;
defparam \inst|nios2|A_mul_src1_nxt[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N31
dffeas \inst|nios2|M_src1[28] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src1 [28]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src1[28] .is_wysiwyg = "true";
defparam \inst|nios2|M_src1[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N3
dffeas \inst|nios2|A_mul_src1[12]~_Duplicate_1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_src1_nxt[12]~12_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_src1[12]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_src1[12]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_src1[12]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N30
cycloneive_lcell_comb \inst|nios2|A_mul_src1_nxt[28]~28 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(\inst|nios2|M_src1 [28]),
	.datad(\inst|nios2|A_mul_src1[12]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src1_nxt[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src1_nxt[28]~28 .lut_mask = 16'hFC30;
defparam \inst|nios2|A_mul_src1_nxt[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N29
dffeas \inst|nios2|M_src1[29] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src1 [29]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src1[29] .is_wysiwyg = "true";
defparam \inst|nios2|M_src1[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N13
dffeas \inst|nios2|A_mul_src1[13]~_Duplicate_1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_src1_nxt[13]~13_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_src1[13]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_src1[13]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_src1[13]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N28
cycloneive_lcell_comb \inst|nios2|A_mul_src1_nxt[29]~29 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(\inst|nios2|M_src1 [29]),
	.datad(\inst|nios2|A_mul_src1[13]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src1_nxt[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src1_nxt[29]~29 .lut_mask = 16'hFC30;
defparam \inst|nios2|A_mul_src1_nxt[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N15
dffeas \inst|nios2|M_src1[30] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src1 [30]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src1[30] .is_wysiwyg = "true";
defparam \inst|nios2|M_src1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N14
cycloneive_lcell_comb \inst|nios2|A_mul_src1_nxt[30]~30 (
	.dataa(\inst|nios2|A_mul_src1[14]~_Duplicate_1_q ),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(\inst|nios2|M_src1 [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src1_nxt[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src1_nxt[30]~30 .lut_mask = 16'hB8B8;
defparam \inst|nios2|A_mul_src1_nxt[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N9
dffeas \inst|nios2|M_src1[31] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src1 [31]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src1[31] .is_wysiwyg = "true";
defparam \inst|nios2|M_src1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N8
cycloneive_lcell_comb \inst|nios2|A_mul_src1_nxt[31]~31 (
	.dataa(\inst|nios2|A_mul_src1[15]~_Duplicate_1_q ),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(\inst|nios2|M_src1 [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src1_nxt[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src1_nxt[31]~31 .lut_mask = 16'hB8B8;
defparam \inst|nios2|A_mul_src1_nxt[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X31_Y25_N0
cycloneive_mac_mult \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2 (
	.signa(gnd),
	.signb(gnd),
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.ena(vcc),
	.dataa({\inst|nios2|A_mul_src1_nxt[31]~31_combout ,\inst|nios2|A_mul_src1_nxt[30]~30_combout ,\inst|nios2|A_mul_src1_nxt[29]~29_combout ,\inst|nios2|A_mul_src1_nxt[28]~28_combout ,\inst|nios2|A_mul_src1_nxt[27]~27_combout ,\inst|nios2|A_mul_src1_nxt[26]~26_combout ,
\inst|nios2|A_mul_src1_nxt[25]~25_combout ,\inst|nios2|A_mul_src1_nxt[24]~24_combout ,\inst|nios2|A_mul_src1_nxt[23]~23_combout ,\inst|nios2|A_mul_src1_nxt[22]~22_combout ,\inst|nios2|A_mul_src1_nxt[21]~21_combout ,\inst|nios2|A_mul_src1_nxt[20]~20_combout ,
\inst|nios2|A_mul_src1_nxt[19]~19_combout ,\inst|nios2|A_mul_src1_nxt[18]~18_combout ,\inst|nios2|A_mul_src1_nxt[17]~17_combout ,\inst|nios2|A_mul_src1_nxt[16]~16_combout ,gnd,gnd}),
	.datab({\inst|nios2|A_mul_src2_nxt[15]~15_combout ,\inst|nios2|A_mul_src2_nxt[14]~14_combout ,\inst|nios2|A_mul_src2_nxt[13]~13_combout ,\inst|nios2|A_mul_src2_nxt[12]~12_combout ,\inst|nios2|A_mul_src2_nxt[11]~11_combout ,\inst|nios2|A_mul_src2_nxt[10]~10_combout ,
\inst|nios2|A_mul_src2_nxt[9]~9_combout ,\inst|nios2|A_mul_src2_nxt[8]~8_combout ,\inst|nios2|A_mul_src2_nxt[7]~7_combout ,\inst|nios2|A_mul_src2_nxt[6]~6_combout ,\inst|nios2|A_mul_src2_nxt[5]~5_combout ,\inst|nios2|A_mul_src2_nxt[4]~4_combout ,
\inst|nios2|A_mul_src2_nxt[3]~3_combout ,\inst|nios2|A_mul_src2_nxt[2]~2_combout ,\inst|nios2|A_mul_src2_nxt[1]~1_combout ,\inst|nios2|A_mul_src2_nxt[0]~0_combout ,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus ));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2 .dataa_clock = "0";
defparam \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2 .dataa_width = 18;
defparam \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2 .datab_clock = "0";
defparam \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2 .datab_width = 18;
defparam \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2 .signa_clock = "none";
defparam \inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N0
cycloneive_lcell_comb \inst|nios2|A_mul_partial_prod[16]~16 (
	.dataa(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~dataout ),
	.datab(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_partial_prod[16]~16_combout ),
	.cout(\inst|nios2|A_mul_partial_prod[16]~17 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[16]~16 .lut_mask = 16'h6688;
defparam \inst|nios2|A_mul_partial_prod[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N2
cycloneive_lcell_comb \inst|nios2|A_mul_partial_prod[17]~18 (
	.dataa(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT17 ),
	.datab(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_partial_prod[16]~17 ),
	.combout(\inst|nios2|A_mul_partial_prod[17]~18_combout ),
	.cout(\inst|nios2|A_mul_partial_prod[17]~19 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[17]~18 .lut_mask = 16'h9617;
defparam \inst|nios2|A_mul_partial_prod[17]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N4
cycloneive_lcell_comb \inst|nios2|A_mul_partial_prod[18]~20 (
	.dataa(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT2 ),
	.datab(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_partial_prod[17]~19 ),
	.combout(\inst|nios2|A_mul_partial_prod[18]~20_combout ),
	.cout(\inst|nios2|A_mul_partial_prod[18]~21 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[18]~20 .lut_mask = 16'h698E;
defparam \inst|nios2|A_mul_partial_prod[18]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N6
cycloneive_lcell_comb \inst|nios2|A_mul_partial_prod[19]~22 (
	.dataa(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT19 ),
	.datab(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_partial_prod[18]~21 ),
	.combout(\inst|nios2|A_mul_partial_prod[19]~22_combout ),
	.cout(\inst|nios2|A_mul_partial_prod[19]~23 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[19]~22 .lut_mask = 16'h9617;
defparam \inst|nios2|A_mul_partial_prod[19]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N8
cycloneive_lcell_comb \inst|nios2|A_mul_partial_prod[20]~24 (
	.dataa(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT20 ),
	.datab(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_partial_prod[19]~23 ),
	.combout(\inst|nios2|A_mul_partial_prod[20]~24_combout ),
	.cout(\inst|nios2|A_mul_partial_prod[20]~25 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[20]~24 .lut_mask = 16'h698E;
defparam \inst|nios2|A_mul_partial_prod[20]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N10
cycloneive_lcell_comb \inst|nios2|A_mul_partial_prod[21]~26 (
	.dataa(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT21 ),
	.datab(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_partial_prod[20]~25 ),
	.combout(\inst|nios2|A_mul_partial_prod[21]~26_combout ),
	.cout(\inst|nios2|A_mul_partial_prod[21]~27 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[21]~26 .lut_mask = 16'h9617;
defparam \inst|nios2|A_mul_partial_prod[21]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N12
cycloneive_lcell_comb \inst|nios2|A_mul_partial_prod[22]~28 (
	.dataa(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT6 ),
	.datab(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_partial_prod[21]~27 ),
	.combout(\inst|nios2|A_mul_partial_prod[22]~28_combout ),
	.cout(\inst|nios2|A_mul_partial_prod[22]~29 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[22]~28 .lut_mask = 16'h698E;
defparam \inst|nios2|A_mul_partial_prod[22]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N14
cycloneive_lcell_comb \inst|nios2|A_mul_partial_prod[23]~30 (
	.dataa(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT7 ),
	.datab(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_partial_prod[22]~29 ),
	.combout(\inst|nios2|A_mul_partial_prod[23]~30_combout ),
	.cout(\inst|nios2|A_mul_partial_prod[23]~31 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[23]~30 .lut_mask = 16'h9617;
defparam \inst|nios2|A_mul_partial_prod[23]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N16
cycloneive_lcell_comb \inst|nios2|A_mul_partial_prod[24]~32 (
	.dataa(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT24 ),
	.datab(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_partial_prod[23]~31 ),
	.combout(\inst|nios2|A_mul_partial_prod[24]~32_combout ),
	.cout(\inst|nios2|A_mul_partial_prod[24]~33 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[24]~32 .lut_mask = 16'h698E;
defparam \inst|nios2|A_mul_partial_prod[24]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N18
cycloneive_lcell_comb \inst|nios2|A_mul_partial_prod[25]~34 (
	.dataa(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT9 ),
	.datab(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_partial_prod[24]~33 ),
	.combout(\inst|nios2|A_mul_partial_prod[25]~34_combout ),
	.cout(\inst|nios2|A_mul_partial_prod[25]~35 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[25]~34 .lut_mask = 16'h9617;
defparam \inst|nios2|A_mul_partial_prod[25]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N20
cycloneive_lcell_comb \inst|nios2|A_mul_partial_prod[26]~36 (
	.dataa(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT10 ),
	.datab(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_partial_prod[25]~35 ),
	.combout(\inst|nios2|A_mul_partial_prod[26]~36_combout ),
	.cout(\inst|nios2|A_mul_partial_prod[26]~37 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[26]~36 .lut_mask = 16'h698E;
defparam \inst|nios2|A_mul_partial_prod[26]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N22
cycloneive_lcell_comb \inst|nios2|A_mul_partial_prod[27]~38 (
	.dataa(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT11 ),
	.datab(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_partial_prod[26]~37 ),
	.combout(\inst|nios2|A_mul_partial_prod[27]~38_combout ),
	.cout(\inst|nios2|A_mul_partial_prod[27]~39 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[27]~38 .lut_mask = 16'h9617;
defparam \inst|nios2|A_mul_partial_prod[27]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N24
cycloneive_lcell_comb \inst|nios2|A_mul_partial_prod[28]~40 (
	.dataa(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT12 ),
	.datab(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_partial_prod[27]~39 ),
	.combout(\inst|nios2|A_mul_partial_prod[28]~40_combout ),
	.cout(\inst|nios2|A_mul_partial_prod[28]~41 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[28]~40 .lut_mask = 16'h698E;
defparam \inst|nios2|A_mul_partial_prod[28]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N26
cycloneive_lcell_comb \inst|nios2|A_mul_partial_prod[29]~42 (
	.dataa(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT29 ),
	.datab(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_partial_prod[28]~41 ),
	.combout(\inst|nios2|A_mul_partial_prod[29]~42_combout ),
	.cout(\inst|nios2|A_mul_partial_prod[29]~43 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[29]~42 .lut_mask = 16'h9617;
defparam \inst|nios2|A_mul_partial_prod[29]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y29_N27
dffeas \inst|nios2|A_mul_partial_prod[29] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_partial_prod[29]~42_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_partial_prod [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[29] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_partial_prod[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y29_N27
dffeas \inst|nios2|A_mul_result[29] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_result[29]~90_combout ),
	.asdata(\inst|nios2|A_mul_partial_prod [29]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|A_mul_stall_d3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[29] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_result[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N28
cycloneive_lcell_comb \inst|nios2|A_mul_result[30]~92 (
	.dataa(\inst|nios2|A_mul_partial_prod [30]),
	.datab(\inst|nios2|A_mul_result [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_result[29]~91 ),
	.combout(\inst|nios2|A_mul_result[30]~92_combout ),
	.cout(\inst|nios2|A_mul_result[30]~93 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[30]~92 .lut_mask = 16'h698E;
defparam \inst|nios2|A_mul_result[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N28
cycloneive_lcell_comb \inst|nios2|A_mul_partial_prod[30]~44 (
	.dataa(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT14 ),
	.datab(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_partial_prod[29]~43 ),
	.combout(\inst|nios2|A_mul_partial_prod[30]~44_combout ),
	.cout(\inst|nios2|A_mul_partial_prod[30]~45 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[30]~44 .lut_mask = 16'h698E;
defparam \inst|nios2|A_mul_partial_prod[30]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y29_N29
dffeas \inst|nios2|A_mul_partial_prod[30] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_partial_prod[30]~44_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_partial_prod [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[30] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_partial_prod[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y29_N29
dffeas \inst|nios2|A_mul_result[30] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_result[30]~92_combout ),
	.asdata(\inst|nios2|A_mul_partial_prod [30]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|A_mul_stall_d3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[30] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_result[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N30
cycloneive_lcell_comb \inst|nios2|A_mul_result[31]~94 (
	.dataa(\inst|nios2|A_mul_partial_prod [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|A_mul_result [31]),
	.cin(\inst|nios2|A_mul_result[30]~93 ),
	.combout(\inst|nios2|A_mul_result[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_result[31]~94 .lut_mask = 16'hA55A;
defparam \inst|nios2|A_mul_result[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N30
cycloneive_lcell_comb \inst|nios2|A_mul_partial_prod[31]~46 (
	.dataa(gnd),
	.datab(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT15 ),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT31 ),
	.cin(\inst|nios2|A_mul_partial_prod[30]~45 ),
	.combout(\inst|nios2|A_mul_partial_prod[31]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[31]~46 .lut_mask = 16'hC33C;
defparam \inst|nios2|A_mul_partial_prod[31]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y29_N31
dffeas \inst|nios2|A_mul_partial_prod[31] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_partial_prod[31]~46_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_partial_prod [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[31] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_partial_prod[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y29_N31
dffeas \inst|nios2|A_mul_result[31] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_result[31]~94_combout ),
	.asdata(\inst|nios2|A_mul_partial_prod [31]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|A_mul_stall_d3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[31] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_result[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N6
cycloneive_lcell_comb \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[7]~0 (
	.dataa(\inst|nios2|A_ctrl_ld_signed~q ),
	.datab(\inst|nios2|d_readdata_d1 [31]),
	.datac(\inst|nios2|A_slow_ld_data_sign_bit~2_combout ),
	.datad(\inst|nios2|A_ld_align_byte2_byte3_fill~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_ld_byte3_data_aligned_nxt[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[7]~0 .lut_mask = 16'hA0CC;
defparam \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N7
dffeas \inst|nios2|A_slow_inst_result[31] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_slow_ld_byte3_data_aligned_nxt[7]~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_slow_inst_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[31] .is_wysiwyg = "true";
defparam \inst|nios2|A_slow_inst_result[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N0
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[31]~75 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[26]~53_combout ),
	.datab(\inst|nios2|A_wr_data_unfiltered[26]~43_combout ),
	.datac(\inst|nios2|A_inst_result [31]),
	.datad(\inst|nios2|A_slow_inst_result [31]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[31]~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[31]~75 .lut_mask = 16'hDC98;
defparam \inst|nios2|A_wr_data_unfiltered[31]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N8
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~36 (
	.dataa(\inst|nios2|A_rot_mask [7]),
	.datab(gnd),
	.datac(\inst|nios2|A_rot_sel_fill3~q ),
	.datad(\inst|nios2|A_rot_pass3~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~36 .lut_mask = 16'h00FA;
defparam \inst|nios2|A_shift_rot_result~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N20
cycloneive_lcell_comb \inst|nios2|A_rot~18 (
	.dataa(\inst|nios2|M_rot_rn [4]),
	.datab(\inst|nios2|Mn_rot_step2 [31]),
	.datac(gnd),
	.datad(\inst|nios2|Mn_rot_step2 [15]),
	.cin(gnd),
	.combout(\inst|nios2|A_rot~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_rot~18 .lut_mask = 16'hEE44;
defparam \inst|nios2|A_rot~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N21
dffeas \inst|nios2|A_rot[31] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_rot~18_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot[31] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N2
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~37 (
	.dataa(gnd),
	.datab(\inst|nios2|A_shift_rot_result~36_combout ),
	.datac(\inst|nios2|A_rot [31]),
	.datad(\inst|nios2|A_rot_fill_bit~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~37 .lut_mask = 16'hFC30;
defparam \inst|nios2|A_shift_rot_result~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N3
dffeas \inst|nios2|A_shift_rot_result[31] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_result~37_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result[31] .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_result[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N20
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[31]~76 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[26]~53_combout ),
	.datab(\inst|nios2|A_wr_data_unfiltered[31]~75_combout ),
	.datac(\inst|nios2|A_data_ram_ld_align_fill_bit~combout ),
	.datad(\inst|nios2|A_shift_rot_result [31]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[31]~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[31]~76 .lut_mask = 16'hEC64;
defparam \inst|nios2|A_wr_data_unfiltered[31]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N30
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[31]~77 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_result [31]),
	.datac(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datad(\inst|nios2|A_wr_data_unfiltered[31]~76_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[31]~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[31]~77 .lut_mask = 16'hCFC0;
defparam \inst|nios2|A_wr_data_unfiltered[31]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N31
dffeas \inst|nios2|W_wr_data[31] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_wr_data_unfiltered[31]~77_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_wr_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_wr_data[31] .is_wysiwyg = "true";
defparam \inst|nios2|W_wr_data[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N24
cycloneive_lcell_comb \inst|nios2|E_src2[31]~17 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[31]~77_combout ),
	.datab(\inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datac(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datad(\inst|nios2|D_src2_reg[31]~5_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_src2[31]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2[31]~17 .lut_mask = 16'h0CFA;
defparam \inst|nios2|E_src2[31]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N18
cycloneive_lcell_comb \inst|nios2|E_src2[31]~18 (
	.dataa(\inst|nios2|M_alu_result [31]),
	.datab(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datac(\inst|nios2|W_wr_data [31]),
	.datad(\inst|nios2|E_src2[31]~17_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_src2[31]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2[31]~18 .lut_mask = 16'hBBC0;
defparam \inst|nios2|E_src2[31]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N14
cycloneive_lcell_comb \inst|nios2|E_src2[31]~19 (
	.dataa(\inst|nios2|D_src2_hazard_E~combout ),
	.datab(\inst|nios2|E_logic_result[31]~7_combout ),
	.datac(\inst|nios2|E_src2[31]~18_combout ),
	.datad(\inst|nios2|E_ctrl_logic~q ),
	.cin(gnd),
	.combout(\inst|nios2|E_src2[31]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2[31]~19 .lut_mask = 16'hD850;
defparam \inst|nios2|E_src2[31]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N6
cycloneive_lcell_comb \inst|nios2|E_src2[31]~16 (
	.dataa(\inst|nios2|D_src2_hazard_E~combout ),
	.datab(\inst|nios2|E_alu_result~0_combout ),
	.datac(\inst|nios2|E_src2[31]~19_combout ),
	.datad(\inst|nios2|Add17|auto_generated|result_int[32]~64_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_src2[31]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2[31]~16 .lut_mask = 16'hF2F0;
defparam \inst|nios2|E_src2[31]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N7
dffeas \inst|nios2|E_src2_reg[31] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2[31]~16_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[31] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2_reg[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y25_N25
dffeas \inst|nios2|M_st_data[31] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_st_data[31]~7_combout ),
	.asdata(\inst|nios2|E_src2_reg [31]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|E_iw [4]),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_st_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_st_data[31] .is_wysiwyg = "true";
defparam \inst|nios2|M_st_data[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y29_N27
dffeas \inst|nios2|A_st_data[31] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_st_data [31]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_data[31] .is_wysiwyg = "true";
defparam \inst|nios2|A_st_data[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N26
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[31]~50 (
	.dataa(\inst|nios2|M_st_data [31]),
	.datab(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.datac(\inst|nios2|A_st_data [31]),
	.datad(\inst|nios2|A_en_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[31]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[31]~50 .lut_mask = 16'hE2AA;
defparam \inst|nios2|dc_data_wr_port_data[31]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N20
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[31]~51 (
	.dataa(\inst|nios2|d_readdata_d1 [31]),
	.datab(gnd),
	.datac(\inst|nios2|dc_data_wr_port_data[31]~50_combout ),
	.datad(\inst|nios2|A_dc_fill_active~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[31]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[31]~51 .lut_mask = 16'hAAF0;
defparam \inst|nios2|dc_data_wr_port_data[31]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N6
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data[26]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [26]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[26]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_rd_data[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N7
dffeas \inst|nios2|A_dc_rd_data[26] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[26] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N4
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_data_nxt[26]~10 (
	.dataa(\inst|nios2|A_dc_xfer_rd_data_offset_match~q ),
	.datab(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [26]),
	.datac(gnd),
	.datad(\inst|nios2|A_dc_rd_data [26]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_data_nxt[26]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[26]~10 .lut_mask = 16'hEE44;
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[26]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N5
dffeas \inst|nios2|A_dc_xfer_wr_data[26] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_data_nxt[26]~10_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data[26] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_data[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y27_N9
dffeas \inst|nios2|d_writedata[21] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_writedata[21]~25_combout ),
	.asdata(\inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [21]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_update_av_writedata~combout ),
	.ena(\inst|nios2|d_writedata[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_writedata[21] .is_wysiwyg = "true";
defparam \inst|nios2|d_writedata[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N26
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_payload~1 (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_payload~1_combout  = (\inst|nios2|d_writedata [21] & \inst|cmd_xbar_mux_001|saved_grant [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|d_writedata [21]),
	.datad(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_payload~1 .lut_mask = 16'hF000;
defparam \inst|cmd_xbar_mux_001|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y37_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~9_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [50],\inst|cmd_xbar_mux_001|src_data [49],\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],
\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_size = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N0
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[19]~9 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[19]~9_combout  = (\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a51 )) # (!\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] 
// & ((\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19~portadataout )))

	.dataa(\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a51 ),
	.datac(gnd),
	.datad(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[19]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[19]~9 .lut_mask = 16'hDD88;
defparam \inst|rsp_xbar_mux|src_data[19]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N30
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[19]~61 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[19]~61_combout  = (\inst|rsp_xbar_demux|src0_valid~combout  & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre [19]) # ((\inst|rsp_xbar_demux_001|src0_valid~combout  & \inst|rsp_xbar_mux|src_data[19]~9_combout )))) # 
// (!\inst|rsp_xbar_demux|src0_valid~combout  & (((\inst|rsp_xbar_demux_001|src0_valid~combout  & \inst|rsp_xbar_mux|src_data[19]~9_combout ))))

	.dataa(\inst|rsp_xbar_demux|src0_valid~combout ),
	.datab(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [19]),
	.datac(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.datad(\inst|rsp_xbar_mux|src_data[19]~9_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[19]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[19]~61 .lut_mask = 16'hF888;
defparam \inst|rsp_xbar_mux|src_data[19]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N31
dffeas \inst|nios2|i_readdata_d1[19] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux|src_data[19]~61_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_readdata_d1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_readdata_d1[19] .is_wysiwyg = "true";
defparam \inst|nios2|i_readdata_d1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N28
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[20]~60 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[20]~60_combout  = (\inst|rsp_xbar_mux|src_data[20]~5_combout  & ((\inst|rsp_xbar_demux_001|src0_valid~combout ) # ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre [20] & \inst|rsp_xbar_demux|src0_valid~combout )))) # 
// (!\inst|rsp_xbar_mux|src_data[20]~5_combout  & (\inst|nios2_jtag_debug_module_translator|av_readdata_pre [20] & ((\inst|rsp_xbar_demux|src0_valid~combout ))))

	.dataa(\inst|rsp_xbar_mux|src_data[20]~5_combout ),
	.datab(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [20]),
	.datac(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.datad(\inst|rsp_xbar_demux|src0_valid~combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[20]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[20]~60 .lut_mask = 16'hECA0;
defparam \inst|rsp_xbar_mux|src_data[20]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N29
dffeas \inst|nios2|i_readdata_d1[20] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux|src_data[20]~60_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_readdata_d1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_readdata_d1[20] .is_wysiwyg = "true";
defparam \inst|nios2|i_readdata_d1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N16
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[21]~1 (
	.dataa(\inst|cmd_xbar_mux|src_data [46]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[21]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[21]~1 .lut_mask = 16'hE4E4;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[21]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N17
dffeas \inst|nios2_jtag_debug_module_translator|av_readdata_pre[21] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[21]~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N28
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[21]~59 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[21]~59_combout  = (\inst|rsp_xbar_demux|src0_valid~combout  & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre [21]) # ((\inst|rsp_xbar_demux_001|src0_valid~combout  & \inst|rsp_xbar_mux|src_data[21]~1_combout )))) # 
// (!\inst|rsp_xbar_demux|src0_valid~combout  & (((\inst|rsp_xbar_demux_001|src0_valid~combout  & \inst|rsp_xbar_mux|src_data[21]~1_combout ))))

	.dataa(\inst|rsp_xbar_demux|src0_valid~combout ),
	.datab(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [21]),
	.datac(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.datad(\inst|rsp_xbar_mux|src_data[21]~1_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[21]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[21]~59 .lut_mask = 16'hF888;
defparam \inst|rsp_xbar_mux|src_data[21]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N29
dffeas \inst|nios2|i_readdata_d1[21] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux|src_data[21]~59_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_readdata_d1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_readdata_d1[21] .is_wysiwyg = "true";
defparam \inst|nios2|i_readdata_d1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N24
cycloneive_lcell_comb \inst|nios2|F_iw[20]~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|F_iw[12]~7_combout ),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(\inst|nios2|F_iw[20]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw[20]~25 .lut_mask = 16'hFF0F;
defparam \inst|nios2|F_iw[20]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N25
dffeas \inst|nios2|D_iw[20] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_iw[20]~25_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_iw [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_iw[20] .is_wysiwyg = "true";
defparam \inst|nios2|D_iw[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N2
cycloneive_lcell_comb \inst|nios2|D_src2[30]~9 (
	.dataa(\inst|nios2|D_iw [21]),
	.datab(\inst|nios2|D_ctrl_hi_imm16~q ),
	.datac(\inst|nios2|D_ctrl_unsigned_lo_imm16~q ),
	.datad(\inst|nios2|D_iw [20]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2[30]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2[30]~9 .lut_mask = 16'hCE02;
defparam \inst|nios2|D_src2[30]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N28
cycloneive_lcell_comb \inst|nios2|D_src2[30]~10 (
	.dataa(\inst|nios2|D_src2_reg[30]~45_combout ),
	.datab(\inst|nios2|D_src2[30]~4_combout ),
	.datac(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.datad(\inst|nios2|D_src2[30]~9_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2[30]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2[30]~10 .lut_mask = 16'hCE0A;
defparam \inst|nios2|D_src2[30]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N29
dffeas \inst|nios2|E_src2[30] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src2[30]~10_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2[30] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N28
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|_~19 (
	.dataa(gnd),
	.datab(\inst|nios2|E_ctrl_alu_subtract~q ),
	.datac(gnd),
	.datad(\inst|nios2|E_src2 [30]),
	.cin(gnd),
	.combout(\inst|nios2|Add17|auto_generated|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|_~19 .lut_mask = 16'h33CC;
defparam \inst|nios2|Add17|auto_generated|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N10
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[30]~60 (
	.dataa(\inst|nios2|E_src1 [29]),
	.datab(\inst|nios2|Add17|auto_generated|_~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add17|auto_generated|result_int[29]~59 ),
	.combout(\inst|nios2|Add17|auto_generated|result_int[30]~60_combout ),
	.cout(\inst|nios2|Add17|auto_generated|result_int[30]~61 ));
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[30]~60 .lut_mask = 16'h698E;
defparam \inst|nios2|Add17|auto_generated|result_int[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N12
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[31]~62 (
	.dataa(\inst|nios2|E_src1 [30]),
	.datab(\inst|nios2|Add17|auto_generated|_~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add17|auto_generated|result_int[30]~61 ),
	.combout(\inst|nios2|Add17|auto_generated|result_int[31]~62_combout ),
	.cout(\inst|nios2|Add17|auto_generated|result_int[31]~63 ));
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[31]~62 .lut_mask = 16'h9617;
defparam \inst|nios2|Add17|auto_generated|result_int[31]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N2
cycloneive_lcell_comb \inst|nios2|D_src2_reg[30]~42 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[30]~80_combout ),
	.datab(\inst|nios2|M_alu_result [30]),
	.datac(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datad(\inst|nios2|D_src2_reg[31]~5_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[30]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[30]~42 .lut_mask = 16'h0FCA;
defparam \inst|nios2|D_src2_reg[30]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N20
cycloneive_lcell_comb \inst|nios2|D_src2_reg[30]~43 (
	.dataa(\inst|nios2|W_wr_data [30]),
	.datab(\inst|nios2|D_src2_reg[31]~5_combout ),
	.datac(\inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.datad(\inst|nios2|D_src2_reg[30]~42_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[30]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[30]~43 .lut_mask = 16'hF388;
defparam \inst|nios2|D_src2_reg[30]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N6
cycloneive_lcell_comb \inst|nios2|D_src2_reg[30]~44 (
	.dataa(\inst|nios2|E_ctrl_logic~q ),
	.datab(\inst|nios2|D_src2_reg[30]~43_combout ),
	.datac(\inst|nios2|D_src2_hazard_E~combout ),
	.datad(\inst|nios2|E_logic_result[30]~30_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[30]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[30]~44 .lut_mask = 16'hAC0C;
defparam \inst|nios2|D_src2_reg[30]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N12
cycloneive_lcell_comb \inst|nios2|D_src2_reg[30]~45 (
	.dataa(\inst|nios2|E_alu_result~0_combout ),
	.datab(\inst|nios2|D_src2_hazard_E~combout ),
	.datac(\inst|nios2|Add17|auto_generated|result_int[31]~62_combout ),
	.datad(\inst|nios2|D_src2_reg[30]~44_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[30]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[30]~45 .lut_mask = 16'hFF40;
defparam \inst|nios2|D_src2_reg[30]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N13
dffeas \inst|nios2|E_src2_reg[30] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src2_reg[30]~45_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[30] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2_reg[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y25_N11
dffeas \inst|nios2|M_st_data[30] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_st_data[30]~6_combout ),
	.asdata(\inst|nios2|E_src2_reg [30]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|E_iw [4]),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_st_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_st_data[30] .is_wysiwyg = "true";
defparam \inst|nios2|M_st_data[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N24
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[30]~56 (
	.dataa(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.datab(\inst|nios2|M_st_data [30]),
	.datac(\inst|nios2|A_st_data [30]),
	.datad(\inst|nios2|A_en_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[30]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[30]~56 .lut_mask = 16'hE4CC;
defparam \inst|nios2|dc_data_wr_port_data[30]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N14
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[30]~57 (
	.dataa(gnd),
	.datab(\inst|nios2|A_dc_fill_active~q ),
	.datac(\inst|nios2|dc_data_wr_port_data[30]~56_combout ),
	.datad(\inst|nios2|d_readdata_d1 [30]),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[30]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[30]~57 .lut_mask = 16'hFC30;
defparam \inst|nios2|dc_data_wr_port_data[30]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N12
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data[25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [25]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[25]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_rd_data[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N13
dffeas \inst|nios2|A_dc_rd_data[25] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[25] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N8
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_data_nxt[25]~9 (
	.dataa(gnd),
	.datab(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [25]),
	.datac(\inst|nios2|A_dc_xfer_rd_data_offset_match~q ),
	.datad(\inst|nios2|A_dc_rd_data [25]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_data_nxt[25]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[25]~9 .lut_mask = 16'hFC0C;
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[25]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N9
dffeas \inst|nios2|A_dc_xfer_wr_data[25] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_data_nxt[25]~9_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data[25] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_data[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N13
dffeas \inst|nios2|d_writedata[27] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_writedata[27]~11_combout ),
	.asdata(\inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [27]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_update_av_writedata~combout ),
	.ena(\inst|nios2|d_writedata[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_writedata[27] .is_wysiwyg = "true";
defparam \inst|nios2|d_writedata[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N16
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_payload~11 (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_payload~11_combout  = (\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_writedata [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\inst|nios2|d_writedata [27]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_payload~11 .lut_mask = 16'hF000;
defparam \inst|cmd_xbar_mux_001|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N0
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_payload~3 (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_payload~3_combout  = (\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_writedata [29])

	.dataa(gnd),
	.datab(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [29]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_payload~3 .lut_mask = 16'hCC00;
defparam \inst|cmd_xbar_mux_001|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y31_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~3_combout ,\inst|cmd_xbar_mux_001|src_payload~7_combout ,\inst|cmd_xbar_mux_001|src_payload~11_combout ,\inst|cmd_xbar_mux_001|src_payload~15_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],
\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_address_width = 11;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_byte_size = 4;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_width = 4;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_last_address = 2047;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58 .port_b_address_width = 11;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58 .port_b_data_width = 4;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X24_Y30_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~3_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [50],\inst|cmd_xbar_mux_001|src_data [49],\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],
\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_size = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N6
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[29]~3 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[29]~3_combout  = (\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a61 )) # (!\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] 
// & ((\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29~portadataout )))

	.dataa(\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a61 ),
	.datac(gnd),
	.datad(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a29~portadataout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[29]~3 .lut_mask = 16'hDD88;
defparam \inst|rsp_xbar_mux|src_data[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N18
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_payload~3 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_payload~3_combout  = (\inst|rsp_xbar_demux|src1_valid~combout  & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre [29]) # ((\inst|rsp_xbar_demux_001|src1_valid~combout  & \inst|rsp_xbar_mux|src_data[29]~3_combout )))) 
// # (!\inst|rsp_xbar_demux|src1_valid~combout  & (((\inst|rsp_xbar_demux_001|src1_valid~combout  & \inst|rsp_xbar_mux|src_data[29]~3_combout ))))

	.dataa(\inst|rsp_xbar_demux|src1_valid~combout ),
	.datab(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [29]),
	.datac(\inst|rsp_xbar_demux_001|src1_valid~combout ),
	.datad(\inst|rsp_xbar_mux|src_data[29]~3_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_payload~3 .lut_mask = 16'hF888;
defparam \inst|rsp_xbar_mux_001|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N19
dffeas \inst|nios2|d_readdata_d1[29] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux_001|src_payload~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_readdata_d1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_readdata_d1[29] .is_wysiwyg = "true";
defparam \inst|nios2|d_readdata_d1[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y26_N21
dffeas \inst|nios2|A_st_data[29] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_st_data [29]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_data[29] .is_wysiwyg = "true";
defparam \inst|nios2|A_st_data[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N20
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[29]~4 (
	.dataa(\inst|nios2|M_st_data [29]),
	.datab(\inst|nios2|A_en_d1~q ),
	.datac(\inst|nios2|A_st_data [29]),
	.datad(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[29]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[29]~4 .lut_mask = 16'hE2AA;
defparam \inst|nios2|dc_data_wr_port_data[29]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N4
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[29]~5 (
	.dataa(\inst|nios2|A_dc_fill_active~q ),
	.datab(\inst|nios2|d_readdata_d1 [29]),
	.datac(gnd),
	.datad(\inst|nios2|dc_data_wr_port_data[29]~4_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[29]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[29]~5 .lut_mask = 16'hDD88;
defparam \inst|nios2|dc_data_wr_port_data[29]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N2
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data[24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [24]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[24]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_rd_data[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N3
dffeas \inst|nios2|A_dc_rd_data[24] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[24] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N16
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_data_nxt[24]~7 (
	.dataa(\inst|nios2|A_dc_xfer_rd_data_offset_match~q ),
	.datab(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [24]),
	.datac(gnd),
	.datad(\inst|nios2|A_dc_rd_data [24]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_data_nxt[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[24]~7 .lut_mask = 16'hEE44;
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N17
dffeas \inst|nios2|A_dc_xfer_wr_data[24] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_data_nxt[24]~7_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data[24] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_data[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N7
dffeas \inst|nios2|d_writedata[20] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_writedata[20]~23_combout ),
	.asdata(\inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [20]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_update_av_writedata~combout ),
	.ena(\inst|nios2|d_writedata[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_writedata[20] .is_wysiwyg = "true";
defparam \inst|nios2|d_writedata[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N8
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_payload~5 (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_payload~5_combout  = (\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_writedata [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\inst|nios2|d_writedata [20]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_payload~5 .lut_mask = 16'hF000;
defparam \inst|cmd_xbar_mux_001|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N6
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[21]~1 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[21]~1_combout  = (\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a53 ))) # (!\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a 
// [0] & (\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21~portadataout ))

	.dataa(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a21~portadataout ),
	.datab(gnd),
	.datac(\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a53 ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[21]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[21]~1 .lut_mask = 16'hFA0A;
defparam \inst|rsp_xbar_mux|src_data[21]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N6
cycloneive_lcell_comb \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7 (
// Equation(s):
// \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout  = \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (GND)
// \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8  = CARRY(!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout ),
	.cout(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ));
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7 .lut_mask = 16'hCC33;
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N8
cycloneive_lcell_comb \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9 (
// Equation(s):
// \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// ((\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ) # (GND))) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// (!\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ))
// \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10  = CARRY((\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # 
// (!\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ))

	.dataa(gnd),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ),
	.combout(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout ),
	.cout(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ));
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9 .lut_mask = 16'hC3CF;
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N14
cycloneive_lcell_comb \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15 (
// Equation(s):
// \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (!\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14  & VCC)) # (!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14  $ (GND)))
// \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16  = CARRY((!\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// !\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ))

	.dataa(gnd),
	.datab(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ),
	.combout(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout ),
	.cout(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ));
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15 .lut_mask = 16'h3C03;
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y31_N15
dffeas \inst|jtag_uart_0|read_0 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|fifo_rd~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|read_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|read_0 .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|read_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y28_N17
dffeas \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout ),
	.asdata(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N12
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[21]~18 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[21]~18_combout  = (\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30] & ((\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]) # 
// ((\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [21] & \inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30] & 
// (\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [21] & ((\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]),
	.datab(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [21]),
	.datac(\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datad(\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[21]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[21]~18 .lut_mask = 16'hECA0;
defparam \inst|rsp_xbar_mux_001|src_data[21]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N24
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[21]~19 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[21]~19_combout  = (\inst|rsp_xbar_mux_001|src_payload~1_combout ) # ((\inst|rsp_xbar_mux_001|src_data[21]~18_combout ) # ((\inst|rsp_xbar_demux_001|src1_valid~combout  & \inst|rsp_xbar_mux|src_data[21]~1_combout )))

	.dataa(\inst|rsp_xbar_mux_001|src_payload~1_combout ),
	.datab(\inst|rsp_xbar_demux_001|src1_valid~combout ),
	.datac(\inst|rsp_xbar_mux|src_data[21]~1_combout ),
	.datad(\inst|rsp_xbar_mux_001|src_data[21]~18_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[21]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[21]~19 .lut_mask = 16'hFFEA;
defparam \inst|rsp_xbar_mux_001|src_data[21]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N25
dffeas \inst|nios2|d_readdata_d1[21] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux_001|src_data[21]~19_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_readdata_d1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_readdata_d1[21] .is_wysiwyg = "true";
defparam \inst|nios2|d_readdata_d1[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N21
dffeas \inst|nios2|A_st_data[21] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_st_data [21]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_data[21] .is_wysiwyg = "true";
defparam \inst|nios2|A_st_data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N20
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[21]~2 (
	.dataa(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.datab(\inst|nios2|M_st_data [21]),
	.datac(\inst|nios2|A_st_data [21]),
	.datad(\inst|nios2|A_en_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[21]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[21]~2 .lut_mask = 16'hE4CC;
defparam \inst|nios2|dc_data_wr_port_data[21]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N22
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[21]~3 (
	.dataa(gnd),
	.datab(\inst|nios2|A_dc_fill_active~q ),
	.datac(\inst|nios2|d_readdata_d1 [21]),
	.datad(\inst|nios2|dc_data_wr_port_data[21]~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[21]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[21]~3 .lut_mask = 16'hF3C0;
defparam \inst|nios2|dc_data_wr_port_data[21]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N10
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_data_nxt[17]~16 (
	.dataa(\inst|nios2|A_dc_rd_data [17]),
	.datab(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [17]),
	.datac(\inst|nios2|A_dc_xfer_rd_data_offset_match~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_data_nxt[17]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[17]~16 .lut_mask = 16'hACAC;
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[17]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N11
dffeas \inst|nios2|A_dc_xfer_wr_data[17] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_data_nxt[17]~16_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data[17] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_data[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y27_N3
dffeas \inst|nios2|d_writedata[19] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_writedata[19]~21_combout ),
	.asdata(\inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [19]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_update_av_writedata~combout ),
	.ena(\inst|nios2|d_writedata[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_writedata[19] .is_wysiwyg = "true";
defparam \inst|nios2|d_writedata[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N22
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_payload~20 (
// Equation(s):
// \inst|cmd_xbar_mux|src_payload~20_combout  = (\inst|cmd_xbar_mux|saved_grant [1] & \inst|nios2|d_writedata [19])

	.dataa(gnd),
	.datab(\inst|cmd_xbar_mux|saved_grant [1]),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [19]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_payload~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_payload~20 .lut_mask = 16'hCC00;
defparam \inst|cmd_xbar_mux|src_payload~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N2
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[19]~8 (
	.dataa(gnd),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [19]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datad(\inst|cmd_xbar_mux|src_data [46]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[19]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[19]~8 .lut_mask = 16'hCCF0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[19]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N3
dffeas \inst|nios2_jtag_debug_module_translator|av_readdata_pre[19] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[19]~8_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N28
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_payload~8 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_payload~8_combout  = (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q  & (\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0] & 
// \inst|nios2_jtag_debug_module_translator|av_readdata_pre [19]))

	.dataa(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.datab(gnd),
	.datac(\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datad(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [19]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_payload~8 .lut_mask = 16'hA000;
defparam \inst|rsp_xbar_mux_001|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N16
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[19]~28 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[19]~28_combout  = (\inst|rsp_xbar_mux_001|src_data[19]~27_combout ) # ((\inst|rsp_xbar_mux_001|src_payload~8_combout ) # ((\inst|rsp_xbar_demux_001|src1_valid~combout  & \inst|rsp_xbar_mux|src_data[19]~9_combout )))

	.dataa(\inst|rsp_xbar_mux_001|src_data[19]~27_combout ),
	.datab(\inst|rsp_xbar_mux_001|src_payload~8_combout ),
	.datac(\inst|rsp_xbar_demux_001|src1_valid~combout ),
	.datad(\inst|rsp_xbar_mux|src_data[19]~9_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[19]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[19]~28 .lut_mask = 16'hFEEE;
defparam \inst|rsp_xbar_mux_001|src_data[19]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N17
dffeas \inst|nios2|d_readdata_d1[19] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux_001|src_data[19]~28_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_readdata_d1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_readdata_d1[19] .is_wysiwyg = "true";
defparam \inst|nios2|d_readdata_d1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N0
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[19]~18 (
	.dataa(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.datab(\inst|nios2|M_st_data [19]),
	.datac(\inst|nios2|A_st_data [19]),
	.datad(\inst|nios2|A_en_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[19]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[19]~18 .lut_mask = 16'hE4CC;
defparam \inst|nios2|dc_data_wr_port_data[19]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N10
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[19]~19 (
	.dataa(\inst|nios2|A_dc_fill_active~q ),
	.datab(\inst|nios2|d_readdata_d1 [19]),
	.datac(gnd),
	.datad(\inst|nios2|dc_data_wr_port_data[19]~18_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[19]~19 .lut_mask = 16'hDD88;
defparam \inst|nios2|dc_data_wr_port_data[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N28
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data[16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[16]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_rd_data[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N29
dffeas \inst|nios2|A_dc_rd_data[16] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[16] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N10
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_data_nxt[16]~6 (
	.dataa(\inst|nios2|A_dc_xfer_rd_data_offset_match~q ),
	.datab(\inst|nios2|A_dc_rd_data [16]),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_data_nxt[16]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[16]~6 .lut_mask = 16'hDD88;
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[16]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N11
dffeas \inst|nios2|A_dc_xfer_wr_data[16] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_data_nxt[16]~6_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data[16] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_data[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y29_N17
dffeas \inst|nios2|d_writedata[26] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_writedata[26]~10_combout ),
	.asdata(\inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [26]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_update_av_writedata~combout ),
	.ena(\inst|nios2|d_writedata[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_writedata[26] .is_wysiwyg = "true";
defparam \inst|nios2|d_writedata[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N8
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_payload~9 (
// Equation(s):
// \inst|cmd_xbar_mux|src_payload~9_combout  = (\inst|cmd_xbar_mux|saved_grant [1] & \inst|nios2|d_writedata [26])

	.dataa(gnd),
	.datab(\inst|cmd_xbar_mux|saved_grant [1]),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [26]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_payload~9 .lut_mask = 16'hCC00;
defparam \inst|cmd_xbar_mux|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N18
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[27]~10 (
	.dataa(\inst|cmd_xbar_mux|src_data [46]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [27]),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[27]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[27]~10 .lut_mask = 16'hDD88;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[27]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N19
dffeas \inst|nios2_jtag_debug_module_translator|av_readdata_pre[27] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[27]~10_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[27] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N26
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_payload~11 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_payload~11_combout  = (\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0] & (\inst|nios2_jtag_debug_module_translator|av_readdata_pre [27] & 
// \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ))

	.dataa(\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datab(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [27]),
	.datac(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_payload~11 .lut_mask = 16'h8080;
defparam \inst|rsp_xbar_mux_001|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y23_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~11_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [50],\inst|cmd_xbar_mux_001|src_data [49],\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],
\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_size = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N4
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[27]~11 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[27]~11_combout  = (\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a59 ))) # (!\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a 
// [0] & (\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27~portadataout ))

	.dataa(gnd),
	.datab(\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a27~portadataout ),
	.datad(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a59 ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[27]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[27]~11 .lut_mask = 16'hFC30;
defparam \inst|rsp_xbar_mux|src_data[27]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N28
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_payload~12 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_payload~12_combout  = (\inst|rsp_xbar_mux_001|src_payload~5_combout ) # ((\inst|rsp_xbar_mux_001|src_payload~11_combout ) # ((\inst|rsp_xbar_demux_001|src1_valid~combout  & \inst|rsp_xbar_mux|src_data[27]~11_combout )))

	.dataa(\inst|rsp_xbar_demux_001|src1_valid~combout ),
	.datab(\inst|rsp_xbar_mux_001|src_payload~5_combout ),
	.datac(\inst|rsp_xbar_mux_001|src_payload~11_combout ),
	.datad(\inst|rsp_xbar_mux|src_data[27]~11_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_payload~12 .lut_mask = 16'hFEFC;
defparam \inst|rsp_xbar_mux_001|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N29
dffeas \inst|nios2|d_readdata_d1[27] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux_001|src_payload~12_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_readdata_d1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_readdata_d1[27] .is_wysiwyg = "true";
defparam \inst|nios2|d_readdata_d1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N8
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[27]~21 (
	.dataa(\inst|nios2|dc_data_wr_port_data[27]~20_combout ),
	.datab(\inst|nios2|d_readdata_d1 [27]),
	.datac(\inst|nios2|A_dc_fill_active~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[27]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[27]~21 .lut_mask = 16'hCACA;
defparam \inst|nios2|dc_data_wr_port_data[27]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N22
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[15]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_rd_data[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N23
dffeas \inst|nios2|A_dc_rd_data[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[15] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N20
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_data_nxt[15]~28 (
	.dataa(\inst|nios2|A_dc_xfer_rd_data_offset_match~q ),
	.datab(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [15]),
	.datac(\inst|nios2|A_dc_rd_data [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_data_nxt[15]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[15]~28 .lut_mask = 16'hE4E4;
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[15]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N21
dffeas \inst|nios2|A_dc_xfer_wr_data[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_data_nxt[15]~28_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data[15] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N11
dffeas \inst|nios2|d_writedata[25] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_writedata[25]~8_combout ),
	.asdata(\inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [25]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_update_av_writedata~combout ),
	.ena(\inst|nios2|d_writedata[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_writedata[25] .is_wysiwyg = "true";
defparam \inst|nios2|d_writedata[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N20
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_payload~8 (
// Equation(s):
// \inst|cmd_xbar_mux|src_payload~8_combout  = (\inst|cmd_xbar_mux|saved_grant [1] & \inst|nios2|d_writedata [25])

	.dataa(\inst|cmd_xbar_mux|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [25]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_payload~8 .lut_mask = 16'hAA00;
defparam \inst|cmd_xbar_mux|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N26
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[29]~3 (
	.dataa(\inst|cmd_xbar_mux|src_data [46]),
	.datab(gnd),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [29]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[29]~3 .lut_mask = 16'hF5A0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N27
dffeas \inst|nios2_jtag_debug_module_translator|av_readdata_pre[29] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[29]~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[29] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N10
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[29]~42 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[29]~42_combout  = (\inst|rsp_xbar_demux|src0_valid~combout  & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre [29]) # ((\inst|rsp_xbar_demux_001|src0_valid~combout  & \inst|rsp_xbar_mux|src_data[29]~3_combout )))) # 
// (!\inst|rsp_xbar_demux|src0_valid~combout  & (((\inst|rsp_xbar_demux_001|src0_valid~combout  & \inst|rsp_xbar_mux|src_data[29]~3_combout ))))

	.dataa(\inst|rsp_xbar_demux|src0_valid~combout ),
	.datab(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [29]),
	.datac(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.datad(\inst|rsp_xbar_mux|src_data[29]~3_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[29]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[29]~42 .lut_mask = 16'hF888;
defparam \inst|rsp_xbar_mux|src_data[29]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N11
dffeas \inst|nios2|i_readdata_d1[29] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux|src_data[29]~42_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_readdata_d1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_readdata_d1[29] .is_wysiwyg = "true";
defparam \inst|nios2|i_readdata_d1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N4
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[30]~43 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[30]~43_combout  = (\inst|nios2_jtag_debug_module_translator|av_readdata_pre [30] & ((\inst|rsp_xbar_demux|src0_valid~combout ) # ((\inst|rsp_xbar_mux|src_data[30]~31_combout  & \inst|rsp_xbar_demux_001|src0_valid~combout )))) # 
// (!\inst|nios2_jtag_debug_module_translator|av_readdata_pre [30] & (((\inst|rsp_xbar_mux|src_data[30]~31_combout  & \inst|rsp_xbar_demux_001|src0_valid~combout ))))

	.dataa(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [30]),
	.datab(\inst|rsp_xbar_demux|src0_valid~combout ),
	.datac(\inst|rsp_xbar_mux|src_data[30]~31_combout ),
	.datad(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[30]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[30]~43 .lut_mask = 16'hF888;
defparam \inst|rsp_xbar_mux|src_data[30]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N5
dffeas \inst|nios2|i_readdata_d1[30] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux|src_data[30]~43_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_readdata_d1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_readdata_d1[30] .is_wysiwyg = "true";
defparam \inst|nios2|i_readdata_d1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N28
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[31]~44 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[31]~44_combout  = (\inst|nios2_jtag_debug_module_translator|av_readdata_pre [31] & ((\inst|rsp_xbar_demux|src0_valid~combout ) # ((\inst|rsp_xbar_mux|src_data[31]~27_combout  & \inst|rsp_xbar_demux_001|src0_valid~combout )))) # 
// (!\inst|nios2_jtag_debug_module_translator|av_readdata_pre [31] & (\inst|rsp_xbar_mux|src_data[31]~27_combout  & (\inst|rsp_xbar_demux_001|src0_valid~combout )))

	.dataa(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [31]),
	.datab(\inst|rsp_xbar_mux|src_data[31]~27_combout ),
	.datac(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.datad(\inst|rsp_xbar_demux|src0_valid~combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[31]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[31]~44 .lut_mask = 16'hEAC0;
defparam \inst|rsp_xbar_mux|src_data[31]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N29
dffeas \inst|nios2|i_readdata_d1[31] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux|src_data[31]~44_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_readdata_d1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_readdata_d1[31] .is_wysiwyg = "true";
defparam \inst|nios2|i_readdata_d1[31] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y29_N0
cycloneive_ram_block \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 (
	.portawe(\inst|nios2|i_readdatavalid_d1~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\inst|nios2|F_stall~combout ),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst|nios2|i_readdatavalid_d1~q ),
	.ena1(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|nios2|i_readdata_d1 [31],\inst|nios2|i_readdata_d1 [30],\inst|nios2|i_readdata_d1 [29],\inst|nios2|i_readdata_d1 [28],\inst|nios2|i_readdata_d1 [15],\inst|nios2|i_readdata_d1 [11],\inst|nios2|i_readdata_d1 [5],\inst|nios2|i_readdata_d1 [4],\inst|nios2|i_readdata_d1 [3]}),
	.portaaddr({\inst|nios2|ic_fill_line [6],\inst|nios2|ic_fill_line [5],\inst|nios2|ic_fill_line [4],\inst|nios2|ic_fill_line [3],\inst|nios2|ic_fill_line [2],\inst|nios2|ic_fill_line [1],\inst|nios2|ic_fill_line [0],\inst|nios2|ic_fill_dp_offset [2],\inst|nios2|ic_fill_dp_offset [1],
\inst|nios2|ic_fill_dp_offset [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\inst|nios2|F_ic_tag_rd_addr_nxt[6]~27_combout ,\inst|nios2|F_ic_tag_rd_addr_nxt[5]~23_combout ,\inst|nios2|F_ic_tag_rd_addr_nxt[4]~19_combout ,\inst|nios2|F_ic_tag_rd_addr_nxt[3]~15_combout ,\inst|nios2|F_ic_tag_rd_addr_nxt[2]~11_combout ,
\inst|nios2|F_ic_tag_rd_addr_nxt[1]~7_combout ,\inst|nios2|F_ic_tag_rd_addr_nxt[0]~3_combout ,\inst|nios2|F_ic_data_rd_addr_nxt[2]~11_combout ,\inst|nios2|F_ic_data_rd_addr_nxt[1]~7_combout ,\inst|nios2|F_ic_data_rd_addr_nxt[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 .logical_ram_name = "KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_ic_data_module:KERNEL_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_width = 9;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_b_data_width = 9;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_b_last_address = 1023;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 1024;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N24
cycloneive_lcell_comb \inst|nios2|F_iw[31]~36 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|F_iw[12]~7_combout ),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [31]),
	.cin(gnd),
	.combout(\inst|nios2|F_iw[31]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw[31]~36 .lut_mask = 16'hF000;
defparam \inst|nios2|F_iw[31]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N25
dffeas \inst|nios2|D_iw[31] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_iw[31]~36_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_iw [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_iw[31] .is_wysiwyg = "true";
defparam \inst|nios2|D_iw[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N2
cycloneive_lcell_comb \inst|nios2|F_iw_a_rf[4]~4 (
	.dataa(gnd),
	.datab(\inst|nios2|D_iw [31]),
	.datac(\inst|nios2|F_stall~combout ),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [31]),
	.cin(gnd),
	.combout(\inst|nios2|F_iw_a_rf[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw_a_rf[4]~4 .lut_mask = 16'hFC0C;
defparam \inst|nios2|F_iw_a_rf[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N2
cycloneive_lcell_comb \inst|nios2|D_src1_reg[26]~70 (
	.dataa(\inst|nios2|D_src1_reg[26]~69_combout ),
	.datab(\inst|nios2|W_wr_data [26]),
	.datac(\inst|nios2|E_src1[11]~1_combout ),
	.datad(\inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [26]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[26]~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[26]~70 .lut_mask = 16'hDA8A;
defparam \inst|nios2|D_src1_reg[26]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N28
cycloneive_lcell_comb \inst|nios2|D_src2[26]~18 (
	.dataa(\inst|nios2|D_src2[26]~17_combout ),
	.datab(gnd),
	.datac(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.datad(\inst|nios2|D_src2_reg[26]~61_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2[26]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2[26]~18 .lut_mask = 16'hAFAA;
defparam \inst|nios2|D_src2[26]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N29
dffeas \inst|nios2|E_src2[26] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src2[26]~18_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2[26] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N18
cycloneive_lcell_comb \inst|nios2|E_logic_result[26]~17 (
	.dataa(\inst|nios2|E_logic_op [0]),
	.datab(\inst|nios2|E_src1 [26]),
	.datac(\inst|nios2|E_logic_op [1]),
	.datad(\inst|nios2|E_src2 [26]),
	.cin(gnd),
	.combout(\inst|nios2|E_logic_result[26]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_logic_result[26]~17 .lut_mask = 16'h78C1;
defparam \inst|nios2|E_logic_result[26]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N30
cycloneive_lcell_comb \inst|nios2|E_alu_result[26] (
	.dataa(\inst|nios2|Add17|auto_generated|result_int[27]~54_combout ),
	.datab(\inst|nios2|E_alu_result~0_combout ),
	.datac(\inst|nios2|E_ctrl_logic~q ),
	.datad(\inst|nios2|E_logic_result[26]~17_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result [26]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[26] .lut_mask = 16'hF222;
defparam \inst|nios2|E_alu_result[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N4
cycloneive_lcell_comb \inst|nios2|D_src1_reg[26]~71 (
	.dataa(\inst|nios2|D_ctrl_a_not_src~q ),
	.datab(\inst|nios2|D_src1_reg[26]~70_combout ),
	.datac(\inst|nios2|E_alu_result [26]),
	.datad(\inst|nios2|E_regnum_a_cmp_D~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[26]~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[26]~71 .lut_mask = 16'hD8CC;
defparam \inst|nios2|D_src1_reg[26]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N5
dffeas \inst|nios2|E_src1[26] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src1_reg[26]~71_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src1[26] .is_wysiwyg = "true";
defparam \inst|nios2|E_src1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N30
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[24]~48 (
	.dataa(\inst|nios2|Add17|auto_generated|_~26_combout ),
	.datab(\inst|nios2|E_src1 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add17|auto_generated|result_int[23]~47 ),
	.combout(\inst|nios2|Add17|auto_generated|result_int[24]~48_combout ),
	.cout(\inst|nios2|Add17|auto_generated|result_int[24]~49 ));
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[24]~48 .lut_mask = 16'h698E;
defparam \inst|nios2|Add17|auto_generated|result_int[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N0
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[25]~50 (
	.dataa(\inst|nios2|Add17|auto_generated|_~25_combout ),
	.datab(\inst|nios2|E_src1 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add17|auto_generated|result_int[24]~49 ),
	.combout(\inst|nios2|Add17|auto_generated|result_int[25]~50_combout ),
	.cout(\inst|nios2|Add17|auto_generated|result_int[25]~51 ));
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[25]~50 .lut_mask = 16'h9617;
defparam \inst|nios2|Add17|auto_generated|result_int[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N2
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[26]~52 (
	.dataa(\inst|nios2|Add17|auto_generated|_~24_combout ),
	.datab(\inst|nios2|E_src1 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add17|auto_generated|result_int[25]~51 ),
	.combout(\inst|nios2|Add17|auto_generated|result_int[26]~52_combout ),
	.cout(\inst|nios2|Add17|auto_generated|result_int[26]~53 ));
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[26]~52 .lut_mask = 16'h698E;
defparam \inst|nios2|Add17|auto_generated|result_int[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N6
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[28]~56 (
	.dataa(\inst|nios2|Add17|auto_generated|_~22_combout ),
	.datab(\inst|nios2|E_src1 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add17|auto_generated|result_int[27]~55 ),
	.combout(\inst|nios2|Add17|auto_generated|result_int[28]~56_combout ),
	.cout(\inst|nios2|Add17|auto_generated|result_int[28]~57 ));
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[28]~56 .lut_mask = 16'h698E;
defparam \inst|nios2|Add17|auto_generated|result_int[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N0
cycloneive_lcell_comb \inst|nios2|E_alu_result[27] (
	.dataa(\inst|nios2|E_ctrl_logic~q ),
	.datab(\inst|nios2|E_logic_result[27]~15_combout ),
	.datac(\inst|nios2|Add17|auto_generated|result_int[28]~56_combout ),
	.datad(\inst|nios2|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result [27]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[27] .lut_mask = 16'h88F8;
defparam \inst|nios2|E_alu_result[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N20
cycloneive_lcell_comb \inst|nios2|D_src1_reg[27]~66 (
	.dataa(\inst|nios2|E_src1[11]~1_combout ),
	.datab(\inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [27]),
	.datac(\inst|nios2|A_wr_data_unfiltered[27]~89_combout ),
	.datad(\inst|nios2|E_src1[11]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[27]~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[27]~66 .lut_mask = 16'hAAD8;
defparam \inst|nios2|D_src1_reg[27]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N19
dffeas \inst|nios2|W_wr_data[27] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_wr_data_unfiltered[27]~89_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_wr_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_wr_data[27] .is_wysiwyg = "true";
defparam \inst|nios2|W_wr_data[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N6
cycloneive_lcell_comb \inst|nios2|D_src1_reg[27]~67 (
	.dataa(\inst|nios2|E_src1[11]~0_combout ),
	.datab(\inst|nios2|D_src1_reg[27]~66_combout ),
	.datac(\inst|nios2|M_alu_result [27]),
	.datad(\inst|nios2|W_wr_data [27]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[27]~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[27]~67 .lut_mask = 16'hEC64;
defparam \inst|nios2|D_src1_reg[27]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N30
cycloneive_lcell_comb \inst|nios2|D_src1_reg[27]~68 (
	.dataa(\inst|nios2|E_regnum_a_cmp_D~q ),
	.datab(\inst|nios2|E_alu_result [27]),
	.datac(\inst|nios2|D_ctrl_a_not_src~q ),
	.datad(\inst|nios2|D_src1_reg[27]~67_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[27]~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[27]~68 .lut_mask = 16'hFD08;
defparam \inst|nios2|D_src1_reg[27]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N31
dffeas \inst|nios2|E_src1[27] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src1_reg[27]~68_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src1[27] .is_wysiwyg = "true";
defparam \inst|nios2|E_src1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N26
cycloneive_lcell_comb \inst|nios2|E_logic_result[27]~15 (
	.dataa(\inst|nios2|E_logic_op [0]),
	.datab(\inst|nios2|E_logic_op [1]),
	.datac(\inst|nios2|E_src1 [27]),
	.datad(\inst|nios2|E_src2 [27]),
	.cin(gnd),
	.combout(\inst|nios2|E_logic_result[27]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_logic_result[27]~15 .lut_mask = 16'h6CC1;
defparam \inst|nios2|E_logic_result[27]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N14
cycloneive_lcell_comb \inst|nios2|D_src2_reg[27]~55 (
	.dataa(\inst|nios2|D_src2_reg[27]~54_combout ),
	.datab(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datac(\inst|nios2|M_alu_result [27]),
	.datad(\inst|nios2|W_wr_data [27]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[27]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[27]~55 .lut_mask = 16'hE6A2;
defparam \inst|nios2|D_src2_reg[27]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N24
cycloneive_lcell_comb \inst|nios2|D_src2_reg[27]~56 (
	.dataa(\inst|nios2|D_src2_hazard_E~combout ),
	.datab(\inst|nios2|E_logic_result[27]~15_combout ),
	.datac(\inst|nios2|D_src2_reg[27]~55_combout ),
	.datad(\inst|nios2|E_ctrl_logic~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[27]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[27]~56 .lut_mask = 16'hD850;
defparam \inst|nios2|D_src2_reg[27]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N26
cycloneive_lcell_comb \inst|nios2|D_src2_reg[27]~57 (
	.dataa(\inst|nios2|D_src2_hazard_E~combout ),
	.datab(\inst|nios2|D_src2_reg[27]~56_combout ),
	.datac(\inst|nios2|Add17|auto_generated|result_int[28]~56_combout ),
	.datad(\inst|nios2|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[27]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[27]~57 .lut_mask = 16'hCCEC;
defparam \inst|nios2|D_src2_reg[27]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N6
cycloneive_lcell_comb \inst|nios2|D_src2[27]~15 (
	.dataa(\inst|nios2|D_iw [17]),
	.datab(\inst|nios2|D_src2_imm[30]~11_combout ),
	.datac(\inst|nios2|D_ctrl_hi_imm16~q ),
	.datad(\inst|nios2|D_src2[30]~4_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2[27]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2[27]~15 .lut_mask = 16'hAC00;
defparam \inst|nios2|D_src2[27]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N4
cycloneive_lcell_comb \inst|nios2|D_src2[27]~16 (
	.dataa(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.datab(gnd),
	.datac(\inst|nios2|D_src2_reg[27]~57_combout ),
	.datad(\inst|nios2|D_src2[27]~15_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2[27]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2[27]~16 .lut_mask = 16'hFF50;
defparam \inst|nios2|D_src2[27]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N5
dffeas \inst|nios2|E_src2[27] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src2[27]~16_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2[27] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N6
cycloneive_lcell_comb \inst|nios2|M_src2[27]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2 [27]),
	.cin(gnd),
	.combout(\inst|nios2|M_src2[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_src2[27]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_src2[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N7
dffeas \inst|nios2|M_src2[27] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_src2[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src2[27] .is_wysiwyg = "true";
defparam \inst|nios2|M_src2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cycloneive_lcell_comb \inst|nios2|A_mul_src2_nxt[27]~27 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|A_mul_stall~q ),
	.datad(\inst|nios2|M_src2 [27]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src2_nxt[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src2_nxt[27]~27 .lut_mask = 16'h0F00;
defparam \inst|nios2|A_mul_src2_nxt[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N25
dffeas \inst|nios2|A_mul_src2[27] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_src2_nxt[27]~27_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_src2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_src2[27] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_src2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N18
cycloneive_lcell_comb \inst|nios2|A_mul_src2_nxt[11]~11 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(\inst|nios2|M_src2 [11]),
	.datad(\inst|nios2|A_mul_src2 [27]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src2_nxt[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src2_nxt[11]~11 .lut_mask = 16'hFC30;
defparam \inst|nios2|A_mul_src2_nxt[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N19
dffeas \inst|nios2|A_mul_partial_prod[25] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_partial_prod[25]~34_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_partial_prod [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[25] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_partial_prod[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N15
dffeas \inst|nios2|A_mul_partial_prod[23] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_partial_prod[23]~30_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_partial_prod [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[23] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_partial_prod[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N10
cycloneive_lcell_comb \inst|nios2|A_mul_result[21]~74 (
	.dataa(\inst|nios2|A_mul_partial_prod [21]),
	.datab(\inst|nios2|A_mul_result [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_result[20]~73 ),
	.combout(\inst|nios2|A_mul_result[21]~74_combout ),
	.cout(\inst|nios2|A_mul_result[21]~75 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[21]~74 .lut_mask = 16'h9617;
defparam \inst|nios2|A_mul_result[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N12
cycloneive_lcell_comb \inst|nios2|A_mul_result[22]~76 (
	.dataa(\inst|nios2|A_mul_result [22]),
	.datab(\inst|nios2|A_mul_partial_prod [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_result[21]~75 ),
	.combout(\inst|nios2|A_mul_result[22]~76_combout ),
	.cout(\inst|nios2|A_mul_result[22]~77 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[22]~76 .lut_mask = 16'h698E;
defparam \inst|nios2|A_mul_result[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N16
cycloneive_lcell_comb \inst|nios2|A_mul_result[24]~80 (
	.dataa(\inst|nios2|A_mul_partial_prod [24]),
	.datab(\inst|nios2|A_mul_result [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_result[23]~79 ),
	.combout(\inst|nios2|A_mul_result[24]~80_combout ),
	.cout(\inst|nios2|A_mul_result[24]~81 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[24]~80 .lut_mask = 16'h698E;
defparam \inst|nios2|A_mul_result[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y29_N17
dffeas \inst|nios2|A_mul_partial_prod[24] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_partial_prod[24]~32_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_partial_prod [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[24] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_partial_prod[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y29_N17
dffeas \inst|nios2|A_mul_result[24] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_result[24]~80_combout ),
	.asdata(\inst|nios2|A_mul_partial_prod [24]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|A_mul_stall_d3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[24] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_result[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N20
cycloneive_lcell_comb \inst|nios2|A_mul_result[26]~84 (
	.dataa(\inst|nios2|A_mul_result [26]),
	.datab(\inst|nios2|A_mul_partial_prod [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_result[25]~83 ),
	.combout(\inst|nios2|A_mul_result[26]~84_combout ),
	.cout(\inst|nios2|A_mul_result[26]~85 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[26]~84 .lut_mask = 16'h698E;
defparam \inst|nios2|A_mul_result[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y29_N21
dffeas \inst|nios2|A_mul_result[26] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_result[26]~84_combout ),
	.asdata(\inst|nios2|A_mul_partial_prod [26]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|A_mul_stall_d3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[26] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_result[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N30
cycloneive_lcell_comb \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[2]~5 (
	.dataa(\inst|nios2|A_ctrl_ld_signed~q ),
	.datab(\inst|nios2|d_readdata_d1 [26]),
	.datac(\inst|nios2|A_slow_ld_data_sign_bit~2_combout ),
	.datad(\inst|nios2|A_ld_align_byte2_byte3_fill~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_ld_byte3_data_aligned_nxt[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[2]~5 .lut_mask = 16'hA0CC;
defparam \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N31
dffeas \inst|nios2|A_slow_inst_result[26] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_slow_ld_byte3_data_aligned_nxt[2]~5_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_slow_inst_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[26] .is_wysiwyg = "true";
defparam \inst|nios2|A_slow_inst_result[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N26
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[26]~90 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[26]~53_combout ),
	.datab(\inst|nios2|A_wr_data_unfiltered[26]~43_combout ),
	.datac(\inst|nios2|A_slow_inst_result [26]),
	.datad(\inst|nios2|A_inst_result [26]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[26]~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[26]~90 .lut_mask = 16'hD9C8;
defparam \inst|nios2|A_wr_data_unfiltered[26]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N30
cycloneive_lcell_comb \inst|nios2|A_rot~23 (
	.dataa(\inst|nios2|Mn_rot_step2 [10]),
	.datab(gnd),
	.datac(\inst|nios2|M_rot_rn [4]),
	.datad(\inst|nios2|Mn_rot_step2 [26]),
	.cin(gnd),
	.combout(\inst|nios2|A_rot~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_rot~23 .lut_mask = 16'hAFA0;
defparam \inst|nios2|A_rot~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N31
dffeas \inst|nios2|A_rot[26] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_rot~23_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot[26] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N12
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~47 (
	.dataa(\inst|nios2|A_shift_rot_result~46_combout ),
	.datab(\inst|nios2|A_rot_fill_bit~q ),
	.datac(\inst|nios2|A_rot [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~47 .lut_mask = 16'hD8D8;
defparam \inst|nios2|A_shift_rot_result~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N13
dffeas \inst|nios2|A_shift_rot_result[26] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_result~47_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result[26] .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_result[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N14
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[26]~91 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[26]~53_combout ),
	.datab(\inst|nios2|A_data_ram_ld_align_fill_bit~combout ),
	.datac(\inst|nios2|A_wr_data_unfiltered[26]~90_combout ),
	.datad(\inst|nios2|A_shift_rot_result [26]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[26]~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[26]~91 .lut_mask = 16'hF858;
defparam \inst|nios2|A_wr_data_unfiltered[26]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N14
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[26]~92 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_result [26]),
	.datac(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datad(\inst|nios2|A_wr_data_unfiltered[26]~91_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[26]~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[26]~92 .lut_mask = 16'hCFC0;
defparam \inst|nios2|A_wr_data_unfiltered[26]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N15
dffeas \inst|nios2|W_wr_data[26] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_wr_data_unfiltered[26]~92_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_wr_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_wr_data[26] .is_wysiwyg = "true";
defparam \inst|nios2|W_wr_data[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N16
cycloneive_lcell_comb \inst|nios2|D_src2_reg[26]~59 (
	.dataa(\inst|nios2|D_src2_reg[26]~58_combout ),
	.datab(\inst|nios2|W_wr_data [26]),
	.datac(\inst|nios2|D_src2_reg[31]~5_combout ),
	.datad(\inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[26]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[26]~59 .lut_mask = 16'hEA4A;
defparam \inst|nios2|D_src2_reg[26]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N22
cycloneive_lcell_comb \inst|nios2|D_src2_reg[26]~60 (
	.dataa(\inst|nios2|E_logic_result[26]~17_combout ),
	.datab(\inst|nios2|D_src2_hazard_E~combout ),
	.datac(\inst|nios2|E_ctrl_logic~q ),
	.datad(\inst|nios2|D_src2_reg[26]~59_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[26]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[26]~60 .lut_mask = 16'hB380;
defparam \inst|nios2|D_src2_reg[26]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N8
cycloneive_lcell_comb \inst|nios2|D_src2_reg[26]~61 (
	.dataa(\inst|nios2|Add17|auto_generated|result_int[27]~54_combout ),
	.datab(\inst|nios2|E_alu_result~0_combout ),
	.datac(\inst|nios2|D_src2_reg[26]~60_combout ),
	.datad(\inst|nios2|D_src2_hazard_E~combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[26]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[26]~61 .lut_mask = 16'hF2F0;
defparam \inst|nios2|D_src2_reg[26]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N9
dffeas \inst|nios2|E_src2_reg[26] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src2_reg[26]~61_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[26] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2_reg[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y22_N25
dffeas \inst|nios2|M_st_data[26] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_st_data[26]~feeder_combout ),
	.asdata(\inst|nios2|E_src2_reg [26]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|E_iw [4]),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_st_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_st_data[26] .is_wysiwyg = "true";
defparam \inst|nios2|M_st_data[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N30
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[26]~26 (
	.dataa(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.datab(\inst|nios2|M_st_data [26]),
	.datac(\inst|nios2|A_st_data [26]),
	.datad(\inst|nios2|A_en_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[26]~26 .lut_mask = 16'hE4CC;
defparam \inst|nios2|dc_data_wr_port_data[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N8
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[26]~27 (
	.dataa(\inst|nios2|d_readdata_d1 [26]),
	.datab(\inst|nios2|A_dc_fill_active~q ),
	.datac(\inst|nios2|dc_data_wr_port_data[26]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[26]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[26]~27 .lut_mask = 16'hB8B8;
defparam \inst|nios2|dc_data_wr_port_data[26]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N16
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_data_nxt[13]~18 (
	.dataa(\inst|nios2|A_dc_rd_data [13]),
	.datab(gnd),
	.datac(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [13]),
	.datad(\inst|nios2|A_dc_xfer_rd_data_offset_match~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_data_nxt[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[13]~18 .lut_mask = 16'hAAF0;
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y26_N17
dffeas \inst|nios2|A_dc_xfer_wr_data[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_data_nxt[13]~18_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data[13] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_data[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y29_N3
dffeas \inst|nios2|d_writedata[28] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_writedata[28]~12_combout ),
	.asdata(\inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [28]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_update_av_writedata~combout ),
	.ena(\inst|nios2|d_writedata[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_writedata[28] .is_wysiwyg = "true";
defparam \inst|nios2|d_writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N18
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_payload~7 (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_payload~7_combout  = (\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_writedata [28])

	.dataa(gnd),
	.datab(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [28]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_payload~7 .lut_mask = 16'hCC00;
defparam \inst|cmd_xbar_mux_001|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y23_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~7_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [50],\inst|cmd_xbar_mux_001|src_data [49],\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],
\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_size = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N20
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[28]~7 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[28]~7_combout  = (\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a60 ))) # (!\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a 
// [0] & (\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28~portadataout ))

	.dataa(gnd),
	.datab(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a28~portadataout ),
	.datac(\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a60 ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[28]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[28]~7 .lut_mask = 16'hFC0C;
defparam \inst|rsp_xbar_mux|src_data[28]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N18
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[28]~41 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[28]~41_combout  = (\inst|nios2_jtag_debug_module_translator|av_readdata_pre [28] & ((\inst|rsp_xbar_demux|src0_valid~combout ) # ((\inst|rsp_xbar_demux_001|src0_valid~combout  & \inst|rsp_xbar_mux|src_data[28]~7_combout )))) # 
// (!\inst|nios2_jtag_debug_module_translator|av_readdata_pre [28] & (\inst|rsp_xbar_demux_001|src0_valid~combout  & ((\inst|rsp_xbar_mux|src_data[28]~7_combout ))))

	.dataa(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [28]),
	.datab(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.datac(\inst|rsp_xbar_demux|src0_valid~combout ),
	.datad(\inst|rsp_xbar_mux|src_data[28]~7_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[28]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[28]~41 .lut_mask = 16'hECA0;
defparam \inst|rsp_xbar_mux|src_data[28]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N19
dffeas \inst|nios2|i_readdata_d1[28] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux|src_data[28]~41_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_readdata_d1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_readdata_d1[28] .is_wysiwyg = "true";
defparam \inst|nios2|i_readdata_d1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N8
cycloneive_lcell_comb \inst|nios2|F_iw[30]~35 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|F_iw[12]~7_combout ),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [30]),
	.cin(gnd),
	.combout(\inst|nios2|F_iw[30]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw[30]~35 .lut_mask = 16'hF000;
defparam \inst|nios2|F_iw[30]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N9
dffeas \inst|nios2|D_iw[30] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_iw[30]~35_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_iw [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_iw[30] .is_wysiwyg = "true";
defparam \inst|nios2|D_iw[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N2
cycloneive_lcell_comb \inst|nios2|F_iw_a_rf[3]~3 (
	.dataa(gnd),
	.datab(\inst|nios2|F_stall~combout ),
	.datac(\inst|nios2|D_iw [30]),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [30]),
	.cin(gnd),
	.combout(\inst|nios2|F_iw_a_rf[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw_a_rf[3]~3 .lut_mask = 16'hFC30;
defparam \inst|nios2|F_iw_a_rf[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N20
cycloneive_lcell_comb \inst|nios2|D_src1_reg[25]~72 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[25]~95_combout ),
	.datab(\inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [25]),
	.datac(\inst|nios2|E_src1[11]~0_combout ),
	.datad(\inst|nios2|E_src1[11]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[25]~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[25]~72 .lut_mask = 16'hFC0A;
defparam \inst|nios2|D_src1_reg[25]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N14
cycloneive_lcell_comb \inst|nios2|D_src1_reg[25]~73 (
	.dataa(\inst|nios2|W_wr_data [25]),
	.datab(\inst|nios2|D_src1_reg[25]~72_combout ),
	.datac(\inst|nios2|E_src1[11]~0_combout ),
	.datad(\inst|nios2|M_alu_result [25]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[25]~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[25]~73 .lut_mask = 16'hBC8C;
defparam \inst|nios2|D_src1_reg[25]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N22
cycloneive_lcell_comb \inst|nios2|D_src1_reg[25]~74 (
	.dataa(\inst|nios2|E_alu_result [25]),
	.datab(\inst|nios2|E_regnum_a_cmp_D~q ),
	.datac(\inst|nios2|D_src1_reg[25]~73_combout ),
	.datad(\inst|nios2|D_ctrl_a_not_src~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[25]~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[25]~74 .lut_mask = 16'hF0B8;
defparam \inst|nios2|D_src1_reg[25]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N23
dffeas \inst|nios2|E_src1[25] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src1_reg[25]~74_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src1[25] .is_wysiwyg = "true";
defparam \inst|nios2|E_src1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N18
cycloneive_lcell_comb \inst|nios2|D_src2_reg[25]~65 (
	.dataa(\inst|nios2|D_src2_reg[25]~64_combout ),
	.datab(\inst|nios2|Add17|auto_generated|result_int[26]~52_combout ),
	.datac(\inst|nios2|D_src2_hazard_E~combout ),
	.datad(\inst|nios2|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[25]~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[25]~65 .lut_mask = 16'hAAEA;
defparam \inst|nios2|D_src2_reg[25]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N0
cycloneive_lcell_comb \inst|nios2|D_src2[25]~19 (
	.dataa(\inst|nios2|D_ctrl_unsigned_lo_imm16~q ),
	.datab(\inst|nios2|D_ctrl_hi_imm16~q ),
	.datac(\inst|nios2|D_iw [15]),
	.datad(\inst|nios2|D_iw [21]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2[25]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2[25]~19 .lut_mask = 16'hD1C0;
defparam \inst|nios2|D_src2[25]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N14
cycloneive_lcell_comb \inst|nios2|D_src2[25]~20 (
	.dataa(\inst|nios2|D_src2[30]~4_combout ),
	.datab(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.datac(\inst|nios2|D_src2_reg[25]~65_combout ),
	.datad(\inst|nios2|D_src2[25]~19_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2[25]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2[25]~20 .lut_mask = 16'hBA30;
defparam \inst|nios2|D_src2[25]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N15
dffeas \inst|nios2|E_src2[25] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src2[25]~20_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2[25] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N21
dffeas \inst|nios2|M_src2[25] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src2 [25]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src2[25] .is_wysiwyg = "true";
defparam \inst|nios2|M_src2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N2
cycloneive_lcell_comb \inst|nios2|A_mul_src2_nxt[25]~25 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(gnd),
	.datad(\inst|nios2|M_src2 [25]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src2_nxt[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src2_nxt[25]~25 .lut_mask = 16'h3300;
defparam \inst|nios2|A_mul_src2_nxt[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N3
dffeas \inst|nios2|A_mul_src2[25] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_src2_nxt[25]~25_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_src2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_src2[25] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_src2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N4
cycloneive_lcell_comb \inst|nios2|A_mul_src2_nxt[9]~9 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(\inst|nios2|M_src2 [9]),
	.datad(\inst|nios2|A_mul_src2 [25]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src2_nxt[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src2_nxt[9]~9 .lut_mask = 16'hFC30;
defparam \inst|nios2|A_mul_src2_nxt[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N13
dffeas \inst|nios2|A_mul_partial_prod[22] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_partial_prod[22]~28_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_partial_prod [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[22] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_partial_prod[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y29_N13
dffeas \inst|nios2|A_mul_result[22] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_result[22]~76_combout ),
	.asdata(\inst|nios2|A_mul_partial_prod [22]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|A_mul_stall_d3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[22] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_result[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N4
cycloneive_lcell_comb \inst|nios2|M_inst_result[22]~30 (
	.dataa(gnd),
	.datab(\inst|nios2|M_alu_result [22]),
	.datac(\inst|nios2|M_ctrl_mem~q ),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\inst|nios2|M_inst_result[22]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_inst_result[22]~30 .lut_mask = 16'hFC0C;
defparam \inst|nios2|M_inst_result[22]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N5
dffeas \inst|nios2|A_inst_result[22] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_inst_result[22]~30_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|M_ctrl_rdctl_inst~q ),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_inst_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_inst_result[22] .is_wysiwyg = "true";
defparam \inst|nios2|A_inst_result[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N14
cycloneive_lcell_comb \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[6]~3 (
	.dataa(\inst|nios2|d_readdata_d1 [22]),
	.datab(\inst|nios2|A_ld_align_byte2_byte3_fill~q ),
	.datac(\inst|nios2|A_slow_ld_data_sign_bit~2_combout ),
	.datad(\inst|nios2|A_ctrl_ld_signed~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_ld_byte2_data_aligned_nxt[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[6]~3 .lut_mask = 16'hE222;
defparam \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N15
dffeas \inst|nios2|A_slow_inst_result[22] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_slow_ld_byte2_data_aligned_nxt[6]~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_slow_inst_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[22] .is_wysiwyg = "true";
defparam \inst|nios2|A_slow_inst_result[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N24
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[22]~102 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[26]~53_combout ),
	.datab(\inst|nios2|A_inst_result [22]),
	.datac(\inst|nios2|A_wr_data_unfiltered[26]~43_combout ),
	.datad(\inst|nios2|A_slow_inst_result [22]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[22]~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[22]~102 .lut_mask = 16'hF4A4;
defparam \inst|nios2|A_wr_data_unfiltered[22]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N28
cycloneive_lcell_comb \inst|nios2|Mn_rot_step2[22]~13 (
	.dataa(\inst|nios2|M_rot_step1 [18]),
	.datab(\inst|nios2|M_rot_step1 [22]),
	.datac(gnd),
	.datad(\inst|nios2|M_rot_rn [2]),
	.cin(gnd),
	.combout(\inst|nios2|Mn_rot_step2[22]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[22]~13 .lut_mask = 16'hAACC;
defparam \inst|nios2|Mn_rot_step2[22]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N18
cycloneive_lcell_comb \inst|nios2|Mn_rot_step2[14]~28 (
	.dataa(\inst|nios2|M_rot_step1 [10]),
	.datab(\inst|nios2|M_rot_rn [2]),
	.datac(gnd),
	.datad(\inst|nios2|M_rot_step1 [14]),
	.cin(gnd),
	.combout(\inst|nios2|Mn_rot_step2[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[14]~28 .lut_mask = 16'hBB88;
defparam \inst|nios2|Mn_rot_step2[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N29
dffeas \inst|nios2|Mn_rot_step2[22] (
	.clk(!\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Mn_rot_step2[22]~13_combout ),
	.asdata(\inst|nios2|Mn_rot_step2[14]~28_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|M_rot_rn [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|Mn_rot_step2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[22] .is_wysiwyg = "true";
defparam \inst|nios2|Mn_rot_step2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N22
cycloneive_lcell_comb \inst|nios2|M_rot_step1[6]~23 (
	.dataa(\inst|nios2|Add8~3_combout ),
	.datab(\inst|nios2|E_src1 [5]),
	.datac(gnd),
	.datad(\inst|nios2|E_src1 [6]),
	.cin(gnd),
	.combout(\inst|nios2|M_rot_step1[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[6]~23 .lut_mask = 16'hDD88;
defparam \inst|nios2|M_rot_step1[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N23
dffeas \inst|nios2|M_rot_step1[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_rot_step1[6]~23_combout ),
	.asdata(\inst|nios2|M_rot_step1[4]~7_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|Add8~5_combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_step1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[6] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_step1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N6
cycloneive_lcell_comb \inst|nios2|Mn_rot_step2[6]~12 (
	.dataa(\inst|nios2|M_rot_step1 [2]),
	.datab(\inst|nios2|M_rot_step1 [6]),
	.datac(gnd),
	.datad(\inst|nios2|M_rot_rn [2]),
	.cin(gnd),
	.combout(\inst|nios2|Mn_rot_step2[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[6]~12 .lut_mask = 16'hAACC;
defparam \inst|nios2|Mn_rot_step2[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N20
cycloneive_lcell_comb \inst|nios2|M_rot_step1[28]~1 (
	.dataa(\inst|nios2|E_src1 [28]),
	.datab(\inst|nios2|E_src1 [27]),
	.datac(gnd),
	.datad(\inst|nios2|Add8~3_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_rot_step1[28]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[28]~1 .lut_mask = 16'hCCAA;
defparam \inst|nios2|M_rot_step1[28]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N25
dffeas \inst|nios2|M_rot_step1[30] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_rot_step1[30]~17_combout ),
	.asdata(\inst|nios2|M_rot_step1[28]~1_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|Add8~5_combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_step1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[30] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_step1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N0
cycloneive_lcell_comb \inst|nios2|Mn_rot_step2[30]~29 (
	.dataa(\inst|nios2|M_rot_step1 [26]),
	.datab(\inst|nios2|M_rot_rn [2]),
	.datac(gnd),
	.datad(\inst|nios2|M_rot_step1 [30]),
	.cin(gnd),
	.combout(\inst|nios2|Mn_rot_step2[30]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[30]~29 .lut_mask = 16'hBB88;
defparam \inst|nios2|Mn_rot_step2[30]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N7
dffeas \inst|nios2|Mn_rot_step2[6] (
	.clk(!\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Mn_rot_step2[6]~12_combout ),
	.asdata(\inst|nios2|Mn_rot_step2[30]~29_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|M_rot_rn [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|Mn_rot_step2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[6] .is_wysiwyg = "true";
defparam \inst|nios2|Mn_rot_step2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N2
cycloneive_lcell_comb \inst|nios2|A_rot~27 (
	.dataa(\inst|nios2|M_rot_rn [4]),
	.datab(gnd),
	.datac(\inst|nios2|Mn_rot_step2 [22]),
	.datad(\inst|nios2|Mn_rot_step2 [6]),
	.cin(gnd),
	.combout(\inst|nios2|A_rot~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_rot~27 .lut_mask = 16'hFA50;
defparam \inst|nios2|A_rot~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N3
dffeas \inst|nios2|A_rot[22] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_rot~27_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot[22] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N2
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~54 (
	.dataa(\inst|nios2|A_rot_mask [6]),
	.datab(gnd),
	.datac(\inst|nios2|A_rot_pass2~q ),
	.datad(\inst|nios2|A_rot_sel_fill2~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~54 .lut_mask = 16'h0F0A;
defparam \inst|nios2|A_shift_rot_result~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N10
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~55 (
	.dataa(gnd),
	.datab(\inst|nios2|A_rot [22]),
	.datac(\inst|nios2|A_rot_fill_bit~q ),
	.datad(\inst|nios2|A_shift_rot_result~54_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~55 .lut_mask = 16'hF0CC;
defparam \inst|nios2|A_shift_rot_result~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N11
dffeas \inst|nios2|A_shift_rot_result[22] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_result~55_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result[22] .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_result[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N4
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[22]~103 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[26]~53_combout ),
	.datab(\inst|nios2|A_wr_data_unfiltered[22]~102_combout ),
	.datac(\inst|nios2|A_data_ram_ld_align_fill_bit~combout ),
	.datad(\inst|nios2|A_shift_rot_result [22]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[22]~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[22]~103 .lut_mask = 16'hEC64;
defparam \inst|nios2|A_wr_data_unfiltered[22]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N2
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[22]~104 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_result [22]),
	.datac(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datad(\inst|nios2|A_wr_data_unfiltered[22]~103_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[22]~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[22]~104 .lut_mask = 16'hCFC0;
defparam \inst|nios2|A_wr_data_unfiltered[22]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N14
cycloneive_lcell_comb \inst|nios2|D_src2_reg[22]~74 (
	.dataa(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datab(\inst|nios2|A_wr_data_unfiltered[22]~104_combout ),
	.datac(\inst|nios2|D_src2_reg[31]~5_combout ),
	.datad(\inst|nios2|M_alu_result [22]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[22]~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[22]~74 .lut_mask = 16'h5E54;
defparam \inst|nios2|D_src2_reg[22]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N16
cycloneive_lcell_comb \inst|nios2|D_src2_reg[22]~75 (
	.dataa(\inst|nios2|D_src2_reg[31]~5_combout ),
	.datab(\inst|nios2|D_src2_reg[22]~74_combout ),
	.datac(\inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.datad(\inst|nios2|W_wr_data [22]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[22]~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[22]~75 .lut_mask = 16'hE6C4;
defparam \inst|nios2|D_src2_reg[22]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N18
cycloneive_lcell_comb \inst|nios2|D_src2_reg[22]~76 (
	.dataa(\inst|nios2|E_ctrl_logic~q ),
	.datab(\inst|nios2|D_src2_reg[22]~75_combout ),
	.datac(\inst|nios2|D_src2_hazard_E~combout ),
	.datad(\inst|nios2|E_logic_result[22]~13_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[22]~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[22]~76 .lut_mask = 16'hAC0C;
defparam \inst|nios2|D_src2_reg[22]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N4
cycloneive_lcell_comb \inst|nios2|D_src2_reg[22]~77 (
	.dataa(\inst|nios2|Add17|auto_generated|result_int[23]~46_combout ),
	.datab(\inst|nios2|E_alu_result~0_combout ),
	.datac(\inst|nios2|D_src2_hazard_E~combout ),
	.datad(\inst|nios2|D_src2_reg[22]~76_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[22]~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[22]~77 .lut_mask = 16'hFF20;
defparam \inst|nios2|D_src2_reg[22]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N5
dffeas \inst|nios2|E_src2_reg[22] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src2_reg[22]~77_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[22] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N26
cycloneive_lcell_comb \inst|nios2|E_st_data[22]~7 (
	.dataa(\inst|nios2|E_src2_reg [6]),
	.datab(\inst|nios2|E_iw [4]),
	.datac(\inst|nios2|E_src2_reg [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|E_st_data[22]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_st_data[22]~7 .lut_mask = 16'hE2E2;
defparam \inst|nios2|E_st_data[22]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N27
dffeas \inst|nios2|M_st_data[22] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_st_data[22]~7_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_st_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_st_data[22] .is_wysiwyg = "true";
defparam \inst|nios2|M_st_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N28
cycloneive_lcell_comb \inst|nios2|d_writedata[22]~28 (
	.dataa(\inst|nios2|A_st_data [22]),
	.datab(\inst|nios2|M_st_data [22]),
	.datac(gnd),
	.datad(\inst|nios2|A_mem_bypass_pending~combout ),
	.cin(gnd),
	.combout(\inst|nios2|d_writedata[22]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_writedata[22]~28 .lut_mask = 16'hAACC;
defparam \inst|nios2|d_writedata[22]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N29
dffeas \inst|nios2|d_writedata[22] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_writedata[22]~28_combout ),
	.asdata(\inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [22]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_update_av_writedata~combout ),
	.ena(\inst|nios2|d_writedata[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_writedata[22] .is_wysiwyg = "true";
defparam \inst|nios2|d_writedata[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N24
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_payload~29 (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_payload~29_combout  = (\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_writedata [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\inst|nios2|d_writedata [22]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_payload~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_payload~29 .lut_mask = 16'hF000;
defparam \inst|cmd_xbar_mux_001|src_payload~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N24
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_payload~25 (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_payload~25_combout  = (\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_writedata [23])

	.dataa(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [23]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_payload~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_payload~25 .lut_mask = 16'hAA00;
defparam \inst|cmd_xbar_mux_001|src_payload~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y35_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~21_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [50],\inst|cmd_xbar_mux_001|src_data [49],\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],
\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_size = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N22
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[16]~21 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[16]~21_combout  = (\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48~portadataout )) # 
// (!\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16~portadataout )))

	.dataa(gnd),
	.datab(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a48~portadataout ),
	.datac(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a16~portadataout ),
	.datad(\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[16]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[16]~21 .lut_mask = 16'hCCF0;
defparam \inst|rsp_xbar_mux|src_data[16]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N24
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[16]~52 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[16]~52_combout  = (\inst|rsp_xbar_demux|src0_valid~combout  & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre [16]) # ((\inst|rsp_xbar_demux_001|src0_valid~combout  & \inst|rsp_xbar_mux|src_data[16]~21_combout )))) # 
// (!\inst|rsp_xbar_demux|src0_valid~combout  & (\inst|rsp_xbar_demux_001|src0_valid~combout  & (\inst|rsp_xbar_mux|src_data[16]~21_combout )))

	.dataa(\inst|rsp_xbar_demux|src0_valid~combout ),
	.datab(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.datac(\inst|rsp_xbar_mux|src_data[16]~21_combout ),
	.datad(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [16]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[16]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[16]~52 .lut_mask = 16'hEAC0;
defparam \inst|rsp_xbar_mux|src_data[16]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N25
dffeas \inst|nios2|i_readdata_d1[16] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux|src_data[16]~52_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_readdata_d1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_readdata_d1[16] .is_wysiwyg = "true";
defparam \inst|nios2|i_readdata_d1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N10
cycloneive_lcell_comb \inst|nios2|F_iw[10]~19 (
	.dataa(gnd),
	.datab(\inst|nios2|F_iw[12]~7_combout ),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\inst|nios2|F_iw[10]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw[10]~19 .lut_mask = 16'hCC00;
defparam \inst|nios2|F_iw[10]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N11
dffeas \inst|nios2|D_iw[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_iw[10]~19_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_iw [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_iw[10] .is_wysiwyg = "true";
defparam \inst|nios2|D_iw[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N8
cycloneive_lcell_comb \inst|nios2|D_src2_imm[4]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|D_iw [10]),
	.datad(\inst|nios2|D_ctrl_hi_imm16~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_imm[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_imm[4]~1 .lut_mask = 16'h00F0;
defparam \inst|nios2|D_src2_imm[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N1
dffeas \inst|nios2|E_src2[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2[4]~feeder_combout ),
	.asdata(\inst|nios2|D_src2_imm[4]~1_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2[4] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N1
dffeas \inst|nios2|M_src2[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src2 [4]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src2[4] .is_wysiwyg = "true";
defparam \inst|nios2|M_src2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N0
cycloneive_lcell_comb \inst|nios2|A_mul_src2_nxt[4]~4 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_src2 [20]),
	.datac(\inst|nios2|M_src2 [4]),
	.datad(\inst|nios2|A_mul_stall~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src2_nxt[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src2_nxt[4]~4 .lut_mask = 16'hCCF0;
defparam \inst|nios2|A_mul_src2_nxt[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N17
dffeas \inst|nios2|A_mul_partial_prod[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT15 ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_partial_prod [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[15] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_partial_prod[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N0
cycloneive_lcell_comb \inst|nios2|A_mul_result[16]~64 (
	.dataa(\inst|nios2|A_mul_partial_prod [16]),
	.datab(\inst|nios2|A_mul_result [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_result[15]~63 ),
	.combout(\inst|nios2|A_mul_result[16]~64_combout ),
	.cout(\inst|nios2|A_mul_result[16]~65 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[16]~64 .lut_mask = 16'h698E;
defparam \inst|nios2|A_mul_result[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y29_N1
dffeas \inst|nios2|A_mul_partial_prod[16] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_partial_prod[16]~16_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_partial_prod [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[16] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_partial_prod[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y29_N1
dffeas \inst|nios2|A_mul_result[16] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_result[16]~64_combout ),
	.asdata(\inst|nios2|A_mul_partial_prod [16]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|A_mul_stall_d3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[16] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_result[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N2
cycloneive_lcell_comb \inst|nios2|A_mul_result[17]~66 (
	.dataa(\inst|nios2|A_mul_result [17]),
	.datab(\inst|nios2|A_mul_partial_prod [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_result[16]~65 ),
	.combout(\inst|nios2|A_mul_result[17]~66_combout ),
	.cout(\inst|nios2|A_mul_result[17]~67 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[17]~66 .lut_mask = 16'h9617;
defparam \inst|nios2|A_mul_result[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N4
cycloneive_lcell_comb \inst|nios2|A_mul_result[18]~68 (
	.dataa(\inst|nios2|A_mul_result [18]),
	.datab(\inst|nios2|A_mul_partial_prod [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_result[17]~67 ),
	.combout(\inst|nios2|A_mul_result[18]~68_combout ),
	.cout(\inst|nios2|A_mul_result[18]~69 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[18]~68 .lut_mask = 16'h698E;
defparam \inst|nios2|A_mul_result[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N6
cycloneive_lcell_comb \inst|nios2|A_mul_result[19]~70 (
	.dataa(\inst|nios2|A_mul_result [19]),
	.datab(\inst|nios2|A_mul_partial_prod [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_result[18]~69 ),
	.combout(\inst|nios2|A_mul_result[19]~70_combout ),
	.cout(\inst|nios2|A_mul_result[19]~71 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[19]~70 .lut_mask = 16'h9617;
defparam \inst|nios2|A_mul_result[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N8
cycloneive_lcell_comb \inst|nios2|A_mul_result[20]~72 (
	.dataa(\inst|nios2|A_mul_result [20]),
	.datab(\inst|nios2|A_mul_partial_prod [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_result[19]~71 ),
	.combout(\inst|nios2|A_mul_result[20]~72_combout ),
	.cout(\inst|nios2|A_mul_result[20]~73 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[20]~72 .lut_mask = 16'h698E;
defparam \inst|nios2|A_mul_result[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y29_N11
dffeas \inst|nios2|A_mul_partial_prod[21] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_partial_prod[21]~26_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_partial_prod [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[21] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_partial_prod[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y29_N11
dffeas \inst|nios2|A_mul_result[21] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_result[21]~74_combout ),
	.asdata(\inst|nios2|A_mul_partial_prod [21]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|A_mul_stall_d3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[21] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_result[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N24
cycloneive_lcell_comb \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[5]~4 (
	.dataa(\inst|nios2|A_slow_ld_data_sign_bit~2_combout ),
	.datab(\inst|nios2|d_readdata_d1 [21]),
	.datac(\inst|nios2|A_ld_align_byte2_byte3_fill~q ),
	.datad(\inst|nios2|A_ctrl_ld_signed~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_ld_byte2_data_aligned_nxt[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[5]~4 .lut_mask = 16'hAC0C;
defparam \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N25
dffeas \inst|nios2|A_slow_inst_result[21] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_slow_ld_byte2_data_aligned_nxt[5]~4_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_slow_inst_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[21] .is_wysiwyg = "true";
defparam \inst|nios2|A_slow_inst_result[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N18
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[21]~105 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[26]~43_combout ),
	.datab(\inst|nios2|A_inst_result [21]),
	.datac(\inst|nios2|A_wr_data_unfiltered[26]~53_combout ),
	.datad(\inst|nios2|A_slow_inst_result [21]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[21]~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[21]~105 .lut_mask = 16'hAEA4;
defparam \inst|nios2|A_wr_data_unfiltered[21]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N27
dffeas \inst|nios2|Mn_rot_step2[5] (
	.clk(!\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Mn_rot_step2[5]~10_combout ),
	.asdata(\inst|nios2|Mn_rot_step2[29]~27_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|M_rot_rn [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|Mn_rot_step2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[5] .is_wysiwyg = "true";
defparam \inst|nios2|Mn_rot_step2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y24_N9
dffeas \inst|nios2|Mn_rot_step2[21] (
	.clk(!\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Mn_rot_step2[21]~11_combout ),
	.asdata(\inst|nios2|Mn_rot_step2[13]~26_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|M_rot_rn [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|Mn_rot_step2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[21] .is_wysiwyg = "true";
defparam \inst|nios2|Mn_rot_step2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N20
cycloneive_lcell_comb \inst|nios2|A_rot~28 (
	.dataa(gnd),
	.datab(\inst|nios2|M_rot_rn [4]),
	.datac(\inst|nios2|Mn_rot_step2 [5]),
	.datad(\inst|nios2|Mn_rot_step2 [21]),
	.cin(gnd),
	.combout(\inst|nios2|A_rot~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_rot~28 .lut_mask = 16'hF3C0;
defparam \inst|nios2|A_rot~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N21
dffeas \inst|nios2|A_rot[21] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_rot~28_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot[21] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N6
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~56 (
	.dataa(\inst|nios2|A_rot_sel_fill2~q ),
	.datab(\inst|nios2|A_rot_mask [5]),
	.datac(\inst|nios2|A_rot_pass2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~56 .lut_mask = 16'h0E0E;
defparam \inst|nios2|A_shift_rot_result~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N28
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~57 (
	.dataa(\inst|nios2|A_rot_fill_bit~q ),
	.datab(\inst|nios2|A_rot [21]),
	.datac(gnd),
	.datad(\inst|nios2|A_shift_rot_result~56_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~57 .lut_mask = 16'hAACC;
defparam \inst|nios2|A_shift_rot_result~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N29
dffeas \inst|nios2|A_shift_rot_result[21] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_result~57_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result[21] .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_result[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N22
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[21]~106 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[26]~53_combout ),
	.datab(\inst|nios2|A_data_ram_ld_align_fill_bit~combout ),
	.datac(\inst|nios2|A_wr_data_unfiltered[21]~105_combout ),
	.datad(\inst|nios2|A_shift_rot_result [21]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[21]~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[21]~106 .lut_mask = 16'hF858;
defparam \inst|nios2|A_wr_data_unfiltered[21]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N20
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[21]~107 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_result [21]),
	.datac(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datad(\inst|nios2|A_wr_data_unfiltered[21]~106_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[21]~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[21]~107 .lut_mask = 16'hCFC0;
defparam \inst|nios2|A_wr_data_unfiltered[21]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N21
dffeas \inst|nios2|W_wr_data[21] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_wr_data_unfiltered[21]~107_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_wr_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_wr_data[21] .is_wysiwyg = "true";
defparam \inst|nios2|W_wr_data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N30
cycloneive_lcell_comb \inst|nios2|D_src2_reg[21]~78 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[21]~107_combout ),
	.datab(\inst|nios2|D_src2_reg[31]~5_combout ),
	.datac(\inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.datad(\inst|nios2|D_src2_reg[31]~4_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[21]~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[21]~78 .lut_mask = 16'h33E2;
defparam \inst|nios2|D_src2_reg[21]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N24
cycloneive_lcell_comb \inst|nios2|D_src2_reg[21]~79 (
	.dataa(\inst|nios2|M_alu_result [21]),
	.datab(\inst|nios2|W_wr_data [21]),
	.datac(\inst|nios2|D_src2_reg[21]~78_combout ),
	.datad(\inst|nios2|D_src2_reg[31]~4_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[21]~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[21]~79 .lut_mask = 16'hACF0;
defparam \inst|nios2|D_src2_reg[21]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N18
cycloneive_lcell_comb \inst|nios2|D_src2_reg[21]~80 (
	.dataa(\inst|nios2|E_logic_result[21]~12_combout ),
	.datab(\inst|nios2|E_ctrl_logic~q ),
	.datac(\inst|nios2|D_src2_hazard_E~combout ),
	.datad(\inst|nios2|D_src2_reg[21]~79_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[21]~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[21]~80 .lut_mask = 16'h8F80;
defparam \inst|nios2|D_src2_reg[21]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N28
cycloneive_lcell_comb \inst|nios2|D_src2_reg[21]~81 (
	.dataa(\inst|nios2|D_src2_hazard_E~combout ),
	.datab(\inst|nios2|E_alu_result~0_combout ),
	.datac(\inst|nios2|Add17|auto_generated|result_int[22]~44_combout ),
	.datad(\inst|nios2|D_src2_reg[21]~80_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[21]~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[21]~81 .lut_mask = 16'hFF20;
defparam \inst|nios2|D_src2_reg[21]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N16
cycloneive_lcell_comb \inst|nios2|D_src2[21]~28 (
	.dataa(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.datab(\inst|nios2|D_src2[30]~4_combout ),
	.datac(\inst|nios2|D_src2[21]~27_combout ),
	.datad(\inst|nios2|D_src2_reg[21]~81_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2[21]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2[21]~28 .lut_mask = 16'hD5C0;
defparam \inst|nios2|D_src2[21]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N17
dffeas \inst|nios2|E_src2[21] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src2[21]~28_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2[21] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N6
cycloneive_lcell_comb \inst|nios2|E_logic_result[21]~12 (
	.dataa(\inst|nios2|E_logic_op [1]),
	.datab(\inst|nios2|E_logic_op [0]),
	.datac(\inst|nios2|E_src1 [21]),
	.datad(\inst|nios2|E_src2 [21]),
	.cin(gnd),
	.combout(\inst|nios2|E_logic_result[21]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_logic_result[21]~12 .lut_mask = 16'h6AA1;
defparam \inst|nios2|E_logic_result[21]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N10
cycloneive_lcell_comb \inst|nios2|E_alu_result[21] (
	.dataa(\inst|nios2|Add17|auto_generated|result_int[22]~44_combout ),
	.datab(\inst|nios2|E_ctrl_logic~q ),
	.datac(\inst|nios2|E_alu_result~0_combout ),
	.datad(\inst|nios2|E_logic_result[21]~12_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result [21]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[21] .lut_mask = 16'hCE0A;
defparam \inst|nios2|E_alu_result[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N22
cycloneive_lcell_comb \inst|nios2|D_src1_reg[21]~84 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[21]~107_combout ),
	.datab(\inst|nios2|E_src1[11]~0_combout ),
	.datac(\inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [21]),
	.datad(\inst|nios2|E_src1[11]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[21]~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[21]~84 .lut_mask = 16'hFC22;
defparam \inst|nios2|D_src1_reg[21]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N0
cycloneive_lcell_comb \inst|nios2|D_src1_reg[21]~85 (
	.dataa(\inst|nios2|M_alu_result [21]),
	.datab(\inst|nios2|W_wr_data [21]),
	.datac(\inst|nios2|D_src1_reg[21]~84_combout ),
	.datad(\inst|nios2|E_src1[11]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[21]~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[21]~85 .lut_mask = 16'hCAF0;
defparam \inst|nios2|D_src1_reg[21]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N12
cycloneive_lcell_comb \inst|nios2|D_src1_reg[21]~86 (
	.dataa(\inst|nios2|E_regnum_a_cmp_D~q ),
	.datab(\inst|nios2|E_alu_result [21]),
	.datac(\inst|nios2|D_ctrl_a_not_src~q ),
	.datad(\inst|nios2|D_src1_reg[21]~85_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[21]~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[21]~86 .lut_mask = 16'hFD08;
defparam \inst|nios2|D_src1_reg[21]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N13
dffeas \inst|nios2|E_src1[21] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src1_reg[21]~86_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src1[21] .is_wysiwyg = "true";
defparam \inst|nios2|E_src1[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N15
dffeas \inst|nios2|M_src1[21] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src1 [21]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src1[21] .is_wysiwyg = "true";
defparam \inst|nios2|M_src1[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N13
dffeas \inst|nios2|A_mul_src1[5]~_Duplicate_1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_src1_nxt[5]~5_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_src1[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_src1[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_src1[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N14
cycloneive_lcell_comb \inst|nios2|A_mul_src1_nxt[21]~21 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(\inst|nios2|M_src1 [21]),
	.datad(\inst|nios2|A_mul_src1[5]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src1_nxt[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src1_nxt[21]~21 .lut_mask = 16'hFC30;
defparam \inst|nios2|A_mul_src1_nxt[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N9
dffeas \inst|nios2|A_mul_partial_prod[20] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_partial_prod[20]~24_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_partial_prod [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[20] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_partial_prod[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y29_N9
dffeas \inst|nios2|A_mul_result[20] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_result[20]~72_combout ),
	.asdata(\inst|nios2|A_mul_partial_prod [20]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|A_mul_stall_d3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[20] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_result[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N29
dffeas \inst|nios2|M_alu_result[20] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_alu_result [20]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_alu_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_alu_result[20] .is_wysiwyg = "true";
defparam \inst|nios2|M_alu_result[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N16
cycloneive_lcell_comb \inst|nios2|M_inst_result[20]~6 (
	.dataa(gnd),
	.datab(\inst|nios2|M_alu_result [20]),
	.datac(\inst|nios2|M_ctrl_mem~q ),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(\inst|nios2|M_inst_result[20]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_inst_result[20]~6 .lut_mask = 16'hFC0C;
defparam \inst|nios2|M_inst_result[20]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N17
dffeas \inst|nios2|A_inst_result[20] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_inst_result[20]~6_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|M_ctrl_rdctl_inst~q ),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_inst_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_inst_result[20] .is_wysiwyg = "true";
defparam \inst|nios2|A_inst_result[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N10
cycloneive_lcell_comb \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[4]~5 (
	.dataa(\inst|nios2|A_slow_ld_data_sign_bit~2_combout ),
	.datab(\inst|nios2|d_readdata_d1 [20]),
	.datac(\inst|nios2|A_ld_align_byte2_byte3_fill~q ),
	.datad(\inst|nios2|A_ctrl_ld_signed~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_ld_byte2_data_aligned_nxt[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[4]~5 .lut_mask = 16'hAC0C;
defparam \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N11
dffeas \inst|nios2|A_slow_inst_result[20] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_slow_ld_byte2_data_aligned_nxt[4]~5_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_slow_inst_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[20] .is_wysiwyg = "true";
defparam \inst|nios2|A_slow_inst_result[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N14
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[20]~108 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[26]~53_combout ),
	.datab(\inst|nios2|A_wr_data_unfiltered[26]~43_combout ),
	.datac(\inst|nios2|A_inst_result [20]),
	.datad(\inst|nios2|A_slow_inst_result [20]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[20]~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[20]~108 .lut_mask = 16'hDC98;
defparam \inst|nios2|A_wr_data_unfiltered[20]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N11
dffeas \inst|nios2|Mn_rot_step2[4] (
	.clk(!\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Mn_rot_step2[4]~8_combout ),
	.asdata(\inst|nios2|Mn_rot_step2[28]~25_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|M_rot_rn [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|Mn_rot_step2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[4] .is_wysiwyg = "true";
defparam \inst|nios2|Mn_rot_step2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y24_N25
dffeas \inst|nios2|Mn_rot_step2[20] (
	.clk(!\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Mn_rot_step2[20]~9_combout ),
	.asdata(\inst|nios2|Mn_rot_step2[12]~24_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|M_rot_rn [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|Mn_rot_step2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[20] .is_wysiwyg = "true";
defparam \inst|nios2|Mn_rot_step2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N18
cycloneive_lcell_comb \inst|nios2|A_rot~29 (
	.dataa(gnd),
	.datab(\inst|nios2|Mn_rot_step2 [4]),
	.datac(\inst|nios2|M_rot_rn [4]),
	.datad(\inst|nios2|Mn_rot_step2 [20]),
	.cin(gnd),
	.combout(\inst|nios2|A_rot~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_rot~29 .lut_mask = 16'hCFC0;
defparam \inst|nios2|A_rot~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N19
dffeas \inst|nios2|A_rot[20] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_rot~29_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot[20] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N28
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~58 (
	.dataa(gnd),
	.datab(\inst|nios2|A_rot_pass2~q ),
	.datac(\inst|nios2|A_rot_sel_fill2~q ),
	.datad(\inst|nios2|A_rot_mask [4]),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~58 .lut_mask = 16'h3330;
defparam \inst|nios2|A_shift_rot_result~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N16
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~59 (
	.dataa(gnd),
	.datab(\inst|nios2|A_rot [20]),
	.datac(\inst|nios2|A_rot_fill_bit~q ),
	.datad(\inst|nios2|A_shift_rot_result~58_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~59 .lut_mask = 16'hF0CC;
defparam \inst|nios2|A_shift_rot_result~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N17
dffeas \inst|nios2|A_shift_rot_result[20] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_result~59_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result[20] .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_result[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N26
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[20]~109 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[26]~53_combout ),
	.datab(\inst|nios2|A_wr_data_unfiltered[20]~108_combout ),
	.datac(\inst|nios2|A_data_ram_ld_align_fill_bit~combout ),
	.datad(\inst|nios2|A_shift_rot_result [20]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[20]~109_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[20]~109 .lut_mask = 16'hEC64;
defparam \inst|nios2|A_wr_data_unfiltered[20]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N2
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[20]~110 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_result [20]),
	.datac(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datad(\inst|nios2|A_wr_data_unfiltered[20]~109_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[20]~110_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[20]~110 .lut_mask = 16'hCFC0;
defparam \inst|nios2|A_wr_data_unfiltered[20]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N3
dffeas \inst|nios2|W_wr_data[20] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_wr_data_unfiltered[20]~110_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_wr_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_wr_data[20] .is_wysiwyg = "true";
defparam \inst|nios2|W_wr_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N8
cycloneive_lcell_comb \inst|nios2|D_src2_reg[20]~83 (
	.dataa(\inst|nios2|D_src2_reg[20]~82_combout ),
	.datab(\inst|nios2|W_wr_data [20]),
	.datac(\inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.datad(\inst|nios2|D_src2_reg[31]~5_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[20]~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[20]~83 .lut_mask = 16'hE4AA;
defparam \inst|nios2|D_src2_reg[20]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N18
cycloneive_lcell_comb \inst|nios2|D_src2_reg[20]~84 (
	.dataa(\inst|nios2|E_logic_result[20]~11_combout ),
	.datab(\inst|nios2|D_src2_hazard_E~combout ),
	.datac(\inst|nios2|D_src2_reg[20]~83_combout ),
	.datad(\inst|nios2|E_ctrl_logic~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[20]~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[20]~84 .lut_mask = 16'hB830;
defparam \inst|nios2|D_src2_reg[20]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N12
cycloneive_lcell_comb \inst|nios2|D_src2_reg[20]~85 (
	.dataa(\inst|nios2|D_src2_hazard_E~combout ),
	.datab(\inst|nios2|E_alu_result~0_combout ),
	.datac(\inst|nios2|Add17|auto_generated|result_int[21]~42_combout ),
	.datad(\inst|nios2|D_src2_reg[20]~84_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[20]~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[20]~85 .lut_mask = 16'hFF20;
defparam \inst|nios2|D_src2_reg[20]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N0
cycloneive_lcell_comb \inst|nios2|D_src2[20]~30 (
	.dataa(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.datab(gnd),
	.datac(\inst|nios2|D_src2[20]~29_combout ),
	.datad(\inst|nios2|D_src2_reg[20]~85_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2[20]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2[20]~30 .lut_mask = 16'hF5F0;
defparam \inst|nios2|D_src2[20]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N1
dffeas \inst|nios2|E_src2[20] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src2[20]~30_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2[20] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N26
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|_~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|E_ctrl_alu_subtract~q ),
	.datad(\inst|nios2|E_src2 [20]),
	.cin(gnd),
	.combout(\inst|nios2|Add17|auto_generated|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|_~29 .lut_mask = 16'h0FF0;
defparam \inst|nios2|Add17|auto_generated|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N28
cycloneive_lcell_comb \inst|nios2|E_alu_result[20] (
	.dataa(\inst|nios2|E_logic_result[20]~11_combout ),
	.datab(\inst|nios2|E_alu_result~0_combout ),
	.datac(\inst|nios2|Add17|auto_generated|result_int[21]~42_combout ),
	.datad(\inst|nios2|E_ctrl_logic~q ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result [20]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[20] .lut_mask = 16'hBA30;
defparam \inst|nios2|E_alu_result[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N24
cycloneive_lcell_comb \inst|nios2|D_src1_reg[20]~88 (
	.dataa(\inst|nios2|D_src1_reg[20]~87_combout ),
	.datab(\inst|nios2|E_src1[11]~1_combout ),
	.datac(\inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [20]),
	.datad(\inst|nios2|W_wr_data [20]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[20]~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[20]~88 .lut_mask = 16'hEA62;
defparam \inst|nios2|D_src1_reg[20]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N4
cycloneive_lcell_comb \inst|nios2|D_src1_reg[20]~89 (
	.dataa(\inst|nios2|D_ctrl_a_not_src~q ),
	.datab(\inst|nios2|E_alu_result [20]),
	.datac(\inst|nios2|E_regnum_a_cmp_D~q ),
	.datad(\inst|nios2|D_src1_reg[20]~88_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[20]~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[20]~89 .lut_mask = 16'hEF40;
defparam \inst|nios2|D_src1_reg[20]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N5
dffeas \inst|nios2|E_src1[20] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src1_reg[20]~89_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src1[20] .is_wysiwyg = "true";
defparam \inst|nios2|E_src1[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N9
dffeas \inst|nios2|M_src1[20] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src1 [20]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src1[20] .is_wysiwyg = "true";
defparam \inst|nios2|M_src1[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N13
dffeas \inst|nios2|A_mul_src1[4]~_Duplicate_1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_src1_nxt[4]~4_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_src1[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_src1[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_src1[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N8
cycloneive_lcell_comb \inst|nios2|A_mul_src1_nxt[20]~20 (
	.dataa(\inst|nios2|A_mul_stall~q ),
	.datab(gnd),
	.datac(\inst|nios2|M_src1 [20]),
	.datad(\inst|nios2|A_mul_src1[4]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src1_nxt[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src1_nxt[20]~20 .lut_mask = 16'hFA50;
defparam \inst|nios2|A_mul_src1_nxt[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N7
dffeas \inst|nios2|A_mul_partial_prod[19] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_partial_prod[19]~22_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_partial_prod [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[19] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_partial_prod[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y29_N7
dffeas \inst|nios2|A_mul_result[19] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_result[19]~70_combout ),
	.asdata(\inst|nios2|A_mul_partial_prod [19]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|A_mul_stall_d3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[19] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_result[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N20
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[19]~113 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[19]~112_combout ),
	.datab(\inst|nios2|A_mul_result [19]),
	.datac(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[19]~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[19]~113 .lut_mask = 16'hCACA;
defparam \inst|nios2|A_wr_data_unfiltered[19]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N21
dffeas \inst|nios2|W_wr_data[19] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_wr_data_unfiltered[19]~113_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_wr_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_wr_data[19] .is_wysiwyg = "true";
defparam \inst|nios2|W_wr_data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N16
cycloneive_lcell_comb \inst|nios2|D_src1_reg[19]~91 (
	.dataa(\inst|nios2|E_src1[11]~0_combout ),
	.datab(\inst|nios2|A_wr_data_unfiltered[19]~113_combout ),
	.datac(\inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [19]),
	.datad(\inst|nios2|E_src1[11]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[19]~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[19]~91 .lut_mask = 16'h50EE;
defparam \inst|nios2|D_src1_reg[19]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N2
cycloneive_lcell_comb \inst|nios2|E_alu_result[19] (
	.dataa(\inst|nios2|E_ctrl_logic~q ),
	.datab(\inst|nios2|Add17|auto_generated|result_int[20]~40_combout ),
	.datac(\inst|nios2|E_alu_result~0_combout ),
	.datad(\inst|nios2|E_logic_result[19]~10_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result [19]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[19] .lut_mask = 16'hAE0C;
defparam \inst|nios2|E_alu_result[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N3
dffeas \inst|nios2|M_alu_result[19] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_alu_result [19]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_alu_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_alu_result[19] .is_wysiwyg = "true";
defparam \inst|nios2|M_alu_result[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N26
cycloneive_lcell_comb \inst|nios2|D_src1_reg[19]~92 (
	.dataa(\inst|nios2|E_src1[11]~0_combout ),
	.datab(\inst|nios2|W_wr_data [19]),
	.datac(\inst|nios2|D_src1_reg[19]~91_combout ),
	.datad(\inst|nios2|M_alu_result [19]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[19]~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[19]~92 .lut_mask = 16'hF858;
defparam \inst|nios2|D_src1_reg[19]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N28
cycloneive_lcell_comb \inst|nios2|D_src1_reg[19]~93 (
	.dataa(\inst|nios2|E_regnum_a_cmp_D~q ),
	.datab(\inst|nios2|D_src1_reg[19]~90_combout ),
	.datac(\inst|nios2|D_src1_reg[19]~92_combout ),
	.datad(\inst|nios2|D_ctrl_a_not_src~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[19]~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[19]~93 .lut_mask = 16'hF0D8;
defparam \inst|nios2|D_src1_reg[19]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N29
dffeas \inst|nios2|E_src1[19] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src1_reg[19]~93_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src1[19] .is_wysiwyg = "true";
defparam \inst|nios2|E_src1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N8
cycloneive_lcell_comb \inst|nios2|D_src2_reg[19]~87 (
	.dataa(\inst|nios2|D_src2_reg[19]~86_combout ),
	.datab(\inst|nios2|W_wr_data [19]),
	.datac(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datad(\inst|nios2|M_alu_result [19]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[19]~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[19]~87 .lut_mask = 16'hEA4A;
defparam \inst|nios2|D_src2_reg[19]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N18
cycloneive_lcell_comb \inst|nios2|D_src2_reg[19]~88 (
	.dataa(\inst|nios2|E_ctrl_logic~q ),
	.datab(\inst|nios2|D_src2_reg[19]~87_combout ),
	.datac(\inst|nios2|D_src2_hazard_E~combout ),
	.datad(\inst|nios2|E_logic_result[19]~10_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[19]~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[19]~88 .lut_mask = 16'hAC0C;
defparam \inst|nios2|D_src2_reg[19]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N4
cycloneive_lcell_comb \inst|nios2|D_src2_reg[19]~89 (
	.dataa(\inst|nios2|E_alu_result~0_combout ),
	.datab(\inst|nios2|Add17|auto_generated|result_int[20]~40_combout ),
	.datac(\inst|nios2|D_src2_hazard_E~combout ),
	.datad(\inst|nios2|D_src2_reg[19]~88_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[19]~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[19]~89 .lut_mask = 16'hFF40;
defparam \inst|nios2|D_src2_reg[19]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N0
cycloneive_lcell_comb \inst|nios2|D_src2[19]~31 (
	.dataa(\inst|nios2|D_src2_imm[30]~11_combout ),
	.datab(\inst|nios2|D_ctrl_hi_imm16~q ),
	.datac(\inst|nios2|D_src2[30]~4_combout ),
	.datad(\inst|nios2|D_iw [9]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2[19]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2[19]~31 .lut_mask = 16'hE020;
defparam \inst|nios2|D_src2[19]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N10
cycloneive_lcell_comb \inst|nios2|D_src2[19]~32 (
	.dataa(gnd),
	.datab(\inst|nios2|D_src2_reg[19]~89_combout ),
	.datac(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.datad(\inst|nios2|D_src2[19]~31_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2[19]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2[19]~32 .lut_mask = 16'hFF0C;
defparam \inst|nios2|D_src2[19]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N11
dffeas \inst|nios2|E_src2[19] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src2[19]~32_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2[19] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N13
dffeas \inst|nios2|M_src2[19] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src2 [19]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src2[19] .is_wysiwyg = "true";
defparam \inst|nios2|M_src2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N26
cycloneive_lcell_comb \inst|nios2|A_mul_src2_nxt[19]~19 (
	.dataa(\inst|nios2|A_mul_stall~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|M_src2 [19]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src2_nxt[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src2_nxt[19]~19 .lut_mask = 16'h5500;
defparam \inst|nios2|A_mul_src2_nxt[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N27
dffeas \inst|nios2|A_mul_src2[19] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_src2_nxt[19]~19_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_src2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_src2[19] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_src2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N30
cycloneive_lcell_comb \inst|nios2|A_mul_src2_nxt[3]~3 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(\inst|nios2|M_src2 [3]),
	.datad(\inst|nios2|A_mul_src2 [19]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src2_nxt[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src2_nxt[3]~3 .lut_mask = 16'hFC30;
defparam \inst|nios2|A_mul_src2_nxt[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N21
dffeas \inst|nios2|A_mul_partial_prod[26] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_partial_prod[26]~36_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_partial_prod [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[26] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_partial_prod[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N22
cycloneive_lcell_comb \inst|nios2|A_mul_result[27]~86 (
	.dataa(\inst|nios2|A_mul_partial_prod [27]),
	.datab(\inst|nios2|A_mul_result [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|A_mul_result[26]~85 ),
	.combout(\inst|nios2|A_mul_result[27]~86_combout ),
	.cout(\inst|nios2|A_mul_result[27]~87 ));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[27]~86 .lut_mask = 16'h9617;
defparam \inst|nios2|A_mul_result[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y29_N23
dffeas \inst|nios2|A_mul_partial_prod[27] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_partial_prod[27]~38_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_partial_prod [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[27] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_partial_prod[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y29_N23
dffeas \inst|nios2|A_mul_result[27] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_result[27]~86_combout ),
	.asdata(\inst|nios2|A_mul_partial_prod [27]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|A_mul_stall_d3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[27] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_result[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N25
dffeas \inst|nios2|A_mul_partial_prod[28] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_partial_prod[28]~40_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_partial_prod [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[28] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_partial_prod[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y29_N25
dffeas \inst|nios2|A_mul_result[28] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_result[28]~88_combout ),
	.asdata(\inst|nios2|A_mul_partial_prod [28]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|A_mul_stall_d3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[28] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_result[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N28
cycloneive_lcell_comb \inst|nios2|A_rot~21 (
	.dataa(gnd),
	.datab(\inst|nios2|M_rot_rn [4]),
	.datac(\inst|nios2|Mn_rot_step2 [28]),
	.datad(\inst|nios2|Mn_rot_step2 [12]),
	.cin(gnd),
	.combout(\inst|nios2|A_rot~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_rot~21 .lut_mask = 16'hFC30;
defparam \inst|nios2|A_rot~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N29
dffeas \inst|nios2|A_rot[28] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_rot~21_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot[28] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N30
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~42 (
	.dataa(\inst|nios2|A_rot_pass3~q ),
	.datab(\inst|nios2|A_rot_sel_fill3~q ),
	.datac(gnd),
	.datad(\inst|nios2|A_rot_mask [4]),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~42 .lut_mask = 16'h5544;
defparam \inst|nios2|A_shift_rot_result~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N20
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~43 (
	.dataa(gnd),
	.datab(\inst|nios2|A_rot [28]),
	.datac(\inst|nios2|A_rot_fill_bit~q ),
	.datad(\inst|nios2|A_shift_rot_result~42_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~43 .lut_mask = 16'hF0CC;
defparam \inst|nios2|A_shift_rot_result~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N21
dffeas \inst|nios2|A_shift_rot_result[28] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_result~43_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result[28] .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_result[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N8
cycloneive_lcell_comb \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[4]~3 (
	.dataa(\inst|nios2|A_slow_ld_data_sign_bit~2_combout ),
	.datab(\inst|nios2|d_readdata_d1 [28]),
	.datac(\inst|nios2|A_ctrl_ld_signed~q ),
	.datad(\inst|nios2|A_ld_align_byte2_byte3_fill~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_ld_byte3_data_aligned_nxt[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[4]~3 .lut_mask = 16'hA0CC;
defparam \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N9
dffeas \inst|nios2|A_slow_inst_result[28] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_slow_ld_byte3_data_aligned_nxt[4]~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_slow_inst_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[28] .is_wysiwyg = "true";
defparam \inst|nios2|A_slow_inst_result[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N2
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[28]~84 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[26]~53_combout ),
	.datab(\inst|nios2|A_inst_result [28]),
	.datac(\inst|nios2|A_wr_data_unfiltered[26]~43_combout ),
	.datad(\inst|nios2|A_slow_inst_result [28]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[28]~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[28]~84 .lut_mask = 16'hF4A4;
defparam \inst|nios2|A_wr_data_unfiltered[28]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N6
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[28]~85 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[26]~53_combout ),
	.datab(\inst|nios2|A_shift_rot_result [28]),
	.datac(\inst|nios2|A_data_ram_ld_align_fill_bit~combout ),
	.datad(\inst|nios2|A_wr_data_unfiltered[28]~84_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[28]~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[28]~85 .lut_mask = 16'hDDA0;
defparam \inst|nios2|A_wr_data_unfiltered[28]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N24
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[28]~86 (
	.dataa(gnd),
	.datab(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datac(\inst|nios2|A_mul_result [28]),
	.datad(\inst|nios2|A_wr_data_unfiltered[28]~85_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[28]~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[28]~86 .lut_mask = 16'hF3C0;
defparam \inst|nios2|A_wr_data_unfiltered[28]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N28
cycloneive_lcell_comb \inst|nios2|D_src1_reg[28]~63 (
	.dataa(\inst|nios2|E_src1[11]~1_combout ),
	.datab(\inst|nios2|M_alu_result [28]),
	.datac(\inst|nios2|E_src1[11]~0_combout ),
	.datad(\inst|nios2|A_wr_data_unfiltered[28]~86_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[28]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[28]~63 .lut_mask = 16'hE5E0;
defparam \inst|nios2|D_src1_reg[28]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N25
dffeas \inst|nios2|W_wr_data[28] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_wr_data_unfiltered[28]~86_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_wr_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_wr_data[28] .is_wysiwyg = "true";
defparam \inst|nios2|W_wr_data[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N14
cycloneive_lcell_comb \inst|nios2|D_src1_reg[28]~64 (
	.dataa(\inst|nios2|E_src1[11]~1_combout ),
	.datab(\inst|nios2|D_src1_reg[28]~63_combout ),
	.datac(\inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [28]),
	.datad(\inst|nios2|W_wr_data [28]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[28]~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[28]~64 .lut_mask = 16'hEC64;
defparam \inst|nios2|D_src1_reg[28]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N16
cycloneive_lcell_comb \inst|nios2|D_src1_reg[28]~65 (
	.dataa(\inst|nios2|E_alu_result [28]),
	.datab(\inst|nios2|E_regnum_a_cmp_D~q ),
	.datac(\inst|nios2|D_src1_reg[28]~64_combout ),
	.datad(\inst|nios2|D_ctrl_a_not_src~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[28]~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[28]~65 .lut_mask = 16'hF0B8;
defparam \inst|nios2|D_src1_reg[28]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N17
dffeas \inst|nios2|E_src1[28] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src1_reg[28]~65_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src1[28] .is_wysiwyg = "true";
defparam \inst|nios2|E_src1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N26
cycloneive_lcell_comb \inst|nios2|E_logic_result[28]~21 (
	.dataa(\inst|nios2|E_logic_op [1]),
	.datab(\inst|nios2|E_src1 [28]),
	.datac(\inst|nios2|E_logic_op [0]),
	.datad(\inst|nios2|E_src2 [28]),
	.cin(gnd),
	.combout(\inst|nios2|E_logic_result[28]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_logic_result[28]~21 .lut_mask = 16'h6A89;
defparam \inst|nios2|E_logic_result[28]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N22
cycloneive_lcell_comb \inst|nios2|E_alu_result[28] (
	.dataa(\inst|nios2|Add17|auto_generated|result_int[29]~58_combout ),
	.datab(\inst|nios2|E_alu_result~0_combout ),
	.datac(\inst|nios2|E_ctrl_logic~q ),
	.datad(\inst|nios2|E_logic_result[28]~21_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result [28]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[28] .lut_mask = 16'hF222;
defparam \inst|nios2|E_alu_result[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N23
dffeas \inst|nios2|M_alu_result[28] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_alu_result [28]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_alu_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_alu_result[28] .is_wysiwyg = "true";
defparam \inst|nios2|M_alu_result[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N16
cycloneive_lcell_comb \inst|nios2|D_src2_reg[28]~50 (
	.dataa(\inst|nios2|D_src2_reg[31]~5_combout ),
	.datab(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datac(\inst|nios2|M_alu_result [28]),
	.datad(\inst|nios2|A_wr_data_unfiltered[28]~86_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[28]~50 .lut_mask = 16'h7362;
defparam \inst|nios2|D_src2_reg[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N18
cycloneive_lcell_comb \inst|nios2|D_src2_reg[28]~51 (
	.dataa(\inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datab(\inst|nios2|D_src2_reg[28]~50_combout ),
	.datac(\inst|nios2|D_src2_reg[31]~5_combout ),
	.datad(\inst|nios2|W_wr_data [28]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[28]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[28]~51 .lut_mask = 16'hBC8C;
defparam \inst|nios2|D_src2_reg[28]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N0
cycloneive_lcell_comb \inst|nios2|D_src2_reg[28]~52 (
	.dataa(\inst|nios2|E_logic_result[28]~21_combout ),
	.datab(\inst|nios2|D_src2_hazard_E~combout ),
	.datac(\inst|nios2|E_ctrl_logic~q ),
	.datad(\inst|nios2|D_src2_reg[28]~51_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[28]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[28]~52 .lut_mask = 16'hB380;
defparam \inst|nios2|D_src2_reg[28]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N2
cycloneive_lcell_comb \inst|nios2|D_src2_reg[28]~53 (
	.dataa(\inst|nios2|Add17|auto_generated|result_int[29]~58_combout ),
	.datab(\inst|nios2|D_src2_hazard_E~combout ),
	.datac(\inst|nios2|E_alu_result~0_combout ),
	.datad(\inst|nios2|D_src2_reg[28]~52_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[28]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[28]~53 .lut_mask = 16'hFF08;
defparam \inst|nios2|D_src2_reg[28]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N20
cycloneive_lcell_comb \inst|nios2|D_src2[28]~14 (
	.dataa(\inst|nios2|D_src2[28]~13_combout ),
	.datab(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.datac(gnd),
	.datad(\inst|nios2|D_src2_reg[28]~53_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2[28]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2[28]~14 .lut_mask = 16'hBBAA;
defparam \inst|nios2|D_src2[28]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N21
dffeas \inst|nios2|E_src2[28] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src2[28]~14_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2[28] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N6
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|_~21 (
	.dataa(\inst|nios2|E_ctrl_alu_subtract~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2 [28]),
	.cin(gnd),
	.combout(\inst|nios2|Add17|auto_generated|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|_~21 .lut_mask = 16'h55AA;
defparam \inst|nios2|Add17|auto_generated|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N28
cycloneive_lcell_comb \inst|nios2|E_alu_result[29] (
	.dataa(\inst|nios2|E_ctrl_logic~q ),
	.datab(\inst|nios2|E_alu_result~0_combout ),
	.datac(\inst|nios2|E_logic_result[29]~23_combout ),
	.datad(\inst|nios2|Add17|auto_generated|result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result [29]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[29] .lut_mask = 16'hB3A0;
defparam \inst|nios2|E_alu_result[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N29
dffeas \inst|nios2|M_alu_result[29] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_alu_result [29]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_alu_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_alu_result[29] .is_wysiwyg = "true";
defparam \inst|nios2|M_alu_result[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N16
cycloneive_lcell_comb \inst|nios2|D_src1_reg[29]~60 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[29]~83_combout ),
	.datab(\inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [29]),
	.datac(\inst|nios2|E_src1[11]~1_combout ),
	.datad(\inst|nios2|E_src1[11]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[29]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[29]~60 .lut_mask = 16'hF0CA;
defparam \inst|nios2|D_src1_reg[29]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N18
cycloneive_lcell_comb \inst|nios2|D_src1_reg[29]~61 (
	.dataa(\inst|nios2|W_wr_data [29]),
	.datab(\inst|nios2|M_alu_result [29]),
	.datac(\inst|nios2|D_src1_reg[29]~60_combout ),
	.datad(\inst|nios2|E_src1[11]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[29]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[29]~61 .lut_mask = 16'hACF0;
defparam \inst|nios2|D_src1_reg[29]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N12
cycloneive_lcell_comb \inst|nios2|D_src1_reg[29]~62 (
	.dataa(\inst|nios2|E_regnum_a_cmp_D~q ),
	.datab(\inst|nios2|D_src1_reg[29]~61_combout ),
	.datac(\inst|nios2|D_ctrl_a_not_src~q ),
	.datad(\inst|nios2|E_alu_result [29]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[29]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[29]~62 .lut_mask = 16'hCEC4;
defparam \inst|nios2|D_src1_reg[29]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N13
dffeas \inst|nios2|E_src1[29] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src1_reg[29]~62_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src1[29] .is_wysiwyg = "true";
defparam \inst|nios2|E_src1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N24
cycloneive_lcell_comb \inst|nios2|M_rot_step1[30]~17 (
	.dataa(\inst|nios2|E_src1 [30]),
	.datab(\inst|nios2|E_src1 [29]),
	.datac(gnd),
	.datad(\inst|nios2|Add8~3_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_rot_step1[30]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[30]~17 .lut_mask = 16'hCCAA;
defparam \inst|nios2|M_rot_step1[30]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N27
dffeas \inst|nios2|M_rot_step1[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_rot_step1[0]~0_combout ),
	.asdata(\inst|nios2|M_rot_step1[30]~17_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|Add8~5_combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_step1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[0] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_step1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N26
cycloneive_lcell_comb \inst|nios2|Mn_rot_step2[0]~0 (
	.dataa(\inst|nios2|M_rot_step1 [28]),
	.datab(\inst|nios2|M_rot_step1 [0]),
	.datac(gnd),
	.datad(\inst|nios2|M_rot_rn [2]),
	.cin(gnd),
	.combout(\inst|nios2|Mn_rot_step2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[0]~0 .lut_mask = 16'hAACC;
defparam \inst|nios2|Mn_rot_step2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N3
dffeas \inst|nios2|Mn_rot_step2[8] (
	.clk(!\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Mn_rot_step2[8]~16_combout ),
	.asdata(\inst|nios2|Mn_rot_step2[0]~0_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|M_rot_rn [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|Mn_rot_step2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[8] .is_wysiwyg = "true";
defparam \inst|nios2|Mn_rot_step2[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y24_N9
dffeas \inst|nios2|Mn_rot_step2[24] (
	.clk(!\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Mn_rot_step2[24]~17_combout ),
	.asdata(\inst|nios2|Mn_rot_step2[16]~1_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|M_rot_rn [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|Mn_rot_step2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[24] .is_wysiwyg = "true";
defparam \inst|nios2|Mn_rot_step2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N28
cycloneive_lcell_comb \inst|nios2|A_rot~25 (
	.dataa(gnd),
	.datab(\inst|nios2|M_rot_rn [4]),
	.datac(\inst|nios2|Mn_rot_step2 [8]),
	.datad(\inst|nios2|Mn_rot_step2 [24]),
	.cin(gnd),
	.combout(\inst|nios2|A_rot~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_rot~25 .lut_mask = 16'hF3C0;
defparam \inst|nios2|A_rot~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N29
dffeas \inst|nios2|A_rot[24] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_rot~25_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot[24] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N6
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~51 (
	.dataa(\inst|nios2|A_shift_rot_result~50_combout ),
	.datab(\inst|nios2|A_rot [24]),
	.datac(gnd),
	.datad(\inst|nios2|A_rot_fill_bit~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~51 .lut_mask = 16'hEE44;
defparam \inst|nios2|A_shift_rot_result~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N7
dffeas \inst|nios2|A_shift_rot_result[24] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_result~51_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result[24] .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_result[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N8
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[24]~97 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[24]~96_combout ),
	.datab(\inst|nios2|A_wr_data_unfiltered[26]~53_combout ),
	.datac(\inst|nios2|A_data_ram_ld_align_fill_bit~combout ),
	.datad(\inst|nios2|A_shift_rot_result [24]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[24]~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[24]~97 .lut_mask = 16'hEA62;
defparam \inst|nios2|A_wr_data_unfiltered[24]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N4
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[24]~98 (
	.dataa(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datab(gnd),
	.datac(\inst|nios2|A_wr_data_unfiltered[24]~97_combout ),
	.datad(\inst|nios2|A_mul_result [24]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[24]~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[24]~98 .lut_mask = 16'hFA50;
defparam \inst|nios2|A_wr_data_unfiltered[24]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N5
dffeas \inst|nios2|W_wr_data[24] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_wr_data_unfiltered[24]~98_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_wr_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_wr_data[24] .is_wysiwyg = "true";
defparam \inst|nios2|W_wr_data[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N16
cycloneive_lcell_comb \inst|nios2|D_src1_reg[24]~75 (
	.dataa(\inst|nios2|M_alu_result [24]),
	.datab(\inst|nios2|A_wr_data_unfiltered[24]~98_combout ),
	.datac(\inst|nios2|E_src1[11]~1_combout ),
	.datad(\inst|nios2|E_src1[11]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[24]~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[24]~75 .lut_mask = 16'hFA0C;
defparam \inst|nios2|D_src1_reg[24]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N18
cycloneive_lcell_comb \inst|nios2|D_src1_reg[24]~76 (
	.dataa(\inst|nios2|E_src1[11]~1_combout ),
	.datab(\inst|nios2|W_wr_data [24]),
	.datac(\inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [24]),
	.datad(\inst|nios2|D_src1_reg[24]~75_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[24]~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[24]~76 .lut_mask = 16'hDDA0;
defparam \inst|nios2|D_src1_reg[24]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N0
cycloneive_lcell_comb \inst|nios2|D_src2[24]~22 (
	.dataa(\inst|nios2|D_src2[24]~21_combout ),
	.datab(gnd),
	.datac(\inst|nios2|D_src2_reg[24]~69_combout ),
	.datad(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2[24]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2[24]~22 .lut_mask = 16'hAAFA;
defparam \inst|nios2|D_src2[24]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N1
dffeas \inst|nios2|E_src2[24] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src2[24]~22_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2[24] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N14
cycloneive_lcell_comb \inst|nios2|E_logic_result[24]~20 (
	.dataa(\inst|nios2|E_logic_op [0]),
	.datab(\inst|nios2|E_src2 [24]),
	.datac(\inst|nios2|E_logic_op [1]),
	.datad(\inst|nios2|E_src1 [24]),
	.cin(gnd),
	.combout(\inst|nios2|E_logic_result[24]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_logic_result[24]~20 .lut_mask = 16'h78C1;
defparam \inst|nios2|E_logic_result[24]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N6
cycloneive_lcell_comb \inst|nios2|E_alu_result[24] (
	.dataa(\inst|nios2|E_alu_result~0_combout ),
	.datab(\inst|nios2|E_logic_result[24]~20_combout ),
	.datac(\inst|nios2|Add17|auto_generated|result_int[25]~50_combout ),
	.datad(\inst|nios2|E_ctrl_logic~q ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result [24]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[24] .lut_mask = 16'hDC50;
defparam \inst|nios2|E_alu_result[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N28
cycloneive_lcell_comb \inst|nios2|D_src1_reg[24]~77 (
	.dataa(\inst|nios2|D_ctrl_a_not_src~q ),
	.datab(\inst|nios2|D_src1_reg[24]~76_combout ),
	.datac(\inst|nios2|E_regnum_a_cmp_D~q ),
	.datad(\inst|nios2|E_alu_result [24]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[24]~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[24]~77 .lut_mask = 16'hDC8C;
defparam \inst|nios2|D_src1_reg[24]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N29
dffeas \inst|nios2|E_src1[24] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src1_reg[24]~77_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src1[24] .is_wysiwyg = "true";
defparam \inst|nios2|E_src1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N20
cycloneive_lcell_comb \inst|nios2|D_src2_reg[24]~68 (
	.dataa(\inst|nios2|D_src2_reg[24]~67_combout ),
	.datab(\inst|nios2|D_src2_hazard_E~combout ),
	.datac(\inst|nios2|E_logic_result[24]~20_combout ),
	.datad(\inst|nios2|E_ctrl_logic~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[24]~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[24]~68 .lut_mask = 16'hE222;
defparam \inst|nios2|D_src2_reg[24]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N22
cycloneive_lcell_comb \inst|nios2|D_src2_reg[24]~69 (
	.dataa(\inst|nios2|E_alu_result~0_combout ),
	.datab(\inst|nios2|D_src2_hazard_E~combout ),
	.datac(\inst|nios2|Add17|auto_generated|result_int[25]~50_combout ),
	.datad(\inst|nios2|D_src2_reg[24]~68_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[24]~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[24]~69 .lut_mask = 16'hFF40;
defparam \inst|nios2|D_src2_reg[24]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N23
dffeas \inst|nios2|E_src2_reg[24] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src2_reg[24]~69_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[24] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2_reg[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y25_N23
dffeas \inst|nios2|M_st_data[24] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_st_data[24]~0_combout ),
	.asdata(\inst|nios2|E_src2_reg [24]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|E_iw [4]),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_st_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_st_data[24] .is_wysiwyg = "true";
defparam \inst|nios2|M_st_data[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y27_N19
dffeas \inst|nios2|A_st_data[24] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_st_data [24]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_data[24] .is_wysiwyg = "true";
defparam \inst|nios2|A_st_data[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N18
cycloneive_lcell_comb \inst|nios2|d_writedata[24]~5 (
	.dataa(\inst|nios2|M_st_data [24]),
	.datab(\inst|nios2|A_st_data [24]),
	.datac(gnd),
	.datad(\inst|nios2|A_mem_bypass_pending~combout ),
	.cin(gnd),
	.combout(\inst|nios2|d_writedata[24]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_writedata[24]~5 .lut_mask = 16'hCCAA;
defparam \inst|nios2|d_writedata[24]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N19
dffeas \inst|nios2|d_writedata[24] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_writedata[24]~5_combout ),
	.asdata(\inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [24]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_update_av_writedata~combout ),
	.ena(\inst|nios2|d_writedata[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_writedata[24] .is_wysiwyg = "true";
defparam \inst|nios2|d_writedata[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N30
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_payload~6 (
// Equation(s):
// \inst|cmd_xbar_mux|src_payload~6_combout  = (\inst|cmd_xbar_mux|saved_grant [1] & \inst|nios2|d_writedata [24])

	.dataa(\inst|cmd_xbar_mux|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [24]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_payload~6 .lut_mask = 16'hAA00;
defparam \inst|cmd_xbar_mux|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N10
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[25]~16 (
	.dataa(\inst|cmd_xbar_mux|src_data [46]),
	.datab(gnd),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [25]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[25]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[25]~16 .lut_mask = 16'hF5A0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[25]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N11
dffeas \inst|nios2_jtag_debug_module_translator|av_readdata_pre[25] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[25]~16_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[25] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[25] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y35_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~19_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [50],\inst|cmd_xbar_mux_001|src_data [49],\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],
\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_size = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N2
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[25]~19 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[25]~19_combout  = (\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a57 ))) # (!\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a 
// [0] & (\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25~portadataout ))

	.dataa(\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a25~portadataout ),
	.datad(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a57 ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[25]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[25]~19 .lut_mask = 16'hFA50;
defparam \inst|rsp_xbar_mux|src_data[25]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N30
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_payload~17 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_payload~17_combout  = (\inst|rsp_xbar_demux|src1_valid~combout  & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre [25]) # ((\inst|rsp_xbar_demux_001|src1_valid~combout  & \inst|rsp_xbar_mux|src_data[25]~19_combout 
// )))) # (!\inst|rsp_xbar_demux|src1_valid~combout  & (((\inst|rsp_xbar_demux_001|src1_valid~combout  & \inst|rsp_xbar_mux|src_data[25]~19_combout ))))

	.dataa(\inst|rsp_xbar_demux|src1_valid~combout ),
	.datab(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [25]),
	.datac(\inst|rsp_xbar_demux_001|src1_valid~combout ),
	.datad(\inst|rsp_xbar_mux|src_data[25]~19_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_payload~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_payload~17 .lut_mask = 16'hF888;
defparam \inst|rsp_xbar_mux_001|src_payload~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N31
dffeas \inst|nios2|d_readdata_d1[25] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux_001|src_payload~17_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_readdata_d1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_readdata_d1[25] .is_wysiwyg = "true";
defparam \inst|nios2|d_readdata_d1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N10
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[25]~36 (
	.dataa(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.datab(\inst|nios2|M_st_data [25]),
	.datac(\inst|nios2|A_st_data [25]),
	.datad(\inst|nios2|A_en_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[25]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[25]~36 .lut_mask = 16'hE4CC;
defparam \inst|nios2|dc_data_wr_port_data[25]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N12
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[25]~37 (
	.dataa(gnd),
	.datab(\inst|nios2|A_dc_fill_active~q ),
	.datac(\inst|nios2|d_readdata_d1 [25]),
	.datad(\inst|nios2|dc_data_wr_port_data[25]~36_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[25]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[25]~37 .lut_mask = 16'hF3C0;
defparam \inst|nios2|dc_data_wr_port_data[25]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N12
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[12]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_rd_data[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N13
dffeas \inst|nios2|A_dc_rd_data[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[12] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N2
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_data_nxt[12]~20 (
	.dataa(\inst|nios2|A_dc_xfer_rd_data_offset_match~q ),
	.datab(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [12]),
	.datac(gnd),
	.datad(\inst|nios2|A_dc_rd_data [12]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_data_nxt[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[12]~20 .lut_mask = 16'hEE44;
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N3
dffeas \inst|nios2|A_dc_xfer_wr_data[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_data_nxt[12]~20_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data[12] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N1
dffeas \inst|nios2|d_writedata[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_writedata[15]~31_combout ),
	.asdata(\inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [15]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_update_av_writedata~combout ),
	.ena(\inst|nios2|d_writedata[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_writedata[15] .is_wysiwyg = "true";
defparam \inst|nios2|d_writedata[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N14
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_payload~29 (
// Equation(s):
// \inst|cmd_xbar_mux|src_payload~29_combout  = (\inst|cmd_xbar_mux|saved_grant [1] & \inst|nios2|d_writedata [15])

	.dataa(\inst|cmd_xbar_mux|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [15]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_payload~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_payload~29 .lut_mask = 16'hAA00;
defparam \inst|cmd_xbar_mux|src_payload~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N22
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[24]~19 (
	.dataa(\inst|cmd_xbar_mux|src_data [46]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [24]),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[24]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[24]~19 .lut_mask = 16'hDD88;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[24]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N23
dffeas \inst|nios2_jtag_debug_module_translator|av_readdata_pre[24] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[24]~19_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[24] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N12
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[24]~23 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[24]~23_combout  = (\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56~portadataout ))) # 
// (!\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24~portadataout ))

	.dataa(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a24~portadataout ),
	.datab(gnd),
	.datac(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a56~portadataout ),
	.datad(\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[24]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[24]~23 .lut_mask = 16'hF0AA;
defparam \inst|rsp_xbar_mux|src_data[24]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N0
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_payload~20 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_payload~20_combout  = (\inst|rsp_xbar_demux|src1_valid~combout  & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre [24]) # ((\inst|rsp_xbar_demux_001|src1_valid~combout  & \inst|rsp_xbar_mux|src_data[24]~23_combout 
// )))) # (!\inst|rsp_xbar_demux|src1_valid~combout  & (((\inst|rsp_xbar_demux_001|src1_valid~combout  & \inst|rsp_xbar_mux|src_data[24]~23_combout ))))

	.dataa(\inst|rsp_xbar_demux|src1_valid~combout ),
	.datab(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [24]),
	.datac(\inst|rsp_xbar_demux_001|src1_valid~combout ),
	.datad(\inst|rsp_xbar_mux|src_data[24]~23_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_payload~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_payload~20 .lut_mask = 16'hF888;
defparam \inst|rsp_xbar_mux_001|src_payload~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N1
dffeas \inst|nios2|d_readdata_d1[24] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux_001|src_payload~20_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_readdata_d1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_readdata_d1[24] .is_wysiwyg = "true";
defparam \inst|nios2|d_readdata_d1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N18
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[24]~42 (
	.dataa(\inst|nios2|A_en_d1~q ),
	.datab(\inst|nios2|M_st_data [24]),
	.datac(\inst|nios2|A_st_data [24]),
	.datad(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[24]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[24]~42 .lut_mask = 16'hE4CC;
defparam \inst|nios2|dc_data_wr_port_data[24]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N28
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[24]~43 (
	.dataa(gnd),
	.datab(\inst|nios2|d_readdata_d1 [24]),
	.datac(\inst|nios2|A_dc_fill_active~q ),
	.datad(\inst|nios2|dc_data_wr_port_data[24]~42_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[24]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[24]~43 .lut_mask = 16'hCFC0;
defparam \inst|nios2|dc_data_wr_port_data[24]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N2
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_data_nxt[11]~22 (
	.dataa(\inst|nios2|A_dc_rd_data [11]),
	.datab(gnd),
	.datac(\inst|nios2|A_dc_xfer_rd_data_offset_match~q ),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_data_nxt[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[11]~22 .lut_mask = 16'hAFA0;
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N3
dffeas \inst|nios2|A_dc_xfer_wr_data[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_data_nxt[11]~22_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data[11] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y27_N1
dffeas \inst|nios2|d_writedata[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_writedata[14]~29_combout ),
	.asdata(\inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [14]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_update_av_writedata~combout ),
	.ena(\inst|nios2|d_writedata[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_writedata[14] .is_wysiwyg = "true";
defparam \inst|nios2|d_writedata[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N18
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_payload~30 (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_payload~30_combout  = (\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_writedata [14])

	.dataa(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [14]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_payload~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_payload~30 .lut_mask = 16'hAA00;
defparam \inst|cmd_xbar_mux_001|src_payload~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y32_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~30_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [50],\inst|cmd_xbar_mux_001|src_data [49],\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],
\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_size = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N2
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[14]~30 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[14]~30_combout  = (\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a46 )) # (!\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a 
// [0] & ((\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14~portadataout )))

	.dataa(gnd),
	.datab(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a46 ),
	.datac(\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[14]~30 .lut_mask = 16'hCFC0;
defparam \inst|rsp_xbar_mux|src_data[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N26
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[14]~51 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[14]~51_combout  = (\inst|rsp_xbar_mux_001|src_data[14]~50_combout ) # ((\inst|rsp_xbar_mux_001|src_payload~26_combout ) # ((\inst|rsp_xbar_demux_001|src1_valid~combout  & \inst|rsp_xbar_mux|src_data[14]~30_combout )))

	.dataa(\inst|rsp_xbar_mux_001|src_data[14]~50_combout ),
	.datab(\inst|rsp_xbar_mux_001|src_payload~26_combout ),
	.datac(\inst|rsp_xbar_demux_001|src1_valid~combout ),
	.datad(\inst|rsp_xbar_mux|src_data[14]~30_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[14]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[14]~51 .lut_mask = 16'hFEEE;
defparam \inst|rsp_xbar_mux_001|src_data[14]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N27
dffeas \inst|nios2|d_readdata_d1[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux_001|src_data[14]~51_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_readdata_d1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_readdata_d1[14] .is_wysiwyg = "true";
defparam \inst|nios2|d_readdata_d1[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y27_N1
dffeas \inst|nios2|A_st_data[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_st_data [14]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_data[14] .is_wysiwyg = "true";
defparam \inst|nios2|A_st_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N0
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[14]~58 (
	.dataa(\inst|nios2|A_en_d1~q ),
	.datab(\inst|nios2|M_st_data [14]),
	.datac(\inst|nios2|A_st_data [14]),
	.datad(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[14]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[14]~58 .lut_mask = 16'hE4CC;
defparam \inst|nios2|dc_data_wr_port_data[14]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N8
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[14]~59 (
	.dataa(gnd),
	.datab(\inst|nios2|A_dc_fill_active~q ),
	.datac(\inst|nios2|d_readdata_d1 [14]),
	.datad(\inst|nios2|dc_data_wr_port_data[14]~58_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[14]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[14]~59 .lut_mask = 16'hF3C0;
defparam \inst|nios2|dc_data_wr_port_data[14]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N4
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[10]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|A_dc_rd_data[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N5
dffeas \inst|nios2|A_dc_rd_data[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[10] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N10
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_data_nxt[10]~24 (
	.dataa(\inst|nios2|A_dc_xfer_rd_data_offset_match~q ),
	.datab(\inst|nios2|A_dc_rd_data [10]),
	.datac(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_data_nxt[10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[10]~24 .lut_mask = 16'hD8D8;
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N11
dffeas \inst|nios2|A_dc_xfer_wr_data[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_data_nxt[10]~24_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data[10] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N7
dffeas \inst|nios2|d_writedata[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_writedata[13]~26_combout ),
	.asdata(\inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [13]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_update_av_writedata~combout ),
	.ena(\inst|nios2|d_writedata[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_writedata[13] .is_wysiwyg = "true";
defparam \inst|nios2|d_writedata[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N26
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_payload~21 (
// Equation(s):
// \inst|cmd_xbar_mux|src_payload~21_combout  = (\inst|cmd_xbar_mux|saved_grant [1] & \inst|nios2|d_writedata [13])

	.dataa(\inst|cmd_xbar_mux|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [13]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_payload~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_payload~21 .lut_mask = 16'hAA00;
defparam \inst|cmd_xbar_mux|src_payload~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N0
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[13]~2 (
	.dataa(\inst|cmd_xbar_mux|src_data [46]),
	.datab(gnd),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [13]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[13]~2 .lut_mask = 16'hF5A0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N1
dffeas \inst|nios2_jtag_debug_module_translator|av_readdata_pre[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[13]~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N8
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_payload~2 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_payload~2_combout  = (\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0] & (\inst|nios2_jtag_debug_module_translator|av_readdata_pre [13] & 
// \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ))

	.dataa(gnd),
	.datab(\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datac(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [13]),
	.datad(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_payload~2 .lut_mask = 16'hC000;
defparam \inst|rsp_xbar_mux_001|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N4
cycloneive_lcell_comb \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21 (
// Equation(s):
// \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout  = !\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21 .lut_mask = 16'h0F0F;
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y29_N5
dffeas \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N2
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[13]~20 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[13]~20_combout  = (\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30] & ((\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]) # 
// ((\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13])))) # (!\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30] & 
// (\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13]))))

	.dataa(\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]),
	.datab(\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datad(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[13]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[13]~20 .lut_mask = 16'hECA0;
defparam \inst|rsp_xbar_mux_001|src_data[13]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N18
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[13]~21 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[13]~21_combout  = (\inst|rsp_xbar_mux_001|src_payload~2_combout ) # ((\inst|rsp_xbar_mux_001|src_data[13]~20_combout ) # ((\inst|rsp_xbar_demux_001|src1_valid~combout  & \inst|rsp_xbar_mux|src_data[13]~2_combout )))

	.dataa(\inst|rsp_xbar_demux_001|src1_valid~combout ),
	.datab(\inst|rsp_xbar_mux_001|src_payload~2_combout ),
	.datac(\inst|rsp_xbar_mux|src_data[13]~2_combout ),
	.datad(\inst|rsp_xbar_mux_001|src_data[13]~20_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[13]~21 .lut_mask = 16'hFFEC;
defparam \inst|rsp_xbar_mux_001|src_data[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N19
dffeas \inst|nios2|d_readdata_d1[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux_001|src_data[13]~21_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_readdata_d1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_readdata_d1[13] .is_wysiwyg = "true";
defparam \inst|nios2|d_readdata_d1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N10
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[13]~6 (
	.dataa(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.datab(\inst|nios2|M_st_data [13]),
	.datac(\inst|nios2|A_st_data [13]),
	.datad(\inst|nios2|A_en_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[13]~6 .lut_mask = 16'hE4CC;
defparam \inst|nios2|dc_data_wr_port_data[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N6
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[13]~7 (
	.dataa(gnd),
	.datab(\inst|nios2|A_dc_fill_active~q ),
	.datac(\inst|nios2|d_readdata_d1 [13]),
	.datad(\inst|nios2|dc_data_wr_port_data[13]~6_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[13]~7 .lut_mask = 16'hF3C0;
defparam \inst|nios2|dc_data_wr_port_data[13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N22
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[9]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_rd_data[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N23
dffeas \inst|nios2|A_dc_rd_data[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[9] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N18
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_data_nxt[9]~25 (
	.dataa(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [9]),
	.datab(gnd),
	.datac(\inst|nios2|A_dc_rd_data [9]),
	.datad(\inst|nios2|A_dc_xfer_rd_data_offset_match~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_data_nxt[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[9]~25 .lut_mask = 16'hF0AA;
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[9]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N19
dffeas \inst|nios2|A_dc_xfer_wr_data[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_data_nxt[9]~25_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data[9] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y27_N13
dffeas \inst|nios2|d_writedata[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_writedata[11]~22_combout ),
	.asdata(\inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [11]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_update_av_writedata~combout ),
	.ena(\inst|nios2|d_writedata[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_writedata[11] .is_wysiwyg = "true";
defparam \inst|nios2|d_writedata[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N16
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_payload~23 (
// Equation(s):
// \inst|cmd_xbar_mux|src_payload~23_combout  = (\inst|cmd_xbar_mux|saved_grant [1] & \inst|nios2|d_writedata [11])

	.dataa(gnd),
	.datab(\inst|cmd_xbar_mux|saved_grant [1]),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [11]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_payload~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_payload~23 .lut_mask = 16'hCC00;
defparam \inst|cmd_xbar_mux|src_payload~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N12
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[12]~6 (
	.dataa(\inst|cmd_xbar_mux|src_data [46]),
	.datab(gnd),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [12]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[12]~6 .lut_mask = 16'hF5A0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N13
dffeas \inst|nios2_jtag_debug_module_translator|av_readdata_pre[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[12]~6_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N14
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_payload~4 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_payload~4_combout  = (\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0] & (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q  & 
// \inst|nios2_jtag_debug_module_translator|av_readdata_pre [12]))

	.dataa(\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.datad(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [12]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_payload~4 .lut_mask = 16'hA000;
defparam \inst|rsp_xbar_mux_001|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N23
dffeas \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N22
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[12]~24 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[12]~24_combout  = (\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & ((\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]) # 
// ((\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [12] & \inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & 
// (((\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [12] & \inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]),
	.datac(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [12]),
	.datad(\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[12]~24 .lut_mask = 16'hF888;
defparam \inst|rsp_xbar_mux_001|src_data[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N10
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[12]~25 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[12]~25_combout  = (\inst|rsp_xbar_mux_001|src_payload~4_combout ) # ((\inst|rsp_xbar_mux_001|src_data[12]~24_combout ) # ((\inst|rsp_xbar_mux|src_data[12]~6_combout  & \inst|rsp_xbar_demux_001|src1_valid~combout )))

	.dataa(\inst|rsp_xbar_mux|src_data[12]~6_combout ),
	.datab(\inst|rsp_xbar_demux_001|src1_valid~combout ),
	.datac(\inst|rsp_xbar_mux_001|src_payload~4_combout ),
	.datad(\inst|rsp_xbar_mux_001|src_data[12]~24_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[12]~25 .lut_mask = 16'hFFF8;
defparam \inst|rsp_xbar_mux_001|src_data[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N11
dffeas \inst|nios2|d_readdata_d1[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux_001|src_data[12]~25_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_readdata_d1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_readdata_d1[12] .is_wysiwyg = "true";
defparam \inst|nios2|d_readdata_d1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N30
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[12]~12 (
	.dataa(\inst|nios2|M_st_data [12]),
	.datab(\inst|nios2|A_en_d1~q ),
	.datac(\inst|nios2|A_st_data [12]),
	.datad(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[12]~12 .lut_mask = 16'hE2AA;
defparam \inst|nios2|dc_data_wr_port_data[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N12
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[12]~13 (
	.dataa(\inst|nios2|A_dc_fill_active~q ),
	.datab(\inst|nios2|d_readdata_d1 [12]),
	.datac(\inst|nios2|dc_data_wr_port_data[12]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[12]~13 .lut_mask = 16'hD8D8;
defparam \inst|nios2|dc_data_wr_port_data[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N14
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[8]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|A_dc_rd_data[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N15
dffeas \inst|nios2|A_dc_rd_data[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[8] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N4
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_data_nxt[8]~26 (
	.dataa(gnd),
	.datab(\inst|nios2|A_dc_rd_data [8]),
	.datac(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [8]),
	.datad(\inst|nios2|A_dc_xfer_rd_data_offset_match~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_data_nxt[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[8]~26 .lut_mask = 16'hCCF0;
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[8]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N5
dffeas \inst|nios2|A_dc_xfer_wr_data[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_data_nxt[8]~26_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data[8] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N1
dffeas \inst|nios2|d_writedata[18] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_writedata[18]~19_combout ),
	.asdata(\inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [18]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_update_av_writedata~combout ),
	.ena(\inst|nios2|d_writedata[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_writedata[18] .is_wysiwyg = "true";
defparam \inst|nios2|d_writedata[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N10
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_payload~13 (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_payload~13_combout  = (\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_writedata [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\inst|nios2|d_writedata [18]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_payload~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_payload~13 .lut_mask = 16'hF000;
defparam \inst|cmd_xbar_mux_001|src_payload~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y36_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~13_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [50],\inst|cmd_xbar_mux_001|src_data [49],\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],
\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_size = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N0
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[18]~13 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[18]~13_combout  = (\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50~portadataout ))) # 
// (!\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18~portadataout ))

	.dataa(gnd),
	.datab(\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a18~portadataout ),
	.datad(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a50~portadataout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[18]~13 .lut_mask = 16'hFC30;
defparam \inst|rsp_xbar_mux|src_data[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N22
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[18]~30 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[18]~30_combout  = (\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [18] & ((\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre [18] & \inst|rsp_xbar_demux|src1_valid~combout )))) # (!\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [18] & (\inst|nios2_jtag_debug_module_translator|av_readdata_pre [18] & 
// (\inst|rsp_xbar_demux|src1_valid~combout )))

	.dataa(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [18]),
	.datab(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [18]),
	.datac(\inst|rsp_xbar_demux|src1_valid~combout ),
	.datad(\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[18]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[18]~30 .lut_mask = 16'hEAC0;
defparam \inst|rsp_xbar_mux_001|src_data[18]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N26
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[18]~56 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[18]~56_combout  = (\inst|rsp_xbar_mux_001|src_data[18]~30_combout ) # ((\inst|onchip_memory_s1_translator|read_latency_shift_reg [0] & (\inst|rsp_xbar_mux|src_data[18]~13_combout  & 
// \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\inst|onchip_memory_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|rsp_xbar_mux|src_data[18]~13_combout ),
	.datac(\inst|rsp_xbar_mux_001|src_data[18]~30_combout ),
	.datad(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[18]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[18]~56 .lut_mask = 16'hF8F0;
defparam \inst|rsp_xbar_mux_001|src_data[18]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N27
dffeas \inst|nios2|d_readdata_d1[18] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux_001|src_data[18]~56_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_readdata_d1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_readdata_d1[18] .is_wysiwyg = "true";
defparam \inst|nios2|d_readdata_d1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N10
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[18]~30 (
	.dataa(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.datab(\inst|nios2|M_st_data [18]),
	.datac(\inst|nios2|A_st_data [18]),
	.datad(\inst|nios2|A_en_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[18]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[18]~30 .lut_mask = 16'hE4CC;
defparam \inst|nios2|dc_data_wr_port_data[18]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N18
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[18]~31 (
	.dataa(\inst|nios2|A_dc_fill_active~q ),
	.datab(\inst|nios2|d_readdata_d1 [18]),
	.datac(gnd),
	.datad(\inst|nios2|dc_data_wr_port_data[18]~30_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[18]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[18]~31 .lut_mask = 16'hDD88;
defparam \inst|nios2|dc_data_wr_port_data[18]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N11
dffeas \inst|nios2|M_alu_result[21] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_alu_result [21]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_alu_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_alu_result[21] .is_wysiwyg = "true";
defparam \inst|nios2|M_alu_result[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N24
cycloneive_lcell_comb \inst|nios2|M_inst_result[21]~0 (
	.dataa(\inst|nios2|M_ctrl_mem~q ),
	.datab(gnd),
	.datac(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [21]),
	.datad(\inst|nios2|M_alu_result [21]),
	.cin(gnd),
	.combout(\inst|nios2|M_inst_result[21]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_inst_result[21]~0 .lut_mask = 16'hF5A0;
defparam \inst|nios2|M_inst_result[21]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y26_N25
dffeas \inst|nios2|A_inst_result[21] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_inst_result[21]~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|M_ctrl_rdctl_inst~q ),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_inst_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_inst_result[21] .is_wysiwyg = "true";
defparam \inst|nios2|A_inst_result[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N6
cycloneive_lcell_comb \inst|nios2|M_inst_result[5]~3 (
	.dataa(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [5]),
	.datab(\inst|nios2|M_alu_result [5]),
	.datac(\inst|nios2|M_ctrl_mem~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|M_inst_result[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_inst_result[5]~3 .lut_mask = 16'hACAC;
defparam \inst|nios2|M_inst_result[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y26_N7
dffeas \inst|nios2|A_inst_result[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_inst_result[5]~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|M_ctrl_rdctl_inst~q ),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_inst_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_inst_result[5] .is_wysiwyg = "true";
defparam \inst|nios2|A_inst_result[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N2
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[5]~19 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[0]~17_combout ),
	.datab(\inst|nios2|A_data_ram_ld16_data[13]~0_combout ),
	.datac(\inst|nios2|A_wr_data_unfiltered[0]~18_combout ),
	.datad(\inst|nios2|A_inst_result [5]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[5]~19 .lut_mask = 16'hE5E0;
defparam \inst|nios2|A_wr_data_unfiltered[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N20
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[5]~20 (
	.dataa(\inst|nios2|A_slow_inst_result [5]),
	.datab(\inst|nios2|A_inst_result [21]),
	.datac(\inst|nios2|A_wr_data_unfiltered[0]~17_combout ),
	.datad(\inst|nios2|A_wr_data_unfiltered[5]~19_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[5]~20 .lut_mask = 16'hAFC0;
defparam \inst|nios2|A_wr_data_unfiltered[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N18
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[5]~16 (
	.dataa(\inst|nios2|A_shift_rot_result [5]),
	.datab(\inst|nios2|A_ctrl_shift_rot~q ),
	.datac(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datad(\inst|nios2|A_mul_result [5]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[5]~16 .lut_mask = 16'hF808;
defparam \inst|nios2|A_wr_data_unfiltered[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N26
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[5]~117 (
	.dataa(\inst|nios2|A_ctrl_shift_rot~q ),
	.datab(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datac(\inst|nios2|A_wr_data_unfiltered[5]~20_combout ),
	.datad(\inst|nios2|A_wr_data_unfiltered[5]~16_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[5]~117_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[5]~117 .lut_mask = 16'hFF10;
defparam \inst|nios2|A_wr_data_unfiltered[5]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N24
cycloneive_lcell_comb \inst|nios2|D_src2_reg[16]~30 (
	.dataa(\inst|nios2|D_src2_reg[31]~5_combout ),
	.datab(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datac(\inst|nios2|M_alu_result [16]),
	.datad(\inst|nios2|A_wr_data_unfiltered[16]~59_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[16]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[16]~30 .lut_mask = 16'hD9C8;
defparam \inst|nios2|D_src2_reg[16]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N26
cycloneive_lcell_comb \inst|nios2|D_src2_reg[16]~31 (
	.dataa(\inst|nios2|W_wr_data [16]),
	.datab(\inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.datac(\inst|nios2|D_src2_reg[31]~5_combout ),
	.datad(\inst|nios2|D_src2_reg[16]~30_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[16]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[16]~31 .lut_mask = 16'hAFC0;
defparam \inst|nios2|D_src2_reg[16]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N0
cycloneive_lcell_comb \inst|nios2|D_src2_reg[16]~95 (
	.dataa(\inst|nios2|D_ctrl_b_is_dst~q ),
	.datab(\inst|nios2|E_regnum_b_cmp_D~q ),
	.datac(\inst|nios2|D_src2_reg[16]~31_combout ),
	.datad(\inst|nios2|E_alu_result [16]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[16]~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[16]~95 .lut_mask = 16'hF4B0;
defparam \inst|nios2|D_src2_reg[16]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N1
dffeas \inst|nios2|E_src2_reg[16] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src2_reg[16]~95_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[16] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N22
cycloneive_lcell_comb \inst|nios2|E_st_data[16]~5 (
	.dataa(\inst|nios2|E_iw [4]),
	.datab(\inst|nios2|E_src2_reg [0]),
	.datac(gnd),
	.datad(\inst|nios2|E_src2_reg [16]),
	.cin(gnd),
	.combout(\inst|nios2|E_st_data[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_st_data[16]~5 .lut_mask = 16'hEE44;
defparam \inst|nios2|E_st_data[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N23
dffeas \inst|nios2|M_st_data[16] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_st_data[16]~5_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_st_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_st_data[16] .is_wysiwyg = "true";
defparam \inst|nios2|M_st_data[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y27_N3
dffeas \inst|nios2|A_st_data[16] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_st_data [16]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_data[16] .is_wysiwyg = "true";
defparam \inst|nios2|A_st_data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N16
cycloneive_lcell_comb \inst|nios2|d_writedata[16]~7 (
	.dataa(\inst|nios2|M_st_data [16]),
	.datab(\inst|nios2|A_mem_bypass_pending~combout ),
	.datac(gnd),
	.datad(\inst|nios2|A_st_data [16]),
	.cin(gnd),
	.combout(\inst|nios2|d_writedata[16]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_writedata[16]~7 .lut_mask = 16'hEE22;
defparam \inst|nios2|d_writedata[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N17
dffeas \inst|nios2|d_writedata[16] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_writedata[16]~7_combout ),
	.asdata(\inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [16]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_update_av_writedata~combout ),
	.ena(\inst|nios2|d_writedata[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_writedata[16] .is_wysiwyg = "true";
defparam \inst|nios2|d_writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N20
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_payload~21 (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_payload~21_combout  = (\inst|nios2|d_writedata [16] & \inst|cmd_xbar_mux_001|saved_grant [1])

	.dataa(gnd),
	.datab(\inst|nios2|d_writedata [16]),
	.datac(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_payload~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_payload~21 .lut_mask = 16'hC0C0;
defparam \inst|cmd_xbar_mux_001|src_payload~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N22
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[17]~17 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[17]~17_combout  = (\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a49 ))) # (!\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a 
// [0] & (\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17~portadataout ))

	.dataa(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a17~portadataout ),
	.datab(\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a49 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[17]~17 .lut_mask = 16'hE2E2;
defparam \inst|rsp_xbar_mux|src_data[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N9
dffeas \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout ),
	.asdata(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N26
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[17]~34 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[17]~34_combout  = (\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30] & ((\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]) # 
// ((\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [17] & \inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30] & 
// (\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [17] & ((\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]),
	.datab(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [17]),
	.datac(\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datad(\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[17]~34 .lut_mask = 16'hECA0;
defparam \inst|rsp_xbar_mux_001|src_data[17]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N0
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_payload~15 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_payload~15_combout  = (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q  & (\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0] & 
// \inst|nios2_jtag_debug_module_translator|av_readdata_pre [17]))

	.dataa(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.datab(\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datac(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_payload~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_payload~15 .lut_mask = 16'h8080;
defparam \inst|rsp_xbar_mux_001|src_payload~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N20
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[17]~35 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[17]~35_combout  = (\inst|rsp_xbar_mux_001|src_data[17]~34_combout ) # ((\inst|rsp_xbar_mux_001|src_payload~15_combout ) # ((\inst|rsp_xbar_demux_001|src1_valid~combout  & \inst|rsp_xbar_mux|src_data[17]~17_combout )))

	.dataa(\inst|rsp_xbar_demux_001|src1_valid~combout ),
	.datab(\inst|rsp_xbar_mux|src_data[17]~17_combout ),
	.datac(\inst|rsp_xbar_mux_001|src_data[17]~34_combout ),
	.datad(\inst|rsp_xbar_mux_001|src_payload~15_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[17]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[17]~35 .lut_mask = 16'hFFF8;
defparam \inst|rsp_xbar_mux_001|src_data[17]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N21
dffeas \inst|nios2|d_readdata_d1[17] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux_001|src_data[17]~35_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_readdata_d1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_readdata_d1[17] .is_wysiwyg = "true";
defparam \inst|nios2|d_readdata_d1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N16
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[17]~35 (
	.dataa(gnd),
	.datab(\inst|nios2|A_dc_fill_active~q ),
	.datac(\inst|nios2|dc_data_wr_port_data[17]~34_combout ),
	.datad(\inst|nios2|d_readdata_d1 [17]),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[17]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[17]~35 .lut_mask = 16'hFC30;
defparam \inst|nios2|dc_data_wr_port_data[17]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N0
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[7]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_rd_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N1
dffeas \inst|nios2|A_dc_rd_data[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[7] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N4
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_data_nxt[7]~2 (
	.dataa(gnd),
	.datab(\inst|nios2|A_dc_xfer_rd_data_offset_match~q ),
	.datac(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [7]),
	.datad(\inst|nios2|A_dc_rd_data [7]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_data_nxt[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[7]~2 .lut_mask = 16'hFC30;
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N5
dffeas \inst|nios2|A_dc_xfer_wr_data[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_data_nxt[7]~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data[7] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N11
dffeas \inst|nios2|d_writedata[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_writedata[12]~24_combout ),
	.asdata(\inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [12]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_update_av_writedata~combout ),
	.ena(\inst|nios2|d_writedata[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_writedata[12] .is_wysiwyg = "true";
defparam \inst|nios2|d_writedata[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N18
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_payload~6 (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_payload~6_combout  = (\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_writedata [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\inst|nios2|d_writedata [12]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_payload~6 .lut_mask = 16'hF000;
defparam \inst|cmd_xbar_mux_001|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y25_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~6_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [50],\inst|cmd_xbar_mux_001|src_data [49],\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],
\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_size = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N0
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[12]~6 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[12]~6_combout  = (\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a44 ))) # (!\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a 
// [0] & (\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12~portadataout ))

	.dataa(gnd),
	.datab(\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a12~portadataout ),
	.datad(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a44 ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[12]~6 .lut_mask = 16'hFC30;
defparam \inst|rsp_xbar_mux|src_data[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N26
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[12]~53 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[12]~53_combout  = (\inst|nios2_jtag_debug_module_translator|av_readdata_pre [12] & ((\inst|rsp_xbar_demux|src0_valid~combout ) # ((\inst|rsp_xbar_demux_001|src0_valid~combout  & \inst|rsp_xbar_mux|src_data[12]~6_combout )))) # 
// (!\inst|nios2_jtag_debug_module_translator|av_readdata_pre [12] & (\inst|rsp_xbar_demux_001|src0_valid~combout  & ((\inst|rsp_xbar_mux|src_data[12]~6_combout ))))

	.dataa(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [12]),
	.datab(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.datac(\inst|rsp_xbar_demux|src0_valid~combout ),
	.datad(\inst|rsp_xbar_mux|src_data[12]~6_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[12]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[12]~53 .lut_mask = 16'hECA0;
defparam \inst|rsp_xbar_mux|src_data[12]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N27
dffeas \inst|nios2|i_readdata_d1[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux|src_data[12]~53_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_readdata_d1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_readdata_d1[12] .is_wysiwyg = "true";
defparam \inst|nios2|i_readdata_d1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N22
cycloneive_lcell_comb \inst|nios2|F_iw[8]~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|F_iw[12]~7_combout ),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(\inst|nios2|F_iw[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw[8]~21 .lut_mask = 16'hF000;
defparam \inst|nios2|F_iw[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N23
dffeas \inst|nios2|D_iw[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_iw[8]~21_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_iw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_iw[8] .is_wysiwyg = "true";
defparam \inst|nios2|D_iw[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N16
cycloneive_lcell_comb \inst|nios2|D_src2[18]~33 (
	.dataa(\inst|nios2|D_src2_imm[30]~11_combout ),
	.datab(\inst|nios2|D_src2[30]~4_combout ),
	.datac(\inst|nios2|D_ctrl_hi_imm16~q ),
	.datad(\inst|nios2|D_iw [8]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2[18]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2[18]~33 .lut_mask = 16'hC808;
defparam \inst|nios2|D_src2[18]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N0
cycloneive_lcell_comb \inst|nios2|D_src2[18]~34 (
	.dataa(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.datab(gnd),
	.datac(\inst|nios2|D_src2_reg[18]~93_combout ),
	.datad(\inst|nios2|D_src2[18]~33_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2[18]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2[18]~34 .lut_mask = 16'hFF50;
defparam \inst|nios2|D_src2[18]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N1
dffeas \inst|nios2|E_src2[18] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src2[18]~34_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2[18] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N14
cycloneive_lcell_comb \inst|nios2|M_src2[18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2 [18]),
	.cin(gnd),
	.combout(\inst|nios2|M_src2[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_src2[18]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_src2[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N15
dffeas \inst|nios2|M_src2[18] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_src2[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src2[18] .is_wysiwyg = "true";
defparam \inst|nios2|M_src2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N18
cycloneive_lcell_comb \inst|nios2|A_mul_src2_nxt[18]~18 (
	.dataa(gnd),
	.datab(\inst|nios2|M_src2 [18]),
	.datac(\inst|nios2|A_mul_stall~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src2_nxt[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src2_nxt[18]~18 .lut_mask = 16'h0C0C;
defparam \inst|nios2|A_mul_src2_nxt[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N19
dffeas \inst|nios2|A_mul_src2[18] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_src2_nxt[18]~18_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_src2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_src2[18] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_src2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N20
cycloneive_lcell_comb \inst|nios2|A_mul_src2_nxt[2]~2 (
	.dataa(\inst|nios2|A_mul_stall~q ),
	.datab(gnd),
	.datac(\inst|nios2|M_src2 [2]),
	.datad(\inst|nios2|A_mul_src2 [18]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src2_nxt[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src2_nxt[2]~2 .lut_mask = 16'hFA50;
defparam \inst|nios2|A_mul_src2_nxt[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N5
dffeas \inst|nios2|A_mul_partial_prod[18] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_partial_prod[18]~20_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_partial_prod [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[18] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_partial_prod[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y29_N5
dffeas \inst|nios2|A_mul_result[18] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_result[18]~68_combout ),
	.asdata(\inst|nios2|A_mul_partial_prod [18]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|A_mul_stall_d3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[18] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_result[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N22
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~62 (
	.dataa(\inst|nios2|A_rot_sel_fill2~q ),
	.datab(gnd),
	.datac(\inst|nios2|A_rot_pass2~q ),
	.datad(\inst|nios2|A_rot_mask [2]),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~62 .lut_mask = 16'h0F0A;
defparam \inst|nios2|A_shift_rot_result~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N14
cycloneive_lcell_comb \inst|nios2|Mn_rot_step2[10]~20 (
	.dataa(\inst|nios2|M_rot_step1 [10]),
	.datab(\inst|nios2|M_rot_step1 [6]),
	.datac(gnd),
	.datad(\inst|nios2|M_rot_rn [2]),
	.cin(gnd),
	.combout(\inst|nios2|Mn_rot_step2[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[10]~20 .lut_mask = 16'hCCAA;
defparam \inst|nios2|Mn_rot_step2[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N13
dffeas \inst|nios2|Mn_rot_step2[18] (
	.clk(!\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Mn_rot_step2[18]~5_combout ),
	.asdata(\inst|nios2|Mn_rot_step2[10]~20_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|M_rot_rn [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|Mn_rot_step2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[18] .is_wysiwyg = "true";
defparam \inst|nios2|Mn_rot_step2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N12
cycloneive_lcell_comb \inst|nios2|A_rot~31 (
	.dataa(\inst|nios2|Mn_rot_step2 [2]),
	.datab(\inst|nios2|M_rot_rn [4]),
	.datac(\inst|nios2|Mn_rot_step2 [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_rot~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_rot~31 .lut_mask = 16'hB8B8;
defparam \inst|nios2|A_rot~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N13
dffeas \inst|nios2|A_rot[18] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_rot~31_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot[18] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N16
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~63 (
	.dataa(\inst|nios2|A_rot_fill_bit~q ),
	.datab(gnd),
	.datac(\inst|nios2|A_shift_rot_result~62_combout ),
	.datad(\inst|nios2|A_rot [18]),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~63 .lut_mask = 16'hAFA0;
defparam \inst|nios2|A_shift_rot_result~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N17
dffeas \inst|nios2|A_shift_rot_result[18] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_result~63_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result[18] .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_result[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N14
cycloneive_lcell_comb \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[2]~7 (
	.dataa(\inst|nios2|A_ctrl_ld_signed~q ),
	.datab(\inst|nios2|d_readdata_d1 [18]),
	.datac(\inst|nios2|A_slow_ld_data_sign_bit~2_combout ),
	.datad(\inst|nios2|A_ld_align_byte2_byte3_fill~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_ld_byte2_data_aligned_nxt[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[2]~7 .lut_mask = 16'hA0CC;
defparam \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N15
dffeas \inst|nios2|A_slow_inst_result[18] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_slow_ld_byte2_data_aligned_nxt[2]~7_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_slow_inst_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[18] .is_wysiwyg = "true";
defparam \inst|nios2|A_slow_inst_result[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N18
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[18]~114 (
	.dataa(\inst|nios2|A_inst_result [18]),
	.datab(\inst|nios2|A_wr_data_unfiltered[26]~43_combout ),
	.datac(\inst|nios2|A_wr_data_unfiltered[26]~53_combout ),
	.datad(\inst|nios2|A_slow_inst_result [18]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[18]~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[18]~114 .lut_mask = 16'hCEC2;
defparam \inst|nios2|A_wr_data_unfiltered[18]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N4
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[18]~115 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[26]~53_combout ),
	.datab(\inst|nios2|A_shift_rot_result [18]),
	.datac(\inst|nios2|A_data_ram_ld_align_fill_bit~combout ),
	.datad(\inst|nios2|A_wr_data_unfiltered[18]~114_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[18]~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[18]~115 .lut_mask = 16'hDDA0;
defparam \inst|nios2|A_wr_data_unfiltered[18]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N2
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[18]~116 (
	.dataa(gnd),
	.datab(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datac(\inst|nios2|A_mul_result [18]),
	.datad(\inst|nios2|A_wr_data_unfiltered[18]~115_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[18]~116_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[18]~116 .lut_mask = 16'hF3C0;
defparam \inst|nios2|A_wr_data_unfiltered[18]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N3
dffeas \inst|nios2|W_wr_data[18] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_wr_data_unfiltered[18]~116_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_wr_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_wr_data[18] .is_wysiwyg = "true";
defparam \inst|nios2|W_wr_data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N24
cycloneive_lcell_comb \inst|nios2|D_src1_reg[18]~95 (
	.dataa(\inst|nios2|D_src1_reg[18]~94_combout ),
	.datab(\inst|nios2|E_src1[11]~1_combout ),
	.datac(\inst|nios2|W_wr_data [18]),
	.datad(\inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[18]~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[18]~95 .lut_mask = 16'hE6A2;
defparam \inst|nios2|D_src1_reg[18]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N28
cycloneive_lcell_comb \inst|nios2|D_src1_reg[18]~96 (
	.dataa(\inst|nios2|E_regnum_a_cmp_D~q ),
	.datab(\inst|nios2|E_alu_result [18]),
	.datac(\inst|nios2|D_ctrl_a_not_src~q ),
	.datad(\inst|nios2|D_src1_reg[18]~95_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[18]~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[18]~96 .lut_mask = 16'hFD08;
defparam \inst|nios2|D_src1_reg[18]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N29
dffeas \inst|nios2|E_src1[18] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src1_reg[18]~96_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src1[18] .is_wysiwyg = "true";
defparam \inst|nios2|E_src1[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N21
dffeas \inst|nios2|M_src1[18] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src1 [18]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src1[18] .is_wysiwyg = "true";
defparam \inst|nios2|M_src1[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N17
dffeas \inst|nios2|A_mul_src1[2]~_Duplicate_1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_src1_nxt[2]~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_src1[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_src1[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_src1[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N20
cycloneive_lcell_comb \inst|nios2|A_mul_src1_nxt[18]~18 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(\inst|nios2|M_src1 [18]),
	.datad(\inst|nios2|A_mul_src1[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src1_nxt[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src1_nxt[18]~18 .lut_mask = 16'hFC30;
defparam \inst|nios2|A_mul_src1_nxt[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N3
dffeas \inst|nios2|A_mul_partial_prod[17] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_partial_prod[17]~18_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_partial_prod [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[17] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_partial_prod[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y29_N3
dffeas \inst|nios2|A_mul_result[17] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_result[17]~66_combout ),
	.asdata(\inst|nios2|A_mul_partial_prod [17]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|A_mul_stall_d3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[17] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_result[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N22
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~22 (
	.dataa(gnd),
	.datab(\inst|nios2|A_rot_mask [1]),
	.datac(\inst|nios2|A_rot_sel_fill2~q ),
	.datad(\inst|nios2|A_rot_pass2~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~22 .lut_mask = 16'h00FC;
defparam \inst|nios2|A_shift_rot_result~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N8
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~23 (
	.dataa(\inst|nios2|A_rot [17]),
	.datab(\inst|nios2|A_shift_rot_result~22_combout ),
	.datac(gnd),
	.datad(\inst|nios2|A_rot_fill_bit~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~23 .lut_mask = 16'hEE22;
defparam \inst|nios2|A_shift_rot_result~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N9
dffeas \inst|nios2|A_shift_rot_result[17] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_result~23_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result[17] .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_result[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N22
cycloneive_lcell_comb \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[1]~0 (
	.dataa(\inst|nios2|A_ctrl_ld_signed~q ),
	.datab(\inst|nios2|d_readdata_d1 [17]),
	.datac(\inst|nios2|A_slow_ld_data_sign_bit~2_combout ),
	.datad(\inst|nios2|A_ld_align_byte2_byte3_fill~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_ld_byte2_data_aligned_nxt[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[1]~0 .lut_mask = 16'hA0CC;
defparam \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N23
dffeas \inst|nios2|A_slow_inst_result[17] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_slow_ld_byte2_data_aligned_nxt[1]~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_slow_inst_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[17] .is_wysiwyg = "true";
defparam \inst|nios2|A_slow_inst_result[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N17
dffeas \inst|nios2|M_alu_result[17] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_alu_result [17]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_alu_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_alu_result[17] .is_wysiwyg = "true";
defparam \inst|nios2|M_alu_result[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N0
cycloneive_lcell_comb \inst|nios2|M_inst_result[17]~16 (
	.dataa(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [17]),
	.datab(\inst|nios2|M_ctrl_mem~q ),
	.datac(gnd),
	.datad(\inst|nios2|M_alu_result [17]),
	.cin(gnd),
	.combout(\inst|nios2|M_inst_result[17]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_inst_result[17]~16 .lut_mask = 16'hBB88;
defparam \inst|nios2|M_inst_result[17]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N1
dffeas \inst|nios2|A_inst_result[17] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_inst_result[17]~16_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|M_ctrl_rdctl_inst~q ),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_inst_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_inst_result[17] .is_wysiwyg = "true";
defparam \inst|nios2|A_inst_result[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N2
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[17]~54 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[26]~53_combout ),
	.datab(\inst|nios2|A_slow_inst_result [17]),
	.datac(\inst|nios2|A_wr_data_unfiltered[26]~43_combout ),
	.datad(\inst|nios2|A_inst_result [17]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[17]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[17]~54 .lut_mask = 16'hE5E0;
defparam \inst|nios2|A_wr_data_unfiltered[17]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N12
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[17]~55 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[26]~53_combout ),
	.datab(\inst|nios2|A_data_ram_ld_align_fill_bit~combout ),
	.datac(\inst|nios2|A_shift_rot_result [17]),
	.datad(\inst|nios2|A_wr_data_unfiltered[17]~54_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[17]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[17]~55 .lut_mask = 16'hF588;
defparam \inst|nios2|A_wr_data_unfiltered[17]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N14
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[17]~56 (
	.dataa(gnd),
	.datab(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datac(\inst|nios2|A_mul_result [17]),
	.datad(\inst|nios2|A_wr_data_unfiltered[17]~55_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[17]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[17]~56 .lut_mask = 16'hF3C0;
defparam \inst|nios2|A_wr_data_unfiltered[17]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N15
dffeas \inst|nios2|W_wr_data[17] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_wr_data_unfiltered[17]~56_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_wr_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_wr_data[17] .is_wysiwyg = "true";
defparam \inst|nios2|W_wr_data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N8
cycloneive_lcell_comb \inst|nios2|D_src2_reg[17]~28 (
	.dataa(\inst|nios2|D_src2_reg[31]~5_combout ),
	.datab(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datac(\inst|nios2|A_wr_data_unfiltered[17]~56_combout ),
	.datad(\inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[17]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[17]~28 .lut_mask = 16'hBA98;
defparam \inst|nios2|D_src2_reg[17]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N2
cycloneive_lcell_comb \inst|nios2|D_src2_reg[17]~29 (
	.dataa(\inst|nios2|M_alu_result [17]),
	.datab(\inst|nios2|W_wr_data [17]),
	.datac(\inst|nios2|D_src2_reg[17]~28_combout ),
	.datad(\inst|nios2|D_src2_reg[31]~4_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[17]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[17]~29 .lut_mask = 16'hCAF0;
defparam \inst|nios2|D_src2_reg[17]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N2
cycloneive_lcell_comb \inst|nios2|D_src2_reg[17]~94 (
	.dataa(\inst|nios2|E_regnum_b_cmp_D~q ),
	.datab(\inst|nios2|D_ctrl_b_is_dst~q ),
	.datac(\inst|nios2|E_alu_result [17]),
	.datad(\inst|nios2|D_src2_reg[17]~29_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[17]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[17]~94 .lut_mask = 16'hFD20;
defparam \inst|nios2|D_src2_reg[17]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N3
dffeas \inst|nios2|E_src2_reg[17] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src2_reg[17]~94_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[17] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N8
cycloneive_lcell_comb \inst|nios2|E_st_data[17]~4 (
	.dataa(\inst|nios2|E_src2_reg [1]),
	.datab(gnd),
	.datac(\inst|nios2|E_iw [4]),
	.datad(\inst|nios2|E_src2_reg [17]),
	.cin(gnd),
	.combout(\inst|nios2|E_st_data[17]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_st_data[17]~4 .lut_mask = 16'hFA0A;
defparam \inst|nios2|E_st_data[17]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N9
dffeas \inst|nios2|M_st_data[17] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_st_data[17]~4_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_st_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_st_data[17] .is_wysiwyg = "true";
defparam \inst|nios2|M_st_data[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y27_N15
dffeas \inst|nios2|A_st_data[17] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_st_data [17]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_data[17] .is_wysiwyg = "true";
defparam \inst|nios2|A_st_data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N12
cycloneive_lcell_comb \inst|nios2|d_writedata[17]~16 (
	.dataa(\inst|nios2|A_mem_bypass_pending~combout ),
	.datab(\inst|nios2|A_st_data [17]),
	.datac(gnd),
	.datad(\inst|nios2|M_st_data [17]),
	.cin(gnd),
	.combout(\inst|nios2|d_writedata[17]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_writedata[17]~16 .lut_mask = 16'hDD88;
defparam \inst|nios2|d_writedata[17]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N13
dffeas \inst|nios2|d_writedata[17] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_writedata[17]~16_combout ),
	.asdata(\inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [17]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_update_av_writedata~combout ),
	.ena(\inst|nios2|d_writedata[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_writedata[17] .is_wysiwyg = "true";
defparam \inst|nios2|d_writedata[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N14
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_payload~15 (
// Equation(s):
// \inst|cmd_xbar_mux|src_payload~15_combout  = (\inst|cmd_xbar_mux|saved_grant [1] & \inst|nios2|d_writedata [17])

	.dataa(\inst|cmd_xbar_mux|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [17]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_payload~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_payload~15 .lut_mask = 16'hAA00;
defparam \inst|cmd_xbar_mux|src_payload~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N18
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[16]~17 (
	.dataa(\inst|cmd_xbar_mux|src_data [46]),
	.datab(gnd),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [16]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[16]~17 .lut_mask = 16'hF5A0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N19
dffeas \inst|nios2_jtag_debug_module_translator|av_readdata_pre[16] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[16]~17_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N28
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_payload~19 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_payload~19_combout  = (\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0] & (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q  & 
// \inst|nios2_jtag_debug_module_translator|av_readdata_pre [16]))

	.dataa(\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.datad(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [16]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_payload~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_payload~19 .lut_mask = 16'hA000;
defparam \inst|rsp_xbar_mux_001|src_payload~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N7
dffeas \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout ),
	.asdata(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N18
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[16]~40 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[16]~40_combout  = (\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30] & ((\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]) # 
// ((\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [16])))) # (!\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30] & 
// (((\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [16]))))

	.dataa(\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]),
	.datab(\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [16]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[16]~40 .lut_mask = 16'hF888;
defparam \inst|rsp_xbar_mux_001|src_data[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N4
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[16]~41 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[16]~41_combout  = (\inst|rsp_xbar_mux_001|src_payload~19_combout ) # ((\inst|rsp_xbar_mux_001|src_data[16]~40_combout ) # ((\inst|rsp_xbar_mux|src_data[16]~21_combout  & \inst|rsp_xbar_demux_001|src1_valid~combout )))

	.dataa(\inst|rsp_xbar_mux|src_data[16]~21_combout ),
	.datab(\inst|rsp_xbar_mux_001|src_payload~19_combout ),
	.datac(\inst|rsp_xbar_demux_001|src1_valid~combout ),
	.datad(\inst|rsp_xbar_mux_001|src_data[16]~40_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[16]~41 .lut_mask = 16'hFFEC;
defparam \inst|rsp_xbar_mux_001|src_data[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N5
dffeas \inst|nios2|d_readdata_d1[16] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux_001|src_data[16]~41_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_readdata_d1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_readdata_d1[16] .is_wysiwyg = "true";
defparam \inst|nios2|d_readdata_d1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N2
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[16]~46 (
	.dataa(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.datab(\inst|nios2|M_st_data [16]),
	.datac(\inst|nios2|A_st_data [16]),
	.datad(\inst|nios2|A_en_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[16]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[16]~46 .lut_mask = 16'hE4CC;
defparam \inst|nios2|dc_data_wr_port_data[16]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N28
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[16]~47 (
	.dataa(gnd),
	.datab(\inst|nios2|A_dc_fill_active~q ),
	.datac(\inst|nios2|d_readdata_d1 [16]),
	.datad(\inst|nios2|dc_data_wr_port_data[16]~46_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[16]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[16]~47 .lut_mask = 16'hF3C0;
defparam \inst|nios2|dc_data_wr_port_data[16]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N28
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[6]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_rd_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N29
dffeas \inst|nios2|A_dc_rd_data[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[6] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N30
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_data_nxt[6]~29 (
	.dataa(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [6]),
	.datab(gnd),
	.datac(\inst|nios2|A_dc_xfer_rd_data_offset_match~q ),
	.datad(\inst|nios2|A_dc_rd_data [6]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_data_nxt[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[6]~29 .lut_mask = 16'hFA0A;
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N31
dffeas \inst|nios2|A_dc_xfer_wr_data[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_data_nxt[6]~29_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data[6] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N3
dffeas \inst|nios2|d_writedata[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_writedata[10]~20_combout ),
	.asdata(\inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [10]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_update_av_writedata~combout ),
	.ena(\inst|nios2|d_writedata[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_writedata[10] .is_wysiwyg = "true";
defparam \inst|nios2|d_writedata[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N26
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_payload~24 (
// Equation(s):
// \inst|cmd_xbar_mux|src_payload~24_combout  = (\inst|cmd_xbar_mux|saved_grant [1] & \inst|nios2|d_writedata [10])

	.dataa(gnd),
	.datab(\inst|cmd_xbar_mux|saved_grant [1]),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [10]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_payload~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_payload~24 .lut_mask = 16'hCC00;
defparam \inst|cmd_xbar_mux|src_payload~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N6
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[8]~8 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [8]),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[8]~8 .lut_mask = 16'hEE44;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y33_N11
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[11] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y33_N7
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[8]~8_combout ),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[8] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N6
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[26]~13 (
	.dataa(\inst|cmd_xbar_mux|src_data [46]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [26]),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[26]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[26]~13 .lut_mask = 16'hDD88;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[26]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N7
dffeas \inst|nios2_jtag_debug_module_translator|av_readdata_pre[26] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[26]~13_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[26] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[26] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y34_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~15_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [50],\inst|cmd_xbar_mux_001|src_data [49],\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],
\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_size = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N24
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[26]~15 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[26]~15_combout  = (\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58~portadataout ))) # 
// (!\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26~portadataout ))

	.dataa(\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a26~portadataout ),
	.datac(gnd),
	.datad(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a58~portadataout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[26]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[26]~15 .lut_mask = 16'hEE44;
defparam \inst|rsp_xbar_mux|src_data[26]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N4
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_payload~13 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_payload~13_combout  = (\inst|rsp_xbar_demux|src1_valid~combout  & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre [26]) # ((\inst|rsp_xbar_demux_001|src1_valid~combout  & \inst|rsp_xbar_mux|src_data[26]~15_combout 
// )))) # (!\inst|rsp_xbar_demux|src1_valid~combout  & (((\inst|rsp_xbar_demux_001|src1_valid~combout  & \inst|rsp_xbar_mux|src_data[26]~15_combout ))))

	.dataa(\inst|rsp_xbar_demux|src1_valid~combout ),
	.datab(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [26]),
	.datac(\inst|rsp_xbar_demux_001|src1_valid~combout ),
	.datad(\inst|rsp_xbar_mux|src_data[26]~15_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_payload~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_payload~13 .lut_mask = 16'hF888;
defparam \inst|rsp_xbar_mux_001|src_payload~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N5
dffeas \inst|nios2|d_readdata_d1[26] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux_001|src_payload~13_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_readdata_d1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_readdata_d1[26] .is_wysiwyg = "true";
defparam \inst|nios2|d_readdata_d1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N20
cycloneive_lcell_comb \inst|nios2|A_slow_inst_result[10]~10 (
	.dataa(\inst|nios2|d_readdata_d1 [10]),
	.datab(\inst|nios2|d_readdata_d1 [26]),
	.datac(gnd),
	.datad(\inst|nios2|A_ld_align_sh16~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_inst_result[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[10]~10 .lut_mask = 16'hCCAA;
defparam \inst|nios2|A_slow_inst_result[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N5
dffeas \inst|nios2|A_slow_inst_result[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_slow_inst_result[2]~2_combout ),
	.asdata(\inst|nios2|A_slow_inst_result[10]~10_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_ld_align_sh8~q ),
	.ena(\inst|nios2|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_slow_inst_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[2] .is_wysiwyg = "true";
defparam \inst|nios2|A_slow_inst_result[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N6
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[2]~29 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[2]~28_combout ),
	.datab(\inst|nios2|A_slow_inst_result [2]),
	.datac(\inst|nios2|A_data_ram_ld16_data[10]~3_combout ),
	.datad(\inst|nios2|A_wr_data_unfiltered[0]~18_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[2]~29 .lut_mask = 16'hD8AA;
defparam \inst|nios2|A_wr_data_unfiltered[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N30
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[2]~120 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[2]~27_combout ),
	.datab(\inst|nios2|A_ctrl_shift_rot~q ),
	.datac(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datad(\inst|nios2|A_wr_data_unfiltered[2]~29_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[2]~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[2]~120 .lut_mask = 16'hABAA;
defparam \inst|nios2|A_wr_data_unfiltered[2]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N16
cycloneive_lcell_comb \inst|nios2|D_src2_reg[7]~18 (
	.dataa(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datab(\inst|nios2|A_wr_data_unfiltered[7]~123_combout ),
	.datac(\inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datad(\inst|nios2|D_src2_reg[31]~5_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[7]~18 .lut_mask = 16'hFA44;
defparam \inst|nios2|D_src2_reg[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N12
cycloneive_lcell_comb \inst|nios2|D_src2_reg[7]~19 (
	.dataa(\inst|nios2|W_wr_data [7]),
	.datab(\inst|nios2|D_src2_reg[7]~18_combout ),
	.datac(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datad(\inst|nios2|M_alu_result [7]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[7]~19 .lut_mask = 16'hBC8C;
defparam \inst|nios2|D_src2_reg[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N24
cycloneive_lcell_comb \inst|nios2|E_src2[7]~7 (
	.dataa(\inst|nios2|E_alu_result [7]),
	.datab(\inst|nios2|D_src2_hazard_E~combout ),
	.datac(gnd),
	.datad(\inst|nios2|D_src2_reg[7]~19_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_src2[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2[7]~7 .lut_mask = 16'hBB88;
defparam \inst|nios2|E_src2[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N8
cycloneive_lcell_comb \inst|nios2|E_src2_reg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2[7]~7_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_src2_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|E_src2_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N9
dffeas \inst|nios2|E_src2_reg[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[7] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N13
dffeas \inst|nios2|M_st_data[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src2_reg [7]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_st_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_st_data[7] .is_wysiwyg = "true";
defparam \inst|nios2|M_st_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N18
cycloneive_lcell_comb \inst|nios2|A_st_data[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|M_st_data [7]),
	.cin(gnd),
	.combout(\inst|nios2|A_st_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_st_data[7]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_st_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N19
dffeas \inst|nios2|A_st_data[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_st_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_data[7] .is_wysiwyg = "true";
defparam \inst|nios2|A_st_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N4
cycloneive_lcell_comb \inst|nios2|d_writedata[7]~2 (
	.dataa(\inst|nios2|M_st_data [7]),
	.datab(\inst|nios2|A_mem_bypass_pending~combout ),
	.datac(gnd),
	.datad(\inst|nios2|A_st_data [7]),
	.cin(gnd),
	.combout(\inst|nios2|d_writedata[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_writedata[7]~2 .lut_mask = 16'hEE22;
defparam \inst|nios2|d_writedata[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N5
dffeas \inst|nios2|d_writedata[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_writedata[7]~2_combout ),
	.asdata(\inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [7]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_update_av_writedata~combout ),
	.ena(\inst|nios2|d_writedata[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_writedata[7] .is_wysiwyg = "true";
defparam \inst|nios2|d_writedata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N20
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_payload~24 (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_payload~24_combout  = (\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_writedata [7])

	.dataa(gnd),
	.datab(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datac(\inst|nios2|d_writedata [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_payload~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_payload~24 .lut_mask = 16'hC0C0;
defparam \inst|cmd_xbar_mux_001|src_payload~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y33_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~24_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [50],\inst|cmd_xbar_mux_001|src_data [49],\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],
\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_size = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X40_Y34_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~24_combout ,\inst|cmd_xbar_mux_001|src_payload~28_combout ,\inst|cmd_xbar_mux_001|src_payload~16_combout ,\inst|cmd_xbar_mux_001|src_payload~20_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],
\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_address_width = 11;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_size = 4;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_width = 4;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_last_address = 2047;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32 .port_b_address_width = 11;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32 .port_b_data_width = 4;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N12
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[7]~24 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[7]~24_combout  = (\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a39 ))) # (!\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a 
// [0] & (\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7~portadataout ))

	.dataa(gnd),
	.datab(\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a7~portadataout ),
	.datad(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a39 ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[7]~24 .lut_mask = 16'hFC30;
defparam \inst|rsp_xbar_mux|src_data[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N8
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[7]~44 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[7]~44_combout  = (\inst|rsp_xbar_mux_001|src_data[7]~43_combout ) # ((\inst|rsp_xbar_mux_001|src_payload~21_combout ) # ((\inst|rsp_xbar_demux_001|src1_valid~combout  & \inst|rsp_xbar_mux|src_data[7]~24_combout )))

	.dataa(\inst|rsp_xbar_mux_001|src_data[7]~43_combout ),
	.datab(\inst|rsp_xbar_demux_001|src1_valid~combout ),
	.datac(\inst|rsp_xbar_mux_001|src_payload~21_combout ),
	.datad(\inst|rsp_xbar_mux|src_data[7]~24_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[7]~44 .lut_mask = 16'hFEFA;
defparam \inst|rsp_xbar_mux_001|src_data[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N9
dffeas \inst|nios2|d_readdata_d1[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux_001|src_data[7]~44_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_readdata_d1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_readdata_d1[7] .is_wysiwyg = "true";
defparam \inst|nios2|d_readdata_d1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N12
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[7]~54 (
	.dataa(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.datab(\inst|nios2|A_st_data [7]),
	.datac(\inst|nios2|M_st_data [7]),
	.datad(\inst|nios2|A_en_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[7]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[7]~54 .lut_mask = 16'hD8F0;
defparam \inst|nios2|dc_data_wr_port_data[7]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N18
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[7]~55 (
	.dataa(gnd),
	.datab(\inst|nios2|A_dc_fill_active~q ),
	.datac(\inst|nios2|d_readdata_d1 [7]),
	.datad(\inst|nios2|dc_data_wr_port_data[7]~54_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[7]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[7]~55 .lut_mask = 16'hF3C0;
defparam \inst|nios2|dc_data_wr_port_data[7]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N4
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_data_nxt[5]~8 (
	.dataa(\inst|nios2|A_dc_rd_data [5]),
	.datab(gnd),
	.datac(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [5]),
	.datad(\inst|nios2|A_dc_xfer_rd_data_offset_match~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_data_nxt[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[5]~8 .lut_mask = 16'hAAF0;
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y26_N5
dffeas \inst|nios2|A_dc_xfer_wr_data[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_data_nxt[5]~8_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data[5] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N3
dffeas \inst|nios2|d_writedata[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_writedata[6]~27_combout ),
	.asdata(\inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [6]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_update_av_writedata~combout ),
	.ena(\inst|nios2|d_writedata[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_writedata[6] .is_wysiwyg = "true";
defparam \inst|nios2|d_writedata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N24
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_payload~28 (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_payload~28_combout  = (\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_writedata [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\inst|nios2|d_writedata [6]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_payload~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_payload~28 .lut_mask = 16'hF000;
defparam \inst|cmd_xbar_mux_001|src_payload~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y28_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~28_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [50],\inst|cmd_xbar_mux_001|src_data [49],\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],
\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_size = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N6
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[6]~28 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[6]~28_combout  = (\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a38 )) # (!\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] 
// & ((\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6~portadataout )))

	.dataa(gnd),
	.datab(\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a38 ),
	.datad(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[6]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[6]~28 .lut_mask = 16'hF3C0;
defparam \inst|rsp_xbar_mux|src_data[6]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N30
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[6]~48 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[6]~48_combout  = (\inst|rsp_xbar_mux_001|src_data[6]~47_combout ) # ((\inst|rsp_xbar_mux_001|src_payload~25_combout ) # ((\inst|rsp_xbar_demux_001|src1_valid~combout  & \inst|rsp_xbar_mux|src_data[6]~28_combout )))

	.dataa(\inst|rsp_xbar_mux_001|src_data[6]~47_combout ),
	.datab(\inst|rsp_xbar_mux_001|src_payload~25_combout ),
	.datac(\inst|rsp_xbar_demux_001|src1_valid~combout ),
	.datad(\inst|rsp_xbar_mux|src_data[6]~28_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[6]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[6]~48 .lut_mask = 16'hFEEE;
defparam \inst|rsp_xbar_mux_001|src_data[6]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N31
dffeas \inst|nios2|d_readdata_d1[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux_001|src_data[6]~48_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_readdata_d1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_readdata_d1[6] .is_wysiwyg = "true";
defparam \inst|nios2|d_readdata_d1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N6
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[6]~63 (
	.dataa(\inst|nios2|dc_data_wr_port_data[6]~62_combout ),
	.datab(\inst|nios2|A_dc_fill_active~q ),
	.datac(gnd),
	.datad(\inst|nios2|d_readdata_d1 [6]),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[6]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[6]~63 .lut_mask = 16'hEE22;
defparam \inst|nios2|dc_data_wr_port_data[6]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N18
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[4]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|A_dc_rd_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N19
dffeas \inst|nios2|A_dc_rd_data[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[4] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N24
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_data_nxt[4]~5 (
	.dataa(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [4]),
	.datab(gnd),
	.datac(\inst|nios2|A_dc_xfer_rd_data_offset_match~q ),
	.datad(\inst|nios2|A_dc_rd_data [4]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_data_nxt[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[4]~5 .lut_mask = 16'hFA0A;
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N25
dffeas \inst|nios2|A_dc_xfer_wr_data[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_data_nxt[4]~5_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data[4] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N5
dffeas \inst|nios2|d_writedata[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_writedata[5]~9_combout ),
	.asdata(\inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [5]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_update_av_writedata~combout ),
	.ena(\inst|nios2|d_writedata[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_writedata[5] .is_wysiwyg = "true";
defparam \inst|nios2|d_writedata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N6
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_payload~7 (
// Equation(s):
// \inst|cmd_xbar_mux|src_payload~7_combout  = (\inst|cmd_xbar_mux|saved_grant [1] & \inst|nios2|d_writedata [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cmd_xbar_mux|saved_grant [1]),
	.datad(\inst|nios2|d_writedata [5]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_payload~7 .lut_mask = 16'hF000;
defparam \inst|cmd_xbar_mux|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N30
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[5]~0 (
	.dataa(gnd),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(\inst|cmd_xbar_mux|src_data [46]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[5]~0 .lut_mask = 16'hFC0C;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N31
dffeas \inst|nios2_jtag_debug_module_translator|av_readdata_pre[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[5]~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N10
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[5]~45 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[5]~45_combout  = (\inst|rsp_xbar_demux_001|src0_valid~combout  & ((\inst|rsp_xbar_mux|src_data[5]~0_combout ) # ((\inst|rsp_xbar_demux|src0_valid~combout  & \inst|nios2_jtag_debug_module_translator|av_readdata_pre [5])))) # 
// (!\inst|rsp_xbar_demux_001|src0_valid~combout  & (((\inst|rsp_xbar_demux|src0_valid~combout  & \inst|nios2_jtag_debug_module_translator|av_readdata_pre [5]))))

	.dataa(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.datab(\inst|rsp_xbar_mux|src_data[5]~0_combout ),
	.datac(\inst|rsp_xbar_demux|src0_valid~combout ),
	.datad(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [5]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[5]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[5]~45 .lut_mask = 16'hF888;
defparam \inst|rsp_xbar_mux|src_data[5]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N11
dffeas \inst|nios2|i_readdata_d1[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux|src_data[5]~45_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_readdata_d1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_readdata_d1[5] .is_wysiwyg = "true";
defparam \inst|nios2|i_readdata_d1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N12
cycloneive_lcell_comb \inst|nios2|F_iw[29]~34 (
	.dataa(gnd),
	.datab(\inst|nios2|F_iw[12]~7_combout ),
	.datac(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|F_iw[29]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw[29]~34 .lut_mask = 16'hC0C0;
defparam \inst|nios2|F_iw[29]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N13
dffeas \inst|nios2|D_iw[29] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_iw[29]~34_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_iw [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_iw[29] .is_wysiwyg = "true";
defparam \inst|nios2|D_iw[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N14
cycloneive_lcell_comb \inst|nios2|F_iw_a_rf[2]~2 (
	.dataa(gnd),
	.datab(\inst|nios2|F_stall~combout ),
	.datac(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [29]),
	.datad(\inst|nios2|D_iw [29]),
	.cin(gnd),
	.combout(\inst|nios2|F_iw_a_rf[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw_a_rf[2]~2 .lut_mask = 16'hF3C0;
defparam \inst|nios2|F_iw_a_rf[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N0
cycloneive_lcell_comb \inst|nios2|D_src1_reg[15]~39 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[15]~62_combout ),
	.datab(\inst|nios2|E_src1[11]~0_combout ),
	.datac(\inst|nios2|E_src1[11]~1_combout ),
	.datad(\inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[15]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[15]~39 .lut_mask = 16'hF2C2;
defparam \inst|nios2|D_src1_reg[15]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N26
cycloneive_lcell_comb \inst|nios2|D_src1_reg[15]~40 (
	.dataa(\inst|nios2|W_wr_data [15]),
	.datab(\inst|nios2|M_alu_result [15]),
	.datac(\inst|nios2|E_src1[11]~0_combout ),
	.datad(\inst|nios2|D_src1_reg[15]~39_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[15]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[15]~40 .lut_mask = 16'hAFC0;
defparam \inst|nios2|D_src1_reg[15]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N10
cycloneive_lcell_comb \inst|nios2|D_src1_reg[15]~41 (
	.dataa(\inst|nios2|E_regnum_a_cmp_D~q ),
	.datab(\inst|nios2|D_ctrl_a_not_src~q ),
	.datac(\inst|nios2|D_src1_reg[15]~40_combout ),
	.datad(\inst|nios2|E_alu_result [15]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[15]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[15]~41 .lut_mask = 16'hF2D0;
defparam \inst|nios2|D_src1_reg[15]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N11
dffeas \inst|nios2|E_src1[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src1_reg[15]~41_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src1[15] .is_wysiwyg = "true";
defparam \inst|nios2|E_src1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N12
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[15]~30 (
	.dataa(\inst|nios2|Add17|auto_generated|_~14_combout ),
	.datab(\inst|nios2|E_src1 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add17|auto_generated|result_int[14]~29 ),
	.combout(\inst|nios2|Add17|auto_generated|result_int[15]~30_combout ),
	.cout(\inst|nios2|Add17|auto_generated|result_int[15]~31 ));
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[15]~30 .lut_mask = 16'h9617;
defparam \inst|nios2|Add17|auto_generated|result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N14
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[16]~32 (
	.dataa(\inst|nios2|Add17|auto_generated|_~13_combout ),
	.datab(\inst|nios2|E_src1 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add17|auto_generated|result_int[15]~31 ),
	.combout(\inst|nios2|Add17|auto_generated|result_int[16]~32_combout ),
	.cout(\inst|nios2|Add17|auto_generated|result_int[16]~33 ));
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[16]~32 .lut_mask = 16'h698E;
defparam \inst|nios2|Add17|auto_generated|result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N26
cycloneive_lcell_comb \inst|nios2|F_pc_plus_one[13]~26 (
	.dataa(\inst|nios2|F_pc [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|F_pc_plus_one[12]~25 ),
	.combout(\inst|nios2|F_pc_plus_one[13]~26_combout ),
	.cout(\inst|nios2|F_pc_plus_one[13]~27 ));
// synopsys translate_off
defparam \inst|nios2|F_pc_plus_one[13]~26 .lut_mask = 16'h5A5F;
defparam \inst|nios2|F_pc_plus_one[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N28
cycloneive_lcell_comb \inst|nios2|F_pc_plus_one[14]~28 (
	.dataa(\inst|nios2|F_pc [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|F_pc_plus_one[13]~27 ),
	.combout(\inst|nios2|F_pc_plus_one[14]~28_combout ),
	.cout(\inst|nios2|F_pc_plus_one[14]~29 ));
// synopsys translate_off
defparam \inst|nios2|F_pc_plus_one[14]~28 .lut_mask = 16'hA50A;
defparam \inst|nios2|F_pc_plus_one[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y26_N29
dffeas \inst|nios2|D_pc_plus_one[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_pc_plus_one[14]~28_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_pc_plus_one [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_pc_plus_one[14] .is_wysiwyg = "true";
defparam \inst|nios2|D_pc_plus_one[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N23
dffeas \inst|nios2|D_pc_plus_one[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_pc_plus_one[11]~22_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_pc_plus_one [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_pc_plus_one[11] .is_wysiwyg = "true";
defparam \inst|nios2|D_pc_plus_one[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N10
cycloneive_lcell_comb \inst|nios2|F_iw[18]~38 (
	.dataa(\inst|nios2|latched_oci_tb_hbreak_req~q ),
	.datab(\inst|nios2|F_iw[12]~7_combout ),
	.datac(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [18]),
	.datad(\inst|nios2|hbreak_enabled~q ),
	.cin(gnd),
	.combout(\inst|nios2|F_iw[18]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw[18]~38 .lut_mask = 16'hC0EA;
defparam \inst|nios2|F_iw[18]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N11
dffeas \inst|nios2|D_iw[18] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_iw[18]~38_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_iw [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_iw[18] .is_wysiwyg = "true";
defparam \inst|nios2|D_iw[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N16
cycloneive_lcell_comb \inst|nios2|D_br_taken_waddr_partial[7]~25 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [15]),
	.datab(\inst|nios2|F_pc_plus_one[7]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|D_br_taken_waddr_partial[6]~24 ),
	.combout(\inst|nios2|D_br_taken_waddr_partial[7]~25_combout ),
	.cout(\inst|nios2|D_br_taken_waddr_partial[7]~26 ));
// synopsys translate_off
defparam \inst|nios2|D_br_taken_waddr_partial[7]~25 .lut_mask = 16'h9617;
defparam \inst|nios2|D_br_taken_waddr_partial[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N18
cycloneive_lcell_comb \inst|nios2|D_br_taken_waddr_partial[8]~27 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [16]),
	.datab(\inst|nios2|F_pc_plus_one[8]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|D_br_taken_waddr_partial[7]~26 ),
	.combout(\inst|nios2|D_br_taken_waddr_partial[8]~27_combout ),
	.cout(\inst|nios2|D_br_taken_waddr_partial[8]~28 ));
// synopsys translate_off
defparam \inst|nios2|D_br_taken_waddr_partial[8]~27 .lut_mask = 16'h698E;
defparam \inst|nios2|D_br_taken_waddr_partial[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N20
cycloneive_lcell_comb \inst|nios2|D_br_taken_waddr_partial[9]~29 (
	.dataa(\inst|nios2|F_pc_plus_one[9]~18_combout ),
	.datab(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|D_br_taken_waddr_partial[8]~28 ),
	.combout(\inst|nios2|D_br_taken_waddr_partial[9]~29_combout ),
	.cout(\inst|nios2|D_br_taken_waddr_partial[9]~30 ));
// synopsys translate_off
defparam \inst|nios2|D_br_taken_waddr_partial[9]~29 .lut_mask = 16'h9617;
defparam \inst|nios2|D_br_taken_waddr_partial[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N22
cycloneive_lcell_comb \inst|nios2|D_br_taken_waddr_partial[10]~31 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|nios2|D_br_taken_waddr_partial[9]~30 ),
	.combout(\inst|nios2|D_br_taken_waddr_partial[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_br_taken_waddr_partial[10]~31 .lut_mask = 16'h0F0F;
defparam \inst|nios2|D_br_taken_waddr_partial[10]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y28_N23
dffeas \inst|nios2|D_br_taken_waddr_partial[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_br_taken_waddr_partial[10]~31_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_br_taken_waddr_partial [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_br_taken_waddr_partial[10] .is_wysiwyg = "true";
defparam \inst|nios2|D_br_taken_waddr_partial[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N14
cycloneive_lcell_comb \inst|nios2|Add1~1 (
	.dataa(gnd),
	.datab(\inst|nios2|D_br_taken_waddr_partial [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|nios2|Add1~1_cout ));
// synopsys translate_off
defparam \inst|nios2|Add1~1 .lut_mask = 16'h00CC;
defparam \inst|nios2|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N18
cycloneive_lcell_comb \inst|nios2|Add1~4 (
	.dataa(\inst|nios2|D_iw [19]),
	.datab(\inst|nios2|D_pc_plus_one [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add1~3 ),
	.combout(\inst|nios2|Add1~4_combout ),
	.cout(\inst|nios2|Add1~5 ));
// synopsys translate_off
defparam \inst|nios2|Add1~4 .lut_mask = 16'h698E;
defparam \inst|nios2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N20
cycloneive_lcell_comb \inst|nios2|Add1~6 (
	.dataa(\inst|nios2|D_pc_plus_one [12]),
	.datab(\inst|nios2|D_iw [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add1~5 ),
	.combout(\inst|nios2|Add1~6_combout ),
	.cout(\inst|nios2|Add1~7 ));
// synopsys translate_off
defparam \inst|nios2|Add1~6 .lut_mask = 16'h9617;
defparam \inst|nios2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N22
cycloneive_lcell_comb \inst|nios2|Add1~8 (
	.dataa(\inst|nios2|D_iw [21]),
	.datab(\inst|nios2|D_pc_plus_one [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add1~7 ),
	.combout(\inst|nios2|Add1~8_combout ),
	.cout(\inst|nios2|Add1~9 ));
// synopsys translate_off
defparam \inst|nios2|Add1~8 .lut_mask = 16'h698E;
defparam \inst|nios2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N24
cycloneive_lcell_comb \inst|nios2|Add1~10 (
	.dataa(\inst|nios2|D_iw [21]),
	.datab(\inst|nios2|D_pc_plus_one [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add1~9 ),
	.combout(\inst|nios2|Add1~10_combout ),
	.cout(\inst|nios2|Add1~11 ));
// synopsys translate_off
defparam \inst|nios2|Add1~10 .lut_mask = 16'h9617;
defparam \inst|nios2|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N6
cycloneive_lcell_comb \inst|nios2|D_extra_pc[14]~1 (
	.dataa(\inst|nios2|D_bht_data [1]),
	.datab(\inst|nios2|Add1~10_combout ),
	.datac(\inst|nios2|E_ctrl_br_cond_nxt~1_combout ),
	.datad(\inst|nios2|D_pc_plus_one [14]),
	.cin(gnd),
	.combout(\inst|nios2|D_extra_pc[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_extra_pc[14]~1 .lut_mask = 16'hDF80;
defparam \inst|nios2|D_extra_pc[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N7
dffeas \inst|nios2|E_extra_pc[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_extra_pc[14]~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_extra_pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_extra_pc[14] .is_wysiwyg = "true";
defparam \inst|nios2|E_extra_pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N24
cycloneive_lcell_comb \inst|nios2|E_alu_result[16]~2 (
	.dataa(\inst|nios2|E_logic_result[16]~1_combout ),
	.datab(\inst|nios2|E_extra_pc [14]),
	.datac(\inst|nios2|E_ctrl_retaddr~q ),
	.datad(\inst|nios2|E_ctrl_logic~q ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[16]~2 .lut_mask = 16'hEAC0;
defparam \inst|nios2|E_alu_result[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N0
cycloneive_lcell_comb \inst|nios2|E_alu_result[16] (
	.dataa(gnd),
	.datab(\inst|nios2|E_alu_result~0_combout ),
	.datac(\inst|nios2|Add17|auto_generated|result_int[17]~34_combout ),
	.datad(\inst|nios2|E_alu_result[16]~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result [16]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[16] .lut_mask = 16'hFF30;
defparam \inst|nios2|E_alu_result[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N1
dffeas \inst|nios2|M_alu_result[16] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_alu_result [16]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_alu_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_alu_result[16] .is_wysiwyg = "true";
defparam \inst|nios2|M_alu_result[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N11
dffeas \inst|nios2|A_mem_baddr[16] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_alu_result [16]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mem_baddr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mem_baddr[16] .is_wysiwyg = "true";
defparam \inst|nios2|A_mem_baddr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N10
cycloneive_lcell_comb \inst|nios2|dc_tag_wr_port_data[5]~5 (
	.dataa(\inst|nios2|M_alu_result [16]),
	.datab(gnd),
	.datac(\inst|nios2|A_mem_baddr [16]),
	.datad(\inst|nios2|A_dc_fill_starting_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_tag_wr_port_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_tag_wr_port_data[5]~5 .lut_mask = 16'hF0AA;
defparam \inst|nios2|dc_tag_wr_port_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N1
dffeas \inst|nios2|A_mem_baddr[17] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_alu_result [17]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mem_baddr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mem_baddr[17] .is_wysiwyg = "true";
defparam \inst|nios2|A_mem_baddr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N0
cycloneive_lcell_comb \inst|nios2|dc_tag_wr_port_data[6]~7 (
	.dataa(gnd),
	.datab(\inst|nios2|M_alu_result [17]),
	.datac(\inst|nios2|A_mem_baddr [17]),
	.datad(\inst|nios2|A_dc_fill_starting_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_tag_wr_port_data[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_tag_wr_port_data[6]~7 .lut_mask = 16'hF0CC;
defparam \inst|nios2|dc_tag_wr_port_data[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N12
cycloneive_lcell_comb \inst|nios2|dc_tag_wr_port_data[7]~6 (
	.dataa(\inst|nios2|A_dc_dcache_management_wr_en~0_combout ),
	.datab(\inst|nios2|A_valid~q ),
	.datac(gnd),
	.datad(\inst|nios2|A_dc_fill_starting_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_tag_wr_port_data[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_tag_wr_port_data[7]~6 .lut_mask = 16'hFFBB;
defparam \inst|nios2|dc_tag_wr_port_data[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N14
cycloneive_lcell_comb \inst|nios2|dc_tag_wr_port_data[8]~8 (
	.dataa(\inst|nios2|A_dc_dcache_management_wr_en~0_combout ),
	.datab(\inst|nios2|A_valid~q ),
	.datac(\inst|nios2|A_ctrl_st~q ),
	.datad(\inst|nios2|A_dc_fill_starting_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_tag_wr_port_data[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_tag_wr_port_data[8]~8 .lut_mask = 16'hF0BB;
defparam \inst|nios2|dc_tag_wr_port_data[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N6
cycloneive_lcell_comb \inst|nios2|A_dc_actual_tag[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_actual_tag[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_actual_tag[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_actual_tag[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N7
dffeas \inst|nios2|A_dc_actual_tag[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_actual_tag[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_actual_tag [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_actual_tag[3] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_actual_tag[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N14
cycloneive_lcell_comb \inst|nios2|A_dc_wb_tag[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|A_dc_actual_tag [3]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_wb_tag[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_tag[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_wb_tag[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N15
dffeas \inst|nios2|A_dc_wb_tag[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_wb_tag[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_wb_tag [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_tag[3] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_wb_tag[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N29
dffeas \inst|nios2|d_address_tag_field[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_address_tag_field[3]~3_combout ),
	.asdata(\inst|nios2|A_dc_wb_tag [3]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_wr_want_dmaster~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_address_tag_field [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_address_tag_field[3] .is_wysiwyg = "true";
defparam \inst|nios2|d_address_tag_field[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N22
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_data[50] (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_data [50] = (\inst|cmd_xbar_mux_001|saved_grant [1] & ((\inst|nios2|d_address_tag_field [3]) # ((\inst|cmd_xbar_mux_001|saved_grant [0] & \inst|nios2|ic_fill_tag [2])))) # (!\inst|cmd_xbar_mux_001|saved_grant [1] & 
// (\inst|cmd_xbar_mux_001|saved_grant [0] & (\inst|nios2|ic_fill_tag [2])))

	.dataa(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datab(\inst|cmd_xbar_mux_001|saved_grant [0]),
	.datac(\inst|nios2|ic_fill_tag [2]),
	.datad(\inst|nios2|d_address_tag_field [3]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_data [50]),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_data[50] .lut_mask = 16'hEAC0;
defparam \inst|cmd_xbar_mux_001|src_data[50] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y26_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~0_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [50],\inst|cmd_xbar_mux_001|src_data [49],\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],
\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_size = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N18
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_payload~8 (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_payload~8_combout  = (\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_writedata [3])

	.dataa(gnd),
	.datab(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datac(\inst|nios2|d_writedata [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_payload~8 .lut_mask = 16'hC0C0;
defparam \inst|cmd_xbar_mux_001|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N4
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_payload~4 (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_payload~4_combout  = (\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_writedata [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\inst|nios2|d_writedata [4]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_payload~4 .lut_mask = 16'hF000;
defparam \inst|cmd_xbar_mux_001|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y29_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~0_combout ,\inst|cmd_xbar_mux_001|src_payload~4_combout ,\inst|cmd_xbar_mux_001|src_payload~8_combout ,\inst|cmd_xbar_mux_001|src_payload~12_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],
\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_address_width = 11;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_byte_size = 4;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_width = 4;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_last_address = 2047;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34 .port_b_address_width = 11;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34 .port_b_data_width = 4;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N0
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[5]~0 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[5]~0_combout  = (\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a37 ))) # (!\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a 
// [0] & (\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5~portadataout ))

	.dataa(gnd),
	.datab(\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a5~portadataout ),
	.datad(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a37 ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[5]~0 .lut_mask = 16'hFC30;
defparam \inst|rsp_xbar_mux|src_data[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N14
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_payload~0 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_payload~0_combout  = (\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0] & (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q  & 
// \inst|nios2_jtag_debug_module_translator|av_readdata_pre [5]))

	.dataa(gnd),
	.datab(\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datac(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.datad(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [5]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_payload~0 .lut_mask = 16'hC000;
defparam \inst|rsp_xbar_mux_001|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N31
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [6]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[2] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N28
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~21 (
	.dataa(gnd),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rdata [6]),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~21 .lut_mask = 16'hCFC0;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N29
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[8] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N2
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~19 (
	.dataa(gnd),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [8]),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rdata [5]),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~19 .lut_mask = 16'hF3C0;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N6
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~20 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~20 .lut_mask = 16'hE000;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N7
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[7] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N28
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [7]),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N29
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[3] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N4
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [8]),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N5
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[4] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y32_N27
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[5] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y32_N13
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [10]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[6] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N10
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder .lut_mask = 16'hFF00;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N11
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[7] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N10
cycloneive_lcell_comb \inst|jtag_uart_0|av_readdata[5]~1 (
// Equation(s):
// \inst|jtag_uart_0|av_readdata[5]~1_combout  = (\inst|jtag_uart_0|read_0~q  & \inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5])

	.dataa(\inst|jtag_uart_0|read_0~q ),
	.datab(gnd),
	.datac(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|av_readdata[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|av_readdata[5]~1 .lut_mask = 16'hA0A0;
defparam \inst|jtag_uart_0|av_readdata[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N11
dffeas \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|av_readdata[5]~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N28
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[5]~16 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[5]~16_combout  = (\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & ((\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]) # 
// ((\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5] & \inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & 
// (\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5] & ((\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\inst|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5]),
	.datac(\inst|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]),
	.datad(\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[5]~16 .lut_mask = 16'hECA0;
defparam \inst|rsp_xbar_mux_001|src_data[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N8
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[5]~17 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[5]~17_combout  = (\inst|rsp_xbar_mux_001|src_payload~0_combout ) # ((\inst|rsp_xbar_mux_001|src_data[5]~16_combout ) # ((\inst|rsp_xbar_demux_001|src1_valid~combout  & \inst|rsp_xbar_mux|src_data[5]~0_combout )))

	.dataa(\inst|rsp_xbar_demux_001|src1_valid~combout ),
	.datab(\inst|rsp_xbar_mux|src_data[5]~0_combout ),
	.datac(\inst|rsp_xbar_mux_001|src_payload~0_combout ),
	.datad(\inst|rsp_xbar_mux_001|src_data[5]~16_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[5]~17 .lut_mask = 16'hFFF8;
defparam \inst|rsp_xbar_mux_001|src_data[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N9
dffeas \inst|nios2|d_readdata_d1[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux_001|src_data[5]~17_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_readdata_d1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_readdata_d1[5] .is_wysiwyg = "true";
defparam \inst|nios2|d_readdata_d1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N24
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[5]~9 (
	.dataa(gnd),
	.datab(\inst|nios2|A_dc_fill_active~q ),
	.datac(\inst|nios2|dc_data_wr_port_data[5]~8_combout ),
	.datad(\inst|nios2|d_readdata_d1 [5]),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[5]~9 .lut_mask = 16'hFC30;
defparam \inst|nios2|dc_data_wr_port_data[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N2
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_rd_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N3
dffeas \inst|nios2|A_dc_rd_data[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[2] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N22
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_data_nxt[2]~3 (
	.dataa(gnd),
	.datab(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [2]),
	.datac(\inst|nios2|A_dc_rd_data [2]),
	.datad(\inst|nios2|A_dc_xfer_rd_data_offset_match~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_data_nxt[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[2]~3 .lut_mask = 16'hF0CC;
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N23
dffeas \inst|nios2|A_dc_xfer_wr_data[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_data_nxt[2]~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data[2] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N9
dffeas \inst|nios2|d_writedata[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_writedata[4]~6_combout ),
	.asdata(\inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [4]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_update_av_writedata~combout ),
	.ena(\inst|nios2|d_writedata[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_writedata[4] .is_wysiwyg = "true";
defparam \inst|nios2|d_writedata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N2
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~8 (
	.dataa(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datab(gnd),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [10]),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rdata [7]),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~8 .lut_mask = 16'hF5A0;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N3
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[9] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y32_N19
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read_req (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read_req .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N20
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 (
	.dataa(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read1~q ),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read2~q ),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|read_req~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 .lut_mask = 16'hB7FF;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N4
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid0~2 (
	.dataa(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout ),
	.datab(gnd),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst2~q ),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid0~2 .lut_mask = 16'h5505;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N5
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid0 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid0 .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N24
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 (
	.dataa(\inst|jtag_uart_0|r_val~q ),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid0~q ),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|r_ena1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 .lut_mask = 16'h1313;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N25
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|r_ena1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|r_ena1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|r_ena1 .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|r_ena1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N30
cycloneive_lcell_comb \inst|jtag_uart_0|r_val~0 (
// Equation(s):
// \inst|jtag_uart_0|r_val~0_combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (!\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid0~q  & 
// ((!\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|r_ena1~q ) # (!\inst|jtag_uart_0|r_val~q ))))

	.dataa(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rvalid0~q ),
	.datac(\inst|jtag_uart_0|r_val~q ),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|r_ena1~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|r_val~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|r_val~0 .lut_mask = 16'h0222;
defparam \inst|jtag_uart_0|r_val~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N31
dffeas \inst|jtag_uart_0|r_val (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|r_val~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|r_val~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|r_val .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|r_val .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N0
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|r_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|jtag_uart_0|r_val~q ),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|r_ena1~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|r_ena~0 .lut_mask = 16'hF000;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|r_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N16
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~17 (
	.dataa(gnd),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rdata [4]),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [7]),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~17 .lut_mask = 16'hFC30;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N26
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~18 .lut_mask = 16'hEA0A;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N27
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[6] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N20
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~15 (
	.dataa(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rdata [3]),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~15 .lut_mask = 16'hE2E2;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N14
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~16 .lut_mask = 16'hEA0A;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N15
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[5] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N30
cycloneive_lcell_comb \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|td_shift [5]),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N31
dffeas \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[1] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N8
cycloneive_lcell_comb \inst|jtag_uart_0|av_readdata[3]~3 (
// Equation(s):
// \inst|jtag_uart_0|av_readdata[3]~3_combout  = (\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] & \inst|jtag_uart_0|read_0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3]),
	.datad(\inst|jtag_uart_0|read_0~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart_0|av_readdata[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart_0|av_readdata[3]~3 .lut_mask = 16'hF000;
defparam \inst|jtag_uart_0|av_readdata[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N9
dffeas \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0|av_readdata[3]~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N26
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[3]~26 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[3]~26_combout  = (\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3]) # 
// ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre [3] & \inst|rsp_xbar_demux|src1_valid~combout )))) # (!\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\inst|nios2_jtag_debug_module_translator|av_readdata_pre [3] & 
// ((\inst|rsp_xbar_demux|src1_valid~combout ))))

	.dataa(\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [3]),
	.datac(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3]),
	.datad(\inst|rsp_xbar_demux|src1_valid~combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[3]~26 .lut_mask = 16'hECA0;
defparam \inst|rsp_xbar_mux_001|src_data[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N12
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[3]~8 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[3]~8_combout  = (\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a35 ))) # (!\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a 
// [0] & (\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3~portadataout ))

	.dataa(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a3~portadataout ),
	.datab(gnd),
	.datac(\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a35 ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[3]~8 .lut_mask = 16'hFA0A;
defparam \inst|rsp_xbar_mux|src_data[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N22
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[3]~54 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[3]~54_combout  = (\inst|rsp_xbar_mux_001|src_data[3]~26_combout ) # ((\inst|onchip_memory_s1_translator|read_latency_shift_reg [0] & (\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q  & 
// \inst|rsp_xbar_mux|src_data[3]~8_combout )))

	.dataa(\inst|onchip_memory_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.datac(\inst|rsp_xbar_mux_001|src_data[3]~26_combout ),
	.datad(\inst|rsp_xbar_mux|src_data[3]~8_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[3]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[3]~54 .lut_mask = 16'hF8F0;
defparam \inst|rsp_xbar_mux_001|src_data[3]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N23
dffeas \inst|nios2|d_readdata_d1[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux_001|src_data[3]~54_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_readdata_d1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_readdata_d1[3] .is_wysiwyg = "true";
defparam \inst|nios2|d_readdata_d1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N28
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[3]~25 (
	.dataa(\inst|nios2|A_dc_fill_active~q ),
	.datab(gnd),
	.datac(\inst|nios2|dc_data_wr_port_data[3]~24_combout ),
	.datad(\inst|nios2|d_readdata_d1 [3]),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[3]~25 .lut_mask = 16'hFA50;
defparam \inst|nios2|dc_data_wr_port_data[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N0
cycloneive_lcell_comb \inst|nios2|M_inst_result[3]~11 (
	.dataa(\inst|nios2|M_ctrl_mem~q ),
	.datab(gnd),
	.datac(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [3]),
	.datad(\inst|nios2|M_alu_result [3]),
	.cin(gnd),
	.combout(\inst|nios2|M_inst_result[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_inst_result[3]~11 .lut_mask = 16'hF5A0;
defparam \inst|nios2|M_inst_result[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N1
dffeas \inst|nios2|A_inst_result[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_inst_result[3]~11_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|M_ctrl_rdctl_inst~q ),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_inst_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_inst_result[3] .is_wysiwyg = "true";
defparam \inst|nios2|A_inst_result[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N0
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[3]~25 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[0]~17_combout ),
	.datab(\inst|nios2|A_wr_data_unfiltered[0]~18_combout ),
	.datac(\inst|nios2|A_inst_result [3]),
	.datad(\inst|nios2|A_data_ram_ld16_data[11]~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[3]~25 .lut_mask = 16'hDC98;
defparam \inst|nios2|A_wr_data_unfiltered[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N8
cycloneive_lcell_comb \inst|nios2|A_slow_inst_result[3]~3 (
	.dataa(\inst|nios2|d_readdata_d1 [19]),
	.datab(\inst|nios2|A_ld_align_sh16~q ),
	.datac(gnd),
	.datad(\inst|nios2|d_readdata_d1 [3]),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_inst_result[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[3]~3 .lut_mask = 16'hBB88;
defparam \inst|nios2|A_slow_inst_result[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N9
dffeas \inst|nios2|A_slow_inst_result[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_slow_inst_result[3]~3_combout ),
	.asdata(\inst|nios2|A_slow_inst_result[11]~11_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_ld_align_sh8~q ),
	.ena(\inst|nios2|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_slow_inst_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[3] .is_wysiwyg = "true";
defparam \inst|nios2|A_slow_inst_result[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N24
cycloneive_lcell_comb \inst|nios2|M_inst_result[19]~8 (
	.dataa(gnd),
	.datab(\inst|nios2|M_alu_result [19]),
	.datac(\inst|nios2|M_ctrl_mem~q ),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\inst|nios2|M_inst_result[19]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_inst_result[19]~8 .lut_mask = 16'hFC0C;
defparam \inst|nios2|M_inst_result[19]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N25
dffeas \inst|nios2|A_inst_result[19] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_inst_result[19]~8_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|M_ctrl_rdctl_inst~q ),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_inst_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_inst_result[19] .is_wysiwyg = "true";
defparam \inst|nios2|A_inst_result[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N18
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[3]~26 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[0]~17_combout ),
	.datab(\inst|nios2|A_wr_data_unfiltered[3]~25_combout ),
	.datac(\inst|nios2|A_slow_inst_result [3]),
	.datad(\inst|nios2|A_inst_result [19]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[3]~26 .lut_mask = 16'hE6C4;
defparam \inst|nios2|A_wr_data_unfiltered[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N14
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[3]~119 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[3]~24_combout ),
	.datab(\inst|nios2|A_wr_data_unfiltered[3]~26_combout ),
	.datac(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datad(\inst|nios2|A_ctrl_shift_rot~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[3]~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[3]~119 .lut_mask = 16'hAAAE;
defparam \inst|nios2|A_wr_data_unfiltered[3]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N15
dffeas \inst|nios2|W_wr_data[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_wr_data_unfiltered[3]~119_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_wr_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_wr_data[3] .is_wysiwyg = "true";
defparam \inst|nios2|W_wr_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N12
cycloneive_lcell_comb \inst|nios2|D_src2_reg[3]~10 (
	.dataa(\inst|nios2|D_src2_reg[31]~5_combout ),
	.datab(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datac(\inst|nios2|A_wr_data_unfiltered[3]~119_combout ),
	.datad(\inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[3]~10 .lut_mask = 16'hBA98;
defparam \inst|nios2|D_src2_reg[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N16
cycloneive_lcell_comb \inst|nios2|D_src2_reg[3]~11 (
	.dataa(\inst|nios2|M_alu_result [3]),
	.datab(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datac(\inst|nios2|W_wr_data [3]),
	.datad(\inst|nios2|D_src2_reg[3]~10_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[3]~11 .lut_mask = 16'hF388;
defparam \inst|nios2|D_src2_reg[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N24
cycloneive_lcell_comb \inst|nios2|E_src2[3]~3 (
	.dataa(\inst|nios2|D_src2_hazard_E~combout ),
	.datab(\inst|nios2|D_src2_reg[3]~11_combout ),
	.datac(gnd),
	.datad(\inst|nios2|E_alu_result [3]),
	.cin(gnd),
	.combout(\inst|nios2|E_src2[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2[3]~3 .lut_mask = 16'hEE44;
defparam \inst|nios2|E_src2[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N18
cycloneive_lcell_comb \inst|nios2|E_src2_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2[3]~3_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_src2_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|E_src2_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N19
dffeas \inst|nios2|E_src2_reg[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[3] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y26_N15
dffeas \inst|nios2|M_st_data[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src2_reg [3]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_st_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_st_data[3] .is_wysiwyg = "true";
defparam \inst|nios2|M_st_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N18
cycloneive_lcell_comb \inst|nios2|A_st_data[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|M_st_data [3]),
	.cin(gnd),
	.combout(\inst|nios2|A_st_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_st_data[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_st_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N19
dffeas \inst|nios2|A_st_data[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_st_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_data[3] .is_wysiwyg = "true";
defparam \inst|nios2|A_st_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N8
cycloneive_lcell_comb \inst|nios2|d_writedata[3]~4 (
	.dataa(\inst|nios2|A_mem_bypass_pending~combout ),
	.datab(\inst|nios2|A_st_data [3]),
	.datac(gnd),
	.datad(\inst|nios2|M_st_data [3]),
	.cin(gnd),
	.combout(\inst|nios2|d_writedata[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_writedata[3]~4 .lut_mask = 16'hDD88;
defparam \inst|nios2|d_writedata[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N9
dffeas \inst|nios2|d_writedata[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_writedata[3]~4_combout ),
	.asdata(\inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [3]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_update_av_writedata~combout ),
	.ena(\inst|nios2|d_writedata[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_writedata[3] .is_wysiwyg = "true";
defparam \inst|nios2|d_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N10
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_payload~3 (
// Equation(s):
// \inst|cmd_xbar_mux|src_payload~3_combout  = (\inst|nios2|d_writedata [3] & \inst|cmd_xbar_mux|saved_grant [1])

	.dataa(gnd),
	.datab(\inst|nios2|d_writedata [3]),
	.datac(gnd),
	.datad(\inst|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_payload~3 .lut_mask = 16'hCC00;
defparam \inst|cmd_xbar_mux|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y31_N27
dffeas \inst|nios2_jtag_debug_module_translator|av_readdata_pre[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2_jtag_debug_module_translator|av_readdata_pre[2]~2_combout ),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [2]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cmd_xbar_mux|src_data [46]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N4
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[2]~37 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[2]~37_combout  = (\inst|rsp_xbar_demux|src0_valid~combout  & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre [2]) # ((\inst|rsp_xbar_demux_001|src0_valid~combout  & \inst|rsp_xbar_mux|src_data[2]~12_combout )))) # 
// (!\inst|rsp_xbar_demux|src0_valid~combout  & (\inst|rsp_xbar_demux_001|src0_valid~combout  & ((\inst|rsp_xbar_mux|src_data[2]~12_combout ))))

	.dataa(\inst|rsp_xbar_demux|src0_valid~combout ),
	.datab(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.datac(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [2]),
	.datad(\inst|rsp_xbar_mux|src_data[2]~12_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[2]~37 .lut_mask = 16'hECA0;
defparam \inst|rsp_xbar_mux|src_data[2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N5
dffeas \inst|nios2|i_readdata_d1[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux|src_data[2]~37_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_readdata_d1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_readdata_d1[2] .is_wysiwyg = "true";
defparam \inst|nios2|i_readdata_d1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N12
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[22]~25 (
	.dataa(\inst|cmd_xbar_mux|src_data [46]),
	.datab(gnd),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [22]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[22]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[22]~25 .lut_mask = 16'hF5A0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[22]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N13
dffeas \inst|nios2_jtag_debug_module_translator|av_readdata_pre[22] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[22]~25_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N0
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[22]~32 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[22]~32_combout  = (\inst|rsp_xbar_mux|src_data[22]~29_combout  & ((\inst|rsp_xbar_demux_001|src0_valid~combout ) # ((\inst|rsp_xbar_demux|src0_valid~combout  & \inst|nios2_jtag_debug_module_translator|av_readdata_pre [22])))) # 
// (!\inst|rsp_xbar_mux|src_data[22]~29_combout  & (\inst|rsp_xbar_demux|src0_valid~combout  & (\inst|nios2_jtag_debug_module_translator|av_readdata_pre [22])))

	.dataa(\inst|rsp_xbar_mux|src_data[22]~29_combout ),
	.datab(\inst|rsp_xbar_demux|src0_valid~combout ),
	.datac(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [22]),
	.datad(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[22]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[22]~32 .lut_mask = 16'hEAC0;
defparam \inst|rsp_xbar_mux|src_data[22]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N1
dffeas \inst|nios2|i_readdata_d1[22] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux|src_data[22]~32_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_readdata_d1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_readdata_d1[22] .is_wysiwyg = "true";
defparam \inst|nios2|i_readdata_d1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N8
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[23]~33 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[23]~33_combout  = (\inst|rsp_xbar_mux|src_data[23]~25_combout  & ((\inst|rsp_xbar_demux_001|src0_valid~combout ) # ((\inst|rsp_xbar_demux|src0_valid~combout  & \inst|nios2_jtag_debug_module_translator|av_readdata_pre [23])))) # 
// (!\inst|rsp_xbar_mux|src_data[23]~25_combout  & (((\inst|rsp_xbar_demux|src0_valid~combout  & \inst|nios2_jtag_debug_module_translator|av_readdata_pre [23]))))

	.dataa(\inst|rsp_xbar_mux|src_data[23]~25_combout ),
	.datab(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.datac(\inst|rsp_xbar_demux|src0_valid~combout ),
	.datad(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [23]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[23]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[23]~33 .lut_mask = 16'hF888;
defparam \inst|rsp_xbar_mux|src_data[23]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N9
dffeas \inst|nios2|i_readdata_d1[23] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux|src_data[23]~33_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_readdata_d1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_readdata_d1[23] .is_wysiwyg = "true";
defparam \inst|nios2|i_readdata_d1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N20
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[24]~34 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[24]~34_combout  = (\inst|rsp_xbar_demux|src0_valid~combout  & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre [24]) # ((\inst|rsp_xbar_demux_001|src0_valid~combout  & \inst|rsp_xbar_mux|src_data[24]~23_combout )))) # 
// (!\inst|rsp_xbar_demux|src0_valid~combout  & (((\inst|rsp_xbar_demux_001|src0_valid~combout  & \inst|rsp_xbar_mux|src_data[24]~23_combout ))))

	.dataa(\inst|rsp_xbar_demux|src0_valid~combout ),
	.datab(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [24]),
	.datac(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.datad(\inst|rsp_xbar_mux|src_data[24]~23_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[24]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[24]~34 .lut_mask = 16'hF888;
defparam \inst|rsp_xbar_mux|src_data[24]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N21
dffeas \inst|nios2|i_readdata_d1[24] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux|src_data[24]~34_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_readdata_d1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_readdata_d1[24] .is_wysiwyg = "true";
defparam \inst|nios2|i_readdata_d1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N14
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[25]~35 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[25]~35_combout  = (\inst|rsp_xbar_demux|src0_valid~combout  & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre [25]) # ((\inst|rsp_xbar_demux_001|src0_valid~combout  & \inst|rsp_xbar_mux|src_data[25]~19_combout )))) # 
// (!\inst|rsp_xbar_demux|src0_valid~combout  & (((\inst|rsp_xbar_demux_001|src0_valid~combout  & \inst|rsp_xbar_mux|src_data[25]~19_combout ))))

	.dataa(\inst|rsp_xbar_demux|src0_valid~combout ),
	.datab(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [25]),
	.datac(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.datad(\inst|rsp_xbar_mux|src_data[25]~19_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[25]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[25]~35 .lut_mask = 16'hF888;
defparam \inst|rsp_xbar_mux|src_data[25]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N15
dffeas \inst|nios2|i_readdata_d1[25] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux|src_data[25]~35_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_readdata_d1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_readdata_d1[25] .is_wysiwyg = "true";
defparam \inst|nios2|i_readdata_d1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N8
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[26]~36 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[26]~36_combout  = (\inst|rsp_xbar_demux|src0_valid~combout  & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre [26]) # ((\inst|rsp_xbar_demux_001|src0_valid~combout  & \inst|rsp_xbar_mux|src_data[26]~15_combout )))) # 
// (!\inst|rsp_xbar_demux|src0_valid~combout  & (((\inst|rsp_xbar_demux_001|src0_valid~combout  & \inst|rsp_xbar_mux|src_data[26]~15_combout ))))

	.dataa(\inst|rsp_xbar_demux|src0_valid~combout ),
	.datab(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [26]),
	.datac(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.datad(\inst|rsp_xbar_mux|src_data[26]~15_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[26]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[26]~36 .lut_mask = 16'hF888;
defparam \inst|rsp_xbar_mux|src_data[26]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N9
dffeas \inst|nios2|i_readdata_d1[26] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux|src_data[26]~36_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_readdata_d1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_readdata_d1[26] .is_wysiwyg = "true";
defparam \inst|nios2|i_readdata_d1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N8
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[27]~40 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[27]~40_combout  = (\inst|rsp_xbar_mux|src_data[27]~11_combout  & ((\inst|rsp_xbar_demux_001|src0_valid~combout ) # ((\inst|rsp_xbar_demux|src0_valid~combout  & \inst|nios2_jtag_debug_module_translator|av_readdata_pre [27])))) # 
// (!\inst|rsp_xbar_mux|src_data[27]~11_combout  & (((\inst|rsp_xbar_demux|src0_valid~combout  & \inst|nios2_jtag_debug_module_translator|av_readdata_pre [27]))))

	.dataa(\inst|rsp_xbar_mux|src_data[27]~11_combout ),
	.datab(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.datac(\inst|rsp_xbar_demux|src0_valid~combout ),
	.datad(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [27]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[27]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[27]~40 .lut_mask = 16'hF888;
defparam \inst|rsp_xbar_mux|src_data[27]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N9
dffeas \inst|nios2|i_readdata_d1[27] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux|src_data[27]~40_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_readdata_d1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_readdata_d1[27] .is_wysiwyg = "true";
defparam \inst|nios2|i_readdata_d1[27] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y30_N0
cycloneive_ram_block \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\inst|nios2|i_readdatavalid_d1~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\inst|nios2|F_stall~combout ),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst|nios2|i_readdatavalid_d1~q ),
	.ena1(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|nios2|i_readdata_d1 [27],\inst|nios2|i_readdata_d1 [26],\inst|nios2|i_readdata_d1 [25],\inst|nios2|i_readdata_d1 [24],\inst|nios2|i_readdata_d1 [23],\inst|nios2|i_readdata_d1 [22],\inst|nios2|i_readdata_d1 [2],\inst|nios2|i_readdata_d1 [1],\inst|nios2|i_readdata_d1 [0]}),
	.portaaddr({\inst|nios2|ic_fill_line [6],\inst|nios2|ic_fill_line [5],\inst|nios2|ic_fill_line [4],\inst|nios2|ic_fill_line [3],\inst|nios2|ic_fill_line [2],\inst|nios2|ic_fill_line [1],\inst|nios2|ic_fill_line [0],\inst|nios2|ic_fill_dp_offset [2],\inst|nios2|ic_fill_dp_offset [1],
\inst|nios2|ic_fill_dp_offset [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\inst|nios2|F_ic_tag_rd_addr_nxt[6]~27_combout ,\inst|nios2|F_ic_tag_rd_addr_nxt[5]~23_combout ,\inst|nios2|F_ic_tag_rd_addr_nxt[4]~19_combout ,\inst|nios2|F_ic_tag_rd_addr_nxt[3]~15_combout ,\inst|nios2|F_ic_tag_rd_addr_nxt[2]~11_combout ,
\inst|nios2|F_ic_tag_rd_addr_nxt[1]~7_combout ,\inst|nios2|F_ic_tag_rd_addr_nxt[0]~3_combout ,\inst|nios2|F_ic_data_rd_addr_nxt[2]~11_combout ,\inst|nios2|F_ic_data_rd_addr_nxt[1]~7_combout ,\inst|nios2|F_ic_data_rd_addr_nxt[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_ic_data_module:KERNEL_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N26
cycloneive_lcell_comb \inst|nios2|F_iw[24]~30 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|F_iw[12]~7_combout ),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [24]),
	.cin(gnd),
	.combout(\inst|nios2|F_iw[24]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw[24]~30 .lut_mask = 16'hF000;
defparam \inst|nios2|F_iw[24]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N27
dffeas \inst|nios2|D_iw[24] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_iw[24]~30_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_iw [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_iw[24] .is_wysiwyg = "true";
defparam \inst|nios2|D_iw[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N24
cycloneive_lcell_comb \inst|nios2|F_iw_b_rf[2]~2 (
	.dataa(gnd),
	.datab(\inst|nios2|F_stall~combout ),
	.datac(\inst|nios2|D_iw [24]),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [24]),
	.cin(gnd),
	.combout(\inst|nios2|F_iw_b_rf[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw_b_rf[2]~2 .lut_mask = 16'hFC30;
defparam \inst|nios2|F_iw_b_rf[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N22
cycloneive_lcell_comb \inst|nios2|D_src2_reg[13]~36 (
	.dataa(\inst|nios2|D_src2_reg[31]~5_combout ),
	.datab(\inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.datac(\inst|nios2|A_wr_data_unfiltered[13]~68_combout ),
	.datad(\inst|nios2|D_src2_reg[31]~4_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[13]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[13]~36 .lut_mask = 16'hAAD8;
defparam \inst|nios2|D_src2_reg[13]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N16
cycloneive_lcell_comb \inst|nios2|D_src2_reg[13]~37 (
	.dataa(\inst|nios2|W_wr_data [13]),
	.datab(\inst|nios2|M_alu_result [13]),
	.datac(\inst|nios2|D_src2_reg[13]~36_combout ),
	.datad(\inst|nios2|D_src2_reg[31]~4_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[13]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[13]~37 .lut_mask = 16'hACF0;
defparam \inst|nios2|D_src2_reg[13]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N8
cycloneive_lcell_comb \inst|nios2|E_src2[13]~13 (
	.dataa(\inst|nios2|E_alu_result [13]),
	.datab(\inst|nios2|D_src2_reg[13]~37_combout ),
	.datac(gnd),
	.datad(\inst|nios2|D_src2_hazard_E~combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_src2[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2[13]~13 .lut_mask = 16'hAACC;
defparam \inst|nios2|E_src2[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N16
cycloneive_lcell_comb \inst|nios2|E_src2[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2[13]~13_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_src2[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2[13]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|E_src2[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N8
cycloneive_lcell_comb \inst|nios2|D_src2_imm[13]~14 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|D_iw [19]),
	.datad(\inst|nios2|D_ctrl_hi_imm16~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_imm[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_imm[13]~14 .lut_mask = 16'h00F0;
defparam \inst|nios2|D_src2_imm[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N17
dffeas \inst|nios2|E_src2[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2[13]~feeder_combout ),
	.asdata(\inst|nios2|D_src2_imm[13]~14_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2[13] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N22
cycloneive_lcell_comb \inst|nios2|E_logic_result[13]~4 (
	.dataa(\inst|nios2|E_logic_op [0]),
	.datab(\inst|nios2|E_logic_op [1]),
	.datac(\inst|nios2|E_src2 [13]),
	.datad(\inst|nios2|E_src1 [13]),
	.cin(gnd),
	.combout(\inst|nios2|E_logic_result[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_logic_result[13]~4 .lut_mask = 16'h6CC1;
defparam \inst|nios2|E_logic_result[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N8
cycloneive_lcell_comb \inst|nios2|D_extra_pc[11]~4 (
	.dataa(\inst|nios2|D_bht_data [1]),
	.datab(\inst|nios2|Add1~4_combout ),
	.datac(\inst|nios2|E_ctrl_br_cond_nxt~1_combout ),
	.datad(\inst|nios2|D_pc_plus_one [11]),
	.cin(gnd),
	.combout(\inst|nios2|D_extra_pc[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_extra_pc[11]~4 .lut_mask = 16'hDF80;
defparam \inst|nios2|D_extra_pc[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N9
dffeas \inst|nios2|E_extra_pc[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_extra_pc[11]~4_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_extra_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_extra_pc[11] .is_wysiwyg = "true";
defparam \inst|nios2|E_extra_pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
cycloneive_lcell_comb \inst|nios2|E_alu_result[13]~5 (
	.dataa(\inst|nios2|E_ctrl_retaddr~q ),
	.datab(\inst|nios2|E_ctrl_logic~q ),
	.datac(\inst|nios2|E_logic_result[13]~4_combout ),
	.datad(\inst|nios2|E_extra_pc [11]),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[13]~5 .lut_mask = 16'hEAC0;
defparam \inst|nios2|E_alu_result[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N10
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[14]~28 (
	.dataa(\inst|nios2|E_src1 [13]),
	.datab(\inst|nios2|Add17|auto_generated|_~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add17|auto_generated|result_int[13]~27 ),
	.combout(\inst|nios2|Add17|auto_generated|result_int[14]~28_combout ),
	.cout(\inst|nios2|Add17|auto_generated|result_int[14]~29 ));
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[14]~28 .lut_mask = 16'h698E;
defparam \inst|nios2|Add17|auto_generated|result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N18
cycloneive_lcell_comb \inst|nios2|E_alu_result[13] (
	.dataa(gnd),
	.datab(\inst|nios2|E_alu_result[13]~5_combout ),
	.datac(\inst|nios2|E_alu_result~0_combout ),
	.datad(\inst|nios2|Add17|auto_generated|result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result [13]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[13] .lut_mask = 16'hCFCC;
defparam \inst|nios2|E_alu_result[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N19
dffeas \inst|nios2|M_alu_result[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_alu_result [13]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_alu_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_alu_result[13] .is_wysiwyg = "true";
defparam \inst|nios2|M_alu_result[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N26
cycloneive_lcell_comb \inst|nios2|D_src1_reg[13]~45 (
	.dataa(\inst|nios2|E_src1[11]~0_combout ),
	.datab(\inst|nios2|A_wr_data_unfiltered[13]~68_combout ),
	.datac(\inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [13]),
	.datad(\inst|nios2|E_src1[11]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[13]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[13]~45 .lut_mask = 16'hFA44;
defparam \inst|nios2|D_src1_reg[13]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N13
dffeas \inst|nios2|W_wr_data[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_wr_data_unfiltered[13]~68_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_wr_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_wr_data[13] .is_wysiwyg = "true";
defparam \inst|nios2|W_wr_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N20
cycloneive_lcell_comb \inst|nios2|D_src1_reg[13]~46 (
	.dataa(\inst|nios2|E_src1[11]~0_combout ),
	.datab(\inst|nios2|M_alu_result [13]),
	.datac(\inst|nios2|D_src1_reg[13]~45_combout ),
	.datad(\inst|nios2|W_wr_data [13]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[13]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[13]~46 .lut_mask = 16'hF858;
defparam \inst|nios2|D_src1_reg[13]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N24
cycloneive_lcell_comb \inst|nios2|D_src1_reg[13]~47 (
	.dataa(\inst|nios2|E_alu_result [13]),
	.datab(\inst|nios2|D_ctrl_a_not_src~q ),
	.datac(\inst|nios2|E_regnum_a_cmp_D~q ),
	.datad(\inst|nios2|D_src1_reg[13]~46_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[13]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[13]~47 .lut_mask = 16'hEF20;
defparam \inst|nios2|D_src1_reg[13]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N25
dffeas \inst|nios2|E_src1[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src1_reg[13]~47_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src1[13] .is_wysiwyg = "true";
defparam \inst|nios2|E_src1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N10
cycloneive_lcell_comb \inst|nios2|F_pc_nxt~8 (
	.dataa(\inst|nios2|E_valid_jmp_indirect~q ),
	.datab(\inst|nios2|F_pc_nxt~7_combout ),
	.datac(gnd),
	.datad(\inst|nios2|E_src1 [13]),
	.cin(gnd),
	.combout(\inst|nios2|F_pc_nxt~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_pc_nxt~8 .lut_mask = 16'hEE44;
defparam \inst|nios2|F_pc_nxt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N20
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr_nxt[11]~2 (
	.dataa(\inst|nios2|E_ctrl_exception~q ),
	.datab(\inst|nios2|E_extra_pc [11]),
	.datac(\inst|nios2|E_ctrl_break~q ),
	.datad(\inst|nios2|E_ctrl_crst~q ),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr_nxt[11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr_nxt[11]~2 .lut_mask = 16'h0004;
defparam \inst|nios2|M_pipe_flush_waddr_nxt[11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N10
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr[11]~11 (
	.dataa(\inst|nios2|E_ctrl_jmp_indirect~q ),
	.datab(\inst|nios2|M_pipe_flush_waddr_nxt[11]~2_combout ),
	.datac(gnd),
	.datad(\inst|nios2|E_src1 [13]),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr[11]~11 .lut_mask = 16'hEE44;
defparam \inst|nios2|M_pipe_flush_waddr[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N8
cycloneive_lcell_comb \inst|nios2|E_pc[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|D_pc [11]),
	.cin(gnd),
	.combout(\inst|nios2|E_pc[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_pc[11]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|E_pc[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N9
dffeas \inst|nios2|E_pc[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_pc[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_pc[11] .is_wysiwyg = "true";
defparam \inst|nios2|E_pc[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N11
dffeas \inst|nios2|M_pipe_flush_waddr[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_pipe_flush_waddr[11]~11_combout ),
	.asdata(\inst|nios2|E_pc [11]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|E_hbreak_req~combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_pipe_flush_waddr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr[11] .is_wysiwyg = "true";
defparam \inst|nios2|M_pipe_flush_waddr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N11
dffeas \inst|nios2|F_pc[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_pc_nxt~8_combout ),
	.asdata(\inst|nios2|M_pipe_flush_waddr [11]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|M_pipe_flush~q ),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|F_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|F_pc[11] .is_wysiwyg = "true";
defparam \inst|nios2|F_pc[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N19
dffeas \inst|nios2|D_pc[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|F_pc [11]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_pc[11] .is_wysiwyg = "true";
defparam \inst|nios2|D_pc[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y27_N17
dffeas \inst|nios2|ic_fill_tag[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|D_pc [11]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|D_ic_fill_starting~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_tag [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_tag[1] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_tag[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N22
cycloneive_lcell_comb \inst|nios2|d_address_tag_field[2]~4 (
	.dataa(\inst|nios2|M_alu_result [13]),
	.datab(\inst|nios2|d_address_tag_field_nxt~0_combout ),
	.datac(gnd),
	.datad(\inst|nios2|A_mem_baddr [13]),
	.cin(gnd),
	.combout(\inst|nios2|d_address_tag_field[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_address_tag_field[2]~4 .lut_mask = 16'hEE22;
defparam \inst|nios2|d_address_tag_field[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N16
cycloneive_lcell_comb \inst|nios2|A_dc_actual_tag[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_actual_tag[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_actual_tag[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_actual_tag[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N17
dffeas \inst|nios2|A_dc_actual_tag[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_actual_tag[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_actual_tag [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_actual_tag[2] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_actual_tag[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N18
cycloneive_lcell_comb \inst|nios2|A_dc_wb_tag[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|A_dc_actual_tag [2]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_wb_tag[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_tag[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_wb_tag[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N19
dffeas \inst|nios2|A_dc_wb_tag[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_wb_tag[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_wb_tag [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_tag[2] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_wb_tag[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N23
dffeas \inst|nios2|d_address_tag_field[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_address_tag_field[2]~4_combout ),
	.asdata(\inst|nios2|A_dc_wb_tag [2]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_wr_want_dmaster~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_address_tag_field [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_address_tag_field[2] .is_wysiwyg = "true";
defparam \inst|nios2|d_address_tag_field[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N26
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_data[49] (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_data [49] = (\inst|cmd_xbar_mux_001|saved_grant [1] & ((\inst|nios2|d_address_tag_field [2]) # ((\inst|nios2|ic_fill_tag [1] & \inst|cmd_xbar_mux_001|saved_grant [0])))) # (!\inst|cmd_xbar_mux_001|saved_grant [1] & 
// (\inst|nios2|ic_fill_tag [1] & (\inst|cmd_xbar_mux_001|saved_grant [0])))

	.dataa(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datab(\inst|nios2|ic_fill_tag [1]),
	.datac(\inst|cmd_xbar_mux_001|saved_grant [0]),
	.datad(\inst|nios2|d_address_tag_field [2]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_data [49]),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_data[49] .lut_mask = 16'hEAC0;
defparam \inst|cmd_xbar_mux_001|src_data[49] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y31_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~12_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [50],\inst|cmd_xbar_mux_001|src_data [49],\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],
\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_size = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N2
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[2]~12 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[2]~12_combout  = (\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34~portadataout ))) # 
// (!\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2~portadataout ))

	.dataa(gnd),
	.datab(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a2~portadataout ),
	.datac(\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a34~portadataout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[2]~12 .lut_mask = 16'hFC0C;
defparam \inst|rsp_xbar_mux|src_data[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N0
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[2]~55 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[2]~55_combout  = (\inst|rsp_xbar_mux_001|src_data[2]~29_combout ) # ((\inst|rsp_xbar_mux|src_data[2]~12_combout  & (\inst|onchip_memory_s1_translator|read_latency_shift_reg [0] & 
// \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\inst|rsp_xbar_mux_001|src_data[2]~29_combout ),
	.datab(\inst|rsp_xbar_mux|src_data[2]~12_combout ),
	.datac(\inst|onchip_memory_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[2]~55 .lut_mask = 16'hEAAA;
defparam \inst|rsp_xbar_mux_001|src_data[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N1
dffeas \inst|nios2|d_readdata_d1[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux_001|src_data[2]~55_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_readdata_d1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_readdata_d1[2] .is_wysiwyg = "true";
defparam \inst|nios2|d_readdata_d1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N0
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[2]~32 (
	.dataa(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.datab(\inst|nios2|A_st_data [2]),
	.datac(\inst|nios2|M_st_data [2]),
	.datad(\inst|nios2|A_en_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[2]~32 .lut_mask = 16'hD8F0;
defparam \inst|nios2|dc_data_wr_port_data[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N16
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[2]~33 (
	.dataa(\inst|nios2|A_dc_fill_active~q ),
	.datab(\inst|nios2|d_readdata_d1 [2]),
	.datac(gnd),
	.datad(\inst|nios2|dc_data_wr_port_data[2]~32_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[2]~33 .lut_mask = 16'hDD88;
defparam \inst|nios2|dc_data_wr_port_data[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N6
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_rd_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N7
dffeas \inst|nios2|A_dc_rd_data[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[1] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N16
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_data_nxt[1]~1 (
	.dataa(\inst|nios2|A_dc_xfer_rd_data_offset_match~q ),
	.datab(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [1]),
	.datac(gnd),
	.datad(\inst|nios2|A_dc_rd_data [1]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_data_nxt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[1]~1 .lut_mask = 16'hEE44;
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N17
dffeas \inst|nios2|A_dc_xfer_wr_data[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_data_nxt[1]~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data[1] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N7
dffeas \inst|nios2|d_writedata[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_writedata[9]~18_combout ),
	.asdata(\inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [9]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_update_av_writedata~combout ),
	.ena(\inst|nios2|d_writedata[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_writedata[9] .is_wysiwyg = "true";
defparam \inst|nios2|d_writedata[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N18
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_payload~18 (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_payload~18_combout  = (\inst|cmd_xbar_mux_001|saved_grant [1] & \inst|nios2|d_writedata [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\inst|nios2|d_writedata [9]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_payload~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_payload~18 .lut_mask = 16'hF000;
defparam \inst|cmd_xbar_mux_001|src_payload~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y19_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~22_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [50],\inst|cmd_xbar_mux_001|src_data [49],\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],
\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N16
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[8]~22 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[8]~22_combout  = (\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40~portadataout )) # 
// (!\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8~portadataout )))

	.dataa(gnd),
	.datab(\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a40~portadataout ),
	.datad(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[8]~22 .lut_mask = 16'hF3C0;
defparam \inst|rsp_xbar_mux|src_data[8]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N20
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[8]~56 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[8]~56_combout  = (\inst|rsp_xbar_demux|src0_valid~combout  & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre [8]) # ((\inst|rsp_xbar_demux_001|src0_valid~combout  & \inst|rsp_xbar_mux|src_data[8]~22_combout )))) # 
// (!\inst|rsp_xbar_demux|src0_valid~combout  & (\inst|rsp_xbar_demux_001|src0_valid~combout  & ((\inst|rsp_xbar_mux|src_data[8]~22_combout ))))

	.dataa(\inst|rsp_xbar_demux|src0_valid~combout ),
	.datab(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.datac(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [8]),
	.datad(\inst|rsp_xbar_mux|src_data[8]~22_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[8]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[8]~56 .lut_mask = 16'hECA0;
defparam \inst|rsp_xbar_mux|src_data[8]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N21
dffeas \inst|nios2|i_readdata_d1[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux|src_data[8]~56_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_readdata_d1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_readdata_d1[8] .is_wysiwyg = "true";
defparam \inst|nios2|i_readdata_d1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N18
cycloneive_lcell_comb \inst|nios2|F_iw[6]~23 (
	.dataa(gnd),
	.datab(\inst|nios2|F_iw[12]~7_combout ),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\inst|nios2|F_iw[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw[6]~23 .lut_mask = 16'hCC00;
defparam \inst|nios2|F_iw[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N19
dffeas \inst|nios2|D_iw[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_iw[6]~23_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_iw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_iw[6] .is_wysiwyg = "true";
defparam \inst|nios2|D_iw[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N26
cycloneive_lcell_comb \inst|nios2|D_src2_imm[0]~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|D_ctrl_hi_imm16~q ),
	.datad(\inst|nios2|D_iw [6]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_imm[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_imm[0]~5 .lut_mask = 16'h0F00;
defparam \inst|nios2|D_src2_imm[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N25
dffeas \inst|nios2|E_src2[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2[0]~0_combout ),
	.asdata(\inst|nios2|D_src2_imm[0]~5_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2[0] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N2
cycloneive_lcell_comb \inst|nios2|E_logic_result[0]~19 (
	.dataa(\inst|nios2|E_logic_op [1]),
	.datab(\inst|nios2|E_src1 [0]),
	.datac(\inst|nios2|E_logic_op [0]),
	.datad(\inst|nios2|E_src2 [0]),
	.cin(gnd),
	.combout(\inst|nios2|E_logic_result[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_logic_result[0]~19 .lut_mask = 16'h6A89;
defparam \inst|nios2|E_logic_result[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N26
cycloneive_lcell_comb \inst|nios2|E_alu_result[0]~17 (
	.dataa(\inst|nios2|E_ctrl_logic~q ),
	.datab(\inst|nios2|E_logic_result[0]~19_combout ),
	.datac(\inst|nios2|E_alu_result~0_combout ),
	.datad(\inst|nios2|Add17|auto_generated|result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[0]~17 .lut_mask = 16'h8F88;
defparam \inst|nios2|E_alu_result[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
cycloneive_lcell_comb \inst|nios2|D_ctrl_cmp~0 (
	.dataa(\inst|nios2|D_iw [4]),
	.datab(\inst|nios2|D_iw [1]),
	.datac(\inst|nios2|D_iw [3]),
	.datad(\inst|nios2|D_iw [5]),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_cmp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_cmp~0 .lut_mask = 16'h1332;
defparam \inst|nios2|D_ctrl_cmp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
cycloneive_lcell_comb \inst|nios2|D_ctrl_cmp~1 (
	.dataa(\inst|nios2|D_ctrl_alu_subtract~1_combout ),
	.datab(\inst|nios2|Equal171~0_combout ),
	.datac(\inst|nios2|D_ctrl_cmp~0_combout ),
	.datad(\inst|nios2|Equal171~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_cmp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_cmp~1 .lut_mask = 16'hF800;
defparam \inst|nios2|D_ctrl_cmp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N1
dffeas \inst|nios2|E_ctrl_cmp (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_ctrl_cmp~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_ctrl_cmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_ctrl_cmp .is_wysiwyg = "true";
defparam \inst|nios2|E_ctrl_cmp .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N16
cycloneive_lcell_comb \inst|nios2|E_alu_result[0] (
	.dataa(gnd),
	.datab(\inst|nios2|E_br_result~1_combout ),
	.datac(\inst|nios2|E_alu_result[0]~17_combout ),
	.datad(\inst|nios2|E_ctrl_cmp~q ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result [0]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[0] .lut_mask = 16'hFCF0;
defparam \inst|nios2|E_alu_result[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N17
dffeas \inst|nios2|M_alu_result[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_alu_result [0]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_alu_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_alu_result[0] .is_wysiwyg = "true";
defparam \inst|nios2|M_alu_result[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N14
cycloneive_lcell_comb \inst|nios2|M_ld_align_sh8~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|M_ctrl_ld8~q ),
	.datad(\inst|nios2|M_alu_result [0]),
	.cin(gnd),
	.combout(\inst|nios2|M_ld_align_sh8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_ld_align_sh8~0 .lut_mask = 16'hF000;
defparam \inst|nios2|M_ld_align_sh8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N15
dffeas \inst|nios2|A_ld_align_sh8 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_ld_align_sh8~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_ld_align_sh8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_ld_align_sh8 .is_wysiwyg = "true";
defparam \inst|nios2|A_ld_align_sh8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N10
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[0]~17 (
	.dataa(\inst|nios2|A_slow_inst_sel~q ),
	.datab(\inst|nios2|A_ld_align_sh16~q ),
	.datac(\inst|nios2|A_ld_align_sh8~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[0]~17 .lut_mask = 16'hAEAE;
defparam \inst|nios2|A_wr_data_unfiltered[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N22
cycloneive_lcell_comb \inst|nios2|A_slow_inst_result[1]~1 (
	.dataa(\inst|nios2|d_readdata_d1 [1]),
	.datab(\inst|nios2|d_readdata_d1 [17]),
	.datac(gnd),
	.datad(\inst|nios2|A_ld_align_sh16~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_inst_result[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[1]~1 .lut_mask = 16'hCCAA;
defparam \inst|nios2|A_slow_inst_result[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N26
cycloneive_lcell_comb \inst|nios2|A_slow_inst_result[9]~9 (
	.dataa(\inst|nios2|d_readdata_d1 [25]),
	.datab(\inst|nios2|d_readdata_d1 [9]),
	.datac(gnd),
	.datad(\inst|nios2|A_ld_align_sh16~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_inst_result[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[9]~9 .lut_mask = 16'hAACC;
defparam \inst|nios2|A_slow_inst_result[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N23
dffeas \inst|nios2|A_slow_inst_result[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_slow_inst_result[1]~1_combout ),
	.asdata(\inst|nios2|A_slow_inst_result[9]~9_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_ld_align_sh8~q ),
	.ena(\inst|nios2|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_slow_inst_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[1] .is_wysiwyg = "true";
defparam \inst|nios2|A_slow_inst_result[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N28
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[1]~32 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[1]~31_combout ),
	.datab(\inst|nios2|A_wr_data_unfiltered[0]~17_combout ),
	.datac(\inst|nios2|A_slow_inst_result [1]),
	.datad(\inst|nios2|A_inst_result [17]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[1]~32 .lut_mask = 16'hE6A2;
defparam \inst|nios2|A_wr_data_unfiltered[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y30_N3
dffeas \inst|nios2|A_mul_result[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_result[1]~34_combout ),
	.asdata(\inst|nios2|A_mul_partial_prod [1]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|A_mul_stall_d3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[1] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_result[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N8
cycloneive_lcell_comb \inst|nios2|E_rot_sel_fill0~0 (
	.dataa(gnd),
	.datab(\inst|nios2|E_ctrl_shift_rot_left~q ),
	.datac(\inst|nios2|E_src2 [3]),
	.datad(\inst|nios2|E_src2 [4]),
	.cin(gnd),
	.combout(\inst|nios2|E_rot_sel_fill0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_rot_sel_fill0~0 .lut_mask = 16'hCCC0;
defparam \inst|nios2|E_rot_sel_fill0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N9
dffeas \inst|nios2|M_rot_sel_fill0 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_rot_sel_fill0~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_sel_fill0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_sel_fill0 .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_sel_fill0 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y27_N1
dffeas \inst|nios2|A_rot_sel_fill0 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_rot_sel_fill0~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot_sel_fill0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot_sel_fill0 .is_wysiwyg = "true";
defparam \inst|nios2|A_rot_sel_fill0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N20
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~8 (
	.dataa(\inst|nios2|A_rot_pass0~q ),
	.datab(gnd),
	.datac(\inst|nios2|A_rot_mask [1]),
	.datad(\inst|nios2|A_rot_sel_fill0~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~8 .lut_mask = 16'h5550;
defparam \inst|nios2|A_shift_rot_result~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N4
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~9 (
	.dataa(\inst|nios2|A_rot [1]),
	.datab(\inst|nios2|A_shift_rot_result~8_combout ),
	.datac(gnd),
	.datad(\inst|nios2|A_rot_fill_bit~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~9 .lut_mask = 16'hEE22;
defparam \inst|nios2|A_shift_rot_result~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N5
dffeas \inst|nios2|A_shift_rot_result[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_result~9_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result[1] .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_result[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N12
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[1]~30 (
	.dataa(\inst|nios2|A_ctrl_shift_rot~q ),
	.datab(\inst|nios2|A_mul_result [1]),
	.datac(\inst|nios2|A_shift_rot_result [1]),
	.datad(\inst|nios2|A_ctrl_mul_lsw~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[1]~30 .lut_mask = 16'hCCA0;
defparam \inst|nios2|A_wr_data_unfiltered[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N24
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[1]~121 (
	.dataa(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datab(\inst|nios2|A_wr_data_unfiltered[1]~32_combout ),
	.datac(\inst|nios2|A_ctrl_shift_rot~q ),
	.datad(\inst|nios2|A_wr_data_unfiltered[1]~30_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[1]~121_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[1]~121 .lut_mask = 16'hFF04;
defparam \inst|nios2|A_wr_data_unfiltered[1]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N25
dffeas \inst|nios2|W_wr_data[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_wr_data_unfiltered[1]~121_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_wr_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_wr_data[1] .is_wysiwyg = "true";
defparam \inst|nios2|W_wr_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N0
cycloneive_lcell_comb \inst|nios2|D_src1_reg[1]~13 (
	.dataa(\inst|nios2|D_src1_reg[1]~12_combout ),
	.datab(\inst|nios2|M_alu_result [1]),
	.datac(\inst|nios2|E_src1[11]~0_combout ),
	.datad(\inst|nios2|W_wr_data [1]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[1]~13 .lut_mask = 16'hEA4A;
defparam \inst|nios2|D_src1_reg[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N20
cycloneive_lcell_comb \inst|nios2|D_src1_reg[1]~14 (
	.dataa(\inst|nios2|D_ctrl_a_not_src~q ),
	.datab(\inst|nios2|D_src1_reg[1]~13_combout ),
	.datac(\inst|nios2|E_alu_result [1]),
	.datad(\inst|nios2|E_regnum_a_cmp_D~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[1]~14 .lut_mask = 16'hD8CC;
defparam \inst|nios2|D_src1_reg[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N21
dffeas \inst|nios2|E_src1[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src1_reg[1]~14_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src1[1] .is_wysiwyg = "true";
defparam \inst|nios2|E_src1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N12
cycloneive_lcell_comb \inst|nios2|E_mem_byte_en[1]~7 (
	.dataa(\inst|nios2|Add17|auto_generated|result_int[1]~2_combout ),
	.datab(\inst|nios2|Add17|auto_generated|result_int[2]~4_combout ),
	.datac(\inst|nios2|E_iw [4]),
	.datad(\inst|nios2|E_iw [3]),
	.cin(gnd),
	.combout(\inst|nios2|E_mem_byte_en[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_mem_byte_en[1]~7 .lut_mask = 16'hF3F2;
defparam \inst|nios2|E_mem_byte_en[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N13
dffeas \inst|nios2|M_mem_byte_en[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_mem_byte_en[1]~7_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_mem_byte_en [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_mem_byte_en[1] .is_wysiwyg = "true";
defparam \inst|nios2|M_mem_byte_en[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N18
cycloneive_lcell_comb \inst|nios2|d_byteenable_nxt[1]~4 (
	.dataa(\inst|nios2|A_mem_bypass_pending~combout ),
	.datab(\inst|nios2|M_mem_byte_en [1]),
	.datac(\inst|nios2|A_mem_byte_en [1]),
	.datad(\inst|nios2|d_byteenable_nxt[0]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|d_byteenable_nxt[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_byteenable_nxt[1]~4 .lut_mask = 16'hE4FF;
defparam \inst|nios2|d_byteenable_nxt[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N19
dffeas \inst|nios2|d_byteenable[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_byteenable_nxt[1]~4_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_byteenable[1] .is_wysiwyg = "true";
defparam \inst|nios2|d_byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N26
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_data[33] (
// Equation(s):
// \inst|cmd_xbar_mux|src_data [33] = (\inst|cmd_xbar_mux|saved_grant [0]) # ((\inst|nios2|d_byteenable [1] & \inst|cmd_xbar_mux|saved_grant [1]))

	.dataa(gnd),
	.datab(\inst|nios2|d_byteenable [1]),
	.datac(\inst|cmd_xbar_mux|saved_grant [1]),
	.datad(\inst|cmd_xbar_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_data [33]),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_data[33] .lut_mask = 16'hFFC0;
defparam \inst|cmd_xbar_mux|src_data[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N28
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[8]~18 (
	.dataa(\inst|cmd_xbar_mux|src_data [46]),
	.datab(gnd),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [8]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[8]~18 .lut_mask = 16'hF5A0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N29
dffeas \inst|nios2_jtag_debug_module_translator|av_readdata_pre[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[8]~18_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N6
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[8]~42 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[8]~42_combout  = (\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [8]) # 
// ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre [8] & \inst|rsp_xbar_demux|src1_valid~combout )))) # (!\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (((\inst|nios2_jtag_debug_module_translator|av_readdata_pre [8] & 
// \inst|rsp_xbar_demux|src1_valid~combout ))))

	.dataa(\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [8]),
	.datac(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [8]),
	.datad(\inst|rsp_xbar_demux|src1_valid~combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[8]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[8]~42 .lut_mask = 16'hF888;
defparam \inst|rsp_xbar_mux_001|src_data[8]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N10
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[8]~58 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[8]~58_combout  = (\inst|rsp_xbar_mux_001|src_data[8]~42_combout ) # ((\inst|rsp_xbar_mux|src_data[8]~22_combout  & (\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q  & 
// \inst|onchip_memory_s1_translator|read_latency_shift_reg [0])))

	.dataa(\inst|rsp_xbar_mux|src_data[8]~22_combout ),
	.datab(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.datac(\inst|onchip_memory_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|rsp_xbar_mux_001|src_data[8]~42_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[8]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[8]~58 .lut_mask = 16'hFF80;
defparam \inst|rsp_xbar_mux_001|src_data[8]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N11
dffeas \inst|nios2|d_readdata_d1[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux_001|src_data[8]~58_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_readdata_d1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_readdata_d1[8] .is_wysiwyg = "true";
defparam \inst|nios2|d_readdata_d1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N28
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[8]~45 (
	.dataa(\inst|nios2|dc_data_wr_port_data[8]~44_combout ),
	.datab(\inst|nios2|A_dc_fill_active~q ),
	.datac(\inst|nios2|d_readdata_d1 [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[8]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[8]~45 .lut_mask = 16'hE2E2;
defparam \inst|nios2|dc_data_wr_port_data[8]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N2
cycloneive_lcell_comb \inst|nios2|M_inst_result[14]~29 (
	.dataa(gnd),
	.datab(\inst|nios2|M_alu_result [14]),
	.datac(\inst|nios2|M_ctrl_mem~q ),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\inst|nios2|M_inst_result[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_inst_result[14]~29 .lut_mask = 16'hFC0C;
defparam \inst|nios2|M_inst_result[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N3
dffeas \inst|nios2|A_inst_result[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_inst_result[14]~29_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|M_ctrl_rdctl_inst~q ),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_inst_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_inst_result[14] .is_wysiwyg = "true";
defparam \inst|nios2|A_inst_result[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N28
cycloneive_lcell_comb \inst|nios2|A_data_ram_ld16_data[14]~7 (
	.dataa(\inst|nios2|A_ld_align_sh16~q ),
	.datab(\inst|nios2|A_inst_result [14]),
	.datac(gnd),
	.datad(\inst|nios2|A_inst_result [30]),
	.cin(gnd),
	.combout(\inst|nios2|A_data_ram_ld16_data[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_data_ram_ld16_data[14]~7 .lut_mask = 16'hEE44;
defparam \inst|nios2|A_data_ram_ld16_data[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N26
cycloneive_lcell_comb \inst|nios2|A_slow_inst_result[6]~6 (
	.dataa(\inst|nios2|d_readdata_d1 [22]),
	.datab(\inst|nios2|d_readdata_d1 [6]),
	.datac(gnd),
	.datad(\inst|nios2|A_ld_align_sh16~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_inst_result[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[6]~6 .lut_mask = 16'hAACC;
defparam \inst|nios2|A_slow_inst_result[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N24
cycloneive_lcell_comb \inst|nios2|A_slow_inst_result[14]~14 (
	.dataa(\inst|nios2|d_readdata_d1 [14]),
	.datab(\inst|nios2|d_readdata_d1 [30]),
	.datac(gnd),
	.datad(\inst|nios2|A_ld_align_sh16~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_inst_result[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[14]~14 .lut_mask = 16'hCCAA;
defparam \inst|nios2|A_slow_inst_result[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N27
dffeas \inst|nios2|A_slow_inst_result[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_slow_inst_result[6]~6_combout ),
	.asdata(\inst|nios2|A_slow_inst_result[14]~14_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_ld_align_sh8~q ),
	.ena(\inst|nios2|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_slow_inst_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[6] .is_wysiwyg = "true";
defparam \inst|nios2|A_slow_inst_result[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N14
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[6]~41 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[6]~40_combout ),
	.datab(\inst|nios2|A_data_ram_ld16_data[14]~7_combout ),
	.datac(\inst|nios2|A_wr_data_unfiltered[0]~18_combout ),
	.datad(\inst|nios2|A_slow_inst_result [6]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[6]~41 .lut_mask = 16'hEA4A;
defparam \inst|nios2|A_wr_data_unfiltered[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N6
cycloneive_lcell_comb \inst|nios2|A_rot~7 (
	.dataa(\inst|nios2|M_rot_rn [4]),
	.datab(gnd),
	.datac(\inst|nios2|Mn_rot_step2 [22]),
	.datad(\inst|nios2|Mn_rot_step2 [6]),
	.cin(gnd),
	.combout(\inst|nios2|A_rot~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_rot~7 .lut_mask = 16'hF5A0;
defparam \inst|nios2|A_rot~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N7
dffeas \inst|nios2|A_rot[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_rot~7_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot[6] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N8
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~15 (
	.dataa(\inst|nios2|A_shift_rot_result~14_combout ),
	.datab(gnd),
	.datac(\inst|nios2|A_rot_fill_bit~q ),
	.datad(\inst|nios2|A_rot [6]),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~15 .lut_mask = 16'hF5A0;
defparam \inst|nios2|A_shift_rot_result~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N9
dffeas \inst|nios2|A_shift_rot_result[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_result~15_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result[6] .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_result[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y30_N13
dffeas \inst|nios2|A_mul_result[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_result[6]~44_combout ),
	.asdata(\inst|nios2|A_mul_partial_prod [6]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|A_mul_stall_d3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[6] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_result[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N0
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[6]~39 (
	.dataa(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datab(\inst|nios2|A_shift_rot_result [6]),
	.datac(\inst|nios2|A_ctrl_shift_rot~q ),
	.datad(\inst|nios2|A_mul_result [6]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[6]~39 .lut_mask = 16'hEA40;
defparam \inst|nios2|A_wr_data_unfiltered[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N20
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[6]~124 (
	.dataa(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datab(\inst|nios2|A_wr_data_unfiltered[6]~41_combout ),
	.datac(\inst|nios2|A_ctrl_shift_rot~q ),
	.datad(\inst|nios2|A_wr_data_unfiltered[6]~39_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[6]~124_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[6]~124 .lut_mask = 16'hFF04;
defparam \inst|nios2|A_wr_data_unfiltered[6]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N21
dffeas \inst|nios2|W_wr_data[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_wr_data_unfiltered[6]~124_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_wr_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_wr_data[6] .is_wysiwyg = "true";
defparam \inst|nios2|W_wr_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N16
cycloneive_lcell_comb \inst|nios2|D_src1_reg[6]~21 (
	.dataa(\inst|nios2|M_alu_result [6]),
	.datab(\inst|nios2|A_wr_data_unfiltered[6]~124_combout ),
	.datac(\inst|nios2|E_src1[11]~1_combout ),
	.datad(\inst|nios2|E_src1[11]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[6]~21 .lut_mask = 16'hFA0C;
defparam \inst|nios2|D_src1_reg[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N10
cycloneive_lcell_comb \inst|nios2|D_src1_reg[6]~22 (
	.dataa(\inst|nios2|E_src1[11]~1_combout ),
	.datab(\inst|nios2|W_wr_data [6]),
	.datac(\inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [6]),
	.datad(\inst|nios2|D_src1_reg[6]~21_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[6]~22 .lut_mask = 16'hDDA0;
defparam \inst|nios2|D_src1_reg[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N28
cycloneive_lcell_comb \inst|nios2|D_src1_reg[6]~23 (
	.dataa(\inst|nios2|E_regnum_a_cmp_D~q ),
	.datab(\inst|nios2|D_src1_reg[6]~22_combout ),
	.datac(\inst|nios2|E_alu_result [6]),
	.datad(\inst|nios2|D_ctrl_a_not_src~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[6]~23 .lut_mask = 16'hCCE4;
defparam \inst|nios2|D_src1_reg[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N29
dffeas \inst|nios2|E_src1[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src1_reg[6]~23_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src1[6] .is_wysiwyg = "true";
defparam \inst|nios2|E_src1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N4
cycloneive_lcell_comb \inst|nios2|dc_tag_rd_port_addr[1]~1 (
	.dataa(gnd),
	.datab(\inst|nios2|M_alu_result [6]),
	.datac(\inst|nios2|A_stall~0_combout ),
	.datad(\inst|nios2|Add17|auto_generated|result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_tag_rd_port_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_tag_rd_port_addr[1]~1 .lut_mask = 16'hFC0C;
defparam \inst|nios2|dc_tag_rd_port_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N20
cycloneive_lcell_comb \inst|nios2|M_sel_data_master~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|M_sel_data_master~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_sel_data_master~feeder .lut_mask = 16'hFFFF;
defparam \inst|nios2|M_sel_data_master~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N21
dffeas \inst|nios2|M_sel_data_master (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_sel_data_master~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_sel_data_master~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_sel_data_master .is_wysiwyg = "true";
defparam \inst|nios2|M_sel_data_master .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N12
cycloneive_lcell_comb \inst|nios2|E_ctrl_st_non_bypass~0 (
	.dataa(\inst|nios2|Add17|auto_generated|result_int[32]~64_combout ),
	.datab(\inst|nios2|E_iw [2]),
	.datac(\inst|nios2|E_iw [5]),
	.datad(\inst|nios2|E_ctrl_st_bypass~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_ctrl_st_non_bypass~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_ctrl_st_non_bypass~0 .lut_mask = 16'h0400;
defparam \inst|nios2|E_ctrl_st_non_bypass~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N13
dffeas \inst|nios2|M_ctrl_st_non_bypass (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_ctrl_st_non_bypass~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_ctrl_st_non_bypass~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_ctrl_st_non_bypass .is_wysiwyg = "true";
defparam \inst|nios2|M_ctrl_st_non_bypass .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N20
cycloneive_lcell_comb \inst|nios2|M_dc_valid_st_cache_hit~3 (
	.dataa(\inst|nios2|M_valid_from_E~q ),
	.datab(\inst|nios2|M_sel_data_master~q ),
	.datac(\inst|nios2|M_ctrl_st_non_bypass~q ),
	.datad(\inst|nios2|M_dc_hit~4_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_dc_valid_st_cache_hit~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_dc_valid_st_cache_hit~3 .lut_mask = 16'h8000;
defparam \inst|nios2|M_dc_valid_st_cache_hit~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N21
dffeas \inst|nios2|A_dc_valid_st_cache_hit (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_dc_valid_st_cache_hit~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_valid_st_cache_hit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_valid_st_cache_hit .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_valid_st_cache_hit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N8
cycloneive_lcell_comb \inst|nios2|M_dc_dirty (
	.dataa(\inst|nios2|Equal264~3_combout ),
	.datab(gnd),
	.datac(\inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|q_b [8]),
	.datad(\inst|nios2|A_dc_valid_st_cache_hit~q ),
	.cin(gnd),
	.combout(\inst|nios2|M_dc_dirty~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_dc_dirty .lut_mask = 16'hFAF0;
defparam \inst|nios2|M_dc_dirty .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N9
dffeas \inst|nios2|A_dc_dirty (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_dc_dirty~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_dirty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_dirty .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_dirty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N0
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_rd_addr_has_started_nxt~0 (
	.dataa(\inst|nios2|A_dc_xfer_rd_addr_starting~1_combout ),
	.datab(\inst|nios2|A_dc_want_fill~q ),
	.datac(\inst|nios2|A_dc_xfer_rd_addr_has_started~q ),
	.datad(\inst|nios2|A_dc_xfer_rd_addr_starting~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_rd_addr_has_started_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_rd_addr_has_started_nxt~0 .lut_mask = 16'hFEF0;
defparam \inst|nios2|A_dc_xfer_rd_addr_has_started_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N1
dffeas \inst|nios2|A_dc_xfer_rd_addr_has_started (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_rd_addr_has_started_nxt~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|A_stall~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_rd_addr_has_started~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_rd_addr_has_started .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_rd_addr_has_started .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N12
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_rd_addr_starting~0 (
	.dataa(\inst|nios2|A_dc_wb_active~q ),
	.datab(gnd),
	.datac(\inst|nios2|A_dc_dirty~q ),
	.datad(\inst|nios2|A_dc_xfer_rd_addr_has_started~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_rd_addr_starting~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_rd_addr_starting~0 .lut_mask = 16'h0050;
defparam \inst|nios2|A_dc_xfer_rd_addr_starting~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N16
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_rd_addr_offset_nxt[0]~2 (
	.dataa(\inst|nios2|A_dc_xfer_rd_addr_starting~1_combout ),
	.datab(\inst|nios2|A_dc_want_fill~q ),
	.datac(\inst|nios2|A_dc_xfer_rd_addr_offset [0]),
	.datad(\inst|nios2|A_dc_xfer_rd_addr_starting~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_rd_addr_offset_nxt[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_rd_addr_offset_nxt[0]~2 .lut_mask = 16'h010F;
defparam \inst|nios2|A_dc_xfer_rd_addr_offset_nxt[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N17
dffeas \inst|nios2|A_dc_xfer_rd_addr_offset[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_rd_addr_offset_nxt[0]~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_rd_addr_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_rd_addr_offset[0] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_rd_addr_offset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N28
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_rd_data_offset[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|A_dc_xfer_rd_addr_offset [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_rd_data_offset[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_rd_data_offset[0]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|A_dc_xfer_rd_data_offset[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N29
dffeas \inst|nios2|A_dc_xfer_rd_data_offset[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_rd_data_offset[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_rd_data_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_rd_data_offset[0] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_rd_data_offset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N16
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_offset[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|A_dc_xfer_rd_data_offset [0]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_offset[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_offset[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_xfer_wr_offset[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N17
dffeas \inst|nios2|A_dc_xfer_wr_offset[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_offset[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_offset[0] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_offset[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y30_N7
dffeas \inst|nios2|d_writedata[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_writedata[2]~3_combout ),
	.asdata(\inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [2]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_update_av_writedata~combout ),
	.ena(\inst|nios2|d_writedata[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_writedata[2] .is_wysiwyg = "true";
defparam \inst|nios2|d_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N22
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_payload~2 (
// Equation(s):
// \inst|cmd_xbar_mux|src_payload~2_combout  = (\inst|cmd_xbar_mux|saved_grant [1] & \inst|nios2|d_writedata [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cmd_xbar_mux|saved_grant [1]),
	.datad(\inst|nios2|d_writedata [2]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_payload~2 .lut_mask = 16'hF000;
defparam \inst|cmd_xbar_mux|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N20
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[7]~20 (
	.dataa(gnd),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(\inst|cmd_xbar_mux|src_data [46]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[7]~20 .lut_mask = 16'hFC0C;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N21
dffeas \inst|nios2_jtag_debug_module_translator|av_readdata_pre[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[7]~20_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N18
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[7]~57 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[7]~57_combout  = (\inst|rsp_xbar_mux|src_data[7]~24_combout  & ((\inst|rsp_xbar_demux_001|src0_valid~combout ) # ((\inst|rsp_xbar_demux|src0_valid~combout  & \inst|nios2_jtag_debug_module_translator|av_readdata_pre [7])))) # 
// (!\inst|rsp_xbar_mux|src_data[7]~24_combout  & (\inst|rsp_xbar_demux|src0_valid~combout  & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre [7]))))

	.dataa(\inst|rsp_xbar_mux|src_data[7]~24_combout ),
	.datab(\inst|rsp_xbar_demux|src0_valid~combout ),
	.datac(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.datad(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [7]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[7]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[7]~57 .lut_mask = 16'hECA0;
defparam \inst|rsp_xbar_mux|src_data[7]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N19
dffeas \inst|nios2|i_readdata_d1[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux|src_data[7]~57_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_readdata_d1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_readdata_d1[7] .is_wysiwyg = "true";
defparam \inst|nios2|i_readdata_d1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N12
cycloneive_lcell_comb \inst|nios2|D_br_taken_waddr_partial[5]~21 (
	.dataa(\inst|nios2|F_pc_plus_one[5]~10_combout ),
	.datab(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|D_br_taken_waddr_partial[4]~20 ),
	.combout(\inst|nios2|D_br_taken_waddr_partial[5]~21_combout ),
	.cout(\inst|nios2|D_br_taken_waddr_partial[5]~22 ));
// synopsys translate_off
defparam \inst|nios2|D_br_taken_waddr_partial[5]~21 .lut_mask = 16'h9617;
defparam \inst|nios2|D_br_taken_waddr_partial[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N14
cycloneive_lcell_comb \inst|nios2|D_br_taken_waddr_partial[6]~23 (
	.dataa(\inst|nios2|F_pc_plus_one[6]~12_combout ),
	.datab(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|D_br_taken_waddr_partial[5]~22 ),
	.combout(\inst|nios2|D_br_taken_waddr_partial[6]~23_combout ),
	.cout(\inst|nios2|D_br_taken_waddr_partial[6]~24 ));
// synopsys translate_off
defparam \inst|nios2|D_br_taken_waddr_partial[6]~23 .lut_mask = 16'h698E;
defparam \inst|nios2|D_br_taken_waddr_partial[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y28_N17
dffeas \inst|nios2|D_br_taken_waddr_partial[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_br_taken_waddr_partial[7]~25_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_br_taken_waddr_partial [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_br_taken_waddr_partial[7] .is_wysiwyg = "true";
defparam \inst|nios2|D_br_taken_waddr_partial[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N15
dffeas \inst|nios2|D_pc_plus_one[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_pc_plus_one[7]~14_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_pc_plus_one [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_pc_plus_one[7] .is_wysiwyg = "true";
defparam \inst|nios2|D_pc_plus_one[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N18
cycloneive_lcell_comb \inst|nios2|D_extra_pc[7]~15 (
	.dataa(\inst|nios2|D_bht_data [1]),
	.datab(\inst|nios2|D_br_taken_waddr_partial [7]),
	.datac(\inst|nios2|E_ctrl_br_cond_nxt~1_combout ),
	.datad(\inst|nios2|D_pc_plus_one [7]),
	.cin(gnd),
	.combout(\inst|nios2|D_extra_pc[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_extra_pc[7]~15 .lut_mask = 16'hDF80;
defparam \inst|nios2|D_extra_pc[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N19
dffeas \inst|nios2|E_extra_pc[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_extra_pc[7]~15_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_extra_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_extra_pc[7] .is_wysiwyg = "true";
defparam \inst|nios2|E_extra_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N0
cycloneive_lcell_comb \inst|nios2|E_logic_result[9]~31 (
	.dataa(\inst|nios2|E_logic_op [1]),
	.datab(\inst|nios2|E_logic_op [0]),
	.datac(\inst|nios2|E_src1 [9]),
	.datad(\inst|nios2|E_src2 [9]),
	.cin(gnd),
	.combout(\inst|nios2|E_logic_result[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_logic_result[9]~31 .lut_mask = 16'h6AA1;
defparam \inst|nios2|E_logic_result[9]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N2
cycloneive_lcell_comb \inst|nios2|E_alu_result[9]~16 (
	.dataa(\inst|nios2|E_ctrl_retaddr~q ),
	.datab(\inst|nios2|E_ctrl_logic~q ),
	.datac(\inst|nios2|E_extra_pc [7]),
	.datad(\inst|nios2|E_logic_result[9]~31_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[9]~16 .lut_mask = 16'hECA0;
defparam \inst|nios2|E_alu_result[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N18
cycloneive_lcell_comb \inst|nios2|E_alu_result[9] (
	.dataa(gnd),
	.datab(\inst|nios2|E_alu_result~0_combout ),
	.datac(\inst|nios2|Add17|auto_generated|result_int[10]~20_combout ),
	.datad(\inst|nios2|E_alu_result[9]~16_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result [9]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[9] .lut_mask = 16'hFF30;
defparam \inst|nios2|E_alu_result[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N19
dffeas \inst|nios2|M_alu_result[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_alu_result [9]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_alu_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_alu_result[9] .is_wysiwyg = "true";
defparam \inst|nios2|M_alu_result[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N21
dffeas \inst|nios2|A_mem_baddr[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_alu_result [9]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mem_baddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mem_baddr[9] .is_wysiwyg = "true";
defparam \inst|nios2|A_mem_baddr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N14
cycloneive_lcell_comb \inst|nios2|d_address_line_field[4]~4 (
	.dataa(\inst|nios2|M_alu_result [9]),
	.datab(\inst|nios2|d_address_tag_field_nxt~0_combout ),
	.datac(gnd),
	.datad(\inst|nios2|A_mem_baddr [9]),
	.cin(gnd),
	.combout(\inst|nios2|d_address_line_field[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_address_line_field[4]~4 .lut_mask = 16'hEE22;
defparam \inst|nios2|d_address_line_field[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N26
cycloneive_lcell_comb \inst|nios2|A_dc_wb_line[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|A_mem_baddr [9]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_wb_line[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_line[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_wb_line[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N27
dffeas \inst|nios2|A_dc_wb_line[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_wb_line[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_wb_line [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_line[4] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_wb_line[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N15
dffeas \inst|nios2|d_address_line_field[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_address_line_field[4]~4_combout ),
	.asdata(\inst|nios2|A_dc_wb_line [4]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_wr_want_dmaster~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_address_line_field [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_address_line_field[4] .is_wysiwyg = "true";
defparam \inst|nios2|d_address_line_field[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N2
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_data[45] (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_data [45] = (\inst|cmd_xbar_mux_001|saved_grant [0] & ((\inst|nios2|ic_fill_line [4]) # ((\inst|nios2|d_address_line_field [4] & \inst|cmd_xbar_mux_001|saved_grant [1])))) # (!\inst|cmd_xbar_mux_001|saved_grant [0] & 
// (\inst|nios2|d_address_line_field [4] & ((\inst|cmd_xbar_mux_001|saved_grant [1]))))

	.dataa(\inst|cmd_xbar_mux_001|saved_grant [0]),
	.datab(\inst|nios2|d_address_line_field [4]),
	.datac(\inst|nios2|ic_fill_line [4]),
	.datad(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_data [45]),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_data[45] .lut_mask = 16'hECA0;
defparam \inst|cmd_xbar_mux_001|src_data[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y33_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~20_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [50],\inst|cmd_xbar_mux_001|src_data [49],\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],
\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N12
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[0]~20 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[0]~20_combout  = (\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32~portadataout ))) # 
// (!\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0~portadataout ))

	.dataa(\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a0~portadataout ),
	.datad(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[0]~20 .lut_mask = 16'hFA50;
defparam \inst|rsp_xbar_mux|src_data[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N20
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[0]~39 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[0]~39_combout  = (\inst|rsp_xbar_mux_001|src_data[0]~38_combout ) # ((\inst|rsp_xbar_mux_001|src_payload~18_combout ) # ((\inst|rsp_xbar_demux_001|src1_valid~combout  & \inst|rsp_xbar_mux|src_data[0]~20_combout )))

	.dataa(\inst|rsp_xbar_mux_001|src_data[0]~38_combout ),
	.datab(\inst|rsp_xbar_mux_001|src_payload~18_combout ),
	.datac(\inst|rsp_xbar_demux_001|src1_valid~combout ),
	.datad(\inst|rsp_xbar_mux|src_data[0]~20_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[0]~39 .lut_mask = 16'hFEEE;
defparam \inst|rsp_xbar_mux_001|src_data[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N21
dffeas \inst|nios2|d_readdata_d1[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux_001|src_data[0]~39_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_readdata_d1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_readdata_d1[0] .is_wysiwyg = "true";
defparam \inst|nios2|d_readdata_d1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y26_N25
dffeas \inst|nios2|M_st_data[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src2_reg [0]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_st_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_st_data[0] .is_wysiwyg = "true";
defparam \inst|nios2|M_st_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N28
cycloneive_lcell_comb \inst|nios2|A_st_data[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|M_st_data [0]),
	.cin(gnd),
	.combout(\inst|nios2|A_st_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_st_data[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_st_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N29
dffeas \inst|nios2|A_st_data[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_st_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_st_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_st_data[0] .is_wysiwyg = "true";
defparam \inst|nios2|A_st_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N24
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[0]~0 (
	.dataa(\inst|nios2|A_dc_valid_st_bypass_hit~q ),
	.datab(\inst|nios2|A_en_d1~q ),
	.datac(\inst|nios2|M_st_data [0]),
	.datad(\inst|nios2|A_st_data [0]),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[0]~0 .lut_mask = 16'hF870;
defparam \inst|nios2|dc_data_wr_port_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N22
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_data[0]~1 (
	.dataa(\inst|nios2|A_dc_fill_active~q ),
	.datab(gnd),
	.datac(\inst|nios2|d_readdata_d1 [0]),
	.datad(\inst|nios2|dc_data_wr_port_data[0]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_data[0]~1 .lut_mask = 16'hF5A0;
defparam \inst|nios2|dc_data_wr_port_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N12
cycloneive_lcell_comb \inst|nios2|A_dc_rd_data[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_rd_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_rd_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N13
dffeas \inst|nios2|A_dc_rd_data[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_rd_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_rd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_rd_data[0] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_rd_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N26
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_wr_data_nxt[0]~0 (
	.dataa(\inst|nios2|A_dc_xfer_rd_data_offset_match~q ),
	.datab(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [0]),
	.datac(gnd),
	.datad(\inst|nios2|A_dc_rd_data [0]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_wr_data_nxt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[0]~0 .lut_mask = 16'hEE44;
defparam \inst|nios2|A_dc_xfer_wr_data_nxt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N27
dffeas \inst|nios2|A_dc_xfer_wr_data[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_wr_data_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_wr_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_wr_data[0] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_wr_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N1
dffeas \inst|nios2|d_writedata[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_writedata[8]~17_combout ),
	.asdata(\inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [8]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_update_av_writedata~combout ),
	.ena(\inst|nios2|d_writedata[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_writedata[8] .is_wysiwyg = "true";
defparam \inst|nios2|d_writedata[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N28
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_payload~26 (
// Equation(s):
// \inst|cmd_xbar_mux|src_payload~26_combout  = (\inst|cmd_xbar_mux|saved_grant [1] & \inst|nios2|d_writedata [8])

	.dataa(\inst|cmd_xbar_mux|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|d_writedata [8]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_payload~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_payload~26 .lut_mask = 16'hAA00;
defparam \inst|cmd_xbar_mux|src_payload~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N28
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~21 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [31]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~21 .lut_mask = 16'hF404;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N29
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[31] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[31] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N10
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~14 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [36]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [37]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [31]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~14 .lut_mask = 16'hFD00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y31_N11
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[31] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[31] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N24
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~48 (
	.dataa(gnd),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [31]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [31]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~48 .lut_mask = 16'hFC0C;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N30
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~49 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [33]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~29_combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~48_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~49 .lut_mask = 16'h2F22;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N31
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[32] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[33]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [32]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[32] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N10
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[32]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [32]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[32]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N11
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[32] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [32]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[32] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y31_N25
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[8]~21_combout ),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[8] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N22
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~1 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [1]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [36]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~1 .lut_mask = 16'hAA8A;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N23
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[1] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N0
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~14 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [1]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [1]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~14 .lut_mask = 16'hF3C0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N10
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~14_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [3]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~15 .lut_mask = 16'h4F40;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y35_N11
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[2] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N8
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [2]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N9
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[2] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N30
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~2 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [36]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [2]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~2 .lut_mask = 16'hCC8C;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y33_N31
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[2] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N8
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [2]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~16 .lut_mask = 16'hD8D8;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N12
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~17 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [4]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~16_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~17 .lut_mask = 16'h22E2;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y35_N13
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[3] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N2
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [3]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N3
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[3] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N20
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~12 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [0]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [3]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~12 .lut_mask = 16'hF404;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y33_N21
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y31_N5
dffeas \inst|nios2_jtag_debug_module_translator|av_readdata_pre[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2_jtag_debug_module_translator|av_readdata_pre[1]~1_combout ),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [1]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cmd_xbar_mux|src_data [46]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X58_Y34_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~16_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [50],\inst|cmd_xbar_mux_001|src_data [49],\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],
\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_size = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N6
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[1]~16 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[1]~16_combout  = (\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a33 )) # (!\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] 
// & ((\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1~portadataout )))

	.dataa(\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a33 ),
	.datac(gnd),
	.datad(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[1]~16 .lut_mask = 16'hDD88;
defparam \inst|rsp_xbar_mux|src_data[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N14
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[1]~38 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[1]~38_combout  = (\inst|rsp_xbar_demux|src0_valid~combout  & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre [1]) # ((\inst|rsp_xbar_demux_001|src0_valid~combout  & \inst|rsp_xbar_mux|src_data[1]~16_combout )))) # 
// (!\inst|rsp_xbar_demux|src0_valid~combout  & (\inst|rsp_xbar_demux_001|src0_valid~combout  & ((\inst|rsp_xbar_mux|src_data[1]~16_combout ))))

	.dataa(\inst|rsp_xbar_demux|src0_valid~combout ),
	.datab(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.datac(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [1]),
	.datad(\inst|rsp_xbar_mux|src_data[1]~16_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[1]~38 .lut_mask = 16'hECA0;
defparam \inst|rsp_xbar_mux|src_data[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N15
dffeas \inst|nios2|i_readdata_d1[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux|src_data[1]~38_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_readdata_d1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_readdata_d1[1] .is_wysiwyg = "true";
defparam \inst|nios2|i_readdata_d1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N16
cycloneive_lcell_comb \inst|nios2|F_iw[25]~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|F_iw[12]~7_combout ),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [25]),
	.cin(gnd),
	.combout(\inst|nios2|F_iw[25]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw[25]~29 .lut_mask = 16'hF000;
defparam \inst|nios2|F_iw[25]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N17
dffeas \inst|nios2|D_iw[25] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_iw[25]~29_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_iw [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_iw[25] .is_wysiwyg = "true";
defparam \inst|nios2|D_iw[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N30
cycloneive_lcell_comb \inst|nios2|D_dst_regnum[3]~4 (
	.dataa(\inst|nios2|D_iw [20]),
	.datab(\inst|nios2|D_iw [25]),
	.datac(\inst|nios2|D_ctrl_b_is_dst~q ),
	.datad(\inst|nios2|D_dst_regnum[4]~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_dst_regnum[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_dst_regnum[3]~4 .lut_mask = 16'hCAFF;
defparam \inst|nios2|D_dst_regnum[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N31
dffeas \inst|nios2|E_dst_regnum[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_dst_regnum[3]~4_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_dst_regnum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_dst_regnum[3] .is_wysiwyg = "true";
defparam \inst|nios2|E_dst_regnum[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y26_N5
dffeas \inst|nios2|M_dst_regnum[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_dst_regnum [3]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_dst_regnum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_dst_regnum[3] .is_wysiwyg = "true";
defparam \inst|nios2|M_dst_regnum[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y26_N1
dffeas \inst|nios2|A_dst_regnum_from_M[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_dst_regnum [3]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dst_regnum_from_M [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dst_regnum_from_M[3] .is_wysiwyg = "true";
defparam \inst|nios2|A_dst_regnum_from_M[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N28
cycloneive_lcell_comb \inst|nios2|D_src2_reg[2]~12 (
	.dataa(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datab(\inst|nios2|M_alu_result [2]),
	.datac(\inst|nios2|A_wr_data_unfiltered[2]~120_combout ),
	.datad(\inst|nios2|D_src2_reg[31]~5_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[2]~12 .lut_mask = 16'hAAD8;
defparam \inst|nios2|D_src2_reg[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N8
cycloneive_lcell_comb \inst|nios2|D_src2_reg[2]~13 (
	.dataa(\inst|nios2|W_wr_data [2]),
	.datab(\inst|nios2|D_src2_reg[31]~5_combout ),
	.datac(\inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datad(\inst|nios2|D_src2_reg[2]~12_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[2]~13 .lut_mask = 16'hBBC0;
defparam \inst|nios2|D_src2_reg[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N12
cycloneive_lcell_comb \inst|nios2|E_src2[2]~2 (
	.dataa(gnd),
	.datab(\inst|nios2|E_alu_result [2]),
	.datac(\inst|nios2|D_src2_hazard_E~combout ),
	.datad(\inst|nios2|D_src2_reg[2]~13_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_src2[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2[2]~2 .lut_mask = 16'hCFC0;
defparam \inst|nios2|E_src2[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N16
cycloneive_lcell_comb \inst|nios2|E_src2[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2[2]~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_src2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|E_src2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N26
cycloneive_lcell_comb \inst|nios2|D_src2_imm[2]~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|D_iw [8]),
	.datad(\inst|nios2|D_ctrl_hi_imm16~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_imm[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_imm[2]~3 .lut_mask = 16'h00F0;
defparam \inst|nios2|D_src2_imm[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N17
dffeas \inst|nios2|E_src2[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2[2]~feeder_combout ),
	.asdata(\inst|nios2|D_src2_imm[2]~3_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2[2] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N28
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|_~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|E_src2 [2]),
	.datad(\inst|nios2|E_ctrl_alu_subtract~q ),
	.cin(gnd),
	.combout(\inst|nios2|Add17|auto_generated|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|_~3 .lut_mask = 16'h0FF0;
defparam \inst|nios2|Add17|auto_generated|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N10
cycloneive_lcell_comb \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~0 (
	.dataa(\inst|nios2|M_alu_result [4]),
	.datab(\inst|nios2|M_alu_result [5]),
	.datac(\inst|nios2|Add17|auto_generated|result_int[6]~12_combout ),
	.datad(\inst|nios2|Add17|auto_generated|result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_dc_potential_hazard_after_st_unfiltered~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~0 .lut_mask = 16'h8241;
defparam \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N22
cycloneive_lcell_comb \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~1 (
	.dataa(\inst|nios2|M_alu_result [7]),
	.datab(\inst|nios2|Add17|auto_generated|result_int[8]~16_combout ),
	.datac(\inst|nios2|M_alu_result [6]),
	.datad(\inst|nios2|Add17|auto_generated|result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_dc_potential_hazard_after_st_unfiltered~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~1 .lut_mask = 16'h9009;
defparam \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N0
cycloneive_lcell_comb \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~5 (
	.dataa(\inst|nios2|M_alu_result [9]),
	.datab(\inst|nios2|Add17|auto_generated|result_int[10]~20_combout ),
	.datac(\inst|nios2|M_alu_result [10]),
	.datad(\inst|nios2|Add17|auto_generated|result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_dc_potential_hazard_after_st_unfiltered~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~5 .lut_mask = 16'h6FF6;
defparam \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N30
cycloneive_lcell_comb \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~6 (
	.dataa(\inst|nios2|M_dc_potential_hazard_after_st_unfiltered~4_combout ),
	.datab(\inst|nios2|M_dc_potential_hazard_after_st_unfiltered~0_combout ),
	.datac(\inst|nios2|M_dc_potential_hazard_after_st_unfiltered~1_combout ),
	.datad(\inst|nios2|M_dc_potential_hazard_after_st_unfiltered~5_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_dc_potential_hazard_after_st_unfiltered~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~6 .lut_mask = 16'h0080;
defparam \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N31
dffeas \inst|nios2|A_dc_potential_hazard_after_st (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_dc_potential_hazard_after_st_unfiltered~6_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_potential_hazard_after_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_potential_hazard_after_st .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_potential_hazard_after_st .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N0
cycloneive_lcell_comb \inst|nios2|A_mem_stall_nxt~1 (
	.dataa(\inst|nios2|A_dc_valid_st_cache_hit~q ),
	.datab(\inst|nios2|A_dc_fill_active~q ),
	.datac(\inst|nios2|A_dc_fill_done~0_combout ),
	.datad(\inst|nios2|A_dc_potential_hazard_after_st~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_mem_stall_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mem_stall_nxt~1 .lut_mask = 16'hEAC0;
defparam \inst|nios2|A_mem_stall_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N4
cycloneive_lcell_comb \inst|nios2|Equal178~0 (
	.dataa(\inst|nios2|E_iw [2]),
	.datab(\inst|nios2|E_iw [4]),
	.datac(\inst|nios2|E_iw [0]),
	.datad(\inst|nios2|E_iw [3]),
	.cin(gnd),
	.combout(\inst|nios2|Equal178~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Equal178~0 .lut_mask = 16'h0040;
defparam \inst|nios2|Equal178~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N5
dffeas \inst|nios2|M_ctrl_dc_nowb_inv (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Equal178~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_ctrl_dc_nowb_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_ctrl_dc_nowb_inv .is_wysiwyg = "true";
defparam \inst|nios2|M_ctrl_dc_nowb_inv .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N17
dffeas \inst|nios2|A_ctrl_dc_nowb_inv (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_ctrl_dc_nowb_inv~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_ctrl_dc_nowb_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_ctrl_dc_nowb_inv .is_wysiwyg = "true";
defparam \inst|nios2|A_ctrl_dc_nowb_inv .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N16
cycloneive_lcell_comb \inst|nios2|A_dc_dcache_management_done_nxt~1 (
	.dataa(\inst|nios2|A_ctrl_dc_addr_wb_inv~q ),
	.datab(gnd),
	.datac(\inst|nios2|A_ctrl_dc_nowb_inv~q ),
	.datad(\inst|nios2|A_dc_hit~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_dcache_management_done_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_dcache_management_done_nxt~1 .lut_mask = 16'hF0FA;
defparam \inst|nios2|A_dc_dcache_management_done_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N2
cycloneive_lcell_comb \inst|nios2|A_dc_dcache_management_done_nxt (
	.dataa(\inst|nios2|A_dc_dcache_management_done_nxt~0_combout ),
	.datab(\inst|nios2|A_dc_dcache_management_done_nxt~1_combout ),
	.datac(\inst|nios2|A_valid~q ),
	.datad(\inst|nios2|A_stall~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_dcache_management_done_nxt~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_dcache_management_done_nxt .lut_mask = 16'h00E0;
defparam \inst|nios2|A_dc_dcache_management_done_nxt .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N3
dffeas \inst|nios2|A_dc_dcache_management_done (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_dcache_management_done_nxt~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_dcache_management_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_dcache_management_done .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_dcache_management_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N2
cycloneive_lcell_comb \inst|nios2|A_mem_stall_nxt~0 (
	.dataa(\inst|nios2|A_dc_rd_data_cnt [3]),
	.datab(\inst|nios2|d_readdatavalid_d1~q ),
	.datac(\inst|nios2|A_ctrl_ld_bypass~q ),
	.datad(\inst|nios2|A_dc_dcache_management_done~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_mem_stall_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mem_stall_nxt~0 .lut_mask = 16'h007F;
defparam \inst|nios2|A_mem_stall_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N16
cycloneive_lcell_comb \inst|nios2|A_mem_stall_nxt~3 (
	.dataa(\inst|nios2|A_mem_stall_nxt~2_combout ),
	.datab(\inst|nios2|A_mem_stall_nxt~1_combout ),
	.datac(\inst|nios2|A_mem_stall~q ),
	.datad(\inst|nios2|A_mem_stall_nxt~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_mem_stall_nxt~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mem_stall_nxt~3 .lut_mask = 16'h1000;
defparam \inst|nios2|A_mem_stall_nxt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N28
cycloneive_lcell_comb \inst|nios2|E_ctrl_ld_st_bypass_or_dcache_management~0 (
	.dataa(\inst|nios2|E_iw [4]),
	.datab(\inst|nios2|E_iw [2]),
	.datac(\inst|nios2|E_iw [1]),
	.datad(\inst|nios2|Add17|auto_generated|result_int[32]~64_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_ctrl_ld_st_bypass_or_dcache_management~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_ctrl_ld_st_bypass_or_dcache_management~0 .lut_mask = 16'hFE22;
defparam \inst|nios2|E_ctrl_ld_st_bypass_or_dcache_management~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N22
cycloneive_lcell_comb \inst|nios2|E_ctrl_ld_st_bypass_or_dcache_management~1 (
	.dataa(\inst|nios2|E_iw [0]),
	.datab(\inst|nios2|E_ctrl_ld_st_bypass_or_dcache_management~0_combout ),
	.datac(\inst|nios2|E_iw [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|E_ctrl_ld_st_bypass_or_dcache_management~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_ctrl_ld_st_bypass_or_dcache_management~1 .lut_mask = 16'hA8A8;
defparam \inst|nios2|E_ctrl_ld_st_bypass_or_dcache_management~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N23
dffeas \inst|nios2|M_ctrl_ld_st_bypass_or_dcache_management (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_ctrl_ld_st_bypass_or_dcache_management~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_ctrl_ld_st_bypass_or_dcache_management~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_ctrl_ld_st_bypass_or_dcache_management .is_wysiwyg = "true";
defparam \inst|nios2|M_ctrl_ld_st_bypass_or_dcache_management .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N28
cycloneive_lcell_comb \inst|nios2|A_mem_stall_nxt~5 (
	.dataa(\inst|nios2|M_valid_from_E~q ),
	.datab(gnd),
	.datac(\inst|nios2|M_dc_want_fill~combout ),
	.datad(\inst|nios2|M_ctrl_ld_st_bypass_or_dcache_management~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_mem_stall_nxt~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mem_stall_nxt~5 .lut_mask = 16'hFAF0;
defparam \inst|nios2|A_mem_stall_nxt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N8
cycloneive_lcell_comb \inst|nios2|A_mem_stall_nxt~6 (
	.dataa(\inst|nios2|A_mem_stall_nxt~4_combout ),
	.datab(\inst|nios2|A_mem_stall_nxt~3_combout ),
	.datac(\inst|nios2|M_dc_potential_hazard_after_st_unfiltered~6_combout ),
	.datad(\inst|nios2|A_mem_stall_nxt~5_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_mem_stall_nxt~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mem_stall_nxt~6 .lut_mask = 16'hEEEC;
defparam \inst|nios2|A_mem_stall_nxt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N9
dffeas \inst|nios2|A_mem_stall (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mem_stall_nxt~6_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mem_stall~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mem_stall .is_wysiwyg = "true";
defparam \inst|nios2|A_mem_stall .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N18
cycloneive_lcell_comb \inst|nios2|always132~0 (
	.dataa(\inst|nios2|M_valid_from_E~q ),
	.datab(\inst|nios2|A_shift_rot_stall~q ),
	.datac(\inst|nios2|A_mem_stall~q ),
	.datad(\inst|nios2|A_mul_stall~q ),
	.cin(gnd),
	.combout(\inst|nios2|always132~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|always132~0 .lut_mask = 16'h0002;
defparam \inst|nios2|always132~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N12
cycloneive_lcell_comb \inst|nios2|A_mul_cnt_nxt[0]~2 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(\inst|nios2|A_mul_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_cnt_nxt[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_cnt_nxt[0]~2 .lut_mask = 16'h0C0C;
defparam \inst|nios2|A_mul_cnt_nxt[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N13
dffeas \inst|nios2|A_mul_cnt[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_cnt_nxt[0]~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_cnt[0] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N28
cycloneive_lcell_comb \inst|nios2|A_mul_cnt_nxt[1]~1 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(\inst|nios2|A_mul_cnt [1]),
	.datad(\inst|nios2|A_mul_cnt [0]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_cnt_nxt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_cnt_nxt[1]~1 .lut_mask = 16'hC00C;
defparam \inst|nios2|A_mul_cnt_nxt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N29
dffeas \inst|nios2|A_mul_cnt[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_cnt_nxt[1]~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_cnt[1] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N16
cycloneive_lcell_comb \inst|nios2|A_mul_cnt_nxt[2]~0 (
	.dataa(\inst|nios2|A_mul_cnt [0]),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(\inst|nios2|A_mul_cnt [2]),
	.datad(\inst|nios2|A_mul_cnt [1]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_cnt_nxt[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_cnt_nxt[2]~0 .lut_mask = 16'hF3B7;
defparam \inst|nios2|A_mul_cnt_nxt[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N17
dffeas \inst|nios2|A_mul_cnt[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_cnt_nxt[2]~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_cnt[2] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N0
cycloneive_lcell_comb \inst|nios2|A_mul_stall_nxt~0 (
	.dataa(\inst|nios2|A_mul_cnt [0]),
	.datab(\inst|nios2|A_mul_cnt [2]),
	.datac(\inst|nios2|A_mul_stall~q ),
	.datad(\inst|nios2|A_mul_cnt [1]),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_stall_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_stall_nxt~0 .lut_mask = 16'hF0D0;
defparam \inst|nios2|A_mul_stall_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N4
cycloneive_lcell_comb \inst|nios2|A_mul_stall_nxt~1 (
	.dataa(\inst|nios2|M_ctrl_mul_lsw~q ),
	.datab(\inst|nios2|always132~0_combout ),
	.datac(\inst|nios2|A_mul_stall~q ),
	.datad(\inst|nios2|A_mul_stall_nxt~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_stall_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_stall_nxt~1 .lut_mask = 16'hFF08;
defparam \inst|nios2|A_mul_stall_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N5
dffeas \inst|nios2|A_mul_stall (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_stall_nxt~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_stall~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_stall .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_stall .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N4
cycloneive_lcell_comb \inst|nios2|M_src1[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|E_src1 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|M_src1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_src1[0]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|M_src1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N5
dffeas \inst|nios2|M_src1[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_src1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_src1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_src1[0] .is_wysiwyg = "true";
defparam \inst|nios2|M_src1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N2
cycloneive_lcell_comb \inst|nios2|A_mul_src1_nxt[0]~0 (
	.dataa(gnd),
	.datab(\inst|nios2|A_mul_stall~q ),
	.datac(\inst|nios2|M_src1 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_mul_src1_nxt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mul_src1_nxt[0]~0 .lut_mask = 16'h3030;
defparam \inst|nios2|A_mul_src1_nxt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y32_N17
dffeas \inst|nios2|A_mul_partial_prod[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|the_KERNEL_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT8 ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_partial_prod [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_partial_prod[8] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_partial_prod[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y30_N17
dffeas \inst|nios2|A_mul_result[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_mul_result[8]~48_combout ),
	.asdata(\inst|nios2|A_mul_partial_prod [8]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|A_mul_stall_d3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_mul_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_mul_result[8] .is_wysiwyg = "true";
defparam \inst|nios2|A_mul_result[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N20
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[8]~46 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[8]~45_combout ),
	.datab(gnd),
	.datac(\inst|nios2|A_mul_result [8]),
	.datad(\inst|nios2|A_ctrl_mul_lsw~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[8]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[8]~46 .lut_mask = 16'hF0AA;
defparam \inst|nios2|A_wr_data_unfiltered[8]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N21
dffeas \inst|nios2|W_wr_data[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_wr_data_unfiltered[8]~46_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_wr_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_wr_data[8] .is_wysiwyg = "true";
defparam \inst|nios2|W_wr_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N0
cycloneive_lcell_comb \inst|nios2|D_src2_reg[8]~23 (
	.dataa(\inst|nios2|D_src2_reg[8]~22_combout ),
	.datab(\inst|nios2|W_wr_data [8]),
	.datac(\inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.datad(\inst|nios2|D_src2_reg[31]~5_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[8]~23 .lut_mask = 16'hD8AA;
defparam \inst|nios2|D_src2_reg[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N16
cycloneive_lcell_comb \inst|nios2|E_src2[8]~8 (
	.dataa(\inst|nios2|D_src2_hazard_E~combout ),
	.datab(\inst|nios2|D_src2_reg[8]~23_combout ),
	.datac(gnd),
	.datad(\inst|nios2|E_alu_result [8]),
	.cin(gnd),
	.combout(\inst|nios2|E_src2[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2[8]~8 .lut_mask = 16'hEE44;
defparam \inst|nios2|E_src2[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N26
cycloneive_lcell_comb \inst|nios2|D_src2_imm[8]~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|D_ctrl_hi_imm16~q ),
	.datad(\inst|nios2|D_iw [14]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_imm[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_imm[8]~8 .lut_mask = 16'h0F00;
defparam \inst|nios2|D_src2_imm[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N17
dffeas \inst|nios2|E_src2[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2[8]~8_combout ),
	.asdata(\inst|nios2|D_src2_imm[8]~8_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2[8] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N14
cycloneive_lcell_comb \inst|nios2|E_logic_result[8]~22 (
	.dataa(\inst|nios2|E_src1 [8]),
	.datab(\inst|nios2|E_src2 [8]),
	.datac(\inst|nios2|E_logic_op [0]),
	.datad(\inst|nios2|E_logic_op [1]),
	.cin(gnd),
	.combout(\inst|nios2|E_logic_result[8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_logic_result[8]~22 .lut_mask = 16'h6E81;
defparam \inst|nios2|E_logic_result[8]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N15
dffeas \inst|nios2|D_br_taken_waddr_partial[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_br_taken_waddr_partial[6]~23_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_br_taken_waddr_partial [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_br_taken_waddr_partial[6] .is_wysiwyg = "true";
defparam \inst|nios2|D_br_taken_waddr_partial[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N13
dffeas \inst|nios2|D_pc_plus_one[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_pc_plus_one[6]~12_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_pc_plus_one [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_pc_plus_one[6] .is_wysiwyg = "true";
defparam \inst|nios2|D_pc_plus_one[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N16
cycloneive_lcell_comb \inst|nios2|D_extra_pc[6]~14 (
	.dataa(\inst|nios2|E_ctrl_br_cond_nxt~1_combout ),
	.datab(\inst|nios2|D_bht_data [1]),
	.datac(\inst|nios2|D_br_taken_waddr_partial [6]),
	.datad(\inst|nios2|D_pc_plus_one [6]),
	.cin(gnd),
	.combout(\inst|nios2|D_extra_pc[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_extra_pc[6]~14 .lut_mask = 16'hF780;
defparam \inst|nios2|D_extra_pc[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N17
dffeas \inst|nios2|E_extra_pc[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_extra_pc[6]~14_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_extra_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_extra_pc[6] .is_wysiwyg = "true";
defparam \inst|nios2|E_extra_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N2
cycloneive_lcell_comb \inst|nios2|E_alu_result[8]~15 (
	.dataa(\inst|nios2|E_ctrl_retaddr~q ),
	.datab(\inst|nios2|E_ctrl_logic~q ),
	.datac(\inst|nios2|E_logic_result[8]~22_combout ),
	.datad(\inst|nios2|E_extra_pc [6]),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[8]~15 .lut_mask = 16'hEAC0;
defparam \inst|nios2|E_alu_result[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N2
cycloneive_lcell_comb \inst|nios2|E_alu_result[8] (
	.dataa(\inst|nios2|Add17|auto_generated|result_int[9]~18_combout ),
	.datab(gnd),
	.datac(\inst|nios2|E_alu_result~0_combout ),
	.datad(\inst|nios2|E_alu_result[8]~15_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result [8]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[8] .lut_mask = 16'hFF0A;
defparam \inst|nios2|E_alu_result[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N30
cycloneive_lcell_comb \inst|nios2|D_src1_reg[8]~26 (
	.dataa(\inst|nios2|D_src1_reg[8]~25_combout ),
	.datab(\inst|nios2|E_regnum_a_cmp_D~q ),
	.datac(\inst|nios2|D_ctrl_a_not_src~q ),
	.datad(\inst|nios2|E_alu_result [8]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[8]~26 .lut_mask = 16'hAEA2;
defparam \inst|nios2|D_src1_reg[8]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N31
dffeas \inst|nios2|E_src1[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src1_reg[8]~26_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src1[8] .is_wysiwyg = "true";
defparam \inst|nios2|E_src1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N6
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[12]~24 (
	.dataa(\inst|nios2|E_src1 [11]),
	.datab(\inst|nios2|Add17|auto_generated|_~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add17|auto_generated|result_int[11]~23 ),
	.combout(\inst|nios2|Add17|auto_generated|result_int[12]~24_combout ),
	.cout(\inst|nios2|Add17|auto_generated|result_int[12]~25 ));
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[12]~24 .lut_mask = 16'h698E;
defparam \inst|nios2|Add17|auto_generated|result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N8
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|result_int[13]~26 (
	.dataa(\inst|nios2|Add17|auto_generated|_~16_combout ),
	.datab(\inst|nios2|E_src1 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|Add17|auto_generated|result_int[12]~25 ),
	.combout(\inst|nios2|Add17|auto_generated|result_int[13]~26_combout ),
	.cout(\inst|nios2|Add17|auto_generated|result_int[13]~27 ));
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|result_int[13]~26 .lut_mask = 16'h9617;
defparam \inst|nios2|Add17|auto_generated|result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N26
cycloneive_lcell_comb \inst|nios2|E_logic_result[14]~3 (
	.dataa(\inst|nios2|E_src1 [14]),
	.datab(\inst|nios2|E_logic_op [1]),
	.datac(\inst|nios2|E_logic_op [0]),
	.datad(\inst|nios2|E_src2 [14]),
	.cin(gnd),
	.combout(\inst|nios2|E_logic_result[14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_logic_result[14]~3 .lut_mask = 16'h6C89;
defparam \inst|nios2|E_logic_result[14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N24
cycloneive_lcell_comb \inst|nios2|F_pc_plus_one[12]~24 (
	.dataa(gnd),
	.datab(\inst|nios2|F_pc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|F_pc_plus_one[11]~23 ),
	.combout(\inst|nios2|F_pc_plus_one[12]~24_combout ),
	.cout(\inst|nios2|F_pc_plus_one[12]~25 ));
// synopsys translate_off
defparam \inst|nios2|F_pc_plus_one[12]~24 .lut_mask = 16'hC30C;
defparam \inst|nios2|F_pc_plus_one[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y26_N25
dffeas \inst|nios2|D_pc_plus_one[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_pc_plus_one[12]~24_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_pc_plus_one [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_pc_plus_one[12] .is_wysiwyg = "true";
defparam \inst|nios2|D_pc_plus_one[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N22
cycloneive_lcell_comb \inst|nios2|D_extra_pc[12]~3 (
	.dataa(\inst|nios2|D_bht_data [1]),
	.datab(\inst|nios2|Add1~6_combout ),
	.datac(\inst|nios2|E_ctrl_br_cond_nxt~1_combout ),
	.datad(\inst|nios2|D_pc_plus_one [12]),
	.cin(gnd),
	.combout(\inst|nios2|D_extra_pc[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_extra_pc[12]~3 .lut_mask = 16'hDF80;
defparam \inst|nios2|D_extra_pc[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N23
dffeas \inst|nios2|E_extra_pc[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_extra_pc[12]~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_extra_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_extra_pc[12] .is_wysiwyg = "true";
defparam \inst|nios2|E_extra_pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N12
cycloneive_lcell_comb \inst|nios2|E_alu_result[14]~4 (
	.dataa(\inst|nios2|E_ctrl_logic~q ),
	.datab(\inst|nios2|E_ctrl_retaddr~q ),
	.datac(\inst|nios2|E_logic_result[14]~3_combout ),
	.datad(\inst|nios2|E_extra_pc [12]),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[14]~4 .lut_mask = 16'hECA0;
defparam \inst|nios2|E_alu_result[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N22
cycloneive_lcell_comb \inst|nios2|E_alu_result[14] (
	.dataa(\inst|nios2|E_alu_result~0_combout ),
	.datab(gnd),
	.datac(\inst|nios2|Add17|auto_generated|result_int[15]~30_combout ),
	.datad(\inst|nios2|E_alu_result[14]~4_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result [14]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[14] .lut_mask = 16'hFF50;
defparam \inst|nios2|E_alu_result[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N23
dffeas \inst|nios2|M_alu_result[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_alu_result [14]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_alu_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_alu_result[14] .is_wysiwyg = "true";
defparam \inst|nios2|M_alu_result[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N26
cycloneive_lcell_comb \inst|nios2|D_src1_reg[14]~42 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[14]~65_combout ),
	.datab(\inst|nios2|M_alu_result [14]),
	.datac(\inst|nios2|E_src1[11]~1_combout ),
	.datad(\inst|nios2|E_src1[11]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[14]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[14]~42 .lut_mask = 16'hFC0A;
defparam \inst|nios2|D_src1_reg[14]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N4
cycloneive_lcell_comb \inst|nios2|D_src1_reg[14]~43 (
	.dataa(\inst|nios2|W_wr_data [14]),
	.datab(\inst|nios2|E_src1[11]~1_combout ),
	.datac(\inst|nios2|D_src1_reg[14]~42_combout ),
	.datad(\inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[14]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[14]~43 .lut_mask = 16'hBCB0;
defparam \inst|nios2|D_src1_reg[14]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N16
cycloneive_lcell_comb \inst|nios2|D_src1_reg[14]~44 (
	.dataa(\inst|nios2|E_alu_result [14]),
	.datab(\inst|nios2|D_src1_reg[14]~43_combout ),
	.datac(\inst|nios2|D_ctrl_a_not_src~q ),
	.datad(\inst|nios2|E_regnum_a_cmp_D~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[14]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[14]~44 .lut_mask = 16'hCACC;
defparam \inst|nios2|D_src1_reg[14]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N17
dffeas \inst|nios2|E_src1[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src1_reg[14]~44_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src1[14] .is_wysiwyg = "true";
defparam \inst|nios2|E_src1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N12
cycloneive_lcell_comb \inst|nios2|F_pc_nxt~10 (
	.dataa(\inst|nios2|F_pc_nxt~9_combout ),
	.datab(\inst|nios2|F_pc_plus_one[12]~24_combout ),
	.datac(\inst|nios2|F_pc[10]~0_combout ),
	.datad(\inst|nios2|Add1~6_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_pc_nxt~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_pc_nxt~10 .lut_mask = 16'hADA8;
defparam \inst|nios2|F_pc_nxt~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N28
cycloneive_lcell_comb \inst|nios2|F_pc_nxt~11 (
	.dataa(\inst|nios2|E_valid_jmp_indirect~q ),
	.datab(\inst|nios2|E_src1 [14]),
	.datac(gnd),
	.datad(\inst|nios2|F_pc_nxt~10_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_pc_nxt~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_pc_nxt~11 .lut_mask = 16'hDD88;
defparam \inst|nios2|F_pc_nxt~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N0
cycloneive_lcell_comb \inst|nios2|D_ctrl_exception~0 (
	.dataa(gnd),
	.datab(\inst|nios2|D_iw [12]),
	.datac(\inst|nios2|D_iw [15]),
	.datad(\inst|nios2|D_iw [14]),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_exception~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_exception~0 .lut_mask = 16'h0C30;
defparam \inst|nios2|D_ctrl_exception~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N2
cycloneive_lcell_comb \inst|nios2|D_ctrl_exception~2 (
	.dataa(\inst|nios2|D_ctrl_exception~1_combout ),
	.datab(\inst|nios2|D_iw [13]),
	.datac(\inst|nios2|Equal171~1_combout ),
	.datad(\inst|nios2|D_ctrl_exception~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_exception~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_exception~2 .lut_mask = 16'h0080;
defparam \inst|nios2|D_ctrl_exception~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N3
dffeas \inst|nios2|E_ctrl_exception (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_ctrl_exception~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_ctrl_exception~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_ctrl_exception .is_wysiwyg = "true";
defparam \inst|nios2|E_ctrl_exception .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N24
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr_nxt[12]~10 (
	.dataa(\inst|nios2|E_ctrl_crst~q ),
	.datab(\inst|nios2|E_ctrl_exception~q ),
	.datac(\inst|nios2|E_extra_pc [12]),
	.datad(\inst|nios2|E_ctrl_break~q ),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr_nxt[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr_nxt[12]~10 .lut_mask = 16'h0010;
defparam \inst|nios2|M_pipe_flush_waddr_nxt[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N16
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr[12]~12 (
	.dataa(\inst|nios2|E_ctrl_jmp_indirect~q ),
	.datab(\inst|nios2|E_src1 [14]),
	.datac(gnd),
	.datad(\inst|nios2|M_pipe_flush_waddr_nxt[12]~10_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr[12]~12 .lut_mask = 16'hDD88;
defparam \inst|nios2|M_pipe_flush_waddr[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N26
cycloneive_lcell_comb \inst|nios2|E_pc[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|D_pc [12]),
	.cin(gnd),
	.combout(\inst|nios2|E_pc[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_pc[12]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|E_pc[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N27
dffeas \inst|nios2|E_pc[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_pc[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_pc[12] .is_wysiwyg = "true";
defparam \inst|nios2|E_pc[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N17
dffeas \inst|nios2|M_pipe_flush_waddr[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_pipe_flush_waddr[12]~12_combout ),
	.asdata(\inst|nios2|E_pc [12]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|E_hbreak_req~combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_pipe_flush_waddr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr[12] .is_wysiwyg = "true";
defparam \inst|nios2|M_pipe_flush_waddr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N29
dffeas \inst|nios2|F_pc[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_pc_nxt~11_combout ),
	.asdata(\inst|nios2|M_pipe_flush_waddr [12]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|M_pipe_flush~q ),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|F_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|F_pc[12] .is_wysiwyg = "true";
defparam \inst|nios2|F_pc[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N27
dffeas \inst|nios2|D_pc_plus_one[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_pc_plus_one[13]~26_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_pc_plus_one [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_pc_plus_one[13] .is_wysiwyg = "true";
defparam \inst|nios2|D_pc_plus_one[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N12
cycloneive_lcell_comb \inst|nios2|F_pc_nxt~12 (
	.dataa(\inst|nios2|F_pc[10]~0_combout ),
	.datab(\inst|nios2|F_pc[10]~1_combout ),
	.datac(\inst|nios2|D_pc [13]),
	.datad(\inst|nios2|Add1~8_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_pc_nxt~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_pc_nxt~12 .lut_mask = 16'hB9A8;
defparam \inst|nios2|F_pc_nxt~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N28
cycloneive_lcell_comb \inst|nios2|F_pc_nxt~13 (
	.dataa(\inst|nios2|F_pc[10]~1_combout ),
	.datab(\inst|nios2|F_pc_nxt~12_combout ),
	.datac(\inst|nios2|D_iw [19]),
	.datad(\inst|nios2|F_pc_plus_one[13]~26_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_pc_nxt~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_pc_nxt~13 .lut_mask = 16'hE6C4;
defparam \inst|nios2|F_pc_nxt~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N24
cycloneive_lcell_comb \inst|nios2|F_pc_nxt~14 (
	.dataa(\inst|nios2|E_src1 [15]),
	.datab(\inst|nios2|E_valid_jmp_indirect~q ),
	.datac(gnd),
	.datad(\inst|nios2|F_pc_nxt~13_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_pc_nxt~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_pc_nxt~14 .lut_mask = 16'hBB88;
defparam \inst|nios2|F_pc_nxt~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N6
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr_nxt[13]~11 (
	.dataa(\inst|nios2|E_extra_pc [13]),
	.datab(\inst|nios2|E_ctrl_break~q ),
	.datac(\inst|nios2|E_ctrl_exception~q ),
	.datad(\inst|nios2|E_ctrl_crst~q ),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr_nxt[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr_nxt[13]~11 .lut_mask = 16'h0002;
defparam \inst|nios2|M_pipe_flush_waddr_nxt[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N22
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr[13]~13 (
	.dataa(\inst|nios2|E_src1 [15]),
	.datab(\inst|nios2|E_ctrl_jmp_indirect~q ),
	.datac(gnd),
	.datad(\inst|nios2|M_pipe_flush_waddr_nxt[13]~11_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr[13]~13 .lut_mask = 16'hBB88;
defparam \inst|nios2|M_pipe_flush_waddr[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N8
cycloneive_lcell_comb \inst|nios2|E_pc[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|D_pc [13]),
	.cin(gnd),
	.combout(\inst|nios2|E_pc[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_pc[13]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|E_pc[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N9
dffeas \inst|nios2|E_pc[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_pc[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_pc[13] .is_wysiwyg = "true";
defparam \inst|nios2|E_pc[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N23
dffeas \inst|nios2|M_pipe_flush_waddr[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_pipe_flush_waddr[13]~13_combout ),
	.asdata(\inst|nios2|E_pc [13]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|E_hbreak_req~combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_pipe_flush_waddr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr[13] .is_wysiwyg = "true";
defparam \inst|nios2|M_pipe_flush_waddr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N25
dffeas \inst|nios2|F_pc[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_pc_nxt~14_combout ),
	.asdata(\inst|nios2|M_pipe_flush_waddr [13]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|M_pipe_flush~q ),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|F_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|F_pc[13] .is_wysiwyg = "true";
defparam \inst|nios2|F_pc[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y28_N13
dffeas \inst|nios2|D_pc[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|F_pc [13]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_pc[13] .is_wysiwyg = "true";
defparam \inst|nios2|D_pc[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y27_N13
dffeas \inst|nios2|ic_fill_tag[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|D_pc [13]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|D_ic_fill_starting~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_tag [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_tag[3] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_tag[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N18
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|src_data[51] (
// Equation(s):
// \inst|cmd_xbar_mux_001|src_data [51] = (\inst|cmd_xbar_mux_001|saved_grant [1] & ((\inst|nios2|d_address_tag_field [4]) # ((\inst|cmd_xbar_mux_001|saved_grant [0] & \inst|nios2|ic_fill_tag [3])))) # (!\inst|cmd_xbar_mux_001|saved_grant [1] & 
// (((\inst|cmd_xbar_mux_001|saved_grant [0] & \inst|nios2|ic_fill_tag [3]))))

	.dataa(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datab(\inst|nios2|d_address_tag_field [4]),
	.datac(\inst|cmd_xbar_mux_001|saved_grant [0]),
	.datad(\inst|nios2|ic_fill_tag [3]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|src_data [51]),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|src_data[51] .lut_mask = 16'hF888;
defparam \inst|cmd_xbar_mux_001|src_data[51] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N19
dffeas \inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cmd_xbar_mux_001|src_data [51]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y29_N0
cycloneive_ram_block \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4 (
	.portawe(\inst|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|cmd_xbar_mux_001|src_payload~4_combout }),
	.portaaddr({\inst|cmd_xbar_mux_001|src_data [50],\inst|cmd_xbar_mux_001|src_data [49],\inst|cmd_xbar_mux_001|src_data [48],\inst|cmd_xbar_mux_001|src_data [47],\inst|cmd_xbar_mux_001|src_data [46],\inst|cmd_xbar_mux_001|src_data [45],\inst|cmd_xbar_mux_001|src_data [44],\inst|cmd_xbar_mux_001|src_data [43],
\inst|cmd_xbar_mux_001|src_data [42],\inst|cmd_xbar_mux_001|src_data [41],\inst|cmd_xbar_mux_001|src_data [40],\inst|cmd_xbar_mux_001|src_data [39],\inst|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\inst|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4 .init_file = "KERNEL_onchip_memory.hex";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4 .logical_ram_name = "KERNEL:inst|KERNEL_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4sc1:auto_generated|ALTSYNCRAM";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_enable_mask_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_size = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 10240;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N0
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[4]~4 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[4]~4_combout  = (\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a36 )) # (!\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0] 
// & ((\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4~portadataout )))

	.dataa(gnd),
	.datab(\inst|onchip_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a36 ),
	.datad(\inst|onchip_memory|the_altsyncram|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[4]~4 .lut_mask = 16'hF3C0;
defparam \inst|rsp_xbar_mux|src_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N24
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[4]~46 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[4]~46_combout  = (\inst|nios2_jtag_debug_module_translator|av_readdata_pre [4] & ((\inst|rsp_xbar_demux|src0_valid~combout ) # ((\inst|rsp_xbar_demux_001|src0_valid~combout  & \inst|rsp_xbar_mux|src_data[4]~4_combout )))) # 
// (!\inst|nios2_jtag_debug_module_translator|av_readdata_pre [4] & (((\inst|rsp_xbar_demux_001|src0_valid~combout  & \inst|rsp_xbar_mux|src_data[4]~4_combout ))))

	.dataa(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [4]),
	.datab(\inst|rsp_xbar_demux|src0_valid~combout ),
	.datac(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.datad(\inst|rsp_xbar_mux|src_data[4]~4_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[4]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[4]~46 .lut_mask = 16'hF888;
defparam \inst|rsp_xbar_mux|src_data[4]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N25
dffeas \inst|nios2|i_readdata_d1[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux|src_data[4]~46_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_readdata_d1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_readdata_d1[4] .is_wysiwyg = "true";
defparam \inst|nios2|i_readdata_d1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N8
cycloneive_lcell_comb \inst|nios2|D_br_taken_waddr_partial[3]~17 (
	.dataa(\inst|nios2|F_pc_plus_one[3]~6_combout ),
	.datab(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|D_br_taken_waddr_partial[2]~16 ),
	.combout(\inst|nios2|D_br_taken_waddr_partial[3]~17_combout ),
	.cout(\inst|nios2|D_br_taken_waddr_partial[3]~18 ));
// synopsys translate_off
defparam \inst|nios2|D_br_taken_waddr_partial[3]~17 .lut_mask = 16'h9617;
defparam \inst|nios2|D_br_taken_waddr_partial[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N10
cycloneive_lcell_comb \inst|nios2|D_br_taken_waddr_partial[4]~19 (
	.dataa(\inst|nios2|F_pc_plus_one[4]~8_combout ),
	.datab(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|nios2|D_br_taken_waddr_partial[3]~18 ),
	.combout(\inst|nios2|D_br_taken_waddr_partial[4]~19_combout ),
	.cout(\inst|nios2|D_br_taken_waddr_partial[4]~20 ));
// synopsys translate_off
defparam \inst|nios2|D_br_taken_waddr_partial[4]~19 .lut_mask = 16'h698E;
defparam \inst|nios2|D_br_taken_waddr_partial[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y28_N13
dffeas \inst|nios2|D_br_taken_waddr_partial[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_br_taken_waddr_partial[5]~21_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_br_taken_waddr_partial [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_br_taken_waddr_partial[5] .is_wysiwyg = "true";
defparam \inst|nios2|D_br_taken_waddr_partial[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N11
dffeas \inst|nios2|D_pc_plus_one[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_pc_plus_one[5]~10_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_pc_plus_one [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_pc_plus_one[5] .is_wysiwyg = "true";
defparam \inst|nios2|D_pc_plus_one[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N14
cycloneive_lcell_comb \inst|nios2|D_extra_pc[5]~13 (
	.dataa(\inst|nios2|D_bht_data [1]),
	.datab(\inst|nios2|D_br_taken_waddr_partial [5]),
	.datac(\inst|nios2|E_ctrl_br_cond_nxt~1_combout ),
	.datad(\inst|nios2|D_pc_plus_one [5]),
	.cin(gnd),
	.combout(\inst|nios2|D_extra_pc[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_extra_pc[5]~13 .lut_mask = 16'hDF80;
defparam \inst|nios2|D_extra_pc[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N15
dffeas \inst|nios2|E_extra_pc[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_extra_pc[5]~13_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_extra_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_extra_pc[5] .is_wysiwyg = "true";
defparam \inst|nios2|E_extra_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N12
cycloneive_lcell_comb \inst|nios2|E_logic_result[7]~25 (
	.dataa(\inst|nios2|E_src2 [7]),
	.datab(\inst|nios2|E_logic_op [0]),
	.datac(\inst|nios2|E_src1 [7]),
	.datad(\inst|nios2|E_logic_op [1]),
	.cin(gnd),
	.combout(\inst|nios2|E_logic_result[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_logic_result[7]~25 .lut_mask = 16'h7A81;
defparam \inst|nios2|E_logic_result[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N4
cycloneive_lcell_comb \inst|nios2|E_alu_result[7]~14 (
	.dataa(\inst|nios2|E_ctrl_logic~q ),
	.datab(\inst|nios2|E_ctrl_retaddr~q ),
	.datac(\inst|nios2|E_extra_pc [5]),
	.datad(\inst|nios2|E_logic_result[7]~25_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[7]~14 .lut_mask = 16'hEAC0;
defparam \inst|nios2|E_alu_result[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N10
cycloneive_lcell_comb \inst|nios2|E_alu_result[7] (
	.dataa(\inst|nios2|E_alu_result~0_combout ),
	.datab(gnd),
	.datac(\inst|nios2|E_alu_result[7]~14_combout ),
	.datad(\inst|nios2|Add17|auto_generated|result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result [7]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[7] .lut_mask = 16'hF5F0;
defparam \inst|nios2|E_alu_result[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N11
dffeas \inst|nios2|M_alu_result[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_alu_result [7]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_alu_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_alu_result[7] .is_wysiwyg = "true";
defparam \inst|nios2|M_alu_result[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N22
cycloneive_lcell_comb \inst|nios2|dc_tag_wr_port_addr[2]~3 (
	.dataa(gnd),
	.datab(\inst|nios2|M_alu_result [7]),
	.datac(\inst|nios2|A_mem_baddr [7]),
	.datad(\inst|nios2|dc_tag_wr_port_addr~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_tag_wr_port_addr[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_tag_wr_port_addr[2]~3 .lut_mask = 16'hCCF0;
defparam \inst|nios2|dc_tag_wr_port_addr[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N28
cycloneive_lcell_comb \inst|nios2|A_dc_actual_tag[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_actual_tag[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_actual_tag[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_actual_tag[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N29
dffeas \inst|nios2|A_dc_actual_tag[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_actual_tag[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_actual_tag [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_actual_tag[0] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_actual_tag[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N22
cycloneive_lcell_comb \inst|nios2|A_dc_wb_tag[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|A_dc_actual_tag [0]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_wb_tag[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_tag[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_wb_tag[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N23
dffeas \inst|nios2|A_dc_wb_tag[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_wb_tag[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_wb_tag [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_tag[0] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_wb_tag[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N11
dffeas \inst|nios2|d_address_tag_field[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_address_tag_field[0]~6_combout ),
	.asdata(\inst|nios2|A_dc_wb_tag [0]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_wr_want_dmaster~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_address_tag_field [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_address_tag_field[0] .is_wysiwyg = "true";
defparam \inst|nios2|d_address_tag_field[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N8
cycloneive_lcell_comb \inst|addr_router_001|Equal1~1 (
// Equation(s):
// \inst|addr_router_001|Equal1~1_combout  = (\inst|nios2|d_address_tag_field [1]) # (!\inst|nios2|d_address_tag_field [0])

	.dataa(gnd),
	.datab(\inst|nios2|d_address_tag_field [1]),
	.datac(gnd),
	.datad(\inst|nios2|d_address_tag_field [0]),
	.cin(gnd),
	.combout(\inst|addr_router_001|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|addr_router_001|Equal1~1 .lut_mask = 16'hCCFF;
defparam \inst|addr_router_001|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N24
cycloneive_lcell_comb \inst|cmd_xbar_demux_001|sink_ready~2 (
// Equation(s):
// \inst|cmd_xbar_demux_001|sink_ready~2_combout  = (!\inst|nios2|d_address_tag_field [2] & (\inst|addr_router_001|Equal1~0_combout  & (!\inst|addr_router_001|Equal1~1_combout  & \inst|cmd_xbar_mux|saved_grant [1])))

	.dataa(\inst|nios2|d_address_tag_field [2]),
	.datab(\inst|addr_router_001|Equal1~0_combout ),
	.datac(\inst|addr_router_001|Equal1~1_combout ),
	.datad(\inst|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_demux_001|sink_ready~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_demux_001|sink_ready~2 .lut_mask = 16'h0400;
defparam \inst|cmd_xbar_demux_001|sink_ready~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N24
cycloneive_lcell_comb \inst|limiter_001|nonposted_cmd_accepted~2 (
// Equation(s):
// \inst|limiter_001|nonposted_cmd_accepted~2_combout  = (\inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~0_combout  & (!\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q  & \inst|cmd_xbar_demux_001|sink_ready~2_combout )))

	.dataa(\inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~0_combout ),
	.datab(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datad(\inst|cmd_xbar_demux_001|sink_ready~2_combout ),
	.cin(gnd),
	.combout(\inst|limiter_001|nonposted_cmd_accepted~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|limiter_001|nonposted_cmd_accepted~2 .lut_mask = 16'h2000;
defparam \inst|limiter_001|nonposted_cmd_accepted~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N8
cycloneive_lcell_comb \inst|limiter_001|nonposted_cmd_accepted~4 (
// Equation(s):
// \inst|limiter_001|nonposted_cmd_accepted~4_combout  = (\inst|limiter_001|suppress~0_combout  & (!\inst|limiter_001|suppress~1_combout  & ((\inst|limiter_001|nonposted_cmd_accepted~3_combout ) # (\inst|limiter_001|nonposted_cmd_accepted~2_combout )))) # 
// (!\inst|limiter_001|suppress~0_combout  & (((\inst|limiter_001|nonposted_cmd_accepted~3_combout ) # (\inst|limiter_001|nonposted_cmd_accepted~2_combout ))))

	.dataa(\inst|limiter_001|suppress~0_combout ),
	.datab(\inst|limiter_001|suppress~1_combout ),
	.datac(\inst|limiter_001|nonposted_cmd_accepted~3_combout ),
	.datad(\inst|limiter_001|nonposted_cmd_accepted~2_combout ),
	.cin(gnd),
	.combout(\inst|limiter_001|nonposted_cmd_accepted~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|limiter_001|nonposted_cmd_accepted~4 .lut_mask = 16'h7770;
defparam \inst|limiter_001|nonposted_cmd_accepted~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N10
cycloneive_lcell_comb \inst|nios2|d_address_offset_field_nxt[0]~1 (
	.dataa(\inst|nios2|A_dc_fill_starting~0_combout ),
	.datab(\inst|jtag_uart_0|av_waitrequest~0_combout ),
	.datac(\inst|limiter_001|nonposted_cmd_accepted~4_combout ),
	.datad(\inst|nios2|A_dc_wb_wr_starting~combout ),
	.cin(gnd),
	.combout(\inst|nios2|d_address_offset_field_nxt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_address_offset_field_nxt[0]~1 .lut_mask = 16'h0015;
defparam \inst|nios2|d_address_offset_field_nxt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N4
cycloneive_lcell_comb \inst|nios2|d_address_offset_field_nxt[2]~6 (
	.dataa(\inst|nios2|d_address_offset_field_nxt[2]~5_combout ),
	.datab(\inst|nios2|av_addr_accepted~0_combout ),
	.datac(\inst|nios2|Add14~0_combout ),
	.datad(\inst|nios2|d_address_offset_field_nxt[0]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|d_address_offset_field_nxt[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_address_offset_field_nxt[2]~6 .lut_mask = 16'hEAC0;
defparam \inst|nios2|d_address_offset_field_nxt[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N4
cycloneive_lcell_comb \inst|nios2|d_address_offset_field[0]~3 (
	.dataa(\inst|nios2|A_dc_fill_active~q ),
	.datab(\inst|nios2|d_read~q ),
	.datac(\inst|nios2|A_dc_wb_wr_active~q ),
	.datad(\inst|nios2|A_dc_wb_rd_data_first~q ),
	.cin(gnd),
	.combout(\inst|nios2|d_address_offset_field[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_address_offset_field[0]~3 .lut_mask = 16'hC8FA;
defparam \inst|nios2|d_address_offset_field[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N12
cycloneive_lcell_comb \inst|nios2|d_address_offset_field[0]~2 (
	.dataa(\inst|limiter_001|nonposted_cmd_accepted~4_combout ),
	.datab(\inst|nios2|d_address_offset_field[0]~3_combout ),
	.datac(\inst|jtag_uart_0|av_waitrequest~0_combout ),
	.datad(\inst|nios2|A_dc_fill_starting~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|d_address_offset_field[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_address_offset_field[0]~2 .lut_mask = 16'hFFB3;
defparam \inst|nios2|d_address_offset_field[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N5
dffeas \inst|nios2|d_address_offset_field[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_address_offset_field_nxt[2]~6_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|d_address_offset_field[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_address_offset_field [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_address_offset_field[2] .is_wysiwyg = "true";
defparam \inst|nios2|d_address_offset_field[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N24
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_data[40] (
// Equation(s):
// \inst|cmd_xbar_mux|src_data [40] = (\inst|cmd_xbar_mux|saved_grant [1] & ((\inst|nios2|d_address_offset_field [2]) # ((\inst|nios2|ic_fill_ap_offset [2] & \inst|cmd_xbar_mux|saved_grant [0])))) # (!\inst|cmd_xbar_mux|saved_grant [1] & 
// (\inst|nios2|ic_fill_ap_offset [2] & ((\inst|cmd_xbar_mux|saved_grant [0]))))

	.dataa(\inst|cmd_xbar_mux|saved_grant [1]),
	.datab(\inst|nios2|ic_fill_ap_offset [2]),
	.datac(\inst|nios2|d_address_offset_field [2]),
	.datad(\inst|cmd_xbar_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_data [40]),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_data[40] .lut_mask = 16'hECA0;
defparam \inst|cmd_xbar_mux|src_data[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N22
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[17]~14 (
	.dataa(\inst|cmd_xbar_mux|src_data [46]),
	.datab(gnd),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[17]~14 .lut_mask = 16'hFA50;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N23
dffeas \inst|nios2_jtag_debug_module_translator|av_readdata_pre[17] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[17]~14_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N14
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[17]~63 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[17]~63_combout  = (\inst|rsp_xbar_demux|src0_valid~combout  & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre [17]) # ((\inst|rsp_xbar_demux_001|src0_valid~combout  & \inst|rsp_xbar_mux|src_data[17]~17_combout )))) # 
// (!\inst|rsp_xbar_demux|src0_valid~combout  & (\inst|rsp_xbar_demux_001|src0_valid~combout  & ((\inst|rsp_xbar_mux|src_data[17]~17_combout ))))

	.dataa(\inst|rsp_xbar_demux|src0_valid~combout ),
	.datab(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.datac(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [17]),
	.datad(\inst|rsp_xbar_mux|src_data[17]~17_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[17]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[17]~63 .lut_mask = 16'hECA0;
defparam \inst|rsp_xbar_mux|src_data[17]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N15
dffeas \inst|nios2|i_readdata_d1[17] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux|src_data[17]~63_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_readdata_d1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_readdata_d1[17] .is_wysiwyg = "true";
defparam \inst|nios2|i_readdata_d1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N22
cycloneive_lcell_comb \inst|nios2|F_iw[19]~26 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [19]),
	.datad(\inst|nios2|F_iw[12]~7_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_iw[19]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw[19]~26 .lut_mask = 16'hF0FF;
defparam \inst|nios2|F_iw[19]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N23
dffeas \inst|nios2|D_iw[19] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_iw[19]~26_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_iw [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_iw[19] .is_wysiwyg = "true";
defparam \inst|nios2|D_iw[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N8
cycloneive_lcell_comb \inst|nios2|D_dst_regnum[2]~5 (
	.dataa(\inst|nios2|D_iw [24]),
	.datab(\inst|nios2|D_iw [19]),
	.datac(\inst|nios2|D_ctrl_b_is_dst~q ),
	.datad(\inst|nios2|D_dst_regnum[4]~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_dst_regnum[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_dst_regnum[2]~5 .lut_mask = 16'hACFF;
defparam \inst|nios2|D_dst_regnum[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N9
dffeas \inst|nios2|E_dst_regnum[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_dst_regnum[2]~5_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_dst_regnum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_dst_regnum[2] .is_wysiwyg = "true";
defparam \inst|nios2|E_dst_regnum[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y26_N31
dffeas \inst|nios2|M_dst_regnum[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_dst_regnum [2]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_dst_regnum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_dst_regnum[2] .is_wysiwyg = "true";
defparam \inst|nios2|M_dst_regnum[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y26_N19
dffeas \inst|nios2|A_dst_regnum_from_M[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_dst_regnum [2]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dst_regnum_from_M [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dst_regnum_from_M[2] .is_wysiwyg = "true";
defparam \inst|nios2|A_dst_regnum_from_M[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N6
cycloneive_lcell_comb \inst|nios2|D_src2_reg[6]~21 (
	.dataa(\inst|nios2|D_src2_reg[6]~20_combout ),
	.datab(\inst|nios2|D_src2_reg[31]~5_combout ),
	.datac(\inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datad(\inst|nios2|W_wr_data [6]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[6]~21 .lut_mask = 16'hEA62;
defparam \inst|nios2|D_src2_reg[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N0
cycloneive_lcell_comb \inst|nios2|E_src2[6]~6 (
	.dataa(\inst|nios2|D_src2_hazard_E~combout ),
	.datab(\inst|nios2|E_alu_result [6]),
	.datac(gnd),
	.datad(\inst|nios2|D_src2_reg[6]~21_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_src2[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2[6]~6 .lut_mask = 16'hDD88;
defparam \inst|nios2|E_src2[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N24
cycloneive_lcell_comb \inst|nios2|D_src2_imm[6]~7 (
	.dataa(\inst|nios2|D_ctrl_hi_imm16~q ),
	.datab(gnd),
	.datac(\inst|nios2|D_iw [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_imm[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_imm[6]~7 .lut_mask = 16'h5050;
defparam \inst|nios2|D_src2_imm[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N1
dffeas \inst|nios2|E_src2[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2[6]~6_combout ),
	.asdata(\inst|nios2|D_src2_imm[6]~7_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2[6] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N6
cycloneive_lcell_comb \inst|nios2|E_logic_result[6]~26 (
	.dataa(\inst|nios2|E_logic_op [1]),
	.datab(\inst|nios2|E_src2 [6]),
	.datac(\inst|nios2|E_logic_op [0]),
	.datad(\inst|nios2|E_src1 [6]),
	.cin(gnd),
	.combout(\inst|nios2|E_logic_result[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_logic_result[6]~26 .lut_mask = 16'h6A89;
defparam \inst|nios2|E_logic_result[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N8
cycloneive_lcell_comb \inst|nios2|E_alu_result[6] (
	.dataa(\inst|nios2|E_alu_result[6]~13_combout ),
	.datab(gnd),
	.datac(\inst|nios2|E_ctrl_logic~q ),
	.datad(\inst|nios2|E_logic_result[6]~26_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result [6]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[6] .lut_mask = 16'hFAAA;
defparam \inst|nios2|E_alu_result[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N9
dffeas \inst|nios2|M_alu_result[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_alu_result [6]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_alu_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_alu_result[6] .is_wysiwyg = "true";
defparam \inst|nios2|M_alu_result[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N20
cycloneive_lcell_comb \inst|nios2|dc_tag_wr_port_addr[1]~2 (
	.dataa(gnd),
	.datab(\inst|nios2|M_alu_result [6]),
	.datac(\inst|nios2|A_mem_baddr [6]),
	.datad(\inst|nios2|dc_tag_wr_port_addr~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_tag_wr_port_addr[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_tag_wr_port_addr[1]~2 .lut_mask = 16'hCCF0;
defparam \inst|nios2|dc_tag_wr_port_addr[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N2
cycloneive_lcell_comb \inst|nios2|M_dc_hit~2 (
	.dataa(\inst|nios2|M_alu_result [16]),
	.datab(\inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|q_b [4]),
	.datac(\inst|nios2|M_alu_result [15]),
	.datad(\inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\inst|nios2|M_dc_hit~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_dc_hit~2 .lut_mask = 16'h8241;
defparam \inst|nios2|M_dc_hit~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N8
cycloneive_lcell_comb \inst|nios2|M_dc_hit~0 (
	.dataa(\inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|q_b [1]),
	.datab(\inst|nios2|M_alu_result [12]),
	.datac(\inst|nios2|M_alu_result [11]),
	.datad(\inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\inst|nios2|M_dc_hit~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_dc_hit~0 .lut_mask = 16'h9009;
defparam \inst|nios2|M_dc_hit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N0
cycloneive_lcell_comb \inst|nios2|M_dc_hit~1 (
	.dataa(\inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|q_b [3]),
	.datab(\inst|nios2|M_alu_result [13]),
	.datac(\inst|nios2|M_alu_result [14]),
	.datad(\inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\inst|nios2|M_dc_hit~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_dc_hit~1 .lut_mask = 16'h8421;
defparam \inst|nios2|M_dc_hit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N28
cycloneive_lcell_comb \inst|nios2|M_dc_hit~4 (
	.dataa(\inst|nios2|M_dc_hit~3_combout ),
	.datab(\inst|nios2|M_dc_hit~2_combout ),
	.datac(\inst|nios2|M_dc_hit~0_combout ),
	.datad(\inst|nios2|M_dc_hit~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_dc_hit~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_dc_hit~4 .lut_mask = 16'h8000;
defparam \inst|nios2|M_dc_hit~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N29
dffeas \inst|nios2|A_dc_hit (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_dc_hit~4_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_hit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_hit .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_hit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N8
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_rd_addr_starting~1 (
	.dataa(\inst|nios2|A_ctrl_dc_addr_wb_inv~q ),
	.datab(\inst|nios2|A_ctrl_dc_index_wb_inv~q ),
	.datac(\inst|nios2|A_valid~q ),
	.datad(\inst|nios2|A_dc_hit~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_rd_addr_starting~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_rd_addr_starting~1 .lut_mask = 16'hE0C0;
defparam \inst|nios2|A_dc_xfer_rd_addr_starting~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N14
cycloneive_lcell_comb \inst|nios2|A_dc_xfer_rd_addr_starting~2 (
	.dataa(gnd),
	.datab(\inst|nios2|A_dc_want_fill~q ),
	.datac(\inst|nios2|A_dc_xfer_rd_addr_starting~1_combout ),
	.datad(\inst|nios2|A_dc_xfer_rd_addr_starting~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_xfer_rd_addr_starting~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_rd_addr_starting~2 .lut_mask = 16'hFC00;
defparam \inst|nios2|A_dc_xfer_rd_addr_starting~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N15
dffeas \inst|nios2|A_dc_xfer_rd_data_starting (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_xfer_rd_addr_starting~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_xfer_rd_data_starting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_xfer_rd_data_starting .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_xfer_rd_data_starting .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N9
dffeas \inst|nios2|A_dc_wb_line[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_wb_line[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_wb_line [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_line[5] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_wb_line[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N13
dffeas \inst|nios2|d_address_line_field[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_address_line_field[5]~5_combout ),
	.asdata(\inst|nios2|A_dc_wb_line [5]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_wr_want_dmaster~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_address_line_field [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_address_line_field[5] .is_wysiwyg = "true";
defparam \inst|nios2|d_address_line_field[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N24
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_data[46] (
// Equation(s):
// \inst|cmd_xbar_mux|src_data [46] = (\inst|cmd_xbar_mux|saved_grant [1] & (!\inst|nios2|d_address_line_field [5] & ((!\inst|nios2|ic_fill_line [5]) # (!\inst|cmd_xbar_mux|saved_grant [0])))) # (!\inst|cmd_xbar_mux|saved_grant [1] & 
// (((!\inst|nios2|ic_fill_line [5])) # (!\inst|cmd_xbar_mux|saved_grant [0])))

	.dataa(\inst|cmd_xbar_mux|saved_grant [1]),
	.datab(\inst|cmd_xbar_mux|saved_grant [0]),
	.datac(\inst|nios2|ic_fill_line [5]),
	.datad(\inst|nios2|d_address_line_field [5]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_data [46]),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_data[46] .lut_mask = 16'h153F;
defparam \inst|cmd_xbar_mux|src_data[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N28
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[23]~21 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [23]),
	.datab(\inst|cmd_xbar_mux|src_data [46]),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[23]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[23]~21 .lut_mask = 16'hBB88;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[23]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N29
dffeas \inst|nios2_jtag_debug_module_translator|av_readdata_pre[23] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[23]~21_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[23] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N14
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_payload~22 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_payload~22_combout  = (\inst|rsp_xbar_mux|src_data[23]~25_combout  & ((\inst|rsp_xbar_demux_001|src1_valid~combout ) # ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre [23] & \inst|rsp_xbar_demux|src1_valid~combout 
// )))) # (!\inst|rsp_xbar_mux|src_data[23]~25_combout  & (\inst|nios2_jtag_debug_module_translator|av_readdata_pre [23] & (\inst|rsp_xbar_demux|src1_valid~combout )))

	.dataa(\inst|rsp_xbar_mux|src_data[23]~25_combout ),
	.datab(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [23]),
	.datac(\inst|rsp_xbar_demux|src1_valid~combout ),
	.datad(\inst|rsp_xbar_demux_001|src1_valid~combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_payload~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_payload~22 .lut_mask = 16'hEAC0;
defparam \inst|rsp_xbar_mux_001|src_payload~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N15
dffeas \inst|nios2|d_readdata_d1[23] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux_001|src_payload~22_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_readdata_d1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_readdata_d1[23] .is_wysiwyg = "true";
defparam \inst|nios2|d_readdata_d1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N20
cycloneive_lcell_comb \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[7]~2 (
	.dataa(\inst|nios2|A_slow_ld_data_sign_bit~2_combout ),
	.datab(\inst|nios2|A_ctrl_ld_signed~q ),
	.datac(\inst|nios2|A_ld_align_byte2_byte3_fill~q ),
	.datad(\inst|nios2|d_readdata_d1 [23]),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_ld_byte2_data_aligned_nxt[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[7]~2 .lut_mask = 16'h8F80;
defparam \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N21
dffeas \inst|nios2|A_slow_inst_result[23] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_slow_ld_byte2_data_aligned_nxt[7]~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_slow_inst_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[23] .is_wysiwyg = "true";
defparam \inst|nios2|A_slow_inst_result[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N18
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[23]~99 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[26]~53_combout ),
	.datab(\inst|nios2|A_inst_result [23]),
	.datac(\inst|nios2|A_wr_data_unfiltered[26]~43_combout ),
	.datad(\inst|nios2|A_slow_inst_result [23]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[23]~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[23]~99 .lut_mask = 16'hF4A4;
defparam \inst|nios2|A_wr_data_unfiltered[23]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N31
dffeas \inst|nios2|Mn_rot_step2[7] (
	.clk(!\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Mn_rot_step2[7]~14_combout ),
	.asdata(\inst|nios2|Mn_rot_step2[31]~31_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|M_rot_rn [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|Mn_rot_step2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[7] .is_wysiwyg = "true";
defparam \inst|nios2|Mn_rot_step2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N0
cycloneive_lcell_comb \inst|nios2|A_rot~26 (
	.dataa(\inst|nios2|Mn_rot_step2 [23]),
	.datab(gnd),
	.datac(\inst|nios2|M_rot_rn [4]),
	.datad(\inst|nios2|Mn_rot_step2 [7]),
	.cin(gnd),
	.combout(\inst|nios2|A_rot~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_rot~26 .lut_mask = 16'hFA0A;
defparam \inst|nios2|A_rot~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N1
dffeas \inst|nios2|A_rot[23] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_rot~26_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot[23] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N30
cycloneive_lcell_comb \inst|nios2|E_rot_mask[7]~6 (
	.dataa(\inst|nios2|E_src2 [1]),
	.datab(\inst|nios2|E_ctrl_shift_rot_right~q ),
	.datac(\inst|nios2|E_src2 [2]),
	.datad(\inst|nios2|E_src2 [0]),
	.cin(gnd),
	.combout(\inst|nios2|E_rot_mask[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_rot_mask[7]~6 .lut_mask = 16'hCCC8;
defparam \inst|nios2|E_rot_mask[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N31
dffeas \inst|nios2|M_rot_mask[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_rot_mask[7]~6_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_mask [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_mask[7] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_mask[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y27_N3
dffeas \inst|nios2|A_rot_mask[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_rot_mask [7]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot_mask [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot_mask[7] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot_mask[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N24
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~52 (
	.dataa(\inst|nios2|A_rot_pass2~q ),
	.datab(gnd),
	.datac(\inst|nios2|A_rot_mask [7]),
	.datad(\inst|nios2|A_rot_sel_fill2~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~52 .lut_mask = 16'h5550;
defparam \inst|nios2|A_shift_rot_result~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N12
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~53 (
	.dataa(gnd),
	.datab(\inst|nios2|A_rot [23]),
	.datac(\inst|nios2|A_rot_fill_bit~q ),
	.datad(\inst|nios2|A_shift_rot_result~52_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~53 .lut_mask = 16'hF0CC;
defparam \inst|nios2|A_shift_rot_result~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N13
dffeas \inst|nios2|A_shift_rot_result[23] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_result~53_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result[23] .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_result[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N22
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[23]~100 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[26]~53_combout ),
	.datab(\inst|nios2|A_wr_data_unfiltered[23]~99_combout ),
	.datac(\inst|nios2|A_data_ram_ld_align_fill_bit~combout ),
	.datad(\inst|nios2|A_shift_rot_result [23]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[23]~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[23]~100 .lut_mask = 16'hEC64;
defparam \inst|nios2|A_wr_data_unfiltered[23]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N14
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[23]~101 (
	.dataa(\inst|nios2|A_mul_result [23]),
	.datab(gnd),
	.datac(\inst|nios2|A_wr_data_unfiltered[23]~100_combout ),
	.datad(\inst|nios2|A_ctrl_mul_lsw~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[23]~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[23]~101 .lut_mask = 16'hAAF0;
defparam \inst|nios2|A_wr_data_unfiltered[23]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N24
cycloneive_lcell_comb \inst|nios2|D_src1_reg[23]~78 (
	.dataa(\inst|nios2|E_src1[11]~0_combout ),
	.datab(\inst|nios2|E_src1[11]~1_combout ),
	.datac(\inst|nios2|A_wr_data_unfiltered[23]~101_combout ),
	.datad(\inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[23]~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[23]~78 .lut_mask = 16'hDC98;
defparam \inst|nios2|D_src1_reg[23]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N2
cycloneive_lcell_comb \inst|nios2|D_src1_reg[23]~79 (
	.dataa(\inst|nios2|W_wr_data [23]),
	.datab(\inst|nios2|M_alu_result [23]),
	.datac(\inst|nios2|E_src1[11]~0_combout ),
	.datad(\inst|nios2|D_src1_reg[23]~78_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[23]~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[23]~79 .lut_mask = 16'hAFC0;
defparam \inst|nios2|D_src1_reg[23]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N30
cycloneive_lcell_comb \inst|nios2|D_src1_reg[23]~80 (
	.dataa(\inst|nios2|E_alu_result [23]),
	.datab(\inst|nios2|E_regnum_a_cmp_D~q ),
	.datac(\inst|nios2|D_ctrl_a_not_src~q ),
	.datad(\inst|nios2|D_src1_reg[23]~79_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[23]~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[23]~80 .lut_mask = 16'hFB08;
defparam \inst|nios2|D_src1_reg[23]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N31
dffeas \inst|nios2|E_src1[23] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src1_reg[23]~80_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src1[23] .is_wysiwyg = "true";
defparam \inst|nios2|E_src1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N12
cycloneive_lcell_comb \inst|nios2|E_alu_result[23] (
	.dataa(\inst|nios2|E_alu_result~0_combout ),
	.datab(\inst|nios2|Add17|auto_generated|result_int[24]~48_combout ),
	.datac(\inst|nios2|E_ctrl_logic~q ),
	.datad(\inst|nios2|E_logic_result[23]~14_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result [23]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[23] .lut_mask = 16'hF444;
defparam \inst|nios2|E_alu_result[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N13
dffeas \inst|nios2|M_alu_result[23] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_alu_result [23]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_alu_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_alu_result[23] .is_wysiwyg = "true";
defparam \inst|nios2|M_alu_result[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N16
cycloneive_lcell_comb \inst|nios2|M_inst_result[23]~24 (
	.dataa(gnd),
	.datab(\inst|nios2|M_alu_result [23]),
	.datac(\inst|nios2|M_ctrl_mem~q ),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\inst|nios2|M_inst_result[23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_inst_result[23]~24 .lut_mask = 16'hFC0C;
defparam \inst|nios2|M_inst_result[23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N17
dffeas \inst|nios2|A_inst_result[23] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_inst_result[23]~24_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|M_ctrl_rdctl_inst~q ),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_inst_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_inst_result[23] .is_wysiwyg = "true";
defparam \inst|nios2|A_inst_result[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N16
cycloneive_lcell_comb \inst|nios2|A_slow_inst_result[7]~7 (
	.dataa(\inst|nios2|A_ld_align_sh16~q ),
	.datab(\inst|nios2|d_readdata_d1 [7]),
	.datac(gnd),
	.datad(\inst|nios2|d_readdata_d1 [23]),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_inst_result[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[7]~7 .lut_mask = 16'hEE44;
defparam \inst|nios2|A_slow_inst_result[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N17
dffeas \inst|nios2|A_slow_inst_result[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_slow_inst_result[7]~7_combout ),
	.asdata(\inst|nios2|A_slow_inst_result[15]~15_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_ld_align_sh8~q ),
	.ena(\inst|nios2|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_slow_inst_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[7] .is_wysiwyg = "true";
defparam \inst|nios2|A_slow_inst_result[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N8
cycloneive_lcell_comb \inst|nios2|M_inst_result[7]~27 (
	.dataa(gnd),
	.datab(\inst|nios2|M_ctrl_mem~q ),
	.datac(\inst|nios2|M_alu_result [7]),
	.datad(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\inst|nios2|M_inst_result[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_inst_result[7]~27 .lut_mask = 16'hFC30;
defparam \inst|nios2|M_inst_result[7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N9
dffeas \inst|nios2|A_inst_result[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_inst_result[7]~27_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|M_ctrl_rdctl_inst~q ),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_inst_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_inst_result[7] .is_wysiwyg = "true";
defparam \inst|nios2|A_inst_result[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N16
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[7]~37 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[0]~17_combout ),
	.datab(\inst|nios2|A_inst_result [7]),
	.datac(\inst|nios2|A_data_ram_ld16_data[15]~6_combout ),
	.datad(\inst|nios2|A_wr_data_unfiltered[0]~18_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[7]~37 .lut_mask = 16'hFA44;
defparam \inst|nios2|A_wr_data_unfiltered[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N10
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[7]~38 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[0]~17_combout ),
	.datab(\inst|nios2|A_inst_result [23]),
	.datac(\inst|nios2|A_slow_inst_result [7]),
	.datad(\inst|nios2|A_wr_data_unfiltered[7]~37_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[7]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[7]~38 .lut_mask = 16'hF588;
defparam \inst|nios2|A_wr_data_unfiltered[7]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N20
cycloneive_lcell_comb \inst|nios2|A_rot~6 (
	.dataa(\inst|nios2|Mn_rot_step2 [23]),
	.datab(gnd),
	.datac(\inst|nios2|M_rot_rn [4]),
	.datad(\inst|nios2|Mn_rot_step2 [7]),
	.cin(gnd),
	.combout(\inst|nios2|A_rot~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_rot~6 .lut_mask = 16'hAFA0;
defparam \inst|nios2|A_rot~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N21
dffeas \inst|nios2|A_rot[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_rot~6_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot[7] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N30
cycloneive_lcell_comb \inst|nios2|E_rot_pass0~0 (
	.dataa(\inst|nios2|E_ctrl_rot~q ),
	.datab(\inst|nios2|E_ctrl_shift_rot_right~q ),
	.datac(\inst|nios2|E_src2 [3]),
	.datad(\inst|nios2|E_src2 [4]),
	.cin(gnd),
	.combout(\inst|nios2|E_rot_pass0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_rot_pass0~0 .lut_mask = 16'hAEEE;
defparam \inst|nios2|E_rot_pass0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N31
dffeas \inst|nios2|M_rot_pass0 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_rot_pass0~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_pass0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_pass0 .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_pass0 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y27_N11
dffeas \inst|nios2|A_rot_pass0 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_rot_pass0~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot_pass0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot_pass0 .is_wysiwyg = "true";
defparam \inst|nios2|A_rot_pass0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N2
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~12 (
	.dataa(gnd),
	.datab(\inst|nios2|A_rot_pass0~q ),
	.datac(\inst|nios2|A_rot_mask [7]),
	.datad(\inst|nios2|A_rot_sel_fill0~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~12 .lut_mask = 16'h3330;
defparam \inst|nios2|A_shift_rot_result~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N20
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~13 (
	.dataa(\inst|nios2|A_rot_fill_bit~q ),
	.datab(\inst|nios2|A_rot [7]),
	.datac(gnd),
	.datad(\inst|nios2|A_shift_rot_result~12_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~13 .lut_mask = 16'hAACC;
defparam \inst|nios2|A_shift_rot_result~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N21
dffeas \inst|nios2|A_shift_rot_result[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_result~13_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result[7] .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_result[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N2
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[7]~36 (
	.dataa(\inst|nios2|A_mul_result [7]),
	.datab(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datac(\inst|nios2|A_ctrl_shift_rot~q ),
	.datad(\inst|nios2|A_shift_rot_result [7]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[7]~36 .lut_mask = 16'hB888;
defparam \inst|nios2|A_wr_data_unfiltered[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N2
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[7]~123 (
	.dataa(\inst|nios2|A_ctrl_shift_rot~q ),
	.datab(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datac(\inst|nios2|A_wr_data_unfiltered[7]~38_combout ),
	.datad(\inst|nios2|A_wr_data_unfiltered[7]~36_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[7]~123_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[7]~123 .lut_mask = 16'hFF10;
defparam \inst|nios2|A_wr_data_unfiltered[7]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N0
cycloneive_lcell_comb \inst|nios2|D_src1_reg[7]~18 (
	.dataa(\inst|nios2|E_src1[11]~0_combout ),
	.datab(\inst|nios2|A_wr_data_unfiltered[7]~123_combout ),
	.datac(\inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [7]),
	.datad(\inst|nios2|E_src1[11]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[7]~18 .lut_mask = 16'hFA44;
defparam \inst|nios2|D_src1_reg[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N3
dffeas \inst|nios2|W_wr_data[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_wr_data_unfiltered[7]~123_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_wr_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_wr_data[7] .is_wysiwyg = "true";
defparam \inst|nios2|W_wr_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N18
cycloneive_lcell_comb \inst|nios2|D_src1_reg[7]~19 (
	.dataa(\inst|nios2|E_src1[11]~0_combout ),
	.datab(\inst|nios2|D_src1_reg[7]~18_combout ),
	.datac(\inst|nios2|W_wr_data [7]),
	.datad(\inst|nios2|M_alu_result [7]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[7]~19 .lut_mask = 16'hE6C4;
defparam \inst|nios2|D_src1_reg[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N28
cycloneive_lcell_comb \inst|nios2|D_src1_reg[7]~20 (
	.dataa(\inst|nios2|E_alu_result [7]),
	.datab(\inst|nios2|D_ctrl_a_not_src~q ),
	.datac(\inst|nios2|E_regnum_a_cmp_D~q ),
	.datad(\inst|nios2|D_src1_reg[7]~19_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[7]~20 .lut_mask = 16'hEF20;
defparam \inst|nios2|D_src1_reg[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N29
dffeas \inst|nios2|E_src1[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src1_reg[7]~20_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src1[7] .is_wysiwyg = "true";
defparam \inst|nios2|E_src1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N25
dffeas \inst|nios2|D_pc[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|F_pc [5]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_pc[5] .is_wysiwyg = "true";
defparam \inst|nios2|D_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N24
cycloneive_lcell_comb \inst|nios2|F_ic_tag_rd_addr_nxt[2]~8 (
	.dataa(\inst|nios2|F_pc[10]~1_combout ),
	.datab(\inst|nios2|F_pc[10]~0_combout ),
	.datac(\inst|nios2|D_pc [5]),
	.datad(\inst|nios2|D_br_taken_waddr_partial [5]),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_tag_rd_addr_nxt[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[2]~8 .lut_mask = 16'hD9C8;
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N0
cycloneive_lcell_comb \inst|nios2|F_ic_tag_rd_addr_nxt[2]~9 (
	.dataa(\inst|nios2|F_pc[10]~1_combout ),
	.datab(\inst|nios2|F_ic_tag_rd_addr_nxt[2]~8_combout ),
	.datac(\inst|nios2|F_pc_plus_one[5]~10_combout ),
	.datad(\inst|nios2|D_iw [11]),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_tag_rd_addr_nxt[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[2]~9 .lut_mask = 16'hEC64;
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N26
cycloneive_lcell_comb \inst|nios2|F_ic_tag_rd_addr_nxt[2]~10 (
	.dataa(\inst|nios2|M_pipe_flush~q ),
	.datab(\inst|nios2|E_src1 [7]),
	.datac(\inst|nios2|E_valid_jmp_indirect~q ),
	.datad(\inst|nios2|F_ic_tag_rd_addr_nxt[2]~9_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_tag_rd_addr_nxt[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[2]~10 .lut_mask = 16'h8A80;
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N22
cycloneive_lcell_comb \inst|nios2|F_ic_tag_rd_addr_nxt[2]~11 (
	.dataa(\inst|nios2|M_pipe_flush_waddr [5]),
	.datab(gnd),
	.datac(\inst|nios2|M_pipe_flush~q ),
	.datad(\inst|nios2|F_ic_tag_rd_addr_nxt[2]~10_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_tag_rd_addr_nxt[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[2]~11 .lut_mask = 16'hFF0A;
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N26
cycloneive_lcell_comb \inst|nios2|F_iw[13]~16 (
	.dataa(gnd),
	.datab(\inst|nios2|F_iw[12]~7_combout ),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\inst|nios2|F_iw[13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw[13]~16 .lut_mask = 16'hFF33;
defparam \inst|nios2|F_iw[13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N27
dffeas \inst|nios2|D_iw[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_iw[13]~16_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_iw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_iw[13] .is_wysiwyg = "true";
defparam \inst|nios2|D_iw[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N28
cycloneive_lcell_comb \inst|nios2|D_ctrl_break~0 (
	.dataa(\inst|nios2|D_iw [15]),
	.datab(\inst|nios2|Equal171~1_combout ),
	.datac(\inst|nios2|D_iw [16]),
	.datad(\inst|nios2|D_iw [13]),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_break~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_break~0 .lut_mask = 16'h8000;
defparam \inst|nios2|D_ctrl_break~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N20
cycloneive_lcell_comb \inst|nios2|D_ctrl_break~1 (
	.dataa(gnd),
	.datab(\inst|nios2|D_iw [14]),
	.datac(\inst|nios2|D_iw [12]),
	.datad(\inst|nios2|D_ctrl_break~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_break~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_break~1 .lut_mask = 16'h0300;
defparam \inst|nios2|D_ctrl_break~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N21
dffeas \inst|nios2|E_ctrl_break (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_ctrl_break~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_ctrl_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_ctrl_break .is_wysiwyg = "true";
defparam \inst|nios2|E_ctrl_break .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N9
dffeas \inst|nios2|D_br_taken_waddr_partial[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_br_taken_waddr_partial[3]~17_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_br_taken_waddr_partial [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_br_taken_waddr_partial[3] .is_wysiwyg = "true";
defparam \inst|nios2|D_br_taken_waddr_partial[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N20
cycloneive_lcell_comb \inst|nios2|D_extra_pc[3]~11 (
	.dataa(\inst|nios2|D_pc_plus_one [3]),
	.datab(\inst|nios2|D_br_taken_waddr_partial [3]),
	.datac(\inst|nios2|D_bht_data [1]),
	.datad(\inst|nios2|E_ctrl_br_cond_nxt~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_extra_pc[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_extra_pc[3]~11 .lut_mask = 16'hCAAA;
defparam \inst|nios2|D_extra_pc[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N21
dffeas \inst|nios2|E_extra_pc[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_extra_pc[3]~11_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_extra_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_extra_pc[3] .is_wysiwyg = "true";
defparam \inst|nios2|E_extra_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N4
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr_nxt[3]~3 (
	.dataa(\inst|nios2|E_ctrl_exception~q ),
	.datab(\inst|nios2|E_ctrl_break~q ),
	.datac(\inst|nios2|E_ctrl_crst~q ),
	.datad(\inst|nios2|E_extra_pc [3]),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr_nxt[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr_nxt[3]~3 .lut_mask = 16'h0F0E;
defparam \inst|nios2|M_pipe_flush_waddr_nxt[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N4
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr[3]~0 (
	.dataa(\inst|nios2|E_src1 [5]),
	.datab(\inst|nios2|E_ctrl_jmp_indirect~q ),
	.datac(gnd),
	.datad(\inst|nios2|M_pipe_flush_waddr_nxt[3]~3_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr[3]~0 .lut_mask = 16'hBB88;
defparam \inst|nios2|M_pipe_flush_waddr[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N21
dffeas \inst|nios2|F_pc[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_ic_tag_rd_addr_nxt[0]~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|F_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|F_pc[3] .is_wysiwyg = "true";
defparam \inst|nios2|F_pc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N15
dffeas \inst|nios2|D_pc[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|F_pc [3]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_pc[3] .is_wysiwyg = "true";
defparam \inst|nios2|D_pc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N27
dffeas \inst|nios2|E_pc[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|D_pc [3]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_pc[3] .is_wysiwyg = "true";
defparam \inst|nios2|E_pc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N5
dffeas \inst|nios2|M_pipe_flush_waddr[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_pipe_flush_waddr[3]~0_combout ),
	.asdata(\inst|nios2|E_pc [3]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|E_hbreak_req~combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_pipe_flush_waddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr[3] .is_wysiwyg = "true";
defparam \inst|nios2|M_pipe_flush_waddr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N20
cycloneive_lcell_comb \inst|nios2|F_ic_tag_rd_addr_nxt[0]~3 (
	.dataa(\inst|nios2|F_ic_tag_rd_addr_nxt[0]~2_combout ),
	.datab(\inst|nios2|M_pipe_flush_waddr [3]),
	.datac(\inst|nios2|M_pipe_flush~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_tag_rd_addr_nxt[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[0]~3 .lut_mask = 16'hAEAE;
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N4
cycloneive_lcell_comb \inst|nios2|F_ctrl_implicit_dst_retaddr~8 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [5]),
	.datab(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [3]),
	.datac(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [4]),
	.datad(\inst|nios2|F_iw[12]~7_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ctrl_implicit_dst_retaddr~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ctrl_implicit_dst_retaddr~8 .lut_mask = 16'h0100;
defparam \inst|nios2|F_ctrl_implicit_dst_retaddr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N28
cycloneive_lcell_comb \inst|nios2|F_ctrl_a_not_src~8 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.datab(\inst|nios2|F_iw[12]~7_combout ),
	.datac(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datad(\inst|nios2|F_ctrl_implicit_dst_retaddr~8_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ctrl_a_not_src~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ctrl_a_not_src~8 .lut_mask = 16'h0400;
defparam \inst|nios2|F_ctrl_a_not_src~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N29
dffeas \inst|nios2|D_ctrl_a_not_src (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_ctrl_a_not_src~8_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_ctrl_a_not_src~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_ctrl_a_not_src .is_wysiwyg = "true";
defparam \inst|nios2|D_ctrl_a_not_src .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N0
cycloneive_lcell_comb \inst|nios2|D_src1_reg[12]~48 (
	.dataa(\inst|nios2|M_alu_result [12]),
	.datab(\inst|nios2|E_src1[11]~0_combout ),
	.datac(\inst|nios2|A_wr_data_unfiltered[12]~71_combout ),
	.datad(\inst|nios2|E_src1[11]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[12]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[12]~48 .lut_mask = 16'hCCB8;
defparam \inst|nios2|D_src1_reg[12]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N26
cycloneive_lcell_comb \inst|nios2|D_src1_reg[12]~49 (
	.dataa(\inst|nios2|E_src1[11]~1_combout ),
	.datab(\inst|nios2|W_wr_data [12]),
	.datac(\inst|nios2|D_src1_reg[12]~48_combout ),
	.datad(\inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[12]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[12]~49 .lut_mask = 16'hDAD0;
defparam \inst|nios2|D_src1_reg[12]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N16
cycloneive_lcell_comb \inst|nios2|D_src1_reg[12]~50 (
	.dataa(\inst|nios2|E_regnum_a_cmp_D~q ),
	.datab(\inst|nios2|D_ctrl_a_not_src~q ),
	.datac(\inst|nios2|D_src1_reg[12]~49_combout ),
	.datad(\inst|nios2|E_alu_result [12]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[12]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[12]~50 .lut_mask = 16'hF2D0;
defparam \inst|nios2|D_src1_reg[12]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N17
dffeas \inst|nios2|E_src1[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src1_reg[12]~50_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src1[12] .is_wysiwyg = "true";
defparam \inst|nios2|E_src1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N2
cycloneive_lcell_comb \inst|nios2|E_logic_result[12]~5 (
	.dataa(\inst|nios2|E_logic_op [0]),
	.datab(\inst|nios2|E_src2 [12]),
	.datac(\inst|nios2|E_logic_op [1]),
	.datad(\inst|nios2|E_src1 [12]),
	.cin(gnd),
	.combout(\inst|nios2|E_logic_result[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_logic_result[12]~5 .lut_mask = 16'h78C1;
defparam \inst|nios2|E_logic_result[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N4
cycloneive_lcell_comb \inst|nios2|E_alu_result[12]~6 (
	.dataa(\inst|nios2|E_extra_pc [10]),
	.datab(\inst|nios2|E_ctrl_retaddr~q ),
	.datac(\inst|nios2|E_ctrl_logic~q ),
	.datad(\inst|nios2|E_logic_result[12]~5_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[12]~6 .lut_mask = 16'hF888;
defparam \inst|nios2|E_alu_result[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N28
cycloneive_lcell_comb \inst|nios2|E_alu_result[12] (
	.dataa(gnd),
	.datab(\inst|nios2|Add17|auto_generated|result_int[13]~26_combout ),
	.datac(\inst|nios2|E_alu_result[12]~6_combout ),
	.datad(\inst|nios2|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result [12]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[12] .lut_mask = 16'hF0FC;
defparam \inst|nios2|E_alu_result[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N29
dffeas \inst|nios2|M_alu_result[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_alu_result [12]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_alu_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_alu_result[12] .is_wysiwyg = "true";
defparam \inst|nios2|M_alu_result[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N16
cycloneive_lcell_comb \inst|nios2|d_address_tag_field[1]~5 (
	.dataa(\inst|nios2|A_mem_baddr [12]),
	.datab(\inst|nios2|d_address_tag_field_nxt~0_combout ),
	.datac(gnd),
	.datad(\inst|nios2|M_alu_result [12]),
	.cin(gnd),
	.combout(\inst|nios2|d_address_tag_field[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_address_tag_field[1]~5 .lut_mask = 16'hBB88;
defparam \inst|nios2|d_address_tag_field[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N3
dffeas \inst|nios2|A_dc_actual_tag[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|q_b [1]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_actual_tag [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_actual_tag[1] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_actual_tag[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N4
cycloneive_lcell_comb \inst|nios2|A_dc_wb_tag[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|A_dc_actual_tag [1]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_wb_tag[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_tag[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_wb_tag[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N5
dffeas \inst|nios2|A_dc_wb_tag[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_wb_tag[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_wb_tag [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_tag[1] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_wb_tag[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N17
dffeas \inst|nios2|d_address_tag_field[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_address_tag_field[1]~5_combout ),
	.asdata(\inst|nios2|A_dc_wb_tag [1]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_wr_want_dmaster~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_address_tag_field [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_address_tag_field[1] .is_wysiwyg = "true";
defparam \inst|nios2|d_address_tag_field[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N14
cycloneive_lcell_comb \inst|addr_router_001|Equal1~2 (
// Equation(s):
// \inst|addr_router_001|Equal1~2_combout  = (\inst|nios2|d_address_tag_field [0] & (!\inst|nios2|d_address_tag_field [1] & (!\inst|nios2|d_address_tag_field [2] & \inst|addr_router_001|Equal1~0_combout )))

	.dataa(\inst|nios2|d_address_tag_field [0]),
	.datab(\inst|nios2|d_address_tag_field [1]),
	.datac(\inst|nios2|d_address_tag_field [2]),
	.datad(\inst|addr_router_001|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|addr_router_001|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|addr_router_001|Equal1~2 .lut_mask = 16'h0200;
defparam \inst|addr_router_001|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N10
cycloneive_lcell_comb \inst|addr_router_001|src_data[77]~1 (
// Equation(s):
// \inst|addr_router_001|src_data[77]~1_combout  = (\inst|nios2|d_address_line_field [5] & (!\inst|addr_router_001|Equal1~2_combout )) # (!\inst|nios2|d_address_line_field [5] & ((\inst|addr_router_001|Equal2~2_combout  & 
// ((!\inst|nios2|d_address_offset_field [1]))) # (!\inst|addr_router_001|Equal2~2_combout  & (!\inst|addr_router_001|Equal1~2_combout ))))

	.dataa(\inst|nios2|d_address_line_field [5]),
	.datab(\inst|addr_router_001|Equal1~2_combout ),
	.datac(\inst|addr_router_001|Equal2~2_combout ),
	.datad(\inst|nios2|d_address_offset_field [1]),
	.cin(gnd),
	.combout(\inst|addr_router_001|src_data[77]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|addr_router_001|src_data[77]~1 .lut_mask = 16'h2373;
defparam \inst|addr_router_001|src_data[77]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N11
dffeas \inst|limiter_001|last_dest_id[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|addr_router_001|src_data[77]~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|limiter_001|save_dest_id~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|limiter_001|last_dest_id [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|limiter_001|last_dest_id[0] .is_wysiwyg = "true";
defparam \inst|limiter_001|last_dest_id[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N20
cycloneive_lcell_comb \inst|limiter_001|suppress~1 (
// Equation(s):
// \inst|limiter_001|suppress~1_combout  = (\inst|limiter_001|last_dest_id [1] & ((\inst|limiter_001|last_dest_id [0] $ (\inst|addr_router_001|src_data[77]~1_combout )) # (!\inst|addr_router_001|src_data[77]~0_combout ))) # (!\inst|limiter_001|last_dest_id 
// [1] & ((\inst|addr_router_001|src_data[77]~0_combout ) # (\inst|limiter_001|last_dest_id [0] $ (\inst|addr_router_001|src_data[77]~1_combout ))))

	.dataa(\inst|limiter_001|last_dest_id [1]),
	.datab(\inst|addr_router_001|src_data[77]~0_combout ),
	.datac(\inst|limiter_001|last_dest_id [0]),
	.datad(\inst|addr_router_001|src_data[77]~1_combout ),
	.cin(gnd),
	.combout(\inst|limiter_001|suppress~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|limiter_001|suppress~1 .lut_mask = 16'h6FF6;
defparam \inst|limiter_001|suppress~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N30
cycloneive_lcell_comb \inst|limiter_001|suppress~0 (
// Equation(s):
// \inst|limiter_001|suppress~0_combout  = (!\inst|nios2|d_write~q  & \inst|limiter_001|has_pending_responses~q )

	.dataa(gnd),
	.datab(\inst|nios2|d_write~q ),
	.datac(gnd),
	.datad(\inst|limiter_001|has_pending_responses~q ),
	.cin(gnd),
	.combout(\inst|limiter_001|suppress~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|limiter_001|suppress~0 .lut_mask = 16'h3300;
defparam \inst|limiter_001|suppress~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N28
cycloneive_lcell_comb \inst|nios2|av_addr_accepted~0 (
	.dataa(\inst|cmd_xbar_demux_001|WideOr0~combout ),
	.datab(\inst|limiter_001|suppress~1_combout ),
	.datac(\inst|limiter_001|suppress~0_combout ),
	.datad(\inst|jtag_uart_0|av_waitrequest~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|av_addr_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|av_addr_accepted~0 .lut_mask = 16'h2A00;
defparam \inst|nios2|av_addr_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N24
cycloneive_lcell_comb \inst|nios2|d_address_offset_field_nxt[0]~2 (
	.dataa(\inst|nios2|d_address_offset_field_nxt[0]~0_combout ),
	.datab(\inst|nios2|av_addr_accepted~0_combout ),
	.datac(\inst|nios2|d_address_offset_field [0]),
	.datad(\inst|nios2|d_address_offset_field_nxt[0]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|d_address_offset_field_nxt[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_address_offset_field_nxt[0]~2 .lut_mask = 16'hAE0C;
defparam \inst|nios2|d_address_offset_field_nxt[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N25
dffeas \inst|nios2|d_address_offset_field[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_address_offset_field_nxt[0]~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|d_address_offset_field[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_address_offset_field [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_address_offset_field[0] .is_wysiwyg = "true";
defparam \inst|nios2|d_address_offset_field[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N10
cycloneive_lcell_comb \inst|nios2|d_address_offset_field_nxt[1]~4 (
	.dataa(\inst|nios2|d_address_offset_field_nxt[1]~3_combout ),
	.datab(\inst|nios2|d_address_offset_field [0]),
	.datac(\inst|nios2|d_address_offset_field [1]),
	.datad(\inst|nios2|av_addr_accepted~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|d_address_offset_field_nxt[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_address_offset_field_nxt[1]~4 .lut_mask = 16'hBEAA;
defparam \inst|nios2|d_address_offset_field_nxt[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N11
dffeas \inst|nios2|d_address_offset_field[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_address_offset_field_nxt[1]~4_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|d_address_offset_field[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_address_offset_field [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_address_offset_field[1] .is_wysiwyg = "true";
defparam \inst|nios2|d_address_offset_field[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N18
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_data[39] (
// Equation(s):
// \inst|cmd_xbar_mux|src_data [39] = (\inst|nios2|ic_fill_ap_offset [1] & ((\inst|cmd_xbar_mux|saved_grant [0]) # ((\inst|cmd_xbar_mux|saved_grant [1] & \inst|nios2|d_address_offset_field [1])))) # (!\inst|nios2|ic_fill_ap_offset [1] & 
// (((\inst|cmd_xbar_mux|saved_grant [1] & \inst|nios2|d_address_offset_field [1]))))

	.dataa(\inst|nios2|ic_fill_ap_offset [1]),
	.datab(\inst|cmd_xbar_mux|saved_grant [0]),
	.datac(\inst|cmd_xbar_mux|saved_grant [1]),
	.datad(\inst|nios2|d_address_offset_field [1]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_data [39]),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_data[39] .lut_mask = 16'hF888;
defparam \inst|cmd_xbar_mux|src_data[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N30
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[20]~5 (
	.dataa(\inst|cmd_xbar_mux|src_data [46]),
	.datab(gnd),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [20]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[20]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[20]~5 .lut_mask = 16'hF5A0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[20]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N31
dffeas \inst|nios2_jtag_debug_module_translator|av_readdata_pre[20] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[20]~5_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y28_N15
dffeas \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout ),
	.asdata(\inst|jtag_uart_0|the_KERNEL_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N4
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[20]~23 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[20]~23_combout  = (\inst|rsp_xbar_demux|src1_valid~combout  & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre [20]) # ((\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [20] & 
// \inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\inst|rsp_xbar_demux|src1_valid~combout  & (((\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [20] & 
// \inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\inst|rsp_xbar_demux|src1_valid~combout ),
	.datab(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [20]),
	.datac(\inst|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [20]),
	.datad(\inst|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[20]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[20]~23 .lut_mask = 16'hF888;
defparam \inst|rsp_xbar_mux_001|src_data[20]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N24
cycloneive_lcell_comb \inst|rsp_xbar_mux_001|src_data[20]~53 (
// Equation(s):
// \inst|rsp_xbar_mux_001|src_data[20]~53_combout  = (\inst|rsp_xbar_mux_001|src_data[20]~23_combout ) # ((\inst|rsp_xbar_mux|src_data[20]~5_combout  & (\inst|onchip_memory_s1_translator|read_latency_shift_reg [0] & 
// \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\inst|rsp_xbar_mux|src_data[20]~5_combout ),
	.datab(\inst|rsp_xbar_mux_001|src_data[20]~23_combout ),
	.datac(\inst|onchip_memory_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux_001|src_data[20]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux_001|src_data[20]~53 .lut_mask = 16'hECCC;
defparam \inst|rsp_xbar_mux_001|src_data[20]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N25
dffeas \inst|nios2|d_readdata_d1[20] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux_001|src_data[20]~53_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_readdata_d1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_readdata_d1[20] .is_wysiwyg = "true";
defparam \inst|nios2|d_readdata_d1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N2
cycloneive_lcell_comb \inst|nios2|A_slow_inst_result[4]~4 (
	.dataa(\inst|nios2|d_readdata_d1 [4]),
	.datab(\inst|nios2|d_readdata_d1 [20]),
	.datac(gnd),
	.datad(\inst|nios2|A_ld_align_sh16~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_slow_inst_result[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[4]~4 .lut_mask = 16'hCCAA;
defparam \inst|nios2|A_slow_inst_result[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N3
dffeas \inst|nios2|A_slow_inst_result[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_slow_inst_result[4]~4_combout ),
	.asdata(\inst|nios2|A_slow_inst_result[12]~12_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_ld_align_sh8~q ),
	.ena(\inst|nios2|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_slow_inst_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_slow_inst_result[4] .is_wysiwyg = "true";
defparam \inst|nios2|A_slow_inst_result[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N2
cycloneive_lcell_comb \inst|nios2|M_inst_result[4]~7 (
	.dataa(\inst|nios2|M_ctrl_mem~q ),
	.datab(gnd),
	.datac(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [4]),
	.datad(\inst|nios2|M_alu_result [4]),
	.cin(gnd),
	.combout(\inst|nios2|M_inst_result[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_inst_result[4]~7 .lut_mask = 16'hF5A0;
defparam \inst|nios2|M_inst_result[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N3
dffeas \inst|nios2|A_inst_result[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_inst_result[4]~7_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|M_ctrl_rdctl_inst~q ),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_inst_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_inst_result[4] .is_wysiwyg = "true";
defparam \inst|nios2|A_inst_result[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N0
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[4]~22 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[0]~17_combout ),
	.datab(\inst|nios2|A_inst_result [20]),
	.datac(\inst|nios2|A_wr_data_unfiltered[0]~18_combout ),
	.datad(\inst|nios2|A_inst_result [4]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[4]~22 .lut_mask = 16'hADA8;
defparam \inst|nios2|A_wr_data_unfiltered[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N10
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[4]~23 (
	.dataa(\inst|nios2|A_data_ram_ld16_data[12]~1_combout ),
	.datab(\inst|nios2|A_slow_inst_result [4]),
	.datac(\inst|nios2|A_wr_data_unfiltered[0]~18_combout ),
	.datad(\inst|nios2|A_wr_data_unfiltered[4]~22_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[4]~23 .lut_mask = 16'hCFA0;
defparam \inst|nios2|A_wr_data_unfiltered[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N4
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[4]~118 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[4]~21_combout ),
	.datab(\inst|nios2|A_ctrl_shift_rot~q ),
	.datac(\inst|nios2|A_wr_data_unfiltered[4]~23_combout ),
	.datad(\inst|nios2|A_ctrl_mul_lsw~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[4]~118_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[4]~118 .lut_mask = 16'hAABA;
defparam \inst|nios2|A_wr_data_unfiltered[4]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N5
dffeas \inst|nios2|W_wr_data[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_wr_data_unfiltered[4]~118_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_wr_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_wr_data[4] .is_wysiwyg = "true";
defparam \inst|nios2|W_wr_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N20
cycloneive_lcell_comb \inst|nios2|D_src1_reg[4]~4 (
	.dataa(\inst|nios2|D_src1_reg[4]~3_combout ),
	.datab(\inst|nios2|E_src1[11]~1_combout ),
	.datac(\inst|nios2|W_wr_data [4]),
	.datad(\inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[4]~4 .lut_mask = 16'hE6A2;
defparam \inst|nios2|D_src1_reg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N24
cycloneive_lcell_comb \inst|nios2|D_src1_reg[4]~5 (
	.dataa(\inst|nios2|D_ctrl_a_not_src~q ),
	.datab(\inst|nios2|E_regnum_a_cmp_D~q ),
	.datac(\inst|nios2|E_alu_result [4]),
	.datad(\inst|nios2|D_src1_reg[4]~4_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[4]~5 .lut_mask = 16'hFB40;
defparam \inst|nios2|D_src1_reg[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N25
dffeas \inst|nios2|E_src1[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src1_reg[4]~5_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src1[4] .is_wysiwyg = "true";
defparam \inst|nios2|E_src1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N0
cycloneive_lcell_comb \inst|nios2|F_ic_data_rd_addr_nxt[2]~10 (
	.dataa(\inst|nios2|F_ic_data_rd_addr_nxt[2]~9_combout ),
	.datab(\inst|nios2|E_src1 [4]),
	.datac(\inst|nios2|E_valid_jmp_indirect~q ),
	.datad(\inst|nios2|M_pipe_flush~q ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_data_rd_addr_nxt[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_data_rd_addr_nxt[2]~10 .lut_mask = 16'hCA00;
defparam \inst|nios2|F_ic_data_rd_addr_nxt[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N20
cycloneive_lcell_comb \inst|nios2|F_ic_data_rd_addr_nxt[2]~11 (
	.dataa(\inst|nios2|M_pipe_flush_waddr [2]),
	.datab(\inst|nios2|M_pipe_flush~q ),
	.datac(gnd),
	.datad(\inst|nios2|F_ic_data_rd_addr_nxt[2]~10_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_data_rd_addr_nxt[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_data_rd_addr_nxt[2]~11 .lut_mask = 16'hFF22;
defparam \inst|nios2|F_ic_data_rd_addr_nxt[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N22
cycloneive_lcell_comb \inst|nios2|E_regnum_b_cmp_F~0 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [22]),
	.datab(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [23]),
	.datac(\inst|nios2|E_dst_regnum [0]),
	.datad(\inst|nios2|E_dst_regnum [1]),
	.cin(gnd),
	.combout(\inst|nios2|E_regnum_b_cmp_F~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_regnum_b_cmp_F~0 .lut_mask = 16'h8421;
defparam \inst|nios2|E_regnum_b_cmp_F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N20
cycloneive_lcell_comb \inst|nios2|Equal297~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|E_dst_regnum [4]),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [26]),
	.cin(gnd),
	.combout(\inst|nios2|Equal297~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Equal297~0 .lut_mask = 16'h0FF0;
defparam \inst|nios2|Equal297~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N16
cycloneive_lcell_comb \inst|nios2|E_regnum_b_cmp_F (
	.dataa(\inst|nios2|E_regnum_b_cmp_F~1_combout ),
	.datab(\inst|nios2|E_wr_dst_reg~0_combout ),
	.datac(\inst|nios2|E_regnum_b_cmp_F~0_combout ),
	.datad(\inst|nios2|Equal297~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_regnum_b_cmp_F~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_regnum_b_cmp_F .lut_mask = 16'h0080;
defparam \inst|nios2|E_regnum_b_cmp_F .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N14
cycloneive_lcell_comb \inst|nios2|M_regnum_b_cmp_D~feeder (
	.dataa(gnd),
	.datab(\inst|nios2|E_regnum_b_cmp_F~combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|M_regnum_b_cmp_D~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_regnum_b_cmp_D~feeder .lut_mask = 16'hCCCC;
defparam \inst|nios2|M_regnum_b_cmp_D~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N15
dffeas \inst|nios2|M_regnum_b_cmp_D (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_regnum_b_cmp_D~feeder_combout ),
	.asdata(\inst|nios2|E_regnum_b_cmp_D~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|F_stall~combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_regnum_b_cmp_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_regnum_b_cmp_D .is_wysiwyg = "true";
defparam \inst|nios2|M_regnum_b_cmp_D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N26
cycloneive_lcell_comb \inst|nios2|M_regnum_b_cmp_F~2 (
	.dataa(gnd),
	.datab(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [26]),
	.datac(\inst|nios2|M_dst_regnum [4]),
	.datad(\inst|nios2|M_wr_dst_reg_from_E~q ),
	.cin(gnd),
	.combout(\inst|nios2|M_regnum_b_cmp_F~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_regnum_b_cmp_F~2 .lut_mask = 16'hC300;
defparam \inst|nios2|M_regnum_b_cmp_F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N4
cycloneive_lcell_comb \inst|nios2|M_regnum_b_cmp_F~1 (
	.dataa(\inst|nios2|M_dst_regnum [2]),
	.datab(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [25]),
	.datac(\inst|nios2|M_dst_regnum [3]),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [24]),
	.cin(gnd),
	.combout(\inst|nios2|M_regnum_b_cmp_F~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_regnum_b_cmp_F~1 .lut_mask = 16'h8241;
defparam \inst|nios2|M_regnum_b_cmp_F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N22
cycloneive_lcell_comb \inst|nios2|M_regnum_b_cmp_F~3 (
	.dataa(\inst|nios2|M_regnum_b_cmp_F~0_combout ),
	.datab(\inst|nios2|M_regnum_b_cmp_F~2_combout ),
	.datac(gnd),
	.datad(\inst|nios2|M_regnum_b_cmp_F~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_regnum_b_cmp_F~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_regnum_b_cmp_F~3 .lut_mask = 16'h8800;
defparam \inst|nios2|M_regnum_b_cmp_F~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N23
dffeas \inst|nios2|A_regnum_b_cmp_D (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_regnum_b_cmp_F~3_combout ),
	.asdata(\inst|nios2|M_regnum_b_cmp_D~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|F_stall~combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_regnum_b_cmp_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_regnum_b_cmp_D .is_wysiwyg = "true";
defparam \inst|nios2|A_regnum_b_cmp_D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N18
cycloneive_lcell_comb \inst|nios2|D_src2_reg[31]~4 (
	.dataa(\inst|nios2|W_regnum_b_cmp_D~q ),
	.datab(\inst|nios2|M_regnum_b_cmp_D~q ),
	.datac(\inst|nios2|A_regnum_b_cmp_D~q ),
	.datad(\inst|nios2|D_ctrl_b_is_dst~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[31]~4 .lut_mask = 16'h00CE;
defparam \inst|nios2|D_src2_reg[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N16
cycloneive_lcell_comb \inst|nios2|D_src2_reg[11]~40 (
	.dataa(\inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datab(\inst|nios2|D_src2_reg[31]~5_combout ),
	.datac(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datad(\inst|nios2|A_wr_data_unfiltered[11]~74_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[11]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[11]~40 .lut_mask = 16'hCBC8;
defparam \inst|nios2|D_src2_reg[11]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N10
cycloneive_lcell_comb \inst|nios2|D_src2_reg[11]~41 (
	.dataa(\inst|nios2|W_wr_data [11]),
	.datab(\inst|nios2|M_alu_result [11]),
	.datac(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datad(\inst|nios2|D_src2_reg[11]~40_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[11]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[11]~41 .lut_mask = 16'hAFC0;
defparam \inst|nios2|D_src2_reg[11]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N24
cycloneive_lcell_comb \inst|nios2|E_src2[11]~11 (
	.dataa(\inst|nios2|E_alu_result [11]),
	.datab(gnd),
	.datac(\inst|nios2|D_src2_hazard_E~combout ),
	.datad(\inst|nios2|D_src2_reg[11]~41_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_src2[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2[11]~11 .lut_mask = 16'hAFA0;
defparam \inst|nios2|E_src2[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N10
cycloneive_lcell_comb \inst|nios2|E_src2[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2[11]~11_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_src2[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2[11]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|E_src2[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N12
cycloneive_lcell_comb \inst|nios2|F_iw[17]~39 (
	.dataa(\inst|nios2|latched_oci_tb_hbreak_req~q ),
	.datab(\inst|nios2|F_iw[12]~7_combout ),
	.datac(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [17]),
	.datad(\inst|nios2|hbreak_enabled~q ),
	.cin(gnd),
	.combout(\inst|nios2|F_iw[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw[17]~39 .lut_mask = 16'hF3D1;
defparam \inst|nios2|F_iw[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N13
dffeas \inst|nios2|D_iw[17] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_iw[17]~39_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_iw [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_iw[17] .is_wysiwyg = "true";
defparam \inst|nios2|D_iw[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N16
cycloneive_lcell_comb \inst|nios2|D_src2_imm[11]~16 (
	.dataa(gnd),
	.datab(\inst|nios2|D_ctrl_hi_imm16~q ),
	.datac(\inst|nios2|D_iw [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_imm[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_imm[11]~16 .lut_mask = 16'h3030;
defparam \inst|nios2|D_src2_imm[11]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N11
dffeas \inst|nios2|E_src2[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2[11]~feeder_combout ),
	.asdata(\inst|nios2|D_src2_imm[11]~16_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|D_ctrl_src2_choose_imm~q ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2[11] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N10
cycloneive_lcell_comb \inst|nios2|Add17|auto_generated|_~17 (
	.dataa(\inst|nios2|E_ctrl_alu_subtract~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_src2 [11]),
	.cin(gnd),
	.combout(\inst|nios2|Add17|auto_generated|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add17|auto_generated|_~17 .lut_mask = 16'h55AA;
defparam \inst|nios2|Add17|auto_generated|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N19
dffeas \inst|nios2|D_pc_plus_one[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_pc_plus_one[9]~18_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_pc_plus_one [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_pc_plus_one[9] .is_wysiwyg = "true";
defparam \inst|nios2|D_pc_plus_one[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N21
dffeas \inst|nios2|D_br_taken_waddr_partial[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_br_taken_waddr_partial[9]~29_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_br_taken_waddr_partial [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_br_taken_waddr_partial[9] .is_wysiwyg = "true";
defparam \inst|nios2|D_br_taken_waddr_partial[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N8
cycloneive_lcell_comb \inst|nios2|D_extra_pc[9]~6 (
	.dataa(\inst|nios2|E_ctrl_br_cond_nxt~1_combout ),
	.datab(\inst|nios2|D_pc_plus_one [9]),
	.datac(\inst|nios2|D_br_taken_waddr_partial [9]),
	.datad(\inst|nios2|D_bht_data [1]),
	.cin(gnd),
	.combout(\inst|nios2|D_extra_pc[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_extra_pc[9]~6 .lut_mask = 16'hE4CC;
defparam \inst|nios2|D_extra_pc[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N9
dffeas \inst|nios2|E_extra_pc[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_extra_pc[9]~6_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_extra_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_extra_pc[9] .is_wysiwyg = "true";
defparam \inst|nios2|E_extra_pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N16
cycloneive_lcell_comb \inst|nios2|E_logic_result[11]~6 (
	.dataa(\inst|nios2|E_logic_op [1]),
	.datab(\inst|nios2|E_logic_op [0]),
	.datac(\inst|nios2|E_src1 [11]),
	.datad(\inst|nios2|E_src2 [11]),
	.cin(gnd),
	.combout(\inst|nios2|E_logic_result[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_logic_result[11]~6 .lut_mask = 16'h6AA1;
defparam \inst|nios2|E_logic_result[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N20
cycloneive_lcell_comb \inst|nios2|E_alu_result[11]~7 (
	.dataa(\inst|nios2|E_ctrl_retaddr~q ),
	.datab(\inst|nios2|E_ctrl_logic~q ),
	.datac(\inst|nios2|E_extra_pc [9]),
	.datad(\inst|nios2|E_logic_result[11]~6_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[11]~7 .lut_mask = 16'hECA0;
defparam \inst|nios2|E_alu_result[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N28
cycloneive_lcell_comb \inst|nios2|E_alu_result[11] (
	.dataa(gnd),
	.datab(\inst|nios2|Add17|auto_generated|result_int[12]~24_combout ),
	.datac(\inst|nios2|E_alu_result~0_combout ),
	.datad(\inst|nios2|E_alu_result[11]~7_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result [11]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[11] .lut_mask = 16'hFF0C;
defparam \inst|nios2|E_alu_result[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N29
dffeas \inst|nios2|M_alu_result[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_alu_result [11]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_alu_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_alu_result[11] .is_wysiwyg = "true";
defparam \inst|nios2|M_alu_result[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N28
cycloneive_lcell_comb \inst|nios2|D_src1_reg[11]~51 (
	.dataa(\inst|nios2|E_src1[11]~0_combout ),
	.datab(\inst|nios2|A_wr_data_unfiltered[11]~74_combout ),
	.datac(\inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [11]),
	.datad(\inst|nios2|E_src1[11]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[11]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[11]~51 .lut_mask = 16'hFA44;
defparam \inst|nios2|D_src1_reg[11]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N22
cycloneive_lcell_comb \inst|nios2|D_src1_reg[11]~52 (
	.dataa(\inst|nios2|W_wr_data [11]),
	.datab(\inst|nios2|M_alu_result [11]),
	.datac(\inst|nios2|E_src1[11]~0_combout ),
	.datad(\inst|nios2|D_src1_reg[11]~51_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[11]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[11]~52 .lut_mask = 16'hAFC0;
defparam \inst|nios2|D_src1_reg[11]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N14
cycloneive_lcell_comb \inst|nios2|D_src1_reg[11]~53 (
	.dataa(\inst|nios2|D_ctrl_a_not_src~q ),
	.datab(\inst|nios2|E_regnum_a_cmp_D~q ),
	.datac(\inst|nios2|D_src1_reg[11]~52_combout ),
	.datad(\inst|nios2|E_alu_result [11]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[11]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[11]~53 .lut_mask = 16'hF4B0;
defparam \inst|nios2|D_src1_reg[11]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N15
dffeas \inst|nios2|E_src1[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src1_reg[11]~53_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src1[11] .is_wysiwyg = "true";
defparam \inst|nios2|E_src1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N26
cycloneive_lcell_comb \inst|nios2|F_ic_tag_rd_addr_nxt[6]~26 (
	.dataa(\inst|nios2|F_ic_tag_rd_addr_nxt[6]~25_combout ),
	.datab(\inst|nios2|E_src1 [11]),
	.datac(\inst|nios2|E_valid_jmp_indirect~q ),
	.datad(\inst|nios2|M_pipe_flush~q ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_tag_rd_addr_nxt[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[6]~26 .lut_mask = 16'hCA00;
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N24
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr_nxt[9]~9 (
	.dataa(\inst|nios2|E_ctrl_crst~q ),
	.datab(\inst|nios2|E_ctrl_exception~q ),
	.datac(\inst|nios2|E_extra_pc [9]),
	.datad(\inst|nios2|E_ctrl_break~q ),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr_nxt[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr_nxt[9]~9 .lut_mask = 16'h1110;
defparam \inst|nios2|M_pipe_flush_waddr_nxt[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N12
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr[9]~6 (
	.dataa(\inst|nios2|E_ctrl_jmp_indirect~q ),
	.datab(\inst|nios2|E_src1 [11]),
	.datac(gnd),
	.datad(\inst|nios2|M_pipe_flush_waddr_nxt[9]~9_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr[9]~6 .lut_mask = 16'hDD88;
defparam \inst|nios2|M_pipe_flush_waddr[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N8
cycloneive_lcell_comb \inst|nios2|E_pc[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|D_pc [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|E_pc[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_pc[9]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|E_pc[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N9
dffeas \inst|nios2|E_pc[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_pc[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_pc[9] .is_wysiwyg = "true";
defparam \inst|nios2|E_pc[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N13
dffeas \inst|nios2|M_pipe_flush_waddr[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_pipe_flush_waddr[9]~6_combout ),
	.asdata(\inst|nios2|E_pc [9]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|E_hbreak_req~combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_pipe_flush_waddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr[9] .is_wysiwyg = "true";
defparam \inst|nios2|M_pipe_flush_waddr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N0
cycloneive_lcell_comb \inst|nios2|F_ic_tag_rd_addr_nxt[6]~27 (
	.dataa(gnd),
	.datab(\inst|nios2|M_pipe_flush~q ),
	.datac(\inst|nios2|F_ic_tag_rd_addr_nxt[6]~26_combout ),
	.datad(\inst|nios2|M_pipe_flush_waddr [9]),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_tag_rd_addr_nxt[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[6]~27 .lut_mask = 16'hF3F0;
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N1
dffeas \inst|nios2|F_pc[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_ic_tag_rd_addr_nxt[6]~27_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|F_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|F_pc[9] .is_wysiwyg = "true";
defparam \inst|nios2|F_pc[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y28_N1
dffeas \inst|nios2|D_pc[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|F_pc [9]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_pc[9] .is_wysiwyg = "true";
defparam \inst|nios2|D_pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N30
cycloneive_lcell_comb \inst|nios2|ic_tag_wraddress_nxt~0 (
	.dataa(gnd),
	.datab(\inst|nios2|D_pc [9]),
	.datac(\inst|nios2|ic_fill_line [6]),
	.datad(\inst|nios2|D_ic_fill_starting~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|ic_tag_wraddress_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_tag_wraddress_nxt~0 .lut_mask = 16'hCCF0;
defparam \inst|nios2|ic_tag_wraddress_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N31
dffeas \inst|nios2|ic_fill_line[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|ic_tag_wraddress_nxt~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_line [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_line[6] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_line[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N8
cycloneive_lcell_comb \inst|nios2|F_iw[15]~15 (
	.dataa(gnd),
	.datab(\inst|nios2|F_iw[12]~7_combout ),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\inst|nios2|F_iw[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw[15]~15 .lut_mask = 16'hFF33;
defparam \inst|nios2|F_iw[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N9
dffeas \inst|nios2|D_iw[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_iw[15]~15_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_iw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_iw[15] .is_wysiwyg = "true";
defparam \inst|nios2|D_iw[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N15
dffeas \inst|nios2|E_iw[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|D_iw [15]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_iw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_iw[15] .is_wysiwyg = "true";
defparam \inst|nios2|E_iw[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cycloneive_lcell_comb \inst|nios2|E_hbreak_req~0 (
	.dataa(\inst|nios2|E_iw [13]),
	.datab(\inst|nios2|E_iw [16]),
	.datac(\inst|nios2|E_iw [14]),
	.datad(\inst|nios2|E_iw [15]),
	.cin(gnd),
	.combout(\inst|nios2|E_hbreak_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_hbreak_req~0 .lut_mask = 16'h0800;
defparam \inst|nios2|E_hbreak_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N30
cycloneive_lcell_comb \inst|nios2|E_valid~1 (
	.dataa(\inst|nios2|E_valid_from_D~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|M_pipe_flush~q ),
	.cin(gnd),
	.combout(\inst|nios2|E_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_valid~1 .lut_mask = 16'hAA00;
defparam \inst|nios2|E_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N4
cycloneive_lcell_comb \inst|nios2|latched_oci_tb_hbreak_req_next~2 (
	.dataa(\inst|nios2|hbreak_req~0_combout ),
	.datab(\inst|nios2|hbreak_enabled~q ),
	.datac(\inst|nios2|latched_oci_tb_hbreak_req~q ),
	.datad(\inst|nios2|E_valid~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|latched_oci_tb_hbreak_req_next~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|latched_oci_tb_hbreak_req_next~2 .lut_mask = 16'h3A30;
defparam \inst|nios2|latched_oci_tb_hbreak_req_next~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N5
dffeas \inst|nios2|latched_oci_tb_hbreak_req (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|latched_oci_tb_hbreak_req_next~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|latched_oci_tb_hbreak_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|latched_oci_tb_hbreak_req .is_wysiwyg = "true";
defparam \inst|nios2|latched_oci_tb_hbreak_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N0
cycloneive_lcell_comb \inst|nios2|wait_for_one_post_bret_inst~0 (
	.dataa(\inst|nios2|E_valid~1_combout ),
	.datab(\inst|nios2|A_stall~0_combout ),
	.datac(\inst|nios2|wait_for_one_post_bret_inst~q ),
	.datad(\inst|nios2|hbreak_enabled~q ),
	.cin(gnd),
	.combout(\inst|nios2|wait_for_one_post_bret_inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|wait_for_one_post_bret_inst~0 .lut_mask = 16'hFF70;
defparam \inst|nios2|wait_for_one_post_bret_inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N8
cycloneive_lcell_comb \inst|nios2|wait_for_one_post_bret_inst~1 (
	.dataa(gnd),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_single_step_mode~q ),
	.datac(gnd),
	.datad(\inst|nios2|wait_for_one_post_bret_inst~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|wait_for_one_post_bret_inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|wait_for_one_post_bret_inst~1 .lut_mask = 16'hCC00;
defparam \inst|nios2|wait_for_one_post_bret_inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N9
dffeas \inst|nios2|wait_for_one_post_bret_inst (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|wait_for_one_post_bret_inst~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|wait_for_one_post_bret_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|wait_for_one_post_bret_inst .is_wysiwyg = "true";
defparam \inst|nios2|wait_for_one_post_bret_inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N10
cycloneive_lcell_comb \inst|nios2|hbreak_req~0 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|jtag_break~q ),
	.datab(\inst|nios2|latched_oci_tb_hbreak_req~q ),
	.datac(\inst|nios2|wait_for_one_post_bret_inst~q ),
	.datad(\inst|nios2|hbreak_enabled~q ),
	.cin(gnd),
	.combout(\inst|nios2|hbreak_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|hbreak_req~0 .lut_mask = 16'h000E;
defparam \inst|nios2|hbreak_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cycloneive_lcell_comb \inst|nios2|E_hbreak_req (
	.dataa(\inst|nios2|E_hbreak_req~1_combout ),
	.datab(\inst|nios2|E_hbreak_req~0_combout ),
	.datac(\inst|nios2|hbreak_req~0_combout ),
	.datad(\inst|nios2|Equal209~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_hbreak_req~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_hbreak_req .lut_mask = 16'h70F0;
defparam \inst|nios2|E_hbreak_req .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N24
cycloneive_lcell_comb \inst|nios2|E_wr_dst_reg~0 (
	.dataa(\inst|nios2|M_pipe_flush~q ),
	.datab(\inst|nios2|E_wr_dst_reg_from_D~q ),
	.datac(\inst|nios2|E_hbreak_req~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|E_wr_dst_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_wr_dst_reg~0 .lut_mask = 16'h0808;
defparam \inst|nios2|E_wr_dst_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N25
dffeas \inst|nios2|M_wr_dst_reg_from_E (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_wr_dst_reg~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_wr_dst_reg_from_E~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_wr_dst_reg_from_E .is_wysiwyg = "true";
defparam \inst|nios2|M_wr_dst_reg_from_E .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N14
cycloneive_lcell_comb \inst|nios2|M_regnum_a_cmp_F~2 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [31]),
	.datab(\inst|nios2|M_wr_dst_reg_from_E~q ),
	.datac(\inst|nios2|M_dst_regnum [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|M_regnum_a_cmp_F~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_regnum_a_cmp_F~2 .lut_mask = 16'h8484;
defparam \inst|nios2|M_regnum_a_cmp_F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N30
cycloneive_lcell_comb \inst|nios2|M_regnum_a_cmp_F~1 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [29]),
	.datab(\inst|nios2|M_dst_regnum [3]),
	.datac(\inst|nios2|M_dst_regnum [2]),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [30]),
	.cin(gnd),
	.combout(\inst|nios2|M_regnum_a_cmp_F~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_regnum_a_cmp_F~1 .lut_mask = 16'h8421;
defparam \inst|nios2|M_regnum_a_cmp_F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N8
cycloneive_lcell_comb \inst|nios2|M_regnum_a_cmp_F~3 (
	.dataa(\inst|nios2|M_regnum_a_cmp_F~0_combout ),
	.datab(\inst|nios2|M_regnum_a_cmp_F~2_combout ),
	.datac(gnd),
	.datad(\inst|nios2|M_regnum_a_cmp_F~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_regnum_a_cmp_F~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_regnum_a_cmp_F~3 .lut_mask = 16'h8800;
defparam \inst|nios2|M_regnum_a_cmp_F~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N28
cycloneive_lcell_comb \inst|nios2|E_regnum_a_cmp_F~1 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [29]),
	.datab(\inst|nios2|E_dst_regnum [3]),
	.datac(\inst|nios2|E_dst_regnum [2]),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [30]),
	.cin(gnd),
	.combout(\inst|nios2|E_regnum_a_cmp_F~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_regnum_a_cmp_F~1 .lut_mask = 16'h8421;
defparam \inst|nios2|E_regnum_a_cmp_F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N2
cycloneive_lcell_comb \inst|nios2|E_regnum_a_cmp_F~0 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [27]),
	.datab(\inst|nios2|E_dst_regnum [0]),
	.datac(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [28]),
	.datad(\inst|nios2|E_dst_regnum [1]),
	.cin(gnd),
	.combout(\inst|nios2|E_regnum_a_cmp_F~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_regnum_a_cmp_F~0 .lut_mask = 16'h9009;
defparam \inst|nios2|E_regnum_a_cmp_F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N4
cycloneive_lcell_comb \inst|nios2|E_regnum_a_cmp_F (
	.dataa(\inst|nios2|Equal293~0_combout ),
	.datab(\inst|nios2|E_regnum_a_cmp_F~1_combout ),
	.datac(\inst|nios2|E_wr_dst_reg~0_combout ),
	.datad(\inst|nios2|E_regnum_a_cmp_F~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_regnum_a_cmp_F~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_regnum_a_cmp_F .lut_mask = 16'h4000;
defparam \inst|nios2|E_regnum_a_cmp_F .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N26
cycloneive_lcell_comb \inst|nios2|M_regnum_a_cmp_D~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_regnum_a_cmp_F~combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_regnum_a_cmp_D~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_regnum_a_cmp_D~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_regnum_a_cmp_D~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N27
dffeas \inst|nios2|M_regnum_a_cmp_D (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_regnum_a_cmp_D~feeder_combout ),
	.asdata(\inst|nios2|E_regnum_a_cmp_D~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|F_stall~combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_regnum_a_cmp_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_regnum_a_cmp_D .is_wysiwyg = "true";
defparam \inst|nios2|M_regnum_a_cmp_D .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N9
dffeas \inst|nios2|A_regnum_a_cmp_D (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_regnum_a_cmp_F~3_combout ),
	.asdata(\inst|nios2|M_regnum_a_cmp_D~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|F_stall~combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_regnum_a_cmp_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_regnum_a_cmp_D .is_wysiwyg = "true";
defparam \inst|nios2|A_regnum_a_cmp_D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N24
cycloneive_lcell_comb \inst|nios2|E_src1[11]~1 (
	.dataa(\inst|nios2|M_regnum_a_cmp_D~q ),
	.datab(\inst|nios2|A_regnum_a_cmp_D~q ),
	.datac(gnd),
	.datad(\inst|nios2|D_ctrl_a_not_src~q ),
	.cin(gnd),
	.combout(\inst|nios2|E_src1[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src1[11]~1 .lut_mask = 16'hFF11;
defparam \inst|nios2|E_src1[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N15
dffeas \inst|nios2|W_wr_data[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_wr_data_unfiltered[10]~52_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_wr_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_wr_data[10] .is_wysiwyg = "true";
defparam \inst|nios2|W_wr_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N24
cycloneive_lcell_comb \inst|nios2|D_src1_reg[10]~31 (
	.dataa(\inst|nios2|D_src1_reg[10]~30_combout ),
	.datab(\inst|nios2|E_src1[11]~1_combout ),
	.datac(\inst|nios2|W_wr_data [10]),
	.datad(\inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[10]~31 .lut_mask = 16'hE6A2;
defparam \inst|nios2|D_src1_reg[10]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N16
cycloneive_lcell_comb \inst|nios2|D_src1_reg[10]~32 (
	.dataa(\inst|nios2|D_ctrl_a_not_src~q ),
	.datab(\inst|nios2|D_src1_reg[10]~31_combout ),
	.datac(\inst|nios2|E_regnum_a_cmp_D~q ),
	.datad(\inst|nios2|E_alu_result [10]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[10]~32 .lut_mask = 16'hDC8C;
defparam \inst|nios2|D_src1_reg[10]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N17
dffeas \inst|nios2|E_src1[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src1_reg[10]~32_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src1[10] .is_wysiwyg = "true";
defparam \inst|nios2|E_src1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N19
dffeas \inst|nios2|D_br_taken_waddr_partial[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_br_taken_waddr_partial[8]~27_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_br_taken_waddr_partial [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_br_taken_waddr_partial[8] .is_wysiwyg = "true";
defparam \inst|nios2|D_br_taken_waddr_partial[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N28
cycloneive_lcell_comb \inst|nios2|F_ic_tag_rd_addr_nxt[5]~20 (
	.dataa(\inst|nios2|F_pc[10]~0_combout ),
	.datab(\inst|nios2|D_br_taken_waddr_partial [8]),
	.datac(\inst|nios2|F_pc_plus_one[8]~16_combout ),
	.datad(\inst|nios2|F_pc[10]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_tag_rd_addr_nxt[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[5]~20 .lut_mask = 16'hFA44;
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N0
cycloneive_lcell_comb \inst|nios2|F_ic_tag_rd_addr_nxt[5]~21 (
	.dataa(\inst|nios2|D_iw [14]),
	.datab(\inst|nios2|F_ic_tag_rd_addr_nxt[5]~20_combout ),
	.datac(\inst|nios2|D_pc [8]),
	.datad(\inst|nios2|F_pc[10]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_tag_rd_addr_nxt[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[5]~21 .lut_mask = 16'hB8CC;
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N2
cycloneive_lcell_comb \inst|nios2|F_ic_tag_rd_addr_nxt[5]~22 (
	.dataa(\inst|nios2|E_valid_jmp_indirect~q ),
	.datab(\inst|nios2|E_src1 [10]),
	.datac(\inst|nios2|F_ic_tag_rd_addr_nxt[5]~21_combout ),
	.datad(\inst|nios2|M_pipe_flush~q ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_tag_rd_addr_nxt[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[5]~22 .lut_mask = 16'hD800;
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N18
cycloneive_lcell_comb \inst|nios2|F_ic_tag_rd_addr_nxt[5]~23 (
	.dataa(\inst|nios2|M_pipe_flush_waddr [8]),
	.datab(\inst|nios2|M_pipe_flush~q ),
	.datac(gnd),
	.datad(\inst|nios2|F_ic_tag_rd_addr_nxt[5]~22_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_tag_rd_addr_nxt[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[5]~23 .lut_mask = 16'hFF22;
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N19
dffeas \inst|nios2|F_pc[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_ic_tag_rd_addr_nxt[5]~23_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|F_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|F_pc[8] .is_wysiwyg = "true";
defparam \inst|nios2|F_pc[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N1
dffeas \inst|nios2|D_pc[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|F_pc [8]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_pc[8] .is_wysiwyg = "true";
defparam \inst|nios2|D_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N8
cycloneive_lcell_comb \inst|nios2|ic_tag_wraddress[5]~4 (
	.dataa(\inst|nios2|D_ic_fill_starting~1_wirecell_combout ),
	.datab(\inst|nios2|ic_fill_line [5]),
	.datac(gnd),
	.datad(\inst|nios2|D_pc [8]),
	.cin(gnd),
	.combout(\inst|nios2|ic_tag_wraddress[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_tag_wraddress[5]~4 .lut_mask = 16'hDD88;
defparam \inst|nios2|ic_tag_wraddress[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y30_N25
dffeas \inst|nios2|ic_fill_line[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|ic_tag_wraddress[5]~4_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_line [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_line[5] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_line[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N6
cycloneive_lcell_comb \inst|nios2|F_iw[16]~17 (
	.dataa(gnd),
	.datab(\inst|nios2|F_iw[12]~7_combout ),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\inst|nios2|F_iw[16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw[16]~17 .lut_mask = 16'hFF33;
defparam \inst|nios2|F_iw[16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N7
dffeas \inst|nios2|D_iw[16] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_iw[16]~17_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_iw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_iw[16] .is_wysiwyg = "true";
defparam \inst|nios2|D_iw[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneive_lcell_comb \inst|nios2|D_ctrl_retaddr~1 (
	.dataa(gnd),
	.datab(\inst|nios2|D_iw [16]),
	.datac(\inst|nios2|D_iw [13]),
	.datad(\inst|nios2|D_iw [11]),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_retaddr~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_retaddr~1 .lut_mask = 16'hF0C0;
defparam \inst|nios2|D_ctrl_retaddr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneive_lcell_comb \inst|nios2|D_ctrl_retaddr~2 (
	.dataa(\inst|nios2|D_iw [12]),
	.datab(\inst|nios2|D_iw [16]),
	.datac(\inst|nios2|D_op_cmpge~0_combout ),
	.datad(\inst|nios2|D_ctrl_retaddr~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_retaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_retaddr~2 .lut_mask = 16'h4600;
defparam \inst|nios2|D_ctrl_retaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneive_lcell_comb \inst|nios2|D_ctrl_retaddr~3 (
	.dataa(\inst|nios2|D_ctrl_retaddr~0_combout ),
	.datab(\inst|nios2|D_op_div~combout ),
	.datac(\inst|nios2|Equal171~1_combout ),
	.datad(\inst|nios2|D_ctrl_retaddr~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_retaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_retaddr~3 .lut_mask = 16'hFCEC;
defparam \inst|nios2|D_ctrl_retaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N17
dffeas \inst|nios2|E_ctrl_retaddr (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_ctrl_retaddr~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_ctrl_retaddr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_ctrl_retaddr .is_wysiwyg = "true";
defparam \inst|nios2|E_ctrl_retaddr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N6
cycloneive_lcell_comb \inst|nios2|E_alu_result[5]~12 (
	.dataa(\inst|nios2|Add17|auto_generated|result_int[6]~12_combout ),
	.datab(\inst|nios2|E_alu_result~0_combout ),
	.datac(\inst|nios2|E_ctrl_retaddr~q ),
	.datad(\inst|nios2|E_extra_pc [3]),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[5]~12 .lut_mask = 16'hF222;
defparam \inst|nios2|E_alu_result[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N28
cycloneive_lcell_comb \inst|nios2|E_alu_result[5] (
	.dataa(gnd),
	.datab(\inst|nios2|E_ctrl_logic~q ),
	.datac(\inst|nios2|E_logic_result[5]~27_combout ),
	.datad(\inst|nios2|E_alu_result[5]~12_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result [5]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[5] .lut_mask = 16'hFFC0;
defparam \inst|nios2|E_alu_result[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N16
cycloneive_lcell_comb \inst|nios2|D_src1_reg[5]~2 (
	.dataa(\inst|nios2|D_src1_reg[5]~1_combout ),
	.datab(\inst|nios2|E_alu_result [5]),
	.datac(\inst|nios2|E_regnum_a_cmp_D~q ),
	.datad(\inst|nios2|D_ctrl_a_not_src~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[5]~2 .lut_mask = 16'hAACA;
defparam \inst|nios2|D_src1_reg[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N17
dffeas \inst|nios2|E_src1[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src1_reg[5]~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src1[5] .is_wysiwyg = "true";
defparam \inst|nios2|E_src1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N8
cycloneive_lcell_comb \inst|nios2|E_logic_result[5]~27 (
	.dataa(\inst|nios2|E_logic_op [0]),
	.datab(\inst|nios2|E_src1 [5]),
	.datac(\inst|nios2|E_src2 [5]),
	.datad(\inst|nios2|E_logic_op [1]),
	.cin(gnd),
	.combout(\inst|nios2|E_logic_result[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_logic_result[5]~27 .lut_mask = 16'h7C81;
defparam \inst|nios2|E_logic_result[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N22
cycloneive_lcell_comb \inst|nios2|E_logic_result[16]~1 (
	.dataa(\inst|nios2|E_logic_op [1]),
	.datab(\inst|nios2|E_src1 [16]),
	.datac(\inst|nios2|E_logic_op [0]),
	.datad(\inst|nios2|E_src2 [16]),
	.cin(gnd),
	.combout(\inst|nios2|E_logic_result[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_logic_result[16]~1 .lut_mask = 16'h6A89;
defparam \inst|nios2|E_logic_result[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N10
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~7 (
	.dataa(\inst|nios2|E_logic_result[7]~25_combout ),
	.datab(\inst|nios2|E_logic_result[5]~27_combout ),
	.datac(\inst|nios2|E_logic_result[16]~1_combout ),
	.datad(\inst|nios2|E_logic_result[6]~26_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_test_bench|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~7 .lut_mask = 16'h0001;
defparam \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N8
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~5 (
	.dataa(\inst|nios2|E_logic_result[15]~2_combout ),
	.datab(\inst|nios2|E_logic_result[14]~3_combout ),
	.datac(\inst|nios2|E_logic_result[29]~23_combout ),
	.datad(\inst|nios2|E_logic_result[8]~22_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_test_bench|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~5 .lut_mask = 16'h0001;
defparam \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N16
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~8 (
	.dataa(\inst|nios2|E_logic_result[30]~30_combout ),
	.datab(\inst|nios2|E_logic_result[4]~28_combout ),
	.datac(\inst|nios2|E_logic_result[3]~29_combout ),
	.datad(\inst|nios2|E_logic_result[9]~31_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_test_bench|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~8 .lut_mask = 16'h0001;
defparam \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~9 (
	.dataa(\inst|nios2|the_KERNEL_nios2_test_bench|Equal0~6_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_test_bench|Equal0~7_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_test_bench|Equal0~5_combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_test_bench|Equal0~8_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_test_bench|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~9 .lut_mask = 16'h8000;
defparam \inst|nios2|the_KERNEL_nios2_test_bench|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N24
cycloneive_lcell_comb \inst|nios2|D_compare_op[1]~0 (
	.dataa(\inst|nios2|D_iw [4]),
	.datab(\inst|nios2|Equal171~0_combout ),
	.datac(\inst|nios2|D_iw [15]),
	.datad(\inst|nios2|Equal171~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_compare_op[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_compare_op[1]~0 .lut_mask = 16'hE2AA;
defparam \inst|nios2|D_compare_op[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N25
dffeas \inst|nios2|E_compare_op[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_compare_op[1]~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_compare_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_compare_op[1] .is_wysiwyg = "true";
defparam \inst|nios2|E_compare_op[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N8
cycloneive_lcell_comb \inst|nios2|E_br_result~0 (
	.dataa(\inst|nios2|the_KERNEL_nios2_test_bench|Equal0~4_combout ),
	.datab(\inst|nios2|E_compare_op [0]),
	.datac(\inst|nios2|the_KERNEL_nios2_test_bench|Equal0~9_combout ),
	.datad(\inst|nios2|E_compare_op [1]),
	.cin(gnd),
	.combout(\inst|nios2|E_br_result~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_br_result~0 .lut_mask = 16'h4C20;
defparam \inst|nios2|E_br_result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
cycloneive_lcell_comb \inst|nios2|E_br_result~1 (
	.dataa(\inst|nios2|Add17|auto_generated|result_int[33]~66_combout ),
	.datab(\inst|nios2|E_compare_op [0]),
	.datac(\inst|nios2|E_br_result~0_combout ),
	.datad(\inst|nios2|E_compare_op [1]),
	.cin(gnd),
	.combout(\inst|nios2|E_br_result~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_br_result~1 .lut_mask = 16'hF2F4;
defparam \inst|nios2|E_br_result~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N22
cycloneive_lcell_comb \inst|nios2|E_br_mispredict (
	.dataa(\inst|nios2|E_bht_data [1]),
	.datab(\inst|nios2|E_valid~0_combout ),
	.datac(\inst|nios2|E_ctrl_br_cond~q ),
	.datad(\inst|nios2|E_br_result~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_br_mispredict~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_br_mispredict .lut_mask = 16'h8040;
defparam \inst|nios2|E_br_mispredict .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N23
dffeas \inst|nios2|M_br_mispredict (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_br_mispredict~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_br_mispredict~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_br_mispredict .is_wysiwyg = "true";
defparam \inst|nios2|M_br_mispredict .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N28
cycloneive_lcell_comb \inst|nios2|M_br_mispredict~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|M_br_mispredict~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|M_br_mispredict~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_br_mispredict~_wirecell .lut_mask = 16'h0F0F;
defparam \inst|nios2|M_br_mispredict~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N10
cycloneive_lcell_comb \inst|nios2|M_br_cond_taken_history[0]~0 (
	.dataa(\inst|nios2|A_stall~0_combout ),
	.datab(\inst|nios2|E_ctrl_br_cond~q ),
	.datac(\inst|nios2|E_valid~1_combout ),
	.datad(\inst|nios2|E_hbreak_req~combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_br_cond_taken_history[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_br_cond_taken_history[0]~0 .lut_mask = 16'h0080;
defparam \inst|nios2|M_br_cond_taken_history[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N27
dffeas \inst|nios2|M_br_cond_taken_history[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_br_result~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|M_br_cond_taken_history[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_br_cond_taken_history [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_br_cond_taken_history[0] .is_wysiwyg = "true";
defparam \inst|nios2|M_br_cond_taken_history[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N2
cycloneive_lcell_comb \inst|nios2|F_ic_data_rd_addr_nxt[0]~0 (
	.dataa(\inst|nios2|D_br_taken_waddr_partial [0]),
	.datab(\inst|nios2|F_pc[10]~1_combout ),
	.datac(\inst|nios2|D_pc [0]),
	.datad(\inst|nios2|F_pc[10]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_data_rd_addr_nxt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_data_rd_addr_nxt[0]~0 .lut_mask = 16'hFC22;
defparam \inst|nios2|F_ic_data_rd_addr_nxt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N6
cycloneive_lcell_comb \inst|nios2|F_ic_data_rd_addr_nxt[0]~1 (
	.dataa(\inst|nios2|F_pc[10]~1_combout ),
	.datab(\inst|nios2|D_iw [6]),
	.datac(\inst|nios2|F_pc_plus_one[0]~0_combout ),
	.datad(\inst|nios2|F_ic_data_rd_addr_nxt[0]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_data_rd_addr_nxt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_data_rd_addr_nxt[0]~1 .lut_mask = 16'hDDA0;
defparam \inst|nios2|F_ic_data_rd_addr_nxt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N16
cycloneive_lcell_comb \inst|nios2|F_ic_data_rd_addr_nxt[0]~2 (
	.dataa(\inst|nios2|M_pipe_flush~q ),
	.datab(\inst|nios2|E_valid_jmp_indirect~q ),
	.datac(\inst|nios2|E_src1 [2]),
	.datad(\inst|nios2|F_ic_data_rd_addr_nxt[0]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_data_rd_addr_nxt[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_data_rd_addr_nxt[0]~2 .lut_mask = 16'hA280;
defparam \inst|nios2|F_ic_data_rd_addr_nxt[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N24
cycloneive_lcell_comb \inst|nios2|F_bht_ptr_nxt[0] (
	.dataa(\inst|nios2|M_pipe_flush~q ),
	.datab(\inst|nios2|M_br_cond_taken_history [0]),
	.datac(\inst|nios2|M_pipe_flush_waddr [0]),
	.datad(\inst|nios2|F_ic_data_rd_addr_nxt[0]~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_bht_ptr_nxt [0]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_bht_ptr_nxt[0] .lut_mask = 16'h339C;
defparam \inst|nios2|F_bht_ptr_nxt[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N25
dffeas \inst|nios2|F_bht_ptr[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_bht_ptr_nxt [0]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|F_bht_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|F_bht_ptr[0] .is_wysiwyg = "true";
defparam \inst|nios2|F_bht_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N22
cycloneive_lcell_comb \inst|nios2|D_bht_ptr[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|F_bht_ptr [0]),
	.cin(gnd),
	.combout(\inst|nios2|D_bht_ptr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_bht_ptr[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|D_bht_ptr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N23
dffeas \inst|nios2|D_bht_ptr[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_bht_ptr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_bht_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_bht_ptr[0] .is_wysiwyg = "true";
defparam \inst|nios2|D_bht_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N6
cycloneive_lcell_comb \inst|nios2|E_bht_ptr[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|D_bht_ptr [0]),
	.cin(gnd),
	.combout(\inst|nios2|E_bht_ptr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_bht_ptr[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|E_bht_ptr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N7
dffeas \inst|nios2|E_bht_ptr[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_bht_ptr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_bht_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_bht_ptr[0] .is_wysiwyg = "true";
defparam \inst|nios2|E_bht_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N16
cycloneive_lcell_comb \inst|nios2|M_bht_ptr_unfiltered[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_bht_ptr [0]),
	.cin(gnd),
	.combout(\inst|nios2|M_bht_ptr_unfiltered[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_bht_ptr_unfiltered[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_bht_ptr_unfiltered[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N17
dffeas \inst|nios2|M_bht_ptr_unfiltered[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_bht_ptr_unfiltered[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_bht_ptr_unfiltered [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_bht_ptr_unfiltered[0] .is_wysiwyg = "true";
defparam \inst|nios2|M_bht_ptr_unfiltered[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N2
cycloneive_lcell_comb \inst|nios2|M_br_cond_taken_history[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|M_br_cond_taken_history [0]),
	.cin(gnd),
	.combout(\inst|nios2|M_br_cond_taken_history[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_br_cond_taken_history[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_br_cond_taken_history[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N3
dffeas \inst|nios2|M_br_cond_taken_history[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_br_cond_taken_history[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|M_br_cond_taken_history[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_br_cond_taken_history [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_br_cond_taken_history[1] .is_wysiwyg = "true";
defparam \inst|nios2|M_br_cond_taken_history[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N20
cycloneive_lcell_comb \inst|nios2|F_bht_ptr_nxt[1] (
	.dataa(\inst|nios2|F_ic_data_rd_addr_nxt[1]~6_combout ),
	.datab(\inst|nios2|M_pipe_flush_waddr [1]),
	.datac(\inst|nios2|M_pipe_flush~q ),
	.datad(\inst|nios2|M_br_cond_taken_history [1]),
	.cin(gnd),
	.combout(\inst|nios2|F_bht_ptr_nxt [1]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_bht_ptr_nxt[1] .lut_mask = 16'h51AE;
defparam \inst|nios2|F_bht_ptr_nxt[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N21
dffeas \inst|nios2|F_bht_ptr[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_bht_ptr_nxt [1]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|F_bht_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|F_bht_ptr[1] .is_wysiwyg = "true";
defparam \inst|nios2|F_bht_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y28_N13
dffeas \inst|nios2|D_bht_ptr[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|F_bht_ptr [1]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_bht_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_bht_ptr[1] .is_wysiwyg = "true";
defparam \inst|nios2|D_bht_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N0
cycloneive_lcell_comb \inst|nios2|E_bht_ptr[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|D_bht_ptr [1]),
	.cin(gnd),
	.combout(\inst|nios2|E_bht_ptr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_bht_ptr[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|E_bht_ptr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N1
dffeas \inst|nios2|E_bht_ptr[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_bht_ptr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_bht_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_bht_ptr[1] .is_wysiwyg = "true";
defparam \inst|nios2|E_bht_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N26
cycloneive_lcell_comb \inst|nios2|M_bht_ptr_unfiltered[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_bht_ptr [1]),
	.cin(gnd),
	.combout(\inst|nios2|M_bht_ptr_unfiltered[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_bht_ptr_unfiltered[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_bht_ptr_unfiltered[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N27
dffeas \inst|nios2|M_bht_ptr_unfiltered[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_bht_ptr_unfiltered[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_bht_ptr_unfiltered [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_bht_ptr_unfiltered[1] .is_wysiwyg = "true";
defparam \inst|nios2|M_bht_ptr_unfiltered[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N30
cycloneive_lcell_comb \inst|nios2|M_br_cond_taken_history[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|M_br_cond_taken_history [1]),
	.cin(gnd),
	.combout(\inst|nios2|M_br_cond_taken_history[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_br_cond_taken_history[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_br_cond_taken_history[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N31
dffeas \inst|nios2|M_br_cond_taken_history[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_br_cond_taken_history[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|M_br_cond_taken_history[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_br_cond_taken_history [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_br_cond_taken_history[2] .is_wysiwyg = "true";
defparam \inst|nios2|M_br_cond_taken_history[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N28
cycloneive_lcell_comb \inst|nios2|F_bht_ptr_nxt[2] (
	.dataa(\inst|nios2|M_pipe_flush_waddr [2]),
	.datab(\inst|nios2|F_ic_data_rd_addr_nxt[2]~10_combout ),
	.datac(\inst|nios2|M_br_cond_taken_history [2]),
	.datad(\inst|nios2|M_pipe_flush~q ),
	.cin(gnd),
	.combout(\inst|nios2|F_bht_ptr_nxt [2]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_bht_ptr_nxt[2] .lut_mask = 16'h3C1E;
defparam \inst|nios2|F_bht_ptr_nxt[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N29
dffeas \inst|nios2|F_bht_ptr[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_bht_ptr_nxt [2]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|F_bht_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|F_bht_ptr[2] .is_wysiwyg = "true";
defparam \inst|nios2|F_bht_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N6
cycloneive_lcell_comb \inst|nios2|D_bht_ptr[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|F_bht_ptr [2]),
	.cin(gnd),
	.combout(\inst|nios2|D_bht_ptr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_bht_ptr[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|D_bht_ptr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N7
dffeas \inst|nios2|D_bht_ptr[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_bht_ptr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_bht_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_bht_ptr[2] .is_wysiwyg = "true";
defparam \inst|nios2|D_bht_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N14
cycloneive_lcell_comb \inst|nios2|E_bht_ptr[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|D_bht_ptr [2]),
	.cin(gnd),
	.combout(\inst|nios2|E_bht_ptr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_bht_ptr[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|E_bht_ptr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N15
dffeas \inst|nios2|E_bht_ptr[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_bht_ptr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_bht_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_bht_ptr[2] .is_wysiwyg = "true";
defparam \inst|nios2|E_bht_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N2
cycloneive_lcell_comb \inst|nios2|M_bht_ptr_unfiltered[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|E_bht_ptr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|M_bht_ptr_unfiltered[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_bht_ptr_unfiltered[2]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|M_bht_ptr_unfiltered[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N3
dffeas \inst|nios2|M_bht_ptr_unfiltered[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_bht_ptr_unfiltered[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_bht_ptr_unfiltered [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_bht_ptr_unfiltered[2] .is_wysiwyg = "true";
defparam \inst|nios2|M_bht_ptr_unfiltered[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N14
cycloneive_lcell_comb \inst|nios2|F_ic_tag_rd_addr_nxt[0]~0 (
	.dataa(\inst|nios2|D_br_taken_waddr_partial [3]),
	.datab(\inst|nios2|F_pc[10]~0_combout ),
	.datac(\inst|nios2|D_pc [3]),
	.datad(\inst|nios2|F_pc[10]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_tag_rd_addr_nxt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[0]~0 .lut_mask = 16'hCCE2;
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N12
cycloneive_lcell_comb \inst|nios2|F_ic_tag_rd_addr_nxt[0]~1 (
	.dataa(\inst|nios2|F_pc[10]~1_combout ),
	.datab(\inst|nios2|D_iw [9]),
	.datac(\inst|nios2|F_pc_plus_one[3]~6_combout ),
	.datad(\inst|nios2|F_ic_tag_rd_addr_nxt[0]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_tag_rd_addr_nxt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[0]~1 .lut_mask = 16'hDDA0;
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N30
cycloneive_lcell_comb \inst|nios2|F_ic_tag_rd_addr_nxt[0]~2 (
	.dataa(\inst|nios2|M_pipe_flush~q ),
	.datab(\inst|nios2|E_valid_jmp_indirect~q ),
	.datac(\inst|nios2|E_src1 [5]),
	.datad(\inst|nios2|F_ic_tag_rd_addr_nxt[0]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_tag_rd_addr_nxt[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[0]~2 .lut_mask = 16'hA280;
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N1
dffeas \inst|nios2|M_br_cond_taken_history[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_br_cond_taken_history [2]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|M_br_cond_taken_history[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_br_cond_taken_history [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_br_cond_taken_history[3] .is_wysiwyg = "true";
defparam \inst|nios2|M_br_cond_taken_history[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N2
cycloneive_lcell_comb \inst|nios2|F_bht_ptr_nxt[3] (
	.dataa(\inst|nios2|M_pipe_flush~q ),
	.datab(\inst|nios2|M_pipe_flush_waddr [3]),
	.datac(\inst|nios2|F_ic_tag_rd_addr_nxt[0]~2_combout ),
	.datad(\inst|nios2|M_br_cond_taken_history [3]),
	.cin(gnd),
	.combout(\inst|nios2|F_bht_ptr_nxt [3]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_bht_ptr_nxt[3] .lut_mask = 16'h0BF4;
defparam \inst|nios2|F_bht_ptr_nxt[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N3
dffeas \inst|nios2|F_bht_ptr[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_bht_ptr_nxt [3]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|F_bht_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|F_bht_ptr[3] .is_wysiwyg = "true";
defparam \inst|nios2|F_bht_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N4
cycloneive_lcell_comb \inst|nios2|D_bht_ptr[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|F_bht_ptr [3]),
	.cin(gnd),
	.combout(\inst|nios2|D_bht_ptr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_bht_ptr[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|D_bht_ptr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N5
dffeas \inst|nios2|D_bht_ptr[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_bht_ptr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_bht_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_bht_ptr[3] .is_wysiwyg = "true";
defparam \inst|nios2|D_bht_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y28_N19
dffeas \inst|nios2|E_bht_ptr[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|D_bht_ptr [3]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_bht_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_bht_ptr[3] .is_wysiwyg = "true";
defparam \inst|nios2|E_bht_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N28
cycloneive_lcell_comb \inst|nios2|M_bht_ptr_unfiltered[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_bht_ptr [3]),
	.cin(gnd),
	.combout(\inst|nios2|M_bht_ptr_unfiltered[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_bht_ptr_unfiltered[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_bht_ptr_unfiltered[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N29
dffeas \inst|nios2|M_bht_ptr_unfiltered[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_bht_ptr_unfiltered[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_bht_ptr_unfiltered [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_bht_ptr_unfiltered[3] .is_wysiwyg = "true";
defparam \inst|nios2|M_bht_ptr_unfiltered[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N18
cycloneive_lcell_comb \inst|nios2|M_br_cond_taken_history[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|M_br_cond_taken_history [3]),
	.cin(gnd),
	.combout(\inst|nios2|M_br_cond_taken_history[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_br_cond_taken_history[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_br_cond_taken_history[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N19
dffeas \inst|nios2|M_br_cond_taken_history[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_br_cond_taken_history[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|M_br_cond_taken_history[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_br_cond_taken_history [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_br_cond_taken_history[4] .is_wysiwyg = "true";
defparam \inst|nios2|M_br_cond_taken_history[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N11
dffeas \inst|nios2|D_br_taken_waddr_partial[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_br_taken_waddr_partial[4]~19_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_br_taken_waddr_partial [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_br_taken_waddr_partial[4] .is_wysiwyg = "true";
defparam \inst|nios2|D_br_taken_waddr_partial[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N9
dffeas \inst|nios2|D_pc_plus_one[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_pc_plus_one[4]~8_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_pc_plus_one [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_pc_plus_one[4] .is_wysiwyg = "true";
defparam \inst|nios2|D_pc_plus_one[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N12
cycloneive_lcell_comb \inst|nios2|D_extra_pc[4]~12 (
	.dataa(\inst|nios2|D_bht_data [1]),
	.datab(\inst|nios2|D_br_taken_waddr_partial [4]),
	.datac(\inst|nios2|E_ctrl_br_cond_nxt~1_combout ),
	.datad(\inst|nios2|D_pc_plus_one [4]),
	.cin(gnd),
	.combout(\inst|nios2|D_extra_pc[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_extra_pc[4]~12 .lut_mask = 16'hDF80;
defparam \inst|nios2|D_extra_pc[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N13
dffeas \inst|nios2|E_extra_pc[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_extra_pc[4]~12_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_extra_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_extra_pc[4] .is_wysiwyg = "true";
defparam \inst|nios2|E_extra_pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N20
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr_nxt[4]~4 (
	.dataa(\inst|nios2|E_ctrl_crst~q ),
	.datab(\inst|nios2|E_extra_pc [4]),
	.datac(\inst|nios2|E_ctrl_exception~q ),
	.datad(\inst|nios2|E_ctrl_break~q ),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr_nxt[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr_nxt[4]~4 .lut_mask = 16'h0004;
defparam \inst|nios2|M_pipe_flush_waddr_nxt[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N4
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr[4]~1 (
	.dataa(\inst|nios2|E_ctrl_jmp_indirect~q ),
	.datab(\inst|nios2|M_pipe_flush_waddr_nxt[4]~4_combout ),
	.datac(gnd),
	.datad(\inst|nios2|E_src1 [6]),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr[4]~1 .lut_mask = 16'hEE44;
defparam \inst|nios2|M_pipe_flush_waddr[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N8
cycloneive_lcell_comb \inst|nios2|E_pc[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|D_pc [4]),
	.cin(gnd),
	.combout(\inst|nios2|E_pc[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_pc[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|E_pc[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N9
dffeas \inst|nios2|E_pc[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_pc[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_pc[4] .is_wysiwyg = "true";
defparam \inst|nios2|E_pc[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N5
dffeas \inst|nios2|M_pipe_flush_waddr[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_pipe_flush_waddr[4]~1_combout ),
	.asdata(\inst|nios2|E_pc [4]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|E_hbreak_req~combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_pipe_flush_waddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr[4] .is_wysiwyg = "true";
defparam \inst|nios2|M_pipe_flush_waddr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N4
cycloneive_lcell_comb \inst|nios2|F_bht_ptr_nxt[4] (
	.dataa(\inst|nios2|M_pipe_flush~q ),
	.datab(\inst|nios2|M_br_cond_taken_history [4]),
	.datac(\inst|nios2|F_ic_tag_rd_addr_nxt[1]~6_combout ),
	.datad(\inst|nios2|M_pipe_flush_waddr [4]),
	.cin(gnd),
	.combout(\inst|nios2|F_bht_ptr_nxt [4]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_bht_ptr_nxt[4] .lut_mask = 16'h393C;
defparam \inst|nios2|F_bht_ptr_nxt[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N5
dffeas \inst|nios2|F_bht_ptr[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_bht_ptr_nxt [4]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|F_bht_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|F_bht_ptr[4] .is_wysiwyg = "true";
defparam \inst|nios2|F_bht_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N10
cycloneive_lcell_comb \inst|nios2|D_bht_ptr[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|F_bht_ptr [4]),
	.cin(gnd),
	.combout(\inst|nios2|D_bht_ptr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_bht_ptr[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|D_bht_ptr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N11
dffeas \inst|nios2|D_bht_ptr[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_bht_ptr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_bht_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_bht_ptr[4] .is_wysiwyg = "true";
defparam \inst|nios2|D_bht_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N0
cycloneive_lcell_comb \inst|nios2|E_bht_ptr[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|D_bht_ptr [4]),
	.cin(gnd),
	.combout(\inst|nios2|E_bht_ptr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_bht_ptr[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|E_bht_ptr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N1
dffeas \inst|nios2|E_bht_ptr[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_bht_ptr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_bht_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_bht_ptr[4] .is_wysiwyg = "true";
defparam \inst|nios2|E_bht_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N6
cycloneive_lcell_comb \inst|nios2|M_bht_ptr_unfiltered[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_bht_ptr [4]),
	.cin(gnd),
	.combout(\inst|nios2|M_bht_ptr_unfiltered[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_bht_ptr_unfiltered[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_bht_ptr_unfiltered[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N7
dffeas \inst|nios2|M_bht_ptr_unfiltered[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_bht_ptr_unfiltered[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_bht_ptr_unfiltered [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_bht_ptr_unfiltered[4] .is_wysiwyg = "true";
defparam \inst|nios2|M_bht_ptr_unfiltered[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N14
cycloneive_lcell_comb \inst|nios2|M_br_cond_taken_history[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|M_br_cond_taken_history [4]),
	.cin(gnd),
	.combout(\inst|nios2|M_br_cond_taken_history[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_br_cond_taken_history[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_br_cond_taken_history[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N15
dffeas \inst|nios2|M_br_cond_taken_history[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_br_cond_taken_history[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|M_br_cond_taken_history[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_br_cond_taken_history [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_br_cond_taken_history[5] .is_wysiwyg = "true";
defparam \inst|nios2|M_br_cond_taken_history[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N16
cycloneive_lcell_comb \inst|nios2|F_bht_ptr_nxt[5] (
	.dataa(\inst|nios2|M_pipe_flush_waddr [5]),
	.datab(\inst|nios2|M_br_cond_taken_history [5]),
	.datac(\inst|nios2|M_pipe_flush~q ),
	.datad(\inst|nios2|F_ic_tag_rd_addr_nxt[2]~10_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_bht_ptr_nxt [5]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_bht_ptr_nxt[5] .lut_mask = 16'h33C6;
defparam \inst|nios2|F_bht_ptr_nxt[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N17
dffeas \inst|nios2|F_bht_ptr[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_bht_ptr_nxt [5]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|F_bht_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|F_bht_ptr[5] .is_wysiwyg = "true";
defparam \inst|nios2|F_bht_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N22
cycloneive_lcell_comb \inst|nios2|D_bht_ptr[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|F_bht_ptr [5]),
	.cin(gnd),
	.combout(\inst|nios2|D_bht_ptr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_bht_ptr[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|D_bht_ptr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N23
dffeas \inst|nios2|D_bht_ptr[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_bht_ptr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_bht_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_bht_ptr[5] .is_wysiwyg = "true";
defparam \inst|nios2|D_bht_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N3
dffeas \inst|nios2|E_bht_ptr[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|D_bht_ptr [5]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_bht_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_bht_ptr[5] .is_wysiwyg = "true";
defparam \inst|nios2|E_bht_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N28
cycloneive_lcell_comb \inst|nios2|M_bht_ptr_unfiltered[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_bht_ptr [5]),
	.cin(gnd),
	.combout(\inst|nios2|M_bht_ptr_unfiltered[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_bht_ptr_unfiltered[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_bht_ptr_unfiltered[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N29
dffeas \inst|nios2|M_bht_ptr_unfiltered[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_bht_ptr_unfiltered[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_bht_ptr_unfiltered [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_bht_ptr_unfiltered[5] .is_wysiwyg = "true";
defparam \inst|nios2|M_bht_ptr_unfiltered[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N11
dffeas \inst|nios2|M_br_cond_taken_history[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_br_cond_taken_history [5]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|M_br_cond_taken_history[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_br_cond_taken_history [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_br_cond_taken_history[6] .is_wysiwyg = "true";
defparam \inst|nios2|M_br_cond_taken_history[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N8
cycloneive_lcell_comb \inst|nios2|F_bht_ptr_nxt[6] (
	.dataa(\inst|nios2|M_pipe_flush_waddr [6]),
	.datab(\inst|nios2|F_ic_tag_rd_addr_nxt[3]~14_combout ),
	.datac(\inst|nios2|M_br_cond_taken_history [6]),
	.datad(\inst|nios2|M_pipe_flush~q ),
	.cin(gnd),
	.combout(\inst|nios2|F_bht_ptr_nxt [6]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_bht_ptr_nxt[6] .lut_mask = 16'h3C1E;
defparam \inst|nios2|F_bht_ptr_nxt[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N9
dffeas \inst|nios2|F_bht_ptr[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_bht_ptr_nxt [6]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|F_bht_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|F_bht_ptr[6] .is_wysiwyg = "true";
defparam \inst|nios2|F_bht_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N4
cycloneive_lcell_comb \inst|nios2|D_bht_ptr[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|F_bht_ptr [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|D_bht_ptr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_bht_ptr[6]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|D_bht_ptr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N5
dffeas \inst|nios2|D_bht_ptr[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_bht_ptr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_bht_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_bht_ptr[6] .is_wysiwyg = "true";
defparam \inst|nios2|D_bht_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N16
cycloneive_lcell_comb \inst|nios2|E_bht_ptr[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|D_bht_ptr [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|E_bht_ptr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_bht_ptr[6]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|E_bht_ptr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N17
dffeas \inst|nios2|E_bht_ptr[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_bht_ptr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_bht_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_bht_ptr[6] .is_wysiwyg = "true";
defparam \inst|nios2|E_bht_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N26
cycloneive_lcell_comb \inst|nios2|M_bht_ptr_unfiltered[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_bht_ptr [6]),
	.cin(gnd),
	.combout(\inst|nios2|M_bht_ptr_unfiltered[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_bht_ptr_unfiltered[6]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_bht_ptr_unfiltered[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N27
dffeas \inst|nios2|M_bht_ptr_unfiltered[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_bht_ptr_unfiltered[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_bht_ptr_unfiltered [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_bht_ptr_unfiltered[6] .is_wysiwyg = "true";
defparam \inst|nios2|M_bht_ptr_unfiltered[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N12
cycloneive_lcell_comb \inst|nios2|M_br_cond_taken_history[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|M_br_cond_taken_history [6]),
	.cin(gnd),
	.combout(\inst|nios2|M_br_cond_taken_history[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_br_cond_taken_history[7]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_br_cond_taken_history[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N13
dffeas \inst|nios2|M_br_cond_taken_history[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_br_cond_taken_history[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|M_br_cond_taken_history[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_br_cond_taken_history [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_br_cond_taken_history[7] .is_wysiwyg = "true";
defparam \inst|nios2|M_br_cond_taken_history[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N6
cycloneive_lcell_comb \inst|nios2|F_ic_tag_rd_addr_nxt[4]~16 (
	.dataa(\inst|nios2|F_pc[10]~0_combout ),
	.datab(\inst|nios2|F_pc[10]~1_combout ),
	.datac(\inst|nios2|D_pc [7]),
	.datad(\inst|nios2|D_br_taken_waddr_partial [7]),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_tag_rd_addr_nxt[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[4]~16 .lut_mask = 16'hB9A8;
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N26
cycloneive_lcell_comb \inst|nios2|F_ic_tag_rd_addr_nxt[4]~17 (
	.dataa(\inst|nios2|F_pc_plus_one[7]~14_combout ),
	.datab(\inst|nios2|F_pc[10]~1_combout ),
	.datac(\inst|nios2|D_iw [13]),
	.datad(\inst|nios2|F_ic_tag_rd_addr_nxt[4]~16_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_tag_rd_addr_nxt[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[4]~17 .lut_mask = 16'hF388;
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N10
cycloneive_lcell_comb \inst|nios2|F_ic_tag_rd_addr_nxt[4]~18 (
	.dataa(\inst|nios2|M_pipe_flush~q ),
	.datab(\inst|nios2|E_src1 [9]),
	.datac(\inst|nios2|E_valid_jmp_indirect~q ),
	.datad(\inst|nios2|F_ic_tag_rd_addr_nxt[4]~17_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_tag_rd_addr_nxt[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[4]~18 .lut_mask = 16'h8A80;
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N0
cycloneive_lcell_comb \inst|nios2|F_bht_ptr_nxt[7] (
	.dataa(\inst|nios2|M_pipe_flush~q ),
	.datab(\inst|nios2|M_pipe_flush_waddr [7]),
	.datac(\inst|nios2|M_br_cond_taken_history [7]),
	.datad(\inst|nios2|F_ic_tag_rd_addr_nxt[4]~18_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_bht_ptr_nxt [7]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_bht_ptr_nxt[7] .lut_mask = 16'h0FB4;
defparam \inst|nios2|F_bht_ptr_nxt[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N1
dffeas \inst|nios2|F_bht_ptr[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_bht_ptr_nxt [7]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|F_bht_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|F_bht_ptr[7] .is_wysiwyg = "true";
defparam \inst|nios2|F_bht_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N24
cycloneive_lcell_comb \inst|nios2|D_bht_ptr[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|F_bht_ptr [7]),
	.cin(gnd),
	.combout(\inst|nios2|D_bht_ptr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_bht_ptr[7]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|D_bht_ptr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N25
dffeas \inst|nios2|D_bht_ptr[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_bht_ptr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_bht_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_bht_ptr[7] .is_wysiwyg = "true";
defparam \inst|nios2|D_bht_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N12
cycloneive_lcell_comb \inst|nios2|E_bht_ptr[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|D_bht_ptr [7]),
	.cin(gnd),
	.combout(\inst|nios2|E_bht_ptr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_bht_ptr[7]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|E_bht_ptr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N13
dffeas \inst|nios2|E_bht_ptr[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_bht_ptr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_bht_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_bht_ptr[7] .is_wysiwyg = "true";
defparam \inst|nios2|E_bht_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N6
cycloneive_lcell_comb \inst|nios2|M_bht_ptr_unfiltered[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_bht_ptr [7]),
	.cin(gnd),
	.combout(\inst|nios2|M_bht_ptr_unfiltered[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_bht_ptr_unfiltered[7]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_bht_ptr_unfiltered[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N7
dffeas \inst|nios2|M_bht_ptr_unfiltered[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_bht_ptr_unfiltered[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_bht_ptr_unfiltered [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_bht_ptr_unfiltered[7] .is_wysiwyg = "true";
defparam \inst|nios2|M_bht_ptr_unfiltered[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y28_N0
cycloneive_ram_block \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\inst|nios2|M_bht_wr_en_unfiltered~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\inst|nios2|F_stall~combout ),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|nios2|F_stall~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst|nios2|M_bht_wr_data_unfiltered[1]~0_combout ,\inst|nios2|M_br_mispredict~_wirecell_combout }),
	.portaaddr({\inst|nios2|M_bht_ptr_unfiltered [7],\inst|nios2|M_bht_ptr_unfiltered [6],\inst|nios2|M_bht_ptr_unfiltered [5],\inst|nios2|M_bht_ptr_unfiltered [4],\inst|nios2|M_bht_ptr_unfiltered [3],\inst|nios2|M_bht_ptr_unfiltered [2],\inst|nios2|M_bht_ptr_unfiltered [1],
\inst|nios2|M_bht_ptr_unfiltered [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\inst|nios2|F_bht_ptr_nxt [7],\inst|nios2|F_bht_ptr_nxt [6],\inst|nios2|F_bht_ptr_nxt [5],\inst|nios2|F_bht_ptr_nxt [4],\inst|nios2|F_bht_ptr_nxt [3],\inst|nios2|F_bht_ptr_nxt [2],\inst|nios2|F_bht_ptr_nxt [1],\inst|nios2|F_bht_ptr_nxt [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .init_file = "KERNEL_nios2_bht_ram.mif";
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_bht_module:KERNEL_nios2_bht|altsyncram:the_altsyncram|altsyncram_elg1:auto_generated|ALTSYNCRAM";
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 2;
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 2;
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000010000000030000000010000000000000000010000000020000000020000000020000000020000000030000000020000000030000000030000000010000000020000000010000000010000000010000000010000000030000000030000000000000000010000000030000000020000000030000000020000000020000;
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = 2048'h00003000000002000000001000000001000000002000000001000000002000000003000000000000000000000000003000000001000000001000000001000000000000000003000000001000000000000000003000000000000000000000000003000000000000000000000000002000000003000000002000000000000000002000000001000000002000000003000000001000000001000000003000000002000000002000000002000000002000000003000000002000000000000000003000000002000000001000000003000000003000000003000000002000000001000000001000000001000000000000000000000000002000000003000000002000;
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000100000000100000000200000000000000000000000000300000000100000000000000000000000000200000000200000000300000000200000000300000000300000000200000000200000000000000000300000000300000000000000000300000000300000000200000000100000000300000000200000000200000000100000000200000000000000000200000000100000000300000000000000000000000000000000000300000000300000000300000000300000000300000000000000000300000000300000000100000000100000000000000000300000000100000000000000000000000000100000000100000000000000000200000000200;
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000020000000030000000020000000010000000020000000010000000030000000020000000010000000000000000010000000020000000030000000010000000010000000010000000030000000030000000000000000020000000020000000030000000020000000030000000000000000010000000020000000020000000030000000030000000000000000010000000020000000010000000030000000000000000030000000020000000010000000020000000010000000020000000030000000010000000010000000030000000020000000030000000000000000030000000020000000020000000000000000020;
defparam \inst|nios2|KERNEL_nios2_bht|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000002000000003000000002000000000000000000000000001000000000000000000000000000000000001000000002000000000000000001000000003000000003000000001000000001000000001000000001000000001000000003000000002000000000000000003000000002000000000000000002000000001000000002000000000000000002000000003000000000000000001000000003000000003000000001000000003000000000000000003000000002000000003000000001000000000000000001000000002000000003000000002000000000000000002000000002000000003000000001000000002000000003000000003000000001;
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N8
cycloneive_lcell_comb \inst|nios2|E_bht_data[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|D_bht_data [0]),
	.cin(gnd),
	.combout(\inst|nios2|E_bht_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_bht_data[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|E_bht_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N9
dffeas \inst|nios2|E_bht_data[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_bht_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_bht_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_bht_data[0] .is_wysiwyg = "true";
defparam \inst|nios2|E_bht_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N13
dffeas \inst|nios2|M_bht_data[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_bht_data [0]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_bht_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_bht_data[0] .is_wysiwyg = "true";
defparam \inst|nios2|M_bht_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N1
dffeas \inst|nios2|E_bht_data[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|D_bht_data [1]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_bht_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_bht_data[1] .is_wysiwyg = "true";
defparam \inst|nios2|E_bht_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N19
dffeas \inst|nios2|M_bht_data[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_bht_data [1]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_bht_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_bht_data[1] .is_wysiwyg = "true";
defparam \inst|nios2|M_bht_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N12
cycloneive_lcell_comb \inst|nios2|M_bht_wr_data_unfiltered[1]~0 (
	.dataa(\inst|nios2|M_br_mispredict~q ),
	.datab(gnd),
	.datac(\inst|nios2|M_bht_data [0]),
	.datad(\inst|nios2|M_bht_data [1]),
	.cin(gnd),
	.combout(\inst|nios2|M_bht_wr_data_unfiltered[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_bht_wr_data_unfiltered[1]~0 .lut_mask = 16'hF50A;
defparam \inst|nios2|M_bht_wr_data_unfiltered[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N0
cycloneive_lcell_comb \inst|nios2|F_ctrl_br_uncond~8 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.datab(\inst|nios2|F_ctrl_implicit_dst_retaddr~8_combout ),
	.datac(\inst|nios2|F_iw[12]~7_combout ),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\inst|nios2|F_ctrl_br_uncond~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ctrl_br_uncond~8 .lut_mask = 16'h0C8C;
defparam \inst|nios2|F_ctrl_br_uncond~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N1
dffeas \inst|nios2|D_ctrl_br_uncond (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_ctrl_br_uncond~8_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_ctrl_br_uncond~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_ctrl_br_uncond .is_wysiwyg = "true";
defparam \inst|nios2|D_ctrl_br_uncond .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N18
cycloneive_lcell_comb \inst|nios2|D_br_pred_taken~0 (
	.dataa(\inst|nios2|D_ctrl_br~q ),
	.datab(\inst|nios2|D_bht_data [1]),
	.datac(gnd),
	.datad(\inst|nios2|D_ctrl_br_uncond~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_br_pred_taken~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_br_pred_taken~0 .lut_mask = 16'hAA22;
defparam \inst|nios2|D_br_pred_taken~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cycloneive_lcell_comb \inst|nios2|E_ctrl_invalidate_i~1 (
	.dataa(\inst|nios2|E_iw [13]),
	.datab(\inst|nios2|E_iw [15]),
	.datac(\inst|nios2|E_iw [16]),
	.datad(\inst|nios2|E_iw [11]),
	.cin(gnd),
	.combout(\inst|nios2|E_ctrl_invalidate_i~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_ctrl_invalidate_i~1 .lut_mask = 16'h9082;
defparam \inst|nios2|E_ctrl_invalidate_i~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N14
cycloneive_lcell_comb \inst|nios2|E_ctrl_invalidate_i~0 (
	.dataa(\inst|nios2|E_iw [12]),
	.datab(\inst|nios2|E_iw [14]),
	.datac(\inst|nios2|E_iw [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|E_ctrl_invalidate_i~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_ctrl_invalidate_i~0 .lut_mask = 16'h8484;
defparam \inst|nios2|E_ctrl_invalidate_i~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cycloneive_lcell_comb \inst|nios2|E_ctrl_invalidate_i~2 (
	.dataa(gnd),
	.datab(\inst|nios2|E_ctrl_invalidate_i~1_combout ),
	.datac(\inst|nios2|E_ctrl_invalidate_i~0_combout ),
	.datad(\inst|nios2|Equal209~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_ctrl_invalidate_i~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_ctrl_invalidate_i~2 .lut_mask = 16'hC000;
defparam \inst|nios2|E_ctrl_invalidate_i~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N1
dffeas \inst|nios2|M_ctrl_invalidate_i (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_ctrl_invalidate_i~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_ctrl_invalidate_i~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_ctrl_invalidate_i .is_wysiwyg = "true";
defparam \inst|nios2|M_ctrl_invalidate_i .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N26
cycloneive_lcell_comb \inst|nios2|ic_tag_clr_valid_bits_nxt (
	.dataa(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datab(\inst|nios2|M_ctrl_invalidate_i~q ),
	.datac(\inst|nios2|M_valid_from_E~q ),
	.datad(\inst|nios2|D_ic_fill_starting~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|ic_tag_clr_valid_bits_nxt~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_tag_clr_valid_bits_nxt .lut_mask = 16'h002A;
defparam \inst|nios2|ic_tag_clr_valid_bits_nxt .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N28
cycloneive_lcell_comb \inst|nios2|ic_fill_valid_bits_nxt[0]~11 (
	.dataa(\inst|nios2|ic_fill_dp_offset_nxt[2]~2_combout ),
	.datab(gnd),
	.datac(\inst|nios2|ic_fill_dp_offset_nxt[0]~3_combout ),
	.datad(\inst|nios2|ic_fill_dp_offset_nxt[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_valid_bits_nxt[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_valid_bits_nxt[0]~11 .lut_mask = 16'h0005;
defparam \inst|nios2|ic_fill_valid_bits_nxt[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N12
cycloneive_lcell_comb \inst|nios2|ic_fill_valid_bits_nxt[0]~12 (
	.dataa(\inst|nios2|D_ic_fill_starting_d1~q ),
	.datab(\inst|nios2|ic_tag_clr_valid_bits_nxt~combout ),
	.datac(\inst|nios2|ic_fill_valid_bits [0]),
	.datad(\inst|nios2|ic_fill_valid_bits_nxt[0]~11_combout ),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_valid_bits_nxt[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_valid_bits_nxt[0]~12 .lut_mask = 16'hCC40;
defparam \inst|nios2|ic_fill_valid_bits_nxt[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N30
cycloneive_lcell_comb \inst|nios2|ic_tag_clr_valid_bits_nxt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|M_valid_from_E~q ),
	.datad(\inst|nios2|M_ctrl_invalidate_i~q ),
	.cin(gnd),
	.combout(\inst|nios2|ic_tag_clr_valid_bits_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_tag_clr_valid_bits_nxt~2 .lut_mask = 16'hF000;
defparam \inst|nios2|ic_tag_clr_valid_bits_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N12
cycloneive_lcell_comb \inst|nios2|ic_fill_valid_bits_en (
	.dataa(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datab(\inst|nios2|D_ic_fill_starting~1_combout ),
	.datac(\inst|nios2|ic_tag_clr_valid_bits_nxt~2_combout ),
	.datad(\inst|nios2|ic_fill_dp_offset_en~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_valid_bits_en~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_valid_bits_en .lut_mask = 16'hFFFD;
defparam \inst|nios2|ic_fill_valid_bits_en .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N13
dffeas \inst|nios2|ic_fill_valid_bits[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|ic_fill_valid_bits_nxt[0]~12_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|ic_fill_valid_bits_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_valid_bits [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_valid_bits[0] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_valid_bits[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N3
dffeas \inst|nios2|M_ctrl_crst (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_ctrl_crst~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_ctrl_crst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_ctrl_crst .is_wysiwyg = "true";
defparam \inst|nios2|M_ctrl_crst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cycloneive_lcell_comb \inst|nios2|ic_tag_wraddress[0]~5 (
	.dataa(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datab(gnd),
	.datac(\inst|nios2|M_ctrl_crst~q ),
	.datad(\inst|nios2|M_valid_from_E~q ),
	.cin(gnd),
	.combout(\inst|nios2|ic_tag_wraddress[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_tag_wraddress[0]~5 .lut_mask = 16'hF555;
defparam \inst|nios2|ic_tag_wraddress[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N0
cycloneive_lcell_comb \inst|nios2|ic_tag_wraddress_nxt[0]~2 (
	.dataa(\inst|nios2|M_alu_result [5]),
	.datab(\inst|nios2|ic_tag_clr_valid_bits_nxt~2_combout ),
	.datac(\inst|nios2|ic_tag_wraddress[0]~5_combout ),
	.datad(\inst|nios2|ic_tag_wraddress_nxt~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|ic_tag_wraddress_nxt[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_tag_wraddress_nxt[0]~2 .lut_mask = 16'h0B08;
defparam \inst|nios2|ic_tag_wraddress_nxt[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N4
cycloneive_lcell_comb \inst|nios2|ic_tag_wraddress_nxt[0]~3 (
	.dataa(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|ic_tag_wraddress_nxt[0]~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|ic_tag_wraddress_nxt[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_tag_wraddress_nxt[0]~3 .lut_mask = 16'hFF55;
defparam \inst|nios2|ic_tag_wraddress_nxt[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N5
dffeas \inst|nios2|ic_tag_wraddress[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|ic_tag_wraddress_nxt[0]~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_tag_wraddress [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_tag_wraddress[0] .is_wysiwyg = "true";
defparam \inst|nios2|ic_tag_wraddress[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N26
cycloneive_lcell_comb \inst|nios2|ic_tag_wraddress[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|ic_tag_wraddress[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|ic_tag_wraddress[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_tag_wraddress[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|ic_tag_wraddress[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N27
dffeas \inst|nios2|ic_tag_wraddress[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|ic_tag_wraddress[1]~feeder_combout ),
	.asdata(\inst|nios2|M_alu_result [6]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|ic_tag_wraddress[0]~5_combout ),
	.sload(\inst|nios2|ic_tag_clr_valid_bits_nxt~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_tag_wraddress [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_tag_wraddress[1] .is_wysiwyg = "true";
defparam \inst|nios2|ic_tag_wraddress[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N21
dffeas \inst|nios2|ic_tag_wraddress[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|ic_tag_wraddress[2]~1_combout ),
	.asdata(\inst|nios2|M_alu_result [7]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|ic_tag_wraddress[0]~5_combout ),
	.sload(\inst|nios2|ic_tag_clr_valid_bits_nxt~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_tag_wraddress [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_tag_wraddress[2] .is_wysiwyg = "true";
defparam \inst|nios2|ic_tag_wraddress[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N28
cycloneive_lcell_comb \inst|nios2|ic_tag_wraddress[3]~feeder (
	.dataa(gnd),
	.datab(\inst|nios2|ic_tag_wraddress[3]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|ic_tag_wraddress[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_tag_wraddress[3]~feeder .lut_mask = 16'hCCCC;
defparam \inst|nios2|ic_tag_wraddress[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N29
dffeas \inst|nios2|ic_tag_wraddress[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|ic_tag_wraddress[3]~feeder_combout ),
	.asdata(\inst|nios2|M_alu_result [8]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|ic_tag_wraddress[0]~5_combout ),
	.sload(\inst|nios2|ic_tag_clr_valid_bits_nxt~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_tag_wraddress [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_tag_wraddress[3] .is_wysiwyg = "true";
defparam \inst|nios2|ic_tag_wraddress[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N17
dffeas \inst|nios2|ic_tag_wraddress[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|ic_tag_wraddress[4]~3_combout ),
	.asdata(\inst|nios2|M_alu_result [9]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|ic_tag_wraddress[0]~5_combout ),
	.sload(\inst|nios2|ic_tag_clr_valid_bits_nxt~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_tag_wraddress [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_tag_wraddress[4] .is_wysiwyg = "true";
defparam \inst|nios2|ic_tag_wraddress[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N9
dffeas \inst|nios2|ic_tag_wraddress[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|ic_tag_wraddress[5]~4_combout ),
	.asdata(\inst|nios2|M_alu_result [10]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|ic_tag_wraddress[0]~5_combout ),
	.sload(\inst|nios2|ic_tag_clr_valid_bits_nxt~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_tag_wraddress [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_tag_wraddress[5] .is_wysiwyg = "true";
defparam \inst|nios2|ic_tag_wraddress[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N2
cycloneive_lcell_comb \inst|nios2|ic_tag_wraddress_nxt[6]~4 (
	.dataa(\inst|nios2|ic_tag_wraddress_nxt~0_combout ),
	.datab(\inst|nios2|ic_tag_clr_valid_bits_nxt~2_combout ),
	.datac(\inst|nios2|ic_tag_wraddress[0]~5_combout ),
	.datad(\inst|nios2|M_alu_result [11]),
	.cin(gnd),
	.combout(\inst|nios2|ic_tag_wraddress_nxt[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_tag_wraddress_nxt[6]~4 .lut_mask = 16'h0E02;
defparam \inst|nios2|ic_tag_wraddress_nxt[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N6
cycloneive_lcell_comb \inst|nios2|ic_tag_wraddress_nxt[6]~5 (
	.dataa(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|ic_tag_wraddress_nxt[6]~4_combout ),
	.cin(gnd),
	.combout(\inst|nios2|ic_tag_wraddress_nxt[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_tag_wraddress_nxt[6]~5 .lut_mask = 16'hFF55;
defparam \inst|nios2|ic_tag_wraddress_nxt[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N7
dffeas \inst|nios2|ic_tag_wraddress[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|ic_tag_wraddress_nxt[6]~5_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_tag_wraddress [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_tag_wraddress[6] .is_wysiwyg = "true";
defparam \inst|nios2|ic_tag_wraddress[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N18
cycloneive_lcell_comb \inst|nios2|ic_fill_valid_bits_nxt[1]~9 (
	.dataa(\inst|nios2|ic_fill_dp_offset_nxt[2]~2_combout ),
	.datab(gnd),
	.datac(\inst|nios2|ic_fill_dp_offset_nxt[0]~3_combout ),
	.datad(\inst|nios2|ic_fill_dp_offset_nxt[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_valid_bits_nxt[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_valid_bits_nxt[1]~9 .lut_mask = 16'h0050;
defparam \inst|nios2|ic_fill_valid_bits_nxt[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N10
cycloneive_lcell_comb \inst|nios2|ic_fill_valid_bits_nxt[1]~10 (
	.dataa(\inst|nios2|D_ic_fill_starting_d1~q ),
	.datab(\inst|nios2|ic_tag_clr_valid_bits_nxt~combout ),
	.datac(\inst|nios2|ic_fill_valid_bits [1]),
	.datad(\inst|nios2|ic_fill_valid_bits_nxt[1]~9_combout ),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_valid_bits_nxt[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_valid_bits_nxt[1]~10 .lut_mask = 16'hCC40;
defparam \inst|nios2|ic_fill_valid_bits_nxt[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N11
dffeas \inst|nios2|ic_fill_valid_bits[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|ic_fill_valid_bits_nxt[1]~10_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|ic_fill_valid_bits_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_valid_bits [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_valid_bits[1] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_valid_bits[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N0
cycloneive_lcell_comb \inst|nios2|ic_fill_valid_bits_nxt[2]~7 (
	.dataa(\inst|nios2|ic_fill_dp_offset_nxt[2]~2_combout ),
	.datab(gnd),
	.datac(\inst|nios2|ic_fill_dp_offset_nxt[0]~3_combout ),
	.datad(\inst|nios2|ic_fill_dp_offset_nxt[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_valid_bits_nxt[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_valid_bits_nxt[2]~7 .lut_mask = 16'h0500;
defparam \inst|nios2|ic_fill_valid_bits_nxt[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N16
cycloneive_lcell_comb \inst|nios2|ic_fill_valid_bits_nxt[2]~8 (
	.dataa(\inst|nios2|D_ic_fill_starting_d1~q ),
	.datab(\inst|nios2|ic_tag_clr_valid_bits_nxt~combout ),
	.datac(\inst|nios2|ic_fill_valid_bits [2]),
	.datad(\inst|nios2|ic_fill_valid_bits_nxt[2]~7_combout ),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_valid_bits_nxt[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_valid_bits_nxt[2]~8 .lut_mask = 16'hCC40;
defparam \inst|nios2|ic_fill_valid_bits_nxt[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N17
dffeas \inst|nios2|ic_fill_valid_bits[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|ic_fill_valid_bits_nxt[2]~8_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|ic_fill_valid_bits_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_valid_bits [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_valid_bits[2] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_valid_bits[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N30
cycloneive_lcell_comb \inst|nios2|ic_fill_valid_bits_nxt[3]~13 (
	.dataa(\inst|nios2|ic_fill_dp_offset_nxt[2]~2_combout ),
	.datab(gnd),
	.datac(\inst|nios2|ic_fill_dp_offset_nxt[0]~3_combout ),
	.datad(\inst|nios2|ic_fill_dp_offset_nxt[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_valid_bits_nxt[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_valid_bits_nxt[3]~13 .lut_mask = 16'h5000;
defparam \inst|nios2|ic_fill_valid_bits_nxt[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N14
cycloneive_lcell_comb \inst|nios2|ic_fill_valid_bits_nxt[3]~14 (
	.dataa(\inst|nios2|D_ic_fill_starting_d1~q ),
	.datab(\inst|nios2|ic_tag_clr_valid_bits_nxt~combout ),
	.datac(\inst|nios2|ic_fill_valid_bits [3]),
	.datad(\inst|nios2|ic_fill_valid_bits_nxt[3]~13_combout ),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_valid_bits_nxt[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_valid_bits_nxt[3]~14 .lut_mask = 16'hCC40;
defparam \inst|nios2|ic_fill_valid_bits_nxt[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N15
dffeas \inst|nios2|ic_fill_valid_bits[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|ic_fill_valid_bits_nxt[3]~14_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|ic_fill_valid_bits_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_valid_bits [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_valid_bits[3] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_valid_bits[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N20
cycloneive_lcell_comb \inst|nios2|ic_fill_valid_bits_nxt[4]~3 (
	.dataa(\inst|nios2|ic_fill_dp_offset_nxt[2]~2_combout ),
	.datab(gnd),
	.datac(\inst|nios2|ic_fill_dp_offset_nxt[0]~3_combout ),
	.datad(\inst|nios2|ic_fill_dp_offset_nxt[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_valid_bits_nxt[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_valid_bits_nxt[4]~3 .lut_mask = 16'h000A;
defparam \inst|nios2|ic_fill_valid_bits_nxt[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N4
cycloneive_lcell_comb \inst|nios2|ic_fill_valid_bits_nxt[4]~4 (
	.dataa(\inst|nios2|D_ic_fill_starting_d1~q ),
	.datab(\inst|nios2|ic_tag_clr_valid_bits_nxt~combout ),
	.datac(\inst|nios2|ic_fill_valid_bits [4]),
	.datad(\inst|nios2|ic_fill_valid_bits_nxt[4]~3_combout ),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_valid_bits_nxt[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_valid_bits_nxt[4]~4 .lut_mask = 16'hCC40;
defparam \inst|nios2|ic_fill_valid_bits_nxt[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N5
dffeas \inst|nios2|ic_fill_valid_bits[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|ic_fill_valid_bits_nxt[4]~4_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|ic_fill_valid_bits_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_valid_bits [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_valid_bits[4] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_valid_bits[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N24
cycloneive_lcell_comb \inst|nios2|ic_fill_valid_bits_nxt[5]~0 (
	.dataa(\inst|nios2|ic_fill_dp_offset_nxt[2]~2_combout ),
	.datab(gnd),
	.datac(\inst|nios2|ic_fill_dp_offset_nxt[0]~3_combout ),
	.datad(\inst|nios2|ic_fill_dp_offset_nxt[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_valid_bits_nxt[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_valid_bits_nxt[5]~0 .lut_mask = 16'h00A0;
defparam \inst|nios2|ic_fill_valid_bits_nxt[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N8
cycloneive_lcell_comb \inst|nios2|ic_fill_valid_bits_nxt[5]~1 (
	.dataa(\inst|nios2|D_ic_fill_starting_d1~q ),
	.datab(\inst|nios2|ic_tag_clr_valid_bits_nxt~combout ),
	.datac(\inst|nios2|ic_fill_valid_bits [5]),
	.datad(\inst|nios2|ic_fill_valid_bits_nxt[5]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_valid_bits_nxt[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_valid_bits_nxt[5]~1 .lut_mask = 16'hCC40;
defparam \inst|nios2|ic_fill_valid_bits_nxt[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N9
dffeas \inst|nios2|ic_fill_valid_bits[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|ic_fill_valid_bits_nxt[5]~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|ic_fill_valid_bits_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_valid_bits [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_valid_bits[5] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_valid_bits[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N2
cycloneive_lcell_comb \inst|nios2|Equal241~0 (
	.dataa(\inst|nios2|ic_fill_dp_offset_nxt[2]~2_combout ),
	.datab(gnd),
	.datac(\inst|nios2|ic_fill_dp_offset_nxt[0]~3_combout ),
	.datad(\inst|nios2|ic_fill_dp_offset_nxt[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|Equal241~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Equal241~0 .lut_mask = 16'h0A00;
defparam \inst|nios2|Equal241~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N26
cycloneive_lcell_comb \inst|nios2|ic_fill_valid_bits_nxt[6]~2 (
	.dataa(\inst|nios2|D_ic_fill_starting_d1~q ),
	.datab(\inst|nios2|ic_tag_clr_valid_bits_nxt~combout ),
	.datac(\inst|nios2|ic_fill_valid_bits [6]),
	.datad(\inst|nios2|Equal241~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_valid_bits_nxt[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_valid_bits_nxt[6]~2 .lut_mask = 16'hCC40;
defparam \inst|nios2|ic_fill_valid_bits_nxt[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N27
dffeas \inst|nios2|ic_fill_valid_bits[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|ic_fill_valid_bits_nxt[6]~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|ic_fill_valid_bits_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_valid_bits [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_valid_bits[6] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_valid_bits[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N6
cycloneive_lcell_comb \inst|nios2|ic_fill_valid_bits_nxt[7]~5 (
	.dataa(\inst|nios2|ic_fill_dp_offset_nxt[2]~2_combout ),
	.datab(gnd),
	.datac(\inst|nios2|ic_fill_dp_offset_nxt[0]~3_combout ),
	.datad(\inst|nios2|ic_fill_dp_offset_nxt[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_valid_bits_nxt[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_valid_bits_nxt[7]~5 .lut_mask = 16'hA000;
defparam \inst|nios2|ic_fill_valid_bits_nxt[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N22
cycloneive_lcell_comb \inst|nios2|ic_fill_valid_bits_nxt[7]~6 (
	.dataa(\inst|nios2|D_ic_fill_starting_d1~q ),
	.datab(\inst|nios2|ic_tag_clr_valid_bits_nxt~combout ),
	.datac(\inst|nios2|ic_fill_valid_bits [7]),
	.datad(\inst|nios2|ic_fill_valid_bits_nxt[7]~5_combout ),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_valid_bits_nxt[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_valid_bits_nxt[7]~6 .lut_mask = 16'hCC40;
defparam \inst|nios2|ic_fill_valid_bits_nxt[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N23
dffeas \inst|nios2|ic_fill_valid_bits[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|ic_fill_valid_bits_nxt[7]~6_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|ic_fill_valid_bits_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_valid_bits [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_valid_bits[7] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_valid_bits[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N30
cycloneive_lcell_comb \inst|nios2|F_pc_plus_one[15]~30 (
	.dataa(\inst|nios2|F_pc [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|nios2|F_pc_plus_one[14]~29 ),
	.combout(\inst|nios2|F_pc_plus_one[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_pc_plus_one[15]~30 .lut_mask = 16'h5A5A;
defparam \inst|nios2|F_pc_plus_one[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N26
cycloneive_lcell_comb \inst|nios2|Add1~12 (
	.dataa(\inst|nios2|D_pc_plus_one [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|D_iw [21]),
	.cin(\inst|nios2|Add1~11 ),
	.combout(\inst|nios2|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add1~12 .lut_mask = 16'h5AA5;
defparam \inst|nios2|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N16
cycloneive_lcell_comb \inst|nios2|F_pc_nxt~0 (
	.dataa(\inst|nios2|F_pc[10]~1_combout ),
	.datab(\inst|nios2|F_pc[10]~0_combout ),
	.datac(\inst|nios2|D_pc [15]),
	.datad(\inst|nios2|D_iw [21]),
	.cin(gnd),
	.combout(\inst|nios2|F_pc_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_pc_nxt~0 .lut_mask = 16'hEA62;
defparam \inst|nios2|F_pc_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N28
cycloneive_lcell_comb \inst|nios2|F_pc_nxt~1 (
	.dataa(\inst|nios2|F_pc[10]~0_combout ),
	.datab(\inst|nios2|F_pc_plus_one[15]~30_combout ),
	.datac(\inst|nios2|Add1~12_combout ),
	.datad(\inst|nios2|F_pc_nxt~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_pc_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_pc_nxt~1 .lut_mask = 16'hEE50;
defparam \inst|nios2|F_pc_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N0
cycloneive_lcell_comb \inst|nios2|F_pc_nxt~2 (
	.dataa(\inst|nios2|E_valid_jmp_indirect~q ),
	.datab(\inst|nios2|E_src1 [17]),
	.datac(gnd),
	.datad(\inst|nios2|F_pc_nxt~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_pc_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_pc_nxt~2 .lut_mask = 16'hDD88;
defparam \inst|nios2|F_pc_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N31
dffeas \inst|nios2|D_pc_plus_one[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_pc_plus_one[15]~30_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_pc_plus_one [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_pc_plus_one[15] .is_wysiwyg = "true";
defparam \inst|nios2|D_pc_plus_one[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N4
cycloneive_lcell_comb \inst|nios2|D_extra_pc[15]~0 (
	.dataa(\inst|nios2|Add1~12_combout ),
	.datab(\inst|nios2|E_ctrl_br_cond_nxt~1_combout ),
	.datac(\inst|nios2|D_pc_plus_one [15]),
	.datad(\inst|nios2|D_bht_data [1]),
	.cin(gnd),
	.combout(\inst|nios2|D_extra_pc[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_extra_pc[15]~0 .lut_mask = 16'hB8F0;
defparam \inst|nios2|D_extra_pc[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N5
dffeas \inst|nios2|E_extra_pc[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_extra_pc[15]~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_extra_pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_extra_pc[15] .is_wysiwyg = "true";
defparam \inst|nios2|E_extra_pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N28
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr_nxt[15]~0 (
	.dataa(\inst|nios2|E_ctrl_crst~q ),
	.datab(\inst|nios2|E_ctrl_break~q ),
	.datac(\inst|nios2|E_ctrl_exception~q ),
	.datad(\inst|nios2|E_extra_pc [15]),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr_nxt[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr_nxt[15]~0 .lut_mask = 16'h0504;
defparam \inst|nios2|M_pipe_flush_waddr_nxt[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N14
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr[15]~14 (
	.dataa(\inst|nios2|E_ctrl_jmp_indirect~q ),
	.datab(\inst|nios2|E_src1 [17]),
	.datac(gnd),
	.datad(\inst|nios2|M_pipe_flush_waddr_nxt[15]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr[15]~14 .lut_mask = 16'hDD88;
defparam \inst|nios2|M_pipe_flush_waddr[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N12
cycloneive_lcell_comb \inst|nios2|E_pc[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|D_pc [15]),
	.cin(gnd),
	.combout(\inst|nios2|E_pc[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_pc[15]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|E_pc[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N13
dffeas \inst|nios2|E_pc[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_pc[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_pc[15] .is_wysiwyg = "true";
defparam \inst|nios2|E_pc[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N15
dffeas \inst|nios2|M_pipe_flush_waddr[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_pipe_flush_waddr[15]~14_combout ),
	.asdata(\inst|nios2|E_pc [15]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|E_hbreak_req~combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_pipe_flush_waddr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr[15] .is_wysiwyg = "true";
defparam \inst|nios2|M_pipe_flush_waddr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N1
dffeas \inst|nios2|F_pc[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_pc_nxt~2_combout ),
	.asdata(\inst|nios2|M_pipe_flush_waddr [15]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|M_pipe_flush~q ),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|F_pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|F_pc[15] .is_wysiwyg = "true";
defparam \inst|nios2|F_pc[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N17
dffeas \inst|nios2|D_pc[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|F_pc [15]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_pc[15] .is_wysiwyg = "true";
defparam \inst|nios2|D_pc[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y27_N9
dffeas \inst|nios2|ic_fill_tag[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|D_pc [15]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|D_ic_fill_starting~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_tag [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_tag[5] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_tag[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N12
cycloneive_lcell_comb \inst|nios2|F_ic_hit~3 (
	.dataa(\inst|nios2|F_pc [14]),
	.datab(\inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|q_b [13]),
	.datac(\inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|q_b [12]),
	.datad(\inst|nios2|F_pc [15]),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_hit~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_hit~3 .lut_mask = 16'h8421;
defparam \inst|nios2|F_ic_hit~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N8
cycloneive_lcell_comb \inst|nios2|F_ic_hit~1 (
	.dataa(\inst|nios2|F_pc [13]),
	.datab(\inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|q_b [11]),
	.datac(\inst|nios2|F_pc [12]),
	.datad(\inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_hit~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_hit~1 .lut_mask = 16'h9009;
defparam \inst|nios2|F_ic_hit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N20
cycloneive_lcell_comb \inst|nios2|F_ic_hit~0 (
	.dataa(\inst|nios2|F_pc [11]),
	.datab(\inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|q_b [8]),
	.datac(\inst|nios2|F_pc [10]),
	.datad(\inst|nios2|KERNEL_nios2_ic_tag|the_altsyncram|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_hit~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_hit~0 .lut_mask = 16'h8241;
defparam \inst|nios2|F_ic_hit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N30
cycloneive_lcell_comb \inst|nios2|F_ic_hit~4 (
	.dataa(\inst|nios2|F_ic_hit~2_combout ),
	.datab(\inst|nios2|F_ic_hit~3_combout ),
	.datac(\inst|nios2|F_ic_hit~1_combout ),
	.datad(\inst|nios2|F_ic_hit~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_hit~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_hit~4 .lut_mask = 16'h8000;
defparam \inst|nios2|F_ic_hit~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N31
dffeas \inst|nios2|D_iw_valid (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_ic_hit~4_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_iw_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_iw_valid .is_wysiwyg = "true";
defparam \inst|nios2|D_iw_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N22
cycloneive_lcell_comb \inst|nios2|D_refetch~0 (
	.dataa(\inst|nios2|D_kill~q ),
	.datab(gnd),
	.datac(\inst|nios2|D_iw_valid~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|D_refetch~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_refetch~0 .lut_mask = 16'h0505;
defparam \inst|nios2|D_refetch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N4
cycloneive_lcell_comb \inst|nios2|F_pc[10]~0 (
	.dataa(\inst|nios2|D_issue~q ),
	.datab(\inst|nios2|D_br_pred_taken~0_combout ),
	.datac(\inst|nios2|D_refetch~0_combout ),
	.datad(\inst|nios2|D_ctrl_a_not_src~q ),
	.cin(gnd),
	.combout(\inst|nios2|F_pc[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_pc[10]~0 .lut_mask = 16'hF2F0;
defparam \inst|nios2|F_pc[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N26
cycloneive_lcell_comb \inst|nios2|F_ic_tag_rd_addr_nxt[3]~13 (
	.dataa(\inst|nios2|F_ic_tag_rd_addr_nxt[3]~12_combout ),
	.datab(\inst|nios2|F_pc[10]~0_combout ),
	.datac(\inst|nios2|D_pc [6]),
	.datad(\inst|nios2|D_iw [12]),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_tag_rd_addr_nxt[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[3]~13 .lut_mask = 16'hEA62;
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N18
cycloneive_lcell_comb \inst|nios2|F_ic_tag_rd_addr_nxt[3]~14 (
	.dataa(\inst|nios2|E_valid_jmp_indirect~q ),
	.datab(\inst|nios2|F_ic_tag_rd_addr_nxt[3]~13_combout ),
	.datac(\inst|nios2|E_src1 [8]),
	.datad(\inst|nios2|M_pipe_flush~q ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_tag_rd_addr_nxt[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[3]~14 .lut_mask = 16'hE400;
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N24
cycloneive_lcell_comb \inst|nios2|F_ic_tag_rd_addr_nxt[3]~15 (
	.dataa(\inst|nios2|M_pipe_flush_waddr [6]),
	.datab(\inst|nios2|M_pipe_flush~q ),
	.datac(gnd),
	.datad(\inst|nios2|F_ic_tag_rd_addr_nxt[3]~14_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_tag_rd_addr_nxt[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[3]~15 .lut_mask = 16'hFF22;
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N25
dffeas \inst|nios2|F_pc[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_ic_tag_rd_addr_nxt[3]~15_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|F_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|F_pc[6] .is_wysiwyg = "true";
defparam \inst|nios2|F_pc[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N27
dffeas \inst|nios2|D_pc[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|F_pc [6]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_pc[6] .is_wysiwyg = "true";
defparam \inst|nios2|D_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N14
cycloneive_lcell_comb \inst|nios2|ic_tag_wraddress[3]~2 (
	.dataa(\inst|nios2|D_ic_fill_starting~1_wirecell_combout ),
	.datab(gnd),
	.datac(\inst|nios2|ic_fill_line [3]),
	.datad(\inst|nios2|D_pc [6]),
	.cin(gnd),
	.combout(\inst|nios2|ic_tag_wraddress[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_tag_wraddress[3]~2 .lut_mask = 16'hF5A0;
defparam \inst|nios2|ic_tag_wraddress[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N15
dffeas \inst|nios2|ic_fill_line[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|ic_tag_wraddress[3]~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_line [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_line[3] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_line[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N18
cycloneive_lcell_comb \inst|nios2|F_iw[0]~13 (
	.dataa(gnd),
	.datab(\inst|nios2|F_iw[12]~7_combout ),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\inst|nios2|F_iw[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw[0]~13 .lut_mask = 16'hCC00;
defparam \inst|nios2|F_iw[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N19
dffeas \inst|nios2|D_iw[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_iw[0]~13_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_iw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_iw[0] .is_wysiwyg = "true";
defparam \inst|nios2|D_iw[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N14
cycloneive_lcell_comb \inst|nios2|Equal171~1 (
	.dataa(gnd),
	.datab(\inst|nios2|D_iw [2]),
	.datac(\inst|nios2|D_iw [0]),
	.datad(\inst|nios2|Equal171~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|Equal171~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Equal171~1 .lut_mask = 16'h0300;
defparam \inst|nios2|Equal171~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N24
cycloneive_lcell_comb \inst|nios2|E_ctrl_jmp_indirect_nxt~0 (
	.dataa(\inst|nios2|D_iw [16]),
	.datab(\inst|nios2|D_iw [12]),
	.datac(\inst|nios2|Equal171~1_combout ),
	.datad(\inst|nios2|D_iw [11]),
	.cin(gnd),
	.combout(\inst|nios2|E_ctrl_jmp_indirect_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_ctrl_jmp_indirect_nxt~0 .lut_mask = 16'h1000;
defparam \inst|nios2|E_ctrl_jmp_indirect_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N14
cycloneive_lcell_comb \inst|nios2|E_valid_jmp_indirect~0 (
	.dataa(\inst|nios2|M_pipe_flush~q ),
	.datab(\inst|nios2|E_ctrl_jmp_indirect_nxt~0_combout ),
	.datac(\inst|nios2|D_issue~q ),
	.datad(\inst|nios2|D_data_depend~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_valid_jmp_indirect~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_valid_jmp_indirect~0 .lut_mask = 16'h0080;
defparam \inst|nios2|E_valid_jmp_indirect~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N15
dffeas \inst|nios2|E_valid_jmp_indirect (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_valid_jmp_indirect~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_valid_jmp_indirect~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_valid_jmp_indirect .is_wysiwyg = "true";
defparam \inst|nios2|E_valid_jmp_indirect .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N0
cycloneive_lcell_comb \inst|nios2|F_ic_tag_rd_addr_nxt[1]~4 (
	.dataa(\inst|nios2|F_pc_plus_one[4]~8_combout ),
	.datab(\inst|nios2|D_br_taken_waddr_partial [4]),
	.datac(\inst|nios2|F_pc[10]~0_combout ),
	.datad(\inst|nios2|F_pc[10]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_tag_rd_addr_nxt[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[1]~4 .lut_mask = 16'hFA0C;
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N24
cycloneive_lcell_comb \inst|nios2|F_ic_tag_rd_addr_nxt[1]~5 (
	.dataa(\inst|nios2|D_iw [10]),
	.datab(\inst|nios2|F_pc[10]~0_combout ),
	.datac(\inst|nios2|D_pc [4]),
	.datad(\inst|nios2|F_ic_tag_rd_addr_nxt[1]~4_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_tag_rd_addr_nxt[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[1]~5 .lut_mask = 16'hBBC0;
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N2
cycloneive_lcell_comb \inst|nios2|F_ic_tag_rd_addr_nxt[1]~6 (
	.dataa(\inst|nios2|E_src1 [6]),
	.datab(\inst|nios2|M_pipe_flush~q ),
	.datac(\inst|nios2|E_valid_jmp_indirect~q ),
	.datad(\inst|nios2|F_ic_tag_rd_addr_nxt[1]~5_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_tag_rd_addr_nxt[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[1]~6 .lut_mask = 16'h8C80;
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N28
cycloneive_lcell_comb \inst|nios2|F_ic_tag_rd_addr_nxt[1]~7 (
	.dataa(\inst|nios2|M_pipe_flush_waddr [4]),
	.datab(\inst|nios2|F_ic_tag_rd_addr_nxt[1]~6_combout ),
	.datac(\inst|nios2|M_pipe_flush~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_tag_rd_addr_nxt[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[1]~7 .lut_mask = 16'hCECE;
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N29
dffeas \inst|nios2|F_pc[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_ic_tag_rd_addr_nxt[1]~7_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|F_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|F_pc[4] .is_wysiwyg = "true";
defparam \inst|nios2|F_pc[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N25
dffeas \inst|nios2|D_pc[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|F_pc [4]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_pc[4] .is_wysiwyg = "true";
defparam \inst|nios2|D_pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N18
cycloneive_lcell_comb \inst|nios2|ic_tag_wraddress[1]~0 (
	.dataa(\inst|nios2|D_ic_fill_starting~1_wirecell_combout ),
	.datab(gnd),
	.datac(\inst|nios2|ic_fill_line [1]),
	.datad(\inst|nios2|D_pc [4]),
	.cin(gnd),
	.combout(\inst|nios2|ic_tag_wraddress[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_tag_wraddress[1]~0 .lut_mask = 16'hF5A0;
defparam \inst|nios2|ic_tag_wraddress[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N19
dffeas \inst|nios2|ic_fill_line[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|ic_tag_wraddress[1]~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_line [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_line[1] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_line[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N28
cycloneive_lcell_comb \inst|nios2|A_regnum_a_cmp_F~0 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [27]),
	.datab(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [28]),
	.datac(\inst|nios2|A_dst_regnum_from_M [0]),
	.datad(\inst|nios2|A_dst_regnum_from_M [1]),
	.cin(gnd),
	.combout(\inst|nios2|A_regnum_a_cmp_F~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_regnum_a_cmp_F~0 .lut_mask = 16'h8421;
defparam \inst|nios2|A_regnum_a_cmp_F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N16
cycloneive_lcell_comb \inst|nios2|A_wr_dst_reg_from_M~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|M_wr_dst_reg_from_E~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_dst_reg_from_M~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_dst_reg_from_M~0 .lut_mask = 16'h00FF;
defparam \inst|nios2|A_wr_dst_reg_from_M~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N17
dffeas \inst|nios2|A_wr_dst_reg_from_M (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_wr_dst_reg_from_M~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_wr_dst_reg_from_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_wr_dst_reg_from_M .is_wysiwyg = "true";
defparam \inst|nios2|A_wr_dst_reg_from_M .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N28
cycloneive_lcell_comb \inst|nios2|A_regnum_a_cmp_F~2 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [31]),
	.datab(\inst|nios2|A_wr_dst_reg_from_M~q ),
	.datac(\inst|nios2|A_dst_regnum_from_M [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|A_regnum_a_cmp_F~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_regnum_a_cmp_F~2 .lut_mask = 16'h2121;
defparam \inst|nios2|A_regnum_a_cmp_F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N2
cycloneive_lcell_comb \inst|nios2|A_regnum_a_cmp_F~3 (
	.dataa(\inst|nios2|A_regnum_a_cmp_F~1_combout ),
	.datab(\inst|nios2|A_regnum_a_cmp_F~0_combout ),
	.datac(gnd),
	.datad(\inst|nios2|A_regnum_a_cmp_F~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_regnum_a_cmp_F~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_regnum_a_cmp_F~3 .lut_mask = 16'h8800;
defparam \inst|nios2|A_regnum_a_cmp_F~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N3
dffeas \inst|nios2|W_regnum_a_cmp_D (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_regnum_a_cmp_F~3_combout ),
	.asdata(\inst|nios2|A_regnum_a_cmp_D~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|F_stall~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_regnum_a_cmp_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_regnum_a_cmp_D .is_wysiwyg = "true";
defparam \inst|nios2|W_regnum_a_cmp_D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N4
cycloneive_lcell_comb \inst|nios2|E_src1[11]~0 (
	.dataa(\inst|nios2|M_regnum_a_cmp_D~q ),
	.datab(\inst|nios2|W_regnum_a_cmp_D~q ),
	.datac(\inst|nios2|A_regnum_a_cmp_D~q ),
	.datad(\inst|nios2|D_ctrl_a_not_src~q ),
	.cin(gnd),
	.combout(\inst|nios2|E_src1[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src1[11]~0 .lut_mask = 16'h00AE;
defparam \inst|nios2|E_src1[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N2
cycloneive_lcell_comb \inst|nios2|D_src1_reg[3]~6 (
	.dataa(\inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [3]),
	.datab(\inst|nios2|E_src1[11]~0_combout ),
	.datac(\inst|nios2|A_wr_data_unfiltered[3]~119_combout ),
	.datad(\inst|nios2|E_src1[11]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[3]~6 .lut_mask = 16'hEE30;
defparam \inst|nios2|D_src1_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N20
cycloneive_lcell_comb \inst|nios2|D_src1_reg[3]~7 (
	.dataa(\inst|nios2|M_alu_result [3]),
	.datab(\inst|nios2|E_src1[11]~0_combout ),
	.datac(\inst|nios2|W_wr_data [3]),
	.datad(\inst|nios2|D_src1_reg[3]~6_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[3]~7 .lut_mask = 16'hF388;
defparam \inst|nios2|D_src1_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N2
cycloneive_lcell_comb \inst|nios2|D_src1_reg[3]~8 (
	.dataa(\inst|nios2|E_alu_result [3]),
	.datab(\inst|nios2|E_regnum_a_cmp_D~q ),
	.datac(\inst|nios2|D_src1_reg[3]~7_combout ),
	.datad(\inst|nios2|D_ctrl_a_not_src~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[3]~8 .lut_mask = 16'hF0B8;
defparam \inst|nios2|D_src1_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N3
dffeas \inst|nios2|E_src1[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src1_reg[3]~8_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src1[3] .is_wysiwyg = "true";
defparam \inst|nios2|E_src1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N12
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr[1]~7 (
	.dataa(\inst|nios2|M_pipe_flush_waddr_nxt[1]~13_combout ),
	.datab(\inst|nios2|E_src1 [3]),
	.datac(gnd),
	.datad(\inst|nios2|E_ctrl_jmp_indirect~q ),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr[1]~7 .lut_mask = 16'hCCAA;
defparam \inst|nios2|M_pipe_flush_waddr[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N30
cycloneive_lcell_comb \inst|nios2|E_pc[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|D_pc [1]),
	.cin(gnd),
	.combout(\inst|nios2|E_pc[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_pc[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|E_pc[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N31
dffeas \inst|nios2|E_pc[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_pc[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_pc[1] .is_wysiwyg = "true";
defparam \inst|nios2|E_pc[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N13
dffeas \inst|nios2|M_pipe_flush_waddr[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_pipe_flush_waddr[1]~7_combout ),
	.asdata(\inst|nios2|E_pc [1]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|E_hbreak_req~combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_pipe_flush_waddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr[1] .is_wysiwyg = "true";
defparam \inst|nios2|M_pipe_flush_waddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N8
cycloneive_lcell_comb \inst|nios2|F_iw[7]~22 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|F_iw[12]~7_combout ),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\inst|nios2|F_iw[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw[7]~22 .lut_mask = 16'hF000;
defparam \inst|nios2|F_iw[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N9
dffeas \inst|nios2|D_iw[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_iw[7]~22_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_iw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_iw[7] .is_wysiwyg = "true";
defparam \inst|nios2|D_iw[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N24
cycloneive_lcell_comb \inst|nios2|F_ic_data_rd_addr_nxt[1]~5 (
	.dataa(\inst|nios2|F_ic_data_rd_addr_nxt[1]~4_combout ),
	.datab(\inst|nios2|D_iw [7]),
	.datac(\inst|nios2|D_pc [1]),
	.datad(\inst|nios2|F_pc[10]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_data_rd_addr_nxt[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_data_rd_addr_nxt[1]~5 .lut_mask = 16'hD8AA;
defparam \inst|nios2|F_ic_data_rd_addr_nxt[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N6
cycloneive_lcell_comb \inst|nios2|F_ic_data_rd_addr_nxt[1]~6 (
	.dataa(\inst|nios2|M_pipe_flush~q ),
	.datab(\inst|nios2|E_src1 [3]),
	.datac(\inst|nios2|E_valid_jmp_indirect~q ),
	.datad(\inst|nios2|F_ic_data_rd_addr_nxt[1]~5_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_data_rd_addr_nxt[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_data_rd_addr_nxt[1]~6 .lut_mask = 16'h8A80;
defparam \inst|nios2|F_ic_data_rd_addr_nxt[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N26
cycloneive_lcell_comb \inst|nios2|F_ic_data_rd_addr_nxt[1]~7 (
	.dataa(\inst|nios2|M_pipe_flush~q ),
	.datab(\inst|nios2|M_pipe_flush_waddr [1]),
	.datac(gnd),
	.datad(\inst|nios2|F_ic_data_rd_addr_nxt[1]~6_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_data_rd_addr_nxt[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_data_rd_addr_nxt[1]~7 .lut_mask = 16'hFF44;
defparam \inst|nios2|F_ic_data_rd_addr_nxt[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N27
dffeas \inst|nios2|F_pc[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_ic_data_rd_addr_nxt[1]~7_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|F_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|F_pc[1] .is_wysiwyg = "true";
defparam \inst|nios2|F_pc[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N25
dffeas \inst|nios2|D_pc[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|F_pc [1]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_pc[1] .is_wysiwyg = "true";
defparam \inst|nios2|D_pc[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N17
dffeas \inst|nios2|ic_fill_initial_offset[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|D_pc [1]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|D_ic_fill_starting~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_initial_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_initial_offset[1] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_initial_offset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N16
cycloneive_lcell_comb \inst|nios2|ic_fill_active_nxt~2 (
	.dataa(\inst|nios2|ic_fill_initial_offset [2]),
	.datab(\inst|nios2|ic_fill_dp_offset_nxt[2]~2_combout ),
	.datac(\inst|nios2|ic_fill_initial_offset [1]),
	.datad(\inst|nios2|ic_fill_dp_offset_nxt[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_active_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_active_nxt~2 .lut_mask = 16'h6FF6;
defparam \inst|nios2|ic_fill_active_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N4
cycloneive_lcell_comb \inst|nios2|ic_fill_active_nxt~3 (
	.dataa(\inst|nios2|ic_fill_dp_offset_nxt[0]~3_combout ),
	.datab(\inst|nios2|i_readdatavalid_d1~q ),
	.datac(\inst|nios2|ic_fill_initial_offset [0]),
	.datad(\inst|nios2|ic_fill_active_nxt~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_active_nxt~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_active_nxt~3 .lut_mask = 16'hFF7B;
defparam \inst|nios2|ic_fill_active_nxt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N14
cycloneive_lcell_comb \inst|nios2|F_ic_fill_same_tag_line~3 (
	.dataa(\inst|nios2|F_pc [3]),
	.datab(\inst|nios2|ic_fill_line [0]),
	.datac(\inst|nios2|F_pc [4]),
	.datad(\inst|nios2|ic_fill_line [1]),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_fill_same_tag_line~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_fill_same_tag_line~3 .lut_mask = 16'h9009;
defparam \inst|nios2|F_ic_fill_same_tag_line~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N12
cycloneive_lcell_comb \inst|nios2|F_ic_fill_same_tag_line~1 (
	.dataa(\inst|nios2|ic_fill_tag [2]),
	.datab(\inst|nios2|F_pc [13]),
	.datac(\inst|nios2|ic_fill_tag [3]),
	.datad(\inst|nios2|F_pc [12]),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_fill_same_tag_line~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_fill_same_tag_line~1 .lut_mask = 16'h8241;
defparam \inst|nios2|F_ic_fill_same_tag_line~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N10
cycloneive_lcell_comb \inst|nios2|F_ic_fill_same_tag_line~2 (
	.dataa(\inst|nios2|F_pc [14]),
	.datab(\inst|nios2|F_pc [15]),
	.datac(\inst|nios2|ic_fill_tag [4]),
	.datad(\inst|nios2|ic_fill_tag [5]),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_fill_same_tag_line~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_fill_same_tag_line~2 .lut_mask = 16'h8421;
defparam \inst|nios2|F_ic_fill_same_tag_line~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N0
cycloneive_lcell_comb \inst|nios2|F_ic_fill_same_tag_line~4 (
	.dataa(\inst|nios2|F_ic_fill_same_tag_line~0_combout ),
	.datab(\inst|nios2|F_ic_fill_same_tag_line~3_combout ),
	.datac(\inst|nios2|F_ic_fill_same_tag_line~1_combout ),
	.datad(\inst|nios2|F_ic_fill_same_tag_line~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_fill_same_tag_line~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_fill_same_tag_line~4 .lut_mask = 16'h8000;
defparam \inst|nios2|F_ic_fill_same_tag_line~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N10
cycloneive_lcell_comb \inst|nios2|F_ic_fill_same_tag_line~5 (
	.dataa(\inst|nios2|ic_fill_line [3]),
	.datab(\inst|nios2|F_pc [5]),
	.datac(\inst|nios2|F_pc [6]),
	.datad(\inst|nios2|ic_fill_line [2]),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_fill_same_tag_line~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_fill_same_tag_line~5 .lut_mask = 16'h8421;
defparam \inst|nios2|F_ic_fill_same_tag_line~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N28
cycloneive_lcell_comb \inst|nios2|Equal239~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|F_pc [9]),
	.datad(\inst|nios2|ic_fill_line [6]),
	.cin(gnd),
	.combout(\inst|nios2|Equal239~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Equal239~0 .lut_mask = 16'h0FF0;
defparam \inst|nios2|Equal239~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N16
cycloneive_lcell_comb \inst|nios2|F_ic_fill_same_tag_line (
	.dataa(\inst|nios2|F_ic_fill_same_tag_line~6_combout ),
	.datab(\inst|nios2|F_ic_fill_same_tag_line~4_combout ),
	.datac(\inst|nios2|F_ic_fill_same_tag_line~5_combout ),
	.datad(\inst|nios2|Equal239~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_fill_same_tag_line~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_fill_same_tag_line .lut_mask = 16'h0080;
defparam \inst|nios2|F_ic_fill_same_tag_line .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N17
dffeas \inst|nios2|D_ic_fill_same_tag_line (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_ic_fill_same_tag_line~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_ic_fill_same_tag_line~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_ic_fill_same_tag_line .is_wysiwyg = "true";
defparam \inst|nios2|D_ic_fill_same_tag_line .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N12
cycloneive_lcell_comb \inst|nios2|D_ic_fill_starting~0 (
	.dataa(\inst|nios2|ic_fill_prevent_refill~q ),
	.datab(\inst|nios2|D_kill~q ),
	.datac(\inst|nios2|D_iw_valid~q ),
	.datad(\inst|nios2|D_ic_fill_same_tag_line~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_ic_fill_starting~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ic_fill_starting~0 .lut_mask = 16'hFEFC;
defparam \inst|nios2|D_ic_fill_starting~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N14
cycloneive_lcell_comb \inst|nios2|ic_fill_active_nxt~4 (
	.dataa(\inst|nios2|M_pipe_flush~q ),
	.datab(\inst|nios2|ic_fill_active_nxt~3_combout ),
	.datac(\inst|nios2|ic_fill_active~q ),
	.datad(\inst|nios2|D_ic_fill_starting~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_active_nxt~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_active_nxt~4 .lut_mask = 16'hC0CA;
defparam \inst|nios2|ic_fill_active_nxt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N15
dffeas \inst|nios2|ic_fill_active (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|ic_fill_active_nxt~4_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_active .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N24
cycloneive_lcell_comb \inst|nios2|D_ic_fill_starting~1 (
	.dataa(\inst|nios2|D_ic_fill_starting~0_combout ),
	.datab(\inst|nios2|ic_fill_active~q ),
	.datac(\inst|nios2|M_pipe_flush~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|D_ic_fill_starting~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ic_fill_starting~1 .lut_mask = 16'h1010;
defparam \inst|nios2|D_ic_fill_starting~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N25
dffeas \inst|nios2|D_ic_fill_starting_d1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_ic_fill_starting~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_ic_fill_starting_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_ic_fill_starting_d1 .is_wysiwyg = "true";
defparam \inst|nios2|D_ic_fill_starting_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N28
cycloneive_lcell_comb \inst|nios2|ic_fill_dp_offset_nxt[1]~0 (
	.dataa(\inst|nios2|ic_fill_dp_offset [0]),
	.datab(\inst|nios2|D_ic_fill_starting_d1~q ),
	.datac(\inst|nios2|ic_fill_dp_offset [1]),
	.datad(\inst|nios2|ic_fill_initial_offset [1]),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_dp_offset_nxt[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_dp_offset_nxt[1]~0 .lut_mask = 16'hDE12;
defparam \inst|nios2|ic_fill_dp_offset_nxt[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N29
dffeas \inst|nios2|ic_fill_dp_offset[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|ic_fill_dp_offset_nxt[1]~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|ic_fill_dp_offset_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_dp_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_dp_offset[1] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_dp_offset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N26
cycloneive_lcell_comb \inst|nios2|F_iw[3]~11 (
	.dataa(gnd),
	.datab(\inst|nios2|F_iw[12]~7_combout ),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\inst|nios2|F_iw[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw[3]~11 .lut_mask = 16'hFF33;
defparam \inst|nios2|F_iw[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N27
dffeas \inst|nios2|D_iw[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_iw[3]~11_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_iw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_iw[3] .is_wysiwyg = "true";
defparam \inst|nios2|D_iw[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N0
cycloneive_lcell_comb \inst|nios2|D_ctrl_late_result~2 (
	.dataa(\inst|nios2|D_iw [4]),
	.datab(\inst|nios2|D_iw [1]),
	.datac(\inst|nios2|D_iw [2]),
	.datad(\inst|nios2|D_iw [0]),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_late_result~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_late_result~2 .lut_mask = 16'hC400;
defparam \inst|nios2|D_ctrl_late_result~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N6
cycloneive_lcell_comb \inst|nios2|D_ctrl_late_result~6 (
	.dataa(\inst|nios2|D_op_rdctl~1_combout ),
	.datab(\inst|nios2|D_iw [3]),
	.datac(\inst|nios2|D_iw [4]),
	.datad(\inst|nios2|D_ctrl_late_result~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_late_result~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_late_result~6 .lut_mask = 16'hFF02;
defparam \inst|nios2|D_ctrl_late_result~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cycloneive_lcell_comb \inst|nios2|Equal154~4 (
	.dataa(\inst|nios2|D_iw [13]),
	.datab(\inst|nios2|D_iw [16]),
	.datac(\inst|nios2|D_iw [11]),
	.datad(\inst|nios2|D_iw [12]),
	.cin(gnd),
	.combout(\inst|nios2|Equal154~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Equal154~4 .lut_mask = 16'h8000;
defparam \inst|nios2|Equal154~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneive_lcell_comb \inst|nios2|D_ctrl_late_result~3 (
	.dataa(\inst|nios2|Equal154~5_combout ),
	.datab(\inst|nios2|D_iw [14]),
	.datac(\inst|nios2|Equal154~4_combout ),
	.datad(\inst|nios2|D_iw [15]),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_late_result~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_late_result~3 .lut_mask = 16'hF0F2;
defparam \inst|nios2|D_ctrl_late_result~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N30
cycloneive_lcell_comb \inst|nios2|D_ctrl_late_result~5 (
	.dataa(\inst|nios2|Equal171~1_combout ),
	.datab(\inst|nios2|D_ctrl_late_result~4_combout ),
	.datac(\inst|nios2|D_ctrl_late_result~6_combout ),
	.datad(\inst|nios2|D_ctrl_late_result~3_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_late_result~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_late_result~5 .lut_mask = 16'hFAF2;
defparam \inst|nios2|D_ctrl_late_result~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N31
dffeas \inst|nios2|E_ctrl_late_result (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_ctrl_late_result~5_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_ctrl_late_result~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_ctrl_late_result .is_wysiwyg = "true";
defparam \inst|nios2|E_ctrl_late_result .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N3
dffeas \inst|nios2|M_ctrl_late_result (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_ctrl_late_result~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_ctrl_late_result~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_ctrl_late_result .is_wysiwyg = "true";
defparam \inst|nios2|M_ctrl_late_result .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N16
cycloneive_lcell_comb \inst|nios2|D_data_depend~0 (
	.dataa(\inst|nios2|E_regnum_a_cmp_D~q ),
	.datab(\inst|nios2|D_ctrl_a_not_src~q ),
	.datac(\inst|nios2|E_ctrl_late_result~q ),
	.datad(\inst|nios2|D_src2_hazard_E~combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_data_depend~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_data_depend~0 .lut_mask = 16'hF020;
defparam \inst|nios2|D_data_depend~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N2
cycloneive_lcell_comb \inst|nios2|D_data_depend~2 (
	.dataa(\inst|nios2|D_data_depend~1_combout ),
	.datab(gnd),
	.datac(\inst|nios2|M_ctrl_late_result~q ),
	.datad(\inst|nios2|D_data_depend~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_data_depend~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_data_depend~2 .lut_mask = 16'hFFA0;
defparam \inst|nios2|D_data_depend~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N20
cycloneive_lcell_comb \inst|nios2|D_valid (
	.dataa(gnd),
	.datab(\inst|nios2|D_issue~q ),
	.datac(\inst|nios2|M_pipe_flush~q ),
	.datad(\inst|nios2|D_data_depend~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_valid~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_valid .lut_mask = 16'h00C0;
defparam \inst|nios2|D_valid .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N21
dffeas \inst|nios2|E_valid_from_D (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_valid~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_valid_from_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_valid_from_D .is_wysiwyg = "true";
defparam \inst|nios2|E_valid_from_D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N24
cycloneive_lcell_comb \inst|nios2|E_valid~0 (
	.dataa(\inst|nios2|E_hbreak_req~combout ),
	.datab(gnd),
	.datac(\inst|nios2|M_pipe_flush~q ),
	.datad(\inst|nios2|E_valid_from_D~q ),
	.cin(gnd),
	.combout(\inst|nios2|E_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_valid~0 .lut_mask = 16'h5000;
defparam \inst|nios2|E_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N25
dffeas \inst|nios2|M_valid_from_E (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_valid~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_valid_from_E~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_valid_from_E .is_wysiwyg = "true";
defparam \inst|nios2|M_valid_from_E .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N24
cycloneive_lcell_comb \inst|nios2|M_ctrl_ld_st_nxt~0 (
	.dataa(gnd),
	.datab(\inst|nios2|E_iw [2]),
	.datac(\inst|nios2|E_iw [4]),
	.datad(\inst|nios2|E_iw [1]),
	.cin(gnd),
	.combout(\inst|nios2|M_ctrl_ld_st_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_ctrl_ld_st_nxt~0 .lut_mask = 16'hCFCC;
defparam \inst|nios2|M_ctrl_ld_st_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N6
cycloneive_lcell_comb \inst|nios2|E_ctrl_ld_st_non_bypass~0 (
	.dataa(\inst|nios2|Add17|auto_generated|result_int[32]~64_combout ),
	.datab(\inst|nios2|E_iw [5]),
	.datac(\inst|nios2|E_iw [0]),
	.datad(\inst|nios2|M_ctrl_ld_st_nxt~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_ctrl_ld_st_non_bypass~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_ctrl_ld_st_non_bypass~0 .lut_mask = 16'h1000;
defparam \inst|nios2|E_ctrl_ld_st_non_bypass~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N7
dffeas \inst|nios2|M_ctrl_ld_st_non_bypass (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_ctrl_ld_st_non_bypass~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_ctrl_ld_st_non_bypass~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_ctrl_ld_st_non_bypass .is_wysiwyg = "true";
defparam \inst|nios2|M_ctrl_ld_st_non_bypass .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N8
cycloneive_lcell_comb \inst|nios2|M_dc_want_fill (
	.dataa(\inst|nios2|M_sel_data_master~q ),
	.datab(\inst|nios2|M_valid_from_E~q ),
	.datac(\inst|nios2|M_dc_hit~4_combout ),
	.datad(\inst|nios2|M_ctrl_ld_st_non_bypass~q ),
	.cin(gnd),
	.combout(\inst|nios2|M_dc_want_fill~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_dc_want_fill .lut_mask = 16'h0800;
defparam \inst|nios2|M_dc_want_fill .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N9
dffeas \inst|nios2|A_dc_want_fill (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_dc_want_fill~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_want_fill~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_want_fill .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_want_fill .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N24
cycloneive_lcell_comb \inst|nios2|A_dc_fill_has_started_nxt~0 (
	.dataa(gnd),
	.datab(\inst|nios2|A_dc_want_fill~q ),
	.datac(\inst|nios2|A_dc_fill_has_started~q ),
	.datad(\inst|nios2|A_dc_wb_active~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_fill_has_started_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_fill_has_started_nxt~0 .lut_mask = 16'hF0FC;
defparam \inst|nios2|A_dc_fill_has_started_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N25
dffeas \inst|nios2|A_dc_fill_has_started (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_fill_has_started_nxt~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|A_stall~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_fill_has_started~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_fill_has_started .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_fill_has_started .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N26
cycloneive_lcell_comb \inst|nios2|A_dc_fill_starting~0 (
	.dataa(gnd),
	.datab(\inst|nios2|A_dc_fill_has_started~q ),
	.datac(\inst|nios2|A_dc_want_fill~q ),
	.datad(\inst|nios2|A_dc_wb_active~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_fill_starting~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_fill_starting~0 .lut_mask = 16'h0030;
defparam \inst|nios2|A_dc_fill_starting~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N14
cycloneive_lcell_comb \inst|nios2|A_dc_fill_active_nxt~0 (
	.dataa(\inst|nios2|A_dc_fill_done~0_combout ),
	.datab(gnd),
	.datac(\inst|nios2|A_dc_fill_active~q ),
	.datad(\inst|nios2|A_dc_fill_starting~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_fill_active_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_fill_active_nxt~0 .lut_mask = 16'h5F50;
defparam \inst|nios2|A_dc_fill_active_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N15
dffeas \inst|nios2|A_dc_fill_active (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_fill_active_nxt~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_fill_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_fill_active .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_fill_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N10
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_en~0 (
	.dataa(\inst|nios2|M_sel_data_master~q ),
	.datab(\inst|nios2|A_dc_fill_active~q ),
	.datac(\inst|nios2|M_ctrl_st_non_bypass~q ),
	.datad(\inst|nios2|always132~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_en~0 .lut_mask = 16'h2000;
defparam \inst|nios2|dc_data_wr_port_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N20
cycloneive_lcell_comb \inst|nios2|dc_data_wr_port_en (
	.dataa(\inst|nios2|A_dc_valid_st_bypass_hit_wr_en~combout ),
	.datab(\inst|nios2|A_dc_fill_active~q ),
	.datac(\inst|nios2|d_readdatavalid_d1~q ),
	.datad(\inst|nios2|dc_data_wr_port_en~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|dc_data_wr_port_en~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|dc_data_wr_port_en .lut_mask = 16'hFFEA;
defparam \inst|nios2|dc_data_wr_port_en .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N26
cycloneive_lcell_comb \inst|nios2|M_data_ram_ld_align_sign_bit_16_hi~0 (
	.dataa(gnd),
	.datab(\inst|nios2|Add17|auto_generated|result_int[1]~2_combout ),
	.datac(gnd),
	.datad(\inst|nios2|Equal187~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_data_ram_ld_align_sign_bit_16_hi~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_data_ram_ld_align_sign_bit_16_hi~0 .lut_mask = 16'hFFCC;
defparam \inst|nios2|M_data_ram_ld_align_sign_bit_16_hi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N27
dffeas \inst|nios2|M_data_ram_ld_align_sign_bit_16_hi (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_data_ram_ld_align_sign_bit_16_hi~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_data_ram_ld_align_sign_bit_16_hi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_data_ram_ld_align_sign_bit_16_hi .is_wysiwyg = "true";
defparam \inst|nios2|M_data_ram_ld_align_sign_bit_16_hi .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N20
cycloneive_lcell_comb \inst|nios2|M_data_ram_ld_align_sign_bit~0 (
	.dataa(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [7]),
	.datab(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [23]),
	.datac(\inst|nios2|M_data_ram_ld_align_sign_bit_16_hi~q ),
	.datad(\inst|nios2|M_alu_result [1]),
	.cin(gnd),
	.combout(\inst|nios2|M_data_ram_ld_align_sign_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_data_ram_ld_align_sign_bit~0 .lut_mask = 16'hFC0A;
defparam \inst|nios2|M_data_ram_ld_align_sign_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N2
cycloneive_lcell_comb \inst|nios2|M_data_ram_ld_align_sign_bit~1 (
	.dataa(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [31]),
	.datab(\inst|nios2|M_data_ram_ld_align_sign_bit~0_combout ),
	.datac(\inst|nios2|KERNEL_nios2_dc_data|the_altsyncram|auto_generated|q_b [15]),
	.datad(\inst|nios2|M_data_ram_ld_align_sign_bit_16_hi~q ),
	.cin(gnd),
	.combout(\inst|nios2|M_data_ram_ld_align_sign_bit~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_data_ram_ld_align_sign_bit~1 .lut_mask = 16'hB8CC;
defparam \inst|nios2|M_data_ram_ld_align_sign_bit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N3
dffeas \inst|nios2|A_data_ram_ld_align_sign_bit (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_data_ram_ld_align_sign_bit~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_data_ram_ld_align_sign_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_data_ram_ld_align_sign_bit .is_wysiwyg = "true";
defparam \inst|nios2|A_data_ram_ld_align_sign_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N28
cycloneive_lcell_comb \inst|nios2|A_data_ram_ld_align_fill_bit (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|A_ctrl_ld_signed~q ),
	.datad(\inst|nios2|A_data_ram_ld_align_sign_bit~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_data_ram_ld_align_fill_bit~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_data_ram_ld_align_fill_bit .lut_mask = 16'hF000;
defparam \inst|nios2|A_data_ram_ld_align_fill_bit .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N17
dffeas \inst|nios2|M_rot_step1[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_rot_step1[9]~14_combout ),
	.asdata(\inst|nios2|M_rot_step1[7]~31_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|Add8~5_combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_step1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[9] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_step1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N2
cycloneive_lcell_comb \inst|nios2|Mn_rot_step2[9]~18 (
	.dataa(\inst|nios2|M_rot_step1 [5]),
	.datab(\inst|nios2|M_rot_rn [2]),
	.datac(gnd),
	.datad(\inst|nios2|M_rot_step1 [9]),
	.cin(gnd),
	.combout(\inst|nios2|Mn_rot_step2[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[9]~18 .lut_mask = 16'hBB88;
defparam \inst|nios2|Mn_rot_step2[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N30
cycloneive_lcell_comb \inst|nios2|Mn_rot_step2[1]~2 (
	.dataa(\inst|nios2|M_rot_step1 [29]),
	.datab(\inst|nios2|M_rot_rn [2]),
	.datac(gnd),
	.datad(\inst|nios2|M_rot_step1 [1]),
	.cin(gnd),
	.combout(\inst|nios2|Mn_rot_step2[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[1]~2 .lut_mask = 16'hBB88;
defparam \inst|nios2|Mn_rot_step2[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N3
dffeas \inst|nios2|Mn_rot_step2[9] (
	.clk(!\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Mn_rot_step2[9]~18_combout ),
	.asdata(\inst|nios2|Mn_rot_step2[1]~2_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|M_rot_rn [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|Mn_rot_step2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[9] .is_wysiwyg = "true";
defparam \inst|nios2|Mn_rot_step2[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y24_N31
dffeas \inst|nios2|M_rot_step1[25] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_rot_step1[25]~10_combout ),
	.asdata(\inst|nios2|M_rot_step1[23]~27_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|Add8~5_combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_step1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_step1[25] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_step1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N16
cycloneive_lcell_comb \inst|nios2|Mn_rot_step2[25]~19 (
	.dataa(\inst|nios2|M_rot_step1 [21]),
	.datab(\inst|nios2|M_rot_rn [2]),
	.datac(gnd),
	.datad(\inst|nios2|M_rot_step1 [25]),
	.cin(gnd),
	.combout(\inst|nios2|Mn_rot_step2[25]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[25]~19 .lut_mask = 16'hBB88;
defparam \inst|nios2|Mn_rot_step2[25]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N12
cycloneive_lcell_comb \inst|nios2|Mn_rot_step2[17]~3 (
	.dataa(\inst|nios2|M_rot_step1 [17]),
	.datab(\inst|nios2|M_rot_step1 [13]),
	.datac(gnd),
	.datad(\inst|nios2|M_rot_rn [2]),
	.cin(gnd),
	.combout(\inst|nios2|Mn_rot_step2[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[17]~3 .lut_mask = 16'hCCAA;
defparam \inst|nios2|Mn_rot_step2[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N17
dffeas \inst|nios2|Mn_rot_step2[25] (
	.clk(!\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|Mn_rot_step2[25]~19_combout ),
	.asdata(\inst|nios2|Mn_rot_step2[17]~3_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|M_rot_rn [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|Mn_rot_step2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|Mn_rot_step2[25] .is_wysiwyg = "true";
defparam \inst|nios2|Mn_rot_step2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N0
cycloneive_lcell_comb \inst|nios2|A_rot~9 (
	.dataa(gnd),
	.datab(\inst|nios2|M_rot_rn [4]),
	.datac(\inst|nios2|Mn_rot_step2 [9]),
	.datad(\inst|nios2|Mn_rot_step2 [25]),
	.cin(gnd),
	.combout(\inst|nios2|A_rot~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_rot~9 .lut_mask = 16'hFC30;
defparam \inst|nios2|A_rot~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N1
dffeas \inst|nios2|A_rot[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_rot~9_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot[9] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N16
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~19 (
	.dataa(\inst|nios2|A_shift_rot_result~18_combout ),
	.datab(\inst|nios2|A_rot [9]),
	.datac(gnd),
	.datad(\inst|nios2|A_rot_fill_bit~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~19 .lut_mask = 16'hEE44;
defparam \inst|nios2|A_shift_rot_result~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N17
dffeas \inst|nios2|A_shift_rot_result[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_result~19_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result[9] .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_result[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N12
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[9]~48 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[9]~47_combout ),
	.datab(\inst|nios2|A_data_ram_ld_align_fill_bit~combout ),
	.datac(\inst|nios2|A_wr_data_unfiltered[15]~42_combout ),
	.datad(\inst|nios2|A_shift_rot_result [9]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[9]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[9]~48 .lut_mask = 16'hEA4A;
defparam \inst|nios2|A_wr_data_unfiltered[9]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N30
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[9]~49 (
	.dataa(\inst|nios2|A_mul_result [9]),
	.datab(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datac(gnd),
	.datad(\inst|nios2|A_wr_data_unfiltered[9]~48_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[9]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[9]~49 .lut_mask = 16'hBB88;
defparam \inst|nios2|A_wr_data_unfiltered[9]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N31
dffeas \inst|nios2|W_wr_data[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_wr_data_unfiltered[9]~49_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|W_wr_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|W_wr_data[9] .is_wysiwyg = "true";
defparam \inst|nios2|W_wr_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N8
cycloneive_lcell_comb \inst|nios2|D_src1_reg[9]~28 (
	.dataa(\inst|nios2|D_src1_reg[9]~27_combout ),
	.datab(\inst|nios2|W_wr_data [9]),
	.datac(\inst|nios2|E_src1[11]~0_combout ),
	.datad(\inst|nios2|M_alu_result [9]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[9]~28 .lut_mask = 16'hDA8A;
defparam \inst|nios2|D_src1_reg[9]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N14
cycloneive_lcell_comb \inst|nios2|D_src1_reg[9]~29 (
	.dataa(\inst|nios2|E_alu_result [9]),
	.datab(\inst|nios2|E_regnum_a_cmp_D~q ),
	.datac(\inst|nios2|D_src1_reg[9]~28_combout ),
	.datad(\inst|nios2|D_ctrl_a_not_src~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[9]~29 .lut_mask = 16'hF0B8;
defparam \inst|nios2|D_src1_reg[9]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N15
dffeas \inst|nios2|E_src1[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src1_reg[9]~29_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src1[9] .is_wysiwyg = "true";
defparam \inst|nios2|E_src1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N10
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr_nxt[7]~7 (
	.dataa(\inst|nios2|E_ctrl_crst~q ),
	.datab(\inst|nios2|E_ctrl_exception~q ),
	.datac(\inst|nios2|E_extra_pc [7]),
	.datad(\inst|nios2|E_ctrl_break~q ),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr_nxt[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr_nxt[7]~7 .lut_mask = 16'h0010;
defparam \inst|nios2|M_pipe_flush_waddr_nxt[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N12
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr[7]~4 (
	.dataa(\inst|nios2|E_ctrl_jmp_indirect~q ),
	.datab(\inst|nios2|E_src1 [9]),
	.datac(gnd),
	.datad(\inst|nios2|M_pipe_flush_waddr_nxt[7]~7_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr[7]~4 .lut_mask = 16'hDD88;
defparam \inst|nios2|M_pipe_flush_waddr[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N30
cycloneive_lcell_comb \inst|nios2|E_pc[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|D_pc [7]),
	.cin(gnd),
	.combout(\inst|nios2|E_pc[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_pc[7]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|E_pc[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N31
dffeas \inst|nios2|E_pc[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_pc[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_pc[7] .is_wysiwyg = "true";
defparam \inst|nios2|E_pc[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N13
dffeas \inst|nios2|M_pipe_flush_waddr[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_pipe_flush_waddr[7]~4_combout ),
	.asdata(\inst|nios2|E_pc [7]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|E_hbreak_req~combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_pipe_flush_waddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr[7] .is_wysiwyg = "true";
defparam \inst|nios2|M_pipe_flush_waddr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N16
cycloneive_lcell_comb \inst|nios2|F_ic_tag_rd_addr_nxt[4]~19 (
	.dataa(\inst|nios2|F_ic_tag_rd_addr_nxt[4]~18_combout ),
	.datab(\inst|nios2|M_pipe_flush_waddr [7]),
	.datac(\inst|nios2|M_pipe_flush~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_tag_rd_addr_nxt[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[4]~19 .lut_mask = 16'hAEAE;
defparam \inst|nios2|F_ic_tag_rd_addr_nxt[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N17
dffeas \inst|nios2|F_pc[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_ic_tag_rd_addr_nxt[4]~19_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|F_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|F_pc[7] .is_wysiwyg = "true";
defparam \inst|nios2|F_pc[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y28_N7
dffeas \inst|nios2|D_pc[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|F_pc [7]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_pc[7] .is_wysiwyg = "true";
defparam \inst|nios2|D_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N16
cycloneive_lcell_comb \inst|nios2|ic_tag_wraddress[4]~3 (
	.dataa(\inst|nios2|D_ic_fill_starting~1_wirecell_combout ),
	.datab(\inst|nios2|ic_fill_line [4]),
	.datac(gnd),
	.datad(\inst|nios2|D_pc [7]),
	.cin(gnd),
	.combout(\inst|nios2|ic_tag_wraddress[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_tag_wraddress[4]~3 .lut_mask = 16'hDD88;
defparam \inst|nios2|ic_tag_wraddress[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y30_N11
dffeas \inst|nios2|ic_fill_line[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|ic_tag_wraddress[4]~3_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_line [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_line[4] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_line[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N10
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_data[45] (
// Equation(s):
// \inst|cmd_xbar_mux|src_data [45] = (\inst|cmd_xbar_mux|saved_grant [1] & ((\inst|nios2|d_address_line_field [4]) # ((\inst|cmd_xbar_mux|saved_grant [0] & \inst|nios2|ic_fill_line [4])))) # (!\inst|cmd_xbar_mux|saved_grant [1] & 
// (\inst|cmd_xbar_mux|saved_grant [0] & (\inst|nios2|ic_fill_line [4])))

	.dataa(\inst|cmd_xbar_mux|saved_grant [1]),
	.datab(\inst|cmd_xbar_mux|saved_grant [0]),
	.datac(\inst|nios2|ic_fill_line [4]),
	.datad(\inst|nios2|d_address_line_field [4]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_data [45]),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_data[45] .lut_mask = 16'hEAC0;
defparam \inst|cmd_xbar_mux|src_data[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N28
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~1 (
	.dataa(\inst|cmd_xbar_mux|src_data [43]),
	.datab(\inst|cmd_xbar_mux|src_data [45]),
	.datac(\inst|cmd_xbar_mux|src_data [46]),
	.datad(\inst|cmd_xbar_mux|src_data [44]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~1 .lut_mask = 16'h0001;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N20
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~2 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~0_combout ),
	.datab(\inst|cmd_xbar_mux|src_data [38]),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~2 .lut_mask = 16'h2200;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N18
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_single_step_mode~0 (
	.dataa(\inst|cmd_xbar_mux|src_payload~3_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~2_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_single_step_mode~q ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|comb~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_single_step_mode~0 .lut_mask = 16'hB8F0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_single_step_mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y31_N19
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_single_step_mode (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_single_step_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_single_step_mode .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_single_step_mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N24
cycloneive_lcell_comb \inst|nios2_jtag_debug_module_translator|av_readdata_pre[3]~3 (
// Equation(s):
// \inst|nios2_jtag_debug_module_translator|av_readdata_pre[3]~3_combout  = (\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~2_combout  & 
// ((\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_single_step_mode~q ))) # (!\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~2_combout  & 
// (\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ))

	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_single_step_mode~q ),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2_jtag_debug_module_translator|av_readdata_pre[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[3]~3 .lut_mask = 16'hCCAA;
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y31_N25
dffeas \inst|nios2_jtag_debug_module_translator|av_readdata_pre[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2_jtag_debug_module_translator|av_readdata_pre[3]~3_combout ),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [3]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cmd_xbar_mux|src_data [46]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N30
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[3]~47 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[3]~47_combout  = (\inst|rsp_xbar_demux|src0_valid~combout  & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre [3]) # ((\inst|rsp_xbar_demux_001|src0_valid~combout  & \inst|rsp_xbar_mux|src_data[3]~8_combout )))) # 
// (!\inst|rsp_xbar_demux|src0_valid~combout  & (((\inst|rsp_xbar_demux_001|src0_valid~combout  & \inst|rsp_xbar_mux|src_data[3]~8_combout ))))

	.dataa(\inst|rsp_xbar_demux|src0_valid~combout ),
	.datab(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [3]),
	.datac(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.datad(\inst|rsp_xbar_mux|src_data[3]~8_combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[3]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[3]~47 .lut_mask = 16'hF888;
defparam \inst|rsp_xbar_mux|src_data[3]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N31
dffeas \inst|nios2|i_readdata_d1[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux|src_data[3]~47_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_readdata_d1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_readdata_d1[3] .is_wysiwyg = "true";
defparam \inst|nios2|i_readdata_d1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N24
cycloneive_lcell_comb \inst|nios2|F_iw[5]~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [5]),
	.datad(\inst|nios2|F_iw[12]~7_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_iw[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw[5]~10 .lut_mask = 16'hF0FF;
defparam \inst|nios2|F_iw[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N25
dffeas \inst|nios2|D_iw[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_iw[5]~10_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_iw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_iw[5] .is_wysiwyg = "true";
defparam \inst|nios2|D_iw[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N10
cycloneive_lcell_comb \inst|nios2|D_op_rdctl~1 (
	.dataa(\inst|nios2|D_iw [0]),
	.datab(\inst|nios2|D_iw [1]),
	.datac(\inst|nios2|D_iw [2]),
	.datad(\inst|nios2|D_iw [5]),
	.cin(gnd),
	.combout(\inst|nios2|D_op_rdctl~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_op_rdctl~1 .lut_mask = 16'h1000;
defparam \inst|nios2|D_op_rdctl~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N26
cycloneive_lcell_comb \inst|nios2|D_ctrl_mul_lsw (
	.dataa(\inst|nios2|Equal171~1_combout ),
	.datab(\inst|nios2|D_op_rdctl~1_combout ),
	.datac(\inst|nios2|Equal154~4_combout ),
	.datad(\inst|nios2|D_op_rdctl~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_mul_lsw~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_mul_lsw .lut_mask = 16'hECA0;
defparam \inst|nios2|D_ctrl_mul_lsw .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N27
dffeas \inst|nios2|E_ctrl_mul_lsw (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_ctrl_mul_lsw~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_ctrl_mul_lsw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_ctrl_mul_lsw .is_wysiwyg = "true";
defparam \inst|nios2|E_ctrl_mul_lsw .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N26
cycloneive_lcell_comb \inst|nios2|M_ctrl_mul_lsw~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_ctrl_mul_lsw~q ),
	.cin(gnd),
	.combout(\inst|nios2|M_ctrl_mul_lsw~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_ctrl_mul_lsw~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_ctrl_mul_lsw~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N27
dffeas \inst|nios2|M_ctrl_mul_lsw (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_ctrl_mul_lsw~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_ctrl_mul_lsw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_ctrl_mul_lsw .is_wysiwyg = "true";
defparam \inst|nios2|M_ctrl_mul_lsw .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y27_N19
dffeas \inst|nios2|A_ctrl_mul_lsw (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_ctrl_mul_lsw~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_ctrl_mul_lsw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_ctrl_mul_lsw .is_wysiwyg = "true";
defparam \inst|nios2|A_ctrl_mul_lsw .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N26
cycloneive_lcell_comb \inst|nios2|E_rot_mask[0]~5 (
	.dataa(\inst|nios2|E_src2 [1]),
	.datab(\inst|nios2|E_ctrl_shift_rot_right~q ),
	.datac(\inst|nios2|E_src2 [2]),
	.datad(\inst|nios2|E_src2 [0]),
	.cin(gnd),
	.combout(\inst|nios2|E_rot_mask[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_rot_mask[0]~5 .lut_mask = 16'h3332;
defparam \inst|nios2|E_rot_mask[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N27
dffeas \inst|nios2|M_rot_mask[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_rot_mask[0]~5_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_rot_mask [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_rot_mask[0] .is_wysiwyg = "true";
defparam \inst|nios2|M_rot_mask[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y27_N13
dffeas \inst|nios2|A_rot_mask[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_rot_mask [0]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot_mask [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot_mask[0] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot_mask[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N12
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~10 (
	.dataa(\inst|nios2|A_rot_pass0~q ),
	.datab(gnd),
	.datac(\inst|nios2|A_rot_mask [0]),
	.datad(\inst|nios2|A_rot_sel_fill0~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~10 .lut_mask = 16'h5550;
defparam \inst|nios2|A_shift_rot_result~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N6
cycloneive_lcell_comb \inst|nios2|A_rot~5 (
	.dataa(gnd),
	.datab(\inst|nios2|Mn_rot_step2 [0]),
	.datac(\inst|nios2|M_rot_rn [4]),
	.datad(\inst|nios2|Mn_rot_step2 [16]),
	.cin(gnd),
	.combout(\inst|nios2|A_rot~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_rot~5 .lut_mask = 16'hFC0C;
defparam \inst|nios2|A_rot~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N7
dffeas \inst|nios2|A_rot[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_rot~5_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_rot [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_rot[0] .is_wysiwyg = "true";
defparam \inst|nios2|A_rot[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N22
cycloneive_lcell_comb \inst|nios2|A_shift_rot_result~11 (
	.dataa(gnd),
	.datab(\inst|nios2|A_rot_fill_bit~q ),
	.datac(\inst|nios2|A_shift_rot_result~10_combout ),
	.datad(\inst|nios2|A_rot [0]),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_result~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result~11 .lut_mask = 16'hCFC0;
defparam \inst|nios2|A_shift_rot_result~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N23
dffeas \inst|nios2|A_shift_rot_result[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_result~11_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_result[0] .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_result[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N6
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[0]~33 (
	.dataa(\inst|nios2|A_mul_result [0]),
	.datab(\inst|nios2|A_ctrl_shift_rot~q ),
	.datac(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datad(\inst|nios2|A_shift_rot_result [0]),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[0]~33 .lut_mask = 16'hACA0;
defparam \inst|nios2|A_wr_data_unfiltered[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N14
cycloneive_lcell_comb \inst|nios2|A_wr_data_unfiltered[0]~122 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[0]~35_combout ),
	.datab(\inst|nios2|A_ctrl_shift_rot~q ),
	.datac(\inst|nios2|A_ctrl_mul_lsw~q ),
	.datad(\inst|nios2|A_wr_data_unfiltered[0]~33_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_wr_data_unfiltered[0]~122_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_wr_data_unfiltered[0]~122 .lut_mask = 16'hFF02;
defparam \inst|nios2|A_wr_data_unfiltered[0]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N4
cycloneive_lcell_comb \inst|nios2|D_src1_reg[16]~36 (
	.dataa(\inst|nios2|E_src1[11]~1_combout ),
	.datab(\inst|nios2|E_src1[11]~0_combout ),
	.datac(\inst|nios2|M_alu_result [16]),
	.datad(\inst|nios2|A_wr_data_unfiltered[16]~59_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[16]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[16]~36 .lut_mask = 16'hD9C8;
defparam \inst|nios2|D_src1_reg[16]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N22
cycloneive_lcell_comb \inst|nios2|D_src1_reg[16]~37 (
	.dataa(\inst|nios2|W_wr_data [16]),
	.datab(\inst|nios2|KERNEL_nios2_register_bank_a|the_altsyncram|auto_generated|q_b [16]),
	.datac(\inst|nios2|D_src1_reg[16]~36_combout ),
	.datad(\inst|nios2|E_src1[11]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[16]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[16]~37 .lut_mask = 16'hACF0;
defparam \inst|nios2|D_src1_reg[16]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N28
cycloneive_lcell_comb \inst|nios2|D_src1_reg[16]~38 (
	.dataa(\inst|nios2|D_ctrl_a_not_src~q ),
	.datab(\inst|nios2|D_src1_reg[16]~37_combout ),
	.datac(\inst|nios2|E_regnum_a_cmp_D~q ),
	.datad(\inst|nios2|E_alu_result [16]),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[16]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[16]~38 .lut_mask = 16'hDC8C;
defparam \inst|nios2|D_src1_reg[16]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N29
dffeas \inst|nios2|E_src1[16] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src1_reg[16]~38_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src1[16] .is_wysiwyg = "true";
defparam \inst|nios2|E_src1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N10
cycloneive_lcell_comb \inst|nios2|F_pc_nxt~17 (
	.dataa(\inst|nios2|F_pc_nxt~16_combout ),
	.datab(\inst|nios2|E_src1 [16]),
	.datac(gnd),
	.datad(\inst|nios2|E_valid_jmp_indirect~q ),
	.cin(gnd),
	.combout(\inst|nios2|F_pc_nxt~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_pc_nxt~17 .lut_mask = 16'hCCAA;
defparam \inst|nios2|F_pc_nxt~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N2
cycloneive_lcell_comb \inst|nios2|E_pc[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|D_pc [14]),
	.cin(gnd),
	.combout(\inst|nios2|E_pc[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_pc[14]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|E_pc[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N3
dffeas \inst|nios2|E_pc[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_pc[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_pc[14] .is_wysiwyg = "true";
defparam \inst|nios2|E_pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N4
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr_nxt[14]~17 (
	.dataa(\inst|nios2|M_pipe_flush_waddr_nxt[14]~16_combout ),
	.datab(\inst|nios2|E_pc [14]),
	.datac(gnd),
	.datad(\inst|nios2|E_hbreak_req~combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr_nxt[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr_nxt[14]~17 .lut_mask = 16'h1155;
defparam \inst|nios2|M_pipe_flush_waddr_nxt[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N5
dffeas \inst|nios2|M_pipe_flush_waddr[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_pipe_flush_waddr_nxt[14]~17_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_pipe_flush_waddr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr[14] .is_wysiwyg = "true";
defparam \inst|nios2|M_pipe_flush_waddr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N30
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr[14]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|M_pipe_flush_waddr [14]),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr[14]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr[14]~_wirecell .lut_mask = 16'h00FF;
defparam \inst|nios2|M_pipe_flush_waddr[14]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N11
dffeas \inst|nios2|F_pc[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_pc_nxt~17_combout ),
	.asdata(\inst|nios2|M_pipe_flush_waddr[14]~_wirecell_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|M_pipe_flush~q ),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|F_pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|F_pc[14] .is_wysiwyg = "true";
defparam \inst|nios2|F_pc[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y28_N19
dffeas \inst|nios2|D_pc[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|F_pc [14]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_pc[14] .is_wysiwyg = "true";
defparam \inst|nios2|D_pc[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y27_N11
dffeas \inst|nios2|ic_fill_tag[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|D_pc [14]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|D_ic_fill_starting~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_tag [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_tag[4] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_tag[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N8
cycloneive_lcell_comb \inst|addr_router|Equal1~0 (
// Equation(s):
// \inst|addr_router|Equal1~0_combout  = (!\inst|nios2|ic_fill_tag [2] & (!\inst|nios2|ic_fill_tag [4] & (\inst|nios2|ic_fill_tag [5] & !\inst|nios2|ic_fill_tag [3])))

	.dataa(\inst|nios2|ic_fill_tag [2]),
	.datab(\inst|nios2|ic_fill_tag [4]),
	.datac(\inst|nios2|ic_fill_tag [5]),
	.datad(\inst|nios2|ic_fill_tag [3]),
	.cin(gnd),
	.combout(\inst|addr_router|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|addr_router|Equal1~0 .lut_mask = 16'h0010;
defparam \inst|addr_router|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y30_N25
dffeas \inst|limiter|last_channel[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|addr_router|Equal1~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|limiter|internal_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|limiter|last_channel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|limiter|last_channel[0] .is_wysiwyg = "true";
defparam \inst|limiter|last_channel[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N20
cycloneive_lcell_comb \inst|cmd_xbar_demux|src0_valid~0 (
// Equation(s):
// \inst|cmd_xbar_demux|src0_valid~0_combout  = (\inst|nios2|i_read~q  & ((\inst|limiter|last_channel [0]) # (!\inst|limiter|has_pending_responses~q )))

	.dataa(gnd),
	.datab(\inst|limiter|has_pending_responses~q ),
	.datac(\inst|nios2|i_read~q ),
	.datad(\inst|limiter|last_channel [0]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_demux|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_demux|src0_valid~0 .lut_mask = 16'hF030;
defparam \inst|cmd_xbar_demux|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N6
cycloneive_lcell_comb \inst|cmd_xbar_demux|src0_valid~1 (
// Equation(s):
// \inst|cmd_xbar_demux|src0_valid~1_combout  = (\inst|addr_router|Equal1~1_combout  & (\inst|addr_router|Equal1~0_combout  & \inst|cmd_xbar_demux|src0_valid~0_combout ))

	.dataa(\inst|addr_router|Equal1~1_combout ),
	.datab(gnd),
	.datac(\inst|addr_router|Equal1~0_combout ),
	.datad(\inst|cmd_xbar_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|cmd_xbar_demux|src0_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_demux|src0_valid~1 .lut_mask = 16'hA000;
defparam \inst|cmd_xbar_demux|src0_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N6
cycloneive_lcell_comb \inst|cmd_xbar_mux|arb|grant[0]~0 (
// Equation(s):
// \inst|cmd_xbar_mux|arb|grant[0]~0_combout  = (\inst|cmd_xbar_demux|src0_valid~1_combout  & (((!\inst|cmd_xbar_demux_001|src0_valid~1_combout  & \inst|cmd_xbar_mux|arb|top_priority_reg [1])) # (!\inst|cmd_xbar_mux|arb|top_priority_reg [0])))

	.dataa(\inst|cmd_xbar_demux_001|src0_valid~1_combout ),
	.datab(\inst|cmd_xbar_mux|arb|top_priority_reg [0]),
	.datac(\inst|cmd_xbar_mux|arb|top_priority_reg [1]),
	.datad(\inst|cmd_xbar_demux|src0_valid~1_combout ),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|arb|grant[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|arb|grant[0]~0 .lut_mask = 16'h7300;
defparam \inst|cmd_xbar_mux|arb|grant[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y31_N25
dffeas \inst|cmd_xbar_mux|saved_grant[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cmd_xbar_mux|arb|grant[0]~0_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|cmd_xbar_mux|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cmd_xbar_mux|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cmd_xbar_mux|saved_grant[0] .is_wysiwyg = "true";
defparam \inst|cmd_xbar_mux|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N20
cycloneive_lcell_comb \inst|cmd_xbar_mux|src_data[38] (
// Equation(s):
// \inst|cmd_xbar_mux|src_data [38] = (\inst|cmd_xbar_mux|saved_grant [1] & ((\inst|nios2|d_address_offset_field [0]) # ((\inst|cmd_xbar_mux|saved_grant [0] & \inst|nios2|ic_fill_ap_offset [0])))) # (!\inst|cmd_xbar_mux|saved_grant [1] & 
// (\inst|cmd_xbar_mux|saved_grant [0] & (\inst|nios2|ic_fill_ap_offset [0])))

	.dataa(\inst|cmd_xbar_mux|saved_grant [1]),
	.datab(\inst|cmd_xbar_mux|saved_grant [0]),
	.datac(\inst|nios2|ic_fill_ap_offset [0]),
	.datad(\inst|nios2|d_address_offset_field [0]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|src_data [38]),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|src_data[38] .lut_mask = 16'hEAC0;
defparam \inst|cmd_xbar_mux|src_data[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N2
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[6]~24 (
	.dataa(\inst|cmd_xbar_mux|src_data [46]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[6]~24 .lut_mask = 16'hDD88;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N3
dffeas \inst|nios2_jtag_debug_module_translator|av_readdata_pre[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|readdata[6]~24_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N8
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[6]~58 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[6]~58_combout  = (\inst|rsp_xbar_mux|src_data[6]~28_combout  & ((\inst|rsp_xbar_demux_001|src0_valid~combout ) # ((\inst|rsp_xbar_demux|src0_valid~combout  & \inst|nios2_jtag_debug_module_translator|av_readdata_pre [6])))) # 
// (!\inst|rsp_xbar_mux|src_data[6]~28_combout  & (((\inst|rsp_xbar_demux|src0_valid~combout  & \inst|nios2_jtag_debug_module_translator|av_readdata_pre [6]))))

	.dataa(\inst|rsp_xbar_mux|src_data[6]~28_combout ),
	.datab(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.datac(\inst|rsp_xbar_demux|src0_valid~combout ),
	.datad(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [6]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[6]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[6]~58 .lut_mask = 16'hF888;
defparam \inst|rsp_xbar_mux|src_data[6]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N9
dffeas \inst|nios2|i_readdata_d1[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux|src_data[6]~58_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_readdata_d1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_readdata_d1[6] .is_wysiwyg = "true";
defparam \inst|nios2|i_readdata_d1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N16
cycloneive_lcell_comb \inst|nios2|F_iw[12]~18 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [12]),
	.datad(\inst|nios2|F_iw[12]~7_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_iw[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw[12]~18 .lut_mask = 16'hF000;
defparam \inst|nios2|F_iw[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N17
dffeas \inst|nios2|D_iw[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_iw[12]~18_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_iw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_iw[12] .is_wysiwyg = "true";
defparam \inst|nios2|D_iw[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N18
cycloneive_lcell_comb \inst|nios2|D_ctrl_crst~0 (
	.dataa(gnd),
	.datab(\inst|nios2|D_iw [14]),
	.datac(\inst|nios2|D_iw [12]),
	.datad(\inst|nios2|D_ctrl_break~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_crst~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_crst~0 .lut_mask = 16'hC000;
defparam \inst|nios2|D_ctrl_crst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N19
dffeas \inst|nios2|E_ctrl_crst (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_ctrl_crst~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_ctrl_crst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_ctrl_crst .is_wysiwyg = "true";
defparam \inst|nios2|E_ctrl_crst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N0
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr_nxt[0]~12 (
	.dataa(\inst|nios2|E_ctrl_exception~q ),
	.datab(\inst|nios2|E_ctrl_crst~q ),
	.datac(\inst|nios2|E_ctrl_break~q ),
	.datad(\inst|nios2|E_extra_pc [0]),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr_nxt[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr_nxt[0]~12 .lut_mask = 16'h0100;
defparam \inst|nios2|M_pipe_flush_waddr_nxt[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N14
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_waddr[0]~8 (
	.dataa(\inst|nios2|E_ctrl_jmp_indirect~q ),
	.datab(\inst|nios2|M_pipe_flush_waddr_nxt[0]~12_combout ),
	.datac(gnd),
	.datad(\inst|nios2|E_src1 [2]),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_waddr[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr[0]~8 .lut_mask = 16'hEE44;
defparam \inst|nios2|M_pipe_flush_waddr[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N8
cycloneive_lcell_comb \inst|nios2|E_pc[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|D_pc [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|E_pc[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_pc[0]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|E_pc[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N9
dffeas \inst|nios2|E_pc[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_pc[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_pc[0] .is_wysiwyg = "true";
defparam \inst|nios2|E_pc[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N15
dffeas \inst|nios2|M_pipe_flush_waddr[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_pipe_flush_waddr[0]~8_combout ),
	.asdata(\inst|nios2|E_pc [0]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|E_hbreak_req~combout ),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_pipe_flush_waddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_waddr[0] .is_wysiwyg = "true";
defparam \inst|nios2|M_pipe_flush_waddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N8
cycloneive_lcell_comb \inst|nios2|F_ic_data_rd_addr_nxt[0]~3 (
	.dataa(\inst|nios2|M_pipe_flush~q ),
	.datab(gnd),
	.datac(\inst|nios2|M_pipe_flush_waddr [0]),
	.datad(\inst|nios2|F_ic_data_rd_addr_nxt[0]~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_ic_data_rd_addr_nxt[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_ic_data_rd_addr_nxt[0]~3 .lut_mask = 16'hFF50;
defparam \inst|nios2|F_ic_data_rd_addr_nxt[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N9
dffeas \inst|nios2|F_pc[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_ic_data_rd_addr_nxt[0]~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|F_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|F_pc[0] .is_wysiwyg = "true";
defparam \inst|nios2|F_pc[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y28_N3
dffeas \inst|nios2|D_pc[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|F_pc [0]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_pc[0] .is_wysiwyg = "true";
defparam \inst|nios2|D_pc[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N5
dffeas \inst|nios2|ic_fill_initial_offset[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|D_pc [0]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|D_ic_fill_starting~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_initial_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_initial_offset[0] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_initial_offset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N10
cycloneive_lcell_comb \inst|nios2|ic_fill_dp_offset_nxt[0]~3 (
	.dataa(gnd),
	.datab(\inst|nios2|ic_fill_initial_offset [0]),
	.datac(\inst|nios2|ic_fill_dp_offset [0]),
	.datad(\inst|nios2|D_ic_fill_starting_d1~q ),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_dp_offset_nxt[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_dp_offset_nxt[0]~3 .lut_mask = 16'hCC0F;
defparam \inst|nios2|ic_fill_dp_offset_nxt[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N11
dffeas \inst|nios2|ic_fill_dp_offset[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|ic_fill_dp_offset_nxt[0]~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|ic_fill_dp_offset_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_dp_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_dp_offset[0] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_dp_offset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N0
cycloneive_lcell_comb \inst|nios2|D_regnum_b_cmp_F~0 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [22]),
	.datab(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [23]),
	.datac(\inst|nios2|D_dst_regnum[1]~1_combout ),
	.datad(\inst|nios2|D_dst_regnum[0]~6_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_regnum_b_cmp_F~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_regnum_b_cmp_F~0 .lut_mask = 16'h8241;
defparam \inst|nios2|D_regnum_b_cmp_F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N12
cycloneive_lcell_comb \inst|nios2|D_regnum_b_cmp_F~2 (
	.dataa(\inst|nios2|D_regnum_b_cmp_F~1_combout ),
	.datab(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [26]),
	.datac(\inst|nios2|D_dst_regnum[4]~3_combout ),
	.datad(\inst|nios2|D_regnum_b_cmp_F~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_regnum_b_cmp_F~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_regnum_b_cmp_F~2 .lut_mask = 16'h8200;
defparam \inst|nios2|D_regnum_b_cmp_F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N24
cycloneive_lcell_comb \inst|nios2|D_regnum_b_cmp_F~3 (
	.dataa(\inst|nios2|D_ctrl_ignore_dst~q ),
	.datab(gnd),
	.datac(\inst|nios2|D_wr_dst_reg~0_combout ),
	.datad(\inst|nios2|D_regnum_b_cmp_F~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_regnum_b_cmp_F~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_regnum_b_cmp_F~3 .lut_mask = 16'h5000;
defparam \inst|nios2|D_regnum_b_cmp_F~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N25
dffeas \inst|nios2|E_regnum_b_cmp_D (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_regnum_b_cmp_F~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst|nios2|F_stall~combout ),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_regnum_b_cmp_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_regnum_b_cmp_D .is_wysiwyg = "true";
defparam \inst|nios2|E_regnum_b_cmp_D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N30
cycloneive_lcell_comb \inst|nios2|D_src2_hazard_E (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|E_regnum_b_cmp_D~q ),
	.datad(\inst|nios2|D_ctrl_b_is_dst~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_hazard_E~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_hazard_E .lut_mask = 16'h00F0;
defparam \inst|nios2|D_src2_hazard_E .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N22
cycloneive_lcell_comb \inst|nios2|D_src2_reg[1]~14 (
	.dataa(\inst|nios2|A_wr_data_unfiltered[1]~121_combout ),
	.datab(\inst|nios2|D_src2_reg[31]~5_combout ),
	.datac(\inst|nios2|KERNEL_nios2_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datad(\inst|nios2|D_src2_reg[31]~4_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[1]~14 .lut_mask = 16'hCCE2;
defparam \inst|nios2|D_src2_reg[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N18
cycloneive_lcell_comb \inst|nios2|D_src2_reg[1]~15 (
	.dataa(\inst|nios2|D_src2_reg[31]~4_combout ),
	.datab(\inst|nios2|W_wr_data [1]),
	.datac(\inst|nios2|D_src2_reg[1]~14_combout ),
	.datad(\inst|nios2|M_alu_result [1]),
	.cin(gnd),
	.combout(\inst|nios2|D_src2_reg[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src2_reg[1]~15 .lut_mask = 16'hDAD0;
defparam \inst|nios2|D_src2_reg[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N8
cycloneive_lcell_comb \inst|nios2|E_src2[1]~1 (
	.dataa(\inst|nios2|E_alu_result [1]),
	.datab(\inst|nios2|D_src2_hazard_E~combout ),
	.datac(gnd),
	.datad(\inst|nios2|D_src2_reg[1]~15_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_src2[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2[1]~1 .lut_mask = 16'hBB88;
defparam \inst|nios2|E_src2[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N10
cycloneive_lcell_comb \inst|nios2|E_src2_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|E_src2[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|E_src2_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|E_src2_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N11
dffeas \inst|nios2|E_src2_reg[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_src2_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src2_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src2_reg[1] .is_wysiwyg = "true";
defparam \inst|nios2|E_src2_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y27_N25
dffeas \inst|nios2|M_st_data[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_src2_reg [1]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_st_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_st_data[1] .is_wysiwyg = "true";
defparam \inst|nios2|M_st_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N26
cycloneive_lcell_comb \inst|nios2|d_writedata[1]~1 (
	.dataa(\inst|nios2|A_st_data [1]),
	.datab(\inst|nios2|A_mem_bypass_pending~combout ),
	.datac(gnd),
	.datad(\inst|nios2|M_st_data [1]),
	.cin(gnd),
	.combout(\inst|nios2|d_writedata[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_writedata[1]~1 .lut_mask = 16'hBB88;
defparam \inst|nios2|d_writedata[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N27
dffeas \inst|nios2|d_writedata[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_writedata[1]~1_combout ),
	.asdata(\inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [1]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_update_av_writedata~combout ),
	.ena(\inst|nios2|d_writedata[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_writedata[1] .is_wysiwyg = "true";
defparam \inst|nios2|d_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N6
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|take_action_ocireg~0 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~0_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~1_combout ),
	.datac(\inst|cmd_xbar_mux|src_data [38]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|comb~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|take_action_ocireg~0 .lut_mask = 16'h0800;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|take_action_ocireg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N0
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_error~0 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|always1~0_combout ),
	.datab(\inst|nios2|d_writedata [1]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_error~q ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_error~0 .lut_mask = 16'h5450;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y31_N1
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_error (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_error~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_error .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N30
cycloneive_lcell_comb \inst|nios2_jtag_debug_module_translator|av_readdata_pre[0]~0 (
// Equation(s):
// \inst|nios2_jtag_debug_module_translator|av_readdata_pre[0]~0_combout  = (\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~2_combout  & 
// ((\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_error~q ))) # (!\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~2_combout  & 
// (\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~1_combout ))

	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_error~q ),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2_jtag_debug_module_translator|av_readdata_pre[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[0]~0 .lut_mask = 16'hCCAA;
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y31_N31
dffeas \inst|nios2_jtag_debug_module_translator|av_readdata_pre[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2_jtag_debug_module_translator|av_readdata_pre[0]~0_combout ),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [0]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cmd_xbar_mux|src_data [46]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N24
cycloneive_lcell_comb \inst|rsp_xbar_mux|src_data[0]~39 (
// Equation(s):
// \inst|rsp_xbar_mux|src_data[0]~39_combout  = (\inst|rsp_xbar_mux|src_data[0]~20_combout  & ((\inst|rsp_xbar_demux_001|src0_valid~combout ) # ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre [0] & \inst|rsp_xbar_demux|src0_valid~combout )))) # 
// (!\inst|rsp_xbar_mux|src_data[0]~20_combout  & (\inst|nios2_jtag_debug_module_translator|av_readdata_pre [0] & (\inst|rsp_xbar_demux|src0_valid~combout )))

	.dataa(\inst|rsp_xbar_mux|src_data[0]~20_combout ),
	.datab(\inst|nios2_jtag_debug_module_translator|av_readdata_pre [0]),
	.datac(\inst|rsp_xbar_demux|src0_valid~combout ),
	.datad(\inst|rsp_xbar_demux_001|src0_valid~combout ),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|src_data[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|src_data[0]~39 .lut_mask = 16'hEAC0;
defparam \inst|rsp_xbar_mux|src_data[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N25
dffeas \inst|nios2|i_readdata_d1[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux|src_data[0]~39_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_readdata_d1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_readdata_d1[0] .is_wysiwyg = "true";
defparam \inst|nios2|i_readdata_d1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N8
cycloneive_lcell_comb \inst|nios2|F_iw[2]~9 (
	.dataa(gnd),
	.datab(\inst|nios2|F_iw[12]~7_combout ),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\inst|nios2|F_iw[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw[2]~9 .lut_mask = 16'hCC00;
defparam \inst|nios2|F_iw[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N9
dffeas \inst|nios2|D_iw[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_iw[2]~9_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_iw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_iw[2] .is_wysiwyg = "true";
defparam \inst|nios2|D_iw[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N14
cycloneive_lcell_comb \inst|nios2|D_ctrl_logic~0 (
	.dataa(\inst|nios2|D_iw [0]),
	.datab(\inst|nios2|D_iw [1]),
	.datac(\inst|nios2|D_iw [2]),
	.datad(\inst|nios2|D_op_rdctl~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_logic~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_logic~0 .lut_mask = 16'h0010;
defparam \inst|nios2|D_ctrl_logic~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N12
cycloneive_lcell_comb \inst|nios2|D_ctrl_logic~1 (
	.dataa(gnd),
	.datab(\inst|nios2|D_iw [12]),
	.datac(\inst|nios2|D_iw [11]),
	.datad(\inst|nios2|D_iw [16]),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_logic~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_logic~1 .lut_mask = 16'h000C;
defparam \inst|nios2|D_ctrl_logic~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N16
cycloneive_lcell_comb \inst|nios2|D_ctrl_logic~2 (
	.dataa(\inst|nios2|Equal171~1_combout ),
	.datab(\inst|nios2|D_ctrl_logic~0_combout ),
	.datac(\inst|nios2|D_iw [13]),
	.datad(\inst|nios2|D_ctrl_logic~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_logic~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_logic~2 .lut_mask = 16'hECCC;
defparam \inst|nios2|D_ctrl_logic~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N17
dffeas \inst|nios2|E_ctrl_logic (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_ctrl_logic~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_ctrl_logic~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_ctrl_logic .is_wysiwyg = "true";
defparam \inst|nios2|E_ctrl_logic .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N18
cycloneive_lcell_comb \inst|nios2|E_alu_result~0 (
	.dataa(\inst|nios2|E_ctrl_retaddr~q ),
	.datab(\inst|nios2|E_ctrl_logic~q ),
	.datac(\inst|nios2|E_ctrl_cmp~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result~0 .lut_mask = 16'hFEFE;
defparam \inst|nios2|E_alu_result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N12
cycloneive_lcell_comb \inst|nios2|D_extra_pc[13]~2 (
	.dataa(\inst|nios2|D_bht_data [1]),
	.datab(\inst|nios2|Add1~8_combout ),
	.datac(\inst|nios2|D_pc_plus_one [13]),
	.datad(\inst|nios2|E_ctrl_br_cond_nxt~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_extra_pc[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_extra_pc[13]~2 .lut_mask = 16'hD8F0;
defparam \inst|nios2|D_extra_pc[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N13
dffeas \inst|nios2|E_extra_pc[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_extra_pc[13]~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_extra_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_extra_pc[13] .is_wysiwyg = "true";
defparam \inst|nios2|E_extra_pc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N20
cycloneive_lcell_comb \inst|nios2|E_logic_result[15]~2 (
	.dataa(\inst|nios2|E_logic_op [0]),
	.datab(\inst|nios2|E_src1 [15]),
	.datac(\inst|nios2|E_logic_op [1]),
	.datad(\inst|nios2|E_src2 [15]),
	.cin(gnd),
	.combout(\inst|nios2|E_logic_result[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_logic_result[15]~2 .lut_mask = 16'h78C1;
defparam \inst|nios2|E_logic_result[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N6
cycloneive_lcell_comb \inst|nios2|E_alu_result[15]~3 (
	.dataa(\inst|nios2|E_ctrl_retaddr~q ),
	.datab(\inst|nios2|E_extra_pc [13]),
	.datac(\inst|nios2|E_ctrl_logic~q ),
	.datad(\inst|nios2|E_logic_result[15]~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[15]~3 .lut_mask = 16'hF888;
defparam \inst|nios2|E_alu_result[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N28
cycloneive_lcell_comb \inst|nios2|E_alu_result[15] (
	.dataa(gnd),
	.datab(\inst|nios2|E_alu_result~0_combout ),
	.datac(\inst|nios2|Add17|auto_generated|result_int[16]~32_combout ),
	.datad(\inst|nios2|E_alu_result[15]~3_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result [15]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[15] .lut_mask = 16'hFF30;
defparam \inst|nios2|E_alu_result[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N29
dffeas \inst|nios2|M_alu_result[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_alu_result [15]),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_alu_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_alu_result[15] .is_wysiwyg = "true";
defparam \inst|nios2|M_alu_result[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N18
cycloneive_lcell_comb \inst|nios2|d_address_tag_field[4]~2 (
	.dataa(\inst|nios2|A_mem_baddr [15]),
	.datab(\inst|nios2|M_alu_result [15]),
	.datac(gnd),
	.datad(\inst|nios2|d_address_tag_field_nxt~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|d_address_tag_field[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_address_tag_field[4]~2 .lut_mask = 16'hAACC;
defparam \inst|nios2|d_address_tag_field[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N20
cycloneive_lcell_comb \inst|nios2|A_dc_actual_tag[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_actual_tag[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_actual_tag[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_actual_tag[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N21
dffeas \inst|nios2|A_dc_actual_tag[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_actual_tag[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_actual_tag [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_actual_tag[4] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_actual_tag[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N26
cycloneive_lcell_comb \inst|nios2|A_dc_wb_tag[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|A_dc_actual_tag [4]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_wb_tag[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_tag[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_wb_tag[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N27
dffeas \inst|nios2|A_dc_wb_tag[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_wb_tag[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_wb_tag [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_tag[4] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_wb_tag[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N19
dffeas \inst|nios2|d_address_tag_field[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_address_tag_field[4]~2_combout ),
	.asdata(\inst|nios2|A_dc_wb_tag [4]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_wr_want_dmaster~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_address_tag_field [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_address_tag_field[4] .is_wysiwyg = "true";
defparam \inst|nios2|d_address_tag_field[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N6
cycloneive_lcell_comb \inst|nios2|d_address_tag_field[6]~0 (
	.dataa(\inst|nios2|A_mem_baddr [17]),
	.datab(\inst|nios2|M_alu_result [17]),
	.datac(gnd),
	.datad(\inst|nios2|d_address_tag_field_nxt~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|d_address_tag_field[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_address_tag_field[6]~0 .lut_mask = 16'hAACC;
defparam \inst|nios2|d_address_tag_field[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N2
cycloneive_lcell_comb \inst|nios2|A_dc_actual_tag[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_dc_tag|the_altsyncram|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_actual_tag[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_actual_tag[6]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_actual_tag[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N3
dffeas \inst|nios2|A_dc_actual_tag[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_actual_tag[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_actual_tag [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_actual_tag[6] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_actual_tag[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N22
cycloneive_lcell_comb \inst|nios2|A_dc_wb_tag[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|A_dc_actual_tag [6]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_wb_tag[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_tag[6]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|A_dc_wb_tag[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N23
dffeas \inst|nios2|A_dc_wb_tag[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_wb_tag[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_wb_tag [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_wb_tag[6] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_wb_tag[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N7
dffeas \inst|nios2|d_address_tag_field[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_address_tag_field[6]~0_combout ),
	.asdata(\inst|nios2|A_dc_wb_tag [6]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_wr_want_dmaster~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_address_tag_field [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_address_tag_field[6] .is_wysiwyg = "true";
defparam \inst|nios2|d_address_tag_field[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N20
cycloneive_lcell_comb \inst|addr_router_001|Equal1~0 (
// Equation(s):
// \inst|addr_router_001|Equal1~0_combout  = (!\inst|nios2|d_address_tag_field [5] & (!\inst|nios2|d_address_tag_field [4] & (\inst|nios2|d_address_tag_field [6] & !\inst|nios2|d_address_tag_field [3])))

	.dataa(\inst|nios2|d_address_tag_field [5]),
	.datab(\inst|nios2|d_address_tag_field [4]),
	.datac(\inst|nios2|d_address_tag_field [6]),
	.datad(\inst|nios2|d_address_tag_field [3]),
	.cin(gnd),
	.combout(\inst|addr_router_001|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|addr_router_001|Equal1~0 .lut_mask = 16'h0010;
defparam \inst|addr_router_001|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N12
cycloneive_lcell_comb \inst|addr_router_001|Equal2~0 (
// Equation(s):
// \inst|addr_router_001|Equal2~0_combout  = (!\inst|nios2|d_address_tag_field [0] & (\inst|nios2|d_address_tag_field [1] & (!\inst|nios2|d_address_offset_field [2] & !\inst|nios2|d_address_line_field [0])))

	.dataa(\inst|nios2|d_address_tag_field [0]),
	.datab(\inst|nios2|d_address_tag_field [1]),
	.datac(\inst|nios2|d_address_offset_field [2]),
	.datad(\inst|nios2|d_address_line_field [0]),
	.cin(gnd),
	.combout(\inst|addr_router_001|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|addr_router_001|Equal2~0 .lut_mask = 16'h0004;
defparam \inst|addr_router_001|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N30
cycloneive_lcell_comb \inst|addr_router_001|Equal2~2 (
// Equation(s):
// \inst|addr_router_001|Equal2~2_combout  = (\inst|addr_router_001|Equal2~1_combout  & (\inst|addr_router_001|Equal1~0_combout  & (!\inst|nios2|d_address_tag_field [2] & \inst|addr_router_001|Equal2~0_combout )))

	.dataa(\inst|addr_router_001|Equal2~1_combout ),
	.datab(\inst|addr_router_001|Equal1~0_combout ),
	.datac(\inst|nios2|d_address_tag_field [2]),
	.datad(\inst|addr_router_001|Equal2~0_combout ),
	.cin(gnd),
	.combout(\inst|addr_router_001|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|addr_router_001|Equal2~2 .lut_mask = 16'h0800;
defparam \inst|addr_router_001|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N4
cycloneive_lcell_comb \inst|addr_router_001|src_channel[1]~0 (
// Equation(s):
// \inst|addr_router_001|src_channel[1]~0_combout  = (!\inst|addr_router_001|Equal1~2_combout  & ((\inst|nios2|d_address_line_field [5]) # (!\inst|addr_router_001|Equal2~2_combout )))

	.dataa(\inst|nios2|d_address_line_field [5]),
	.datab(gnd),
	.datac(\inst|addr_router_001|Equal2~2_combout ),
	.datad(\inst|addr_router_001|Equal1~2_combout ),
	.cin(gnd),
	.combout(\inst|addr_router_001|src_channel[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|addr_router_001|src_channel[1]~0 .lut_mask = 16'h00AF;
defparam \inst|addr_router_001|src_channel[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N5
dffeas \inst|limiter_001|last_channel[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|addr_router_001|src_channel[1]~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|limiter_001|save_dest_id~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|limiter_001|last_channel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|limiter_001|last_channel[1] .is_wysiwyg = "true";
defparam \inst|limiter_001|last_channel[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N30
cycloneive_lcell_comb \inst|cmd_xbar_demux_001|src1_valid~0 (
// Equation(s):
// \inst|cmd_xbar_demux_001|src1_valid~0_combout  = (\inst|addr_router_001|src_channel[1]~0_combout  & (\inst|jtag_uart_0|av_waitrequest~0_combout  & ((\inst|limiter_001|last_channel [1]) # (!\inst|limiter_001|suppress~0_combout ))))

	.dataa(\inst|addr_router_001|src_channel[1]~0_combout ),
	.datab(\inst|limiter_001|last_channel [1]),
	.datac(\inst|jtag_uart_0|av_waitrequest~0_combout ),
	.datad(\inst|limiter_001|suppress~0_combout ),
	.cin(gnd),
	.combout(\inst|cmd_xbar_demux_001|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_demux_001|src1_valid~0 .lut_mask = 16'h80A0;
defparam \inst|cmd_xbar_demux_001|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N20
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|WideOr1 (
// Equation(s):
// \inst|cmd_xbar_mux_001|WideOr1~combout  = (\inst|cmd_xbar_mux_001|saved_grant [1] & ((\inst|cmd_xbar_demux_001|src1_valid~0_combout ) # ((\inst|cmd_xbar_mux_001|saved_grant [0] & \inst|cmd_xbar_demux|src1_valid~0_combout )))) # 
// (!\inst|cmd_xbar_mux_001|saved_grant [1] & (\inst|cmd_xbar_mux_001|saved_grant [0] & ((\inst|cmd_xbar_demux|src1_valid~0_combout ))))

	.dataa(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datab(\inst|cmd_xbar_mux_001|saved_grant [0]),
	.datac(\inst|cmd_xbar_demux_001|src1_valid~0_combout ),
	.datad(\inst|cmd_xbar_demux|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|WideOr1 .lut_mask = 16'hECA0;
defparam \inst|cmd_xbar_mux_001|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N24
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|update_grant~1 (
// Equation(s):
// \inst|cmd_xbar_mux_001|update_grant~1_combout  = (\inst|cmd_xbar_mux_001|WideOr1~combout  & (\inst|cmd_xbar_mux_001|update_grant~0_combout )) # (!\inst|cmd_xbar_mux_001|WideOr1~combout  & ((!\inst|cmd_xbar_mux_001|packet_in_progress~q )))

	.dataa(\inst|cmd_xbar_mux_001|update_grant~0_combout ),
	.datab(gnd),
	.datac(\inst|cmd_xbar_mux_001|packet_in_progress~q ),
	.datad(\inst|cmd_xbar_mux_001|WideOr1~combout ),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|update_grant~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|update_grant~1 .lut_mask = 16'hAA0F;
defparam \inst|cmd_xbar_mux_001|update_grant~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N4
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~0 (
// Equation(s):
// \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout  = (\inst|cmd_xbar_mux_001|update_grant~1_combout  & ((\inst|cmd_xbar_demux_001|src1_valid~0_combout ) # (\inst|cmd_xbar_demux|src1_valid~0_combout )))

	.dataa(gnd),
	.datab(\inst|cmd_xbar_mux_001|update_grant~1_combout ),
	.datac(\inst|cmd_xbar_demux_001|src1_valid~0_combout ),
	.datad(\inst|cmd_xbar_demux|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~0 .lut_mask = 16'hCCC0;
defparam \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N25
dffeas \inst|cmd_xbar_mux_001|arb|top_priority_reg[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cmd_xbar_mux_001|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \inst|cmd_xbar_mux_001|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N8
cycloneive_lcell_comb \inst|cmd_xbar_mux_001|arb|grant[0]~1 (
// Equation(s):
// \inst|cmd_xbar_mux_001|arb|grant[0]~1_combout  = (\inst|cmd_xbar_demux|src1_valid~0_combout  & (((\inst|cmd_xbar_mux_001|arb|top_priority_reg [1] & !\inst|cmd_xbar_demux_001|src1_valid~0_combout )) # (!\inst|cmd_xbar_mux_001|arb|top_priority_reg [0])))

	.dataa(\inst|cmd_xbar_mux_001|arb|top_priority_reg [0]),
	.datab(\inst|cmd_xbar_mux_001|arb|top_priority_reg [1]),
	.datac(\inst|cmd_xbar_demux_001|src1_valid~0_combout ),
	.datad(\inst|cmd_xbar_demux|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux_001|arb|grant[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|arb|grant[0]~1 .lut_mask = 16'h5D00;
defparam \inst|cmd_xbar_mux_001|arb|grant[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N9
dffeas \inst|cmd_xbar_mux_001|saved_grant[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cmd_xbar_mux_001|arb|grant[0]~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cmd_xbar_mux_001|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cmd_xbar_mux_001|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cmd_xbar_mux_001|saved_grant[0] .is_wysiwyg = "true";
defparam \inst|cmd_xbar_mux_001|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N2
cycloneive_lcell_comb \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0 (
// Equation(s):
// \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout  = (\inst|cmd_xbar_mux_001|saved_grant [1] & ((\inst|nios2|d_read~q ) # ((\inst|nios2|i_read~q  & \inst|cmd_xbar_mux_001|saved_grant [0])))) # 
// (!\inst|cmd_xbar_mux_001|saved_grant [1] & (\inst|nios2|i_read~q  & (\inst|cmd_xbar_mux_001|saved_grant [0])))

	.dataa(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.datab(\inst|nios2|i_read~q ),
	.datac(\inst|cmd_xbar_mux_001|saved_grant [0]),
	.datad(\inst|nios2|d_read~q ),
	.cin(gnd),
	.combout(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0 .lut_mask = 16'hEAC0;
defparam \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N6
cycloneive_lcell_comb \inst|onchip_memory_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \inst|onchip_memory_s1_translator|read_latency_shift_reg~0_combout  = (!\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout  & 
// (\inst|cmd_xbar_mux_001|WideOr1~combout  & \inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q )))

	.dataa(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout ),
	.datac(\inst|cmd_xbar_mux_001|WideOr1~combout ),
	.datad(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.cin(gnd),
	.combout(\inst|onchip_memory_s1_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|onchip_memory_s1_translator|read_latency_shift_reg~0 .lut_mask = 16'h4000;
defparam \inst|onchip_memory_s1_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N7
dffeas \inst|onchip_memory_s1_translator|read_latency_shift_reg[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|onchip_memory_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|onchip_memory_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|onchip_memory_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \inst|onchip_memory_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N10
cycloneive_lcell_comb \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout  = (\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ) # 
// ((\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ((!\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]) # (!\inst|onchip_memory_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datab(\inst|onchip_memory_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'hBAFA;
defparam \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N11
dffeas \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N3
dffeas \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75] .is_wysiwyg = "true";
defparam \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N2
cycloneive_lcell_comb \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 (
// Equation(s):
// \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout  = (\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~q )) # (!\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ((\inst|cmd_xbar_mux_001|saved_grant [1])))

	.dataa(gnd),
	.datab(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~q ),
	.datad(\inst|cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .lut_mask = 16'hF3C0;
defparam \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N17
dffeas \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75] .is_wysiwyg = "true";
defparam \inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N28
cycloneive_lcell_comb \inst|rsp_xbar_mux|WideOr1 (
// Equation(s):
// \inst|rsp_xbar_mux|WideOr1~combout  = (\inst|onchip_memory_s1_translator|read_latency_shift_reg [0] & (((!\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q  & 
// \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0])) # (!\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ))) # (!\inst|onchip_memory_s1_translator|read_latency_shift_reg [0] & 
// (((!\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q  & \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0]))))

	.dataa(\inst|onchip_memory_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.datac(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q ),
	.datad(\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\inst|rsp_xbar_mux|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \inst|rsp_xbar_mux|WideOr1 .lut_mask = 16'h2F22;
defparam \inst|rsp_xbar_mux|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N29
dffeas \inst|nios2|i_readdatavalid_d1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rsp_xbar_mux|WideOr1~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_readdatavalid_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_readdatavalid_d1 .is_wysiwyg = "true";
defparam \inst|nios2|i_readdatavalid_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N22
cycloneive_lcell_comb \inst|nios2|F_iw[1]~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.datad(\inst|nios2|F_iw[12]~7_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_iw[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw[1]~8 .lut_mask = 16'hF0FF;
defparam \inst|nios2|F_iw[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N23
dffeas \inst|nios2|D_iw[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_iw[1]~8_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_iw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_iw[1] .is_wysiwyg = "true";
defparam \inst|nios2|D_iw[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N6
cycloneive_lcell_comb \inst|nios2|E_ctrl_br_cond_nxt~0 (
	.dataa(\inst|nios2|D_iw [5]),
	.datab(\inst|nios2|D_iw [2]),
	.datac(\inst|nios2|D_iw [4]),
	.datad(\inst|nios2|D_iw [3]),
	.cin(gnd),
	.combout(\inst|nios2|E_ctrl_br_cond_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_ctrl_br_cond_nxt~0 .lut_mask = 16'hCFCA;
defparam \inst|nios2|E_ctrl_br_cond_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N24
cycloneive_lcell_comb \inst|nios2|E_ctrl_br_cond_nxt~1 (
	.dataa(gnd),
	.datab(\inst|nios2|D_iw [1]),
	.datac(\inst|nios2|D_iw [0]),
	.datad(\inst|nios2|E_ctrl_br_cond_nxt~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_ctrl_br_cond_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_ctrl_br_cond_nxt~1 .lut_mask = 16'h0C00;
defparam \inst|nios2|E_ctrl_br_cond_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N25
dffeas \inst|nios2|E_ctrl_br_cond (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_ctrl_br_cond_nxt~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_ctrl_br_cond~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_ctrl_br_cond .is_wysiwyg = "true";
defparam \inst|nios2|E_ctrl_br_cond .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N0
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_nxt~0 (
	.dataa(\inst|nios2|E_valid~1_combout ),
	.datab(\inst|nios2|E_ctrl_br_cond~q ),
	.datac(\inst|nios2|E_bht_data [1]),
	.datad(\inst|nios2|E_br_result~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_nxt~0 .lut_mask = 16'h8008;
defparam \inst|nios2|M_pipe_flush_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneive_lcell_comb \inst|nios2|D_ctrl_flush_pipe_always~0 (
	.dataa(\inst|nios2|D_iw [12]),
	.datab(\inst|nios2|D_iw [14]),
	.datac(\inst|nios2|D_iw [11]),
	.datad(\inst|nios2|D_iw [16]),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_flush_pipe_always~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_flush_pipe_always~0 .lut_mask = 16'h4870;
defparam \inst|nios2|D_ctrl_flush_pipe_always~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneive_lcell_comb \inst|nios2|D_ctrl_flush_pipe_always~2 (
	.dataa(\inst|nios2|D_ctrl_flush_pipe_always~1_combout ),
	.datab(\inst|nios2|D_iw [15]),
	.datac(\inst|nios2|D_iw [13]),
	.datad(\inst|nios2|D_ctrl_flush_pipe_always~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_flush_pipe_always~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_flush_pipe_always~2 .lut_mask = 16'h5380;
defparam \inst|nios2|D_ctrl_flush_pipe_always~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneive_lcell_comb \inst|nios2|D_ctrl_flush_pipe_always~3 (
	.dataa(\inst|nios2|D_iw [13]),
	.datab(\inst|nios2|Equal171~1_combout ),
	.datac(\inst|nios2|D_ctrl_flush_pipe_always~2_combout ),
	.datad(\inst|nios2|D_iw [12]),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_flush_pipe_always~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_flush_pipe_always~3 .lut_mask = 16'h8048;
defparam \inst|nios2|D_ctrl_flush_pipe_always~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N21
dffeas \inst|nios2|E_ctrl_flush_pipe_always (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_ctrl_flush_pipe_always~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_ctrl_flush_pipe_always~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_ctrl_flush_pipe_always .is_wysiwyg = "true";
defparam \inst|nios2|E_ctrl_flush_pipe_always .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N26
cycloneive_lcell_comb \inst|nios2|M_pipe_flush_nxt~1 (
	.dataa(\inst|nios2|E_hbreak_req~combout ),
	.datab(\inst|nios2|M_pipe_flush_nxt~0_combout ),
	.datac(\inst|nios2|E_valid~1_combout ),
	.datad(\inst|nios2|E_ctrl_flush_pipe_always~q ),
	.cin(gnd),
	.combout(\inst|nios2|M_pipe_flush_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush_nxt~1 .lut_mask = 16'h0313;
defparam \inst|nios2|M_pipe_flush_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N27
dffeas \inst|nios2|M_pipe_flush (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_pipe_flush_nxt~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_pipe_flush~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_pipe_flush .is_wysiwyg = "true";
defparam \inst|nios2|M_pipe_flush .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N28
cycloneive_lcell_comb \inst|nios2|F_kill~3 (
	.dataa(\inst|nios2|D_op_rdctl~0_combout ),
	.datab(\inst|nios2|D_iw [5]),
	.datac(\inst|nios2|D_iw [2]),
	.datad(\inst|nios2|D_iw [1]),
	.cin(gnd),
	.combout(\inst|nios2|F_kill~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_kill~3 .lut_mask = 16'h0002;
defparam \inst|nios2|F_kill~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N30
cycloneive_lcell_comb \inst|nios2|F_kill~0 (
	.dataa(\inst|nios2|D_iw [14]),
	.datab(\inst|nios2|D_iw [13]),
	.datac(\inst|nios2|D_iw [15]),
	.datad(\inst|nios2|D_iw [11]),
	.cin(gnd),
	.combout(\inst|nios2|F_kill~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_kill~0 .lut_mask = 16'h7F00;
defparam \inst|nios2|F_kill~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N2
cycloneive_lcell_comb \inst|nios2|F_kill~1 (
	.dataa(gnd),
	.datab(\inst|nios2|D_iw [12]),
	.datac(\inst|nios2|F_kill~0_combout ),
	.datad(\inst|nios2|D_iw [16]),
	.cin(gnd),
	.combout(\inst|nios2|F_kill~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_kill~1 .lut_mask = 16'h0030;
defparam \inst|nios2|F_kill~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneive_lcell_comb \inst|nios2|Equal154~0 (
	.dataa(\inst|nios2|D_iw [13]),
	.datab(\inst|nios2|D_iw [16]),
	.datac(\inst|nios2|D_iw [11]),
	.datad(\inst|nios2|D_iw [12]),
	.cin(gnd),
	.combout(\inst|nios2|Equal154~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Equal154~0 .lut_mask = 16'h0020;
defparam \inst|nios2|Equal154~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N22
cycloneive_lcell_comb \inst|nios2|F_kill~2 (
	.dataa(\inst|nios2|Equal171~1_combout ),
	.datab(\inst|nios2|F_kill~1_combout ),
	.datac(\inst|nios2|D_ctrl_shift_right_arith~0_combout ),
	.datad(\inst|nios2|Equal154~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_kill~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_kill~2 .lut_mask = 16'hA888;
defparam \inst|nios2|F_kill~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N16
cycloneive_lcell_comb \inst|nios2|F_kill~4 (
	.dataa(\inst|nios2|D_issue~q ),
	.datab(\inst|nios2|D_br_pred_taken~0_combout ),
	.datac(\inst|nios2|F_kill~3_combout ),
	.datad(\inst|nios2|F_kill~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_kill~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_kill~4 .lut_mask = 16'hAAA8;
defparam \inst|nios2|F_kill~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N24
cycloneive_lcell_comb \inst|nios2|F_kill~5 (
	.dataa(\inst|nios2|D_refetch~0_combout ),
	.datab(\inst|nios2|M_pipe_flush~q ),
	.datac(\inst|nios2|E_valid_jmp_indirect~q ),
	.datad(\inst|nios2|F_kill~4_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_kill~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_kill~5 .lut_mask = 16'hFFFB;
defparam \inst|nios2|F_kill~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N26
cycloneive_lcell_comb \inst|nios2|F_issue (
	.dataa(gnd),
	.datab(\inst|nios2|F_kill~5_combout ),
	.datac(\inst|nios2|F_ic_hit~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|F_issue~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_issue .lut_mask = 16'h3030;
defparam \inst|nios2|F_issue .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N27
dffeas \inst|nios2|D_issue (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_issue~combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_issue~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_issue .is_wysiwyg = "true";
defparam \inst|nios2|D_issue .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N4
cycloneive_lcell_comb \inst|nios2|F_stall (
	.dataa(\inst|nios2|A_stall~0_combout ),
	.datab(\inst|nios2|D_issue~q ),
	.datac(\inst|nios2|M_pipe_flush~q ),
	.datad(\inst|nios2|D_data_depend~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|F_stall~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_stall .lut_mask = 16'h2AAA;
defparam \inst|nios2|F_stall .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N24
cycloneive_lcell_comb \inst|nios2|F_iw[22]~31 (
	.dataa(gnd),
	.datab(\inst|nios2|F_iw[12]~7_combout ),
	.datac(gnd),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\inst|nios2|F_iw[22]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw[22]~31 .lut_mask = 16'hCC00;
defparam \inst|nios2|F_iw[22]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N25
dffeas \inst|nios2|D_iw[22] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_iw[22]~31_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_iw [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_iw[22] .is_wysiwyg = "true";
defparam \inst|nios2|D_iw[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N18
cycloneive_lcell_comb \inst|nios2|D_dst_regnum[0]~6 (
	.dataa(\inst|nios2|D_ctrl_b_is_dst~q ),
	.datab(\inst|nios2|D_iw [22]),
	.datac(\inst|nios2|D_iw [17]),
	.datad(\inst|nios2|D_dst_regnum[4]~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_dst_regnum[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_dst_regnum[0]~6 .lut_mask = 16'hD8FF;
defparam \inst|nios2|D_dst_regnum[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N28
cycloneive_lcell_comb \inst|nios2|Equal300~0 (
	.dataa(\inst|nios2|D_dst_regnum[3]~4_combout ),
	.datab(\inst|nios2|D_dst_regnum[0]~6_combout ),
	.datac(\inst|nios2|D_dst_regnum[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|Equal300~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Equal300~0 .lut_mask = 16'h0101;
defparam \inst|nios2|Equal300~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N22
cycloneive_lcell_comb \inst|nios2|D_wr_dst_reg~0 (
	.dataa(\inst|nios2|D_valid~combout ),
	.datab(\inst|nios2|Equal300~0_combout ),
	.datac(\inst|nios2|D_dst_regnum[4]~3_combout ),
	.datad(\inst|nios2|D_dst_regnum[1]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_wr_dst_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_wr_dst_reg~0 .lut_mask = 16'hAAA2;
defparam \inst|nios2|D_wr_dst_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N16
cycloneive_lcell_comb \inst|nios2|D_regnum_a_cmp_F~1 (
	.dataa(\inst|nios2|D_dst_regnum[3]~4_combout ),
	.datab(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [30]),
	.datac(\inst|nios2|D_dst_regnum[2]~5_combout ),
	.datad(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [29]),
	.cin(gnd),
	.combout(\inst|nios2|D_regnum_a_cmp_F~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_regnum_a_cmp_F~1 .lut_mask = 16'h9009;
defparam \inst|nios2|D_regnum_a_cmp_F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N6
cycloneive_lcell_comb \inst|nios2|D_regnum_a_cmp_F~0 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [28]),
	.datab(\inst|nios2|D_dst_regnum[1]~1_combout ),
	.datac(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [27]),
	.datad(\inst|nios2|D_dst_regnum[0]~6_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_regnum_a_cmp_F~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_regnum_a_cmp_F~0 .lut_mask = 16'h9009;
defparam \inst|nios2|D_regnum_a_cmp_F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N2
cycloneive_lcell_comb \inst|nios2|D_regnum_a_cmp_F~2 (
	.dataa(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [31]),
	.datab(\inst|nios2|D_regnum_a_cmp_F~1_combout ),
	.datac(\inst|nios2|D_dst_regnum[4]~3_combout ),
	.datad(\inst|nios2|D_regnum_a_cmp_F~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_regnum_a_cmp_F~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_regnum_a_cmp_F~2 .lut_mask = 16'h8400;
defparam \inst|nios2|D_regnum_a_cmp_F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N10
cycloneive_lcell_comb \inst|nios2|D_regnum_a_cmp_F~3 (
	.dataa(\inst|nios2|D_ctrl_ignore_dst~q ),
	.datab(gnd),
	.datac(\inst|nios2|D_wr_dst_reg~0_combout ),
	.datad(\inst|nios2|D_regnum_a_cmp_F~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_regnum_a_cmp_F~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_regnum_a_cmp_F~3 .lut_mask = 16'h5000;
defparam \inst|nios2|D_regnum_a_cmp_F~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N11
dffeas \inst|nios2|E_regnum_a_cmp_D (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_regnum_a_cmp_F~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst|nios2|F_stall~combout ),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_regnum_a_cmp_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_regnum_a_cmp_D .is_wysiwyg = "true";
defparam \inst|nios2|E_regnum_a_cmp_D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N4
cycloneive_lcell_comb \inst|nios2|E_alu_result[31] (
	.dataa(\inst|nios2|Add17|auto_generated|result_int[32]~64_combout ),
	.datab(\inst|nios2|E_ctrl_logic~q ),
	.datac(\inst|nios2|E_alu_result~0_combout ),
	.datad(\inst|nios2|E_logic_result[31]~7_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_alu_result [31]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_alu_result[31] .lut_mask = 16'hCE0A;
defparam \inst|nios2|E_alu_result[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N8
cycloneive_lcell_comb \inst|nios2|D_src1_reg[31]~56 (
	.dataa(\inst|nios2|D_src1_reg[31]~55_combout ),
	.datab(\inst|nios2|E_regnum_a_cmp_D~q ),
	.datac(\inst|nios2|E_alu_result [31]),
	.datad(\inst|nios2|D_ctrl_a_not_src~q ),
	.cin(gnd),
	.combout(\inst|nios2|D_src1_reg[31]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_src1_reg[31]~56 .lut_mask = 16'hAAE2;
defparam \inst|nios2|D_src1_reg[31]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N9
dffeas \inst|nios2|E_src1[31] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_src1_reg[31]~56_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_src1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_src1[31] .is_wysiwyg = "true";
defparam \inst|nios2|E_src1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N0
cycloneive_lcell_comb \inst|nios2|Equal82~0 (
	.dataa(\inst|nios2|D_iw [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|D_iw [3]),
	.cin(gnd),
	.combout(\inst|nios2|Equal82~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Equal82~0 .lut_mask = 16'h00AA;
defparam \inst|nios2|Equal82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N8
cycloneive_lcell_comb \inst|nios2|D_op_cmplt~0 (
	.dataa(\inst|nios2|Equal171~1_combout ),
	.datab(\inst|nios2|D_iw [14]),
	.datac(\inst|nios2|D_iw [15]),
	.datad(\inst|nios2|Equal154~2_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_op_cmplt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_op_cmplt~0 .lut_mask = 16'h2000;
defparam \inst|nios2|D_op_cmplt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N22
cycloneive_lcell_comb \inst|nios2|Equal80~0 (
	.dataa(\inst|nios2|D_iw [0]),
	.datab(\inst|nios2|D_iw [1]),
	.datac(\inst|nios2|D_iw [2]),
	.datad(\inst|nios2|D_iw [5]),
	.cin(gnd),
	.combout(\inst|nios2|Equal80~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Equal80~0 .lut_mask = 16'h0040;
defparam \inst|nios2|Equal80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N4
cycloneive_lcell_comb \inst|nios2|D_ctrl_alu_signed_comparison~2 (
	.dataa(\inst|nios2|D_ctrl_alu_signed_comparison~1_combout ),
	.datab(\inst|nios2|Equal82~0_combout ),
	.datac(\inst|nios2|D_op_cmplt~0_combout ),
	.datad(\inst|nios2|Equal80~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_alu_signed_comparison~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_alu_signed_comparison~2 .lut_mask = 16'hFDF5;
defparam \inst|nios2|D_ctrl_alu_signed_comparison~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N5
dffeas \inst|nios2|E_ctrl_alu_signed_comparison (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_ctrl_alu_signed_comparison~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_ctrl_alu_signed_comparison~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_ctrl_alu_signed_comparison .is_wysiwyg = "true";
defparam \inst|nios2|E_ctrl_alu_signed_comparison .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N2
cycloneive_lcell_comb \inst|nios2|E_arith_src1[31] (
	.dataa(gnd),
	.datab(\inst|nios2|E_src1 [31]),
	.datac(gnd),
	.datad(\inst|nios2|E_ctrl_alu_signed_comparison~q ),
	.cin(gnd),
	.combout(\inst|nios2|E_arith_src1 [31]),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_arith_src1[31] .lut_mask = 16'h33CC;
defparam \inst|nios2|E_arith_src1[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N6
cycloneive_lcell_comb \inst|nios2|E_ctrl_ld_bypass~0 (
	.dataa(\inst|nios2|E_iw [4]),
	.datab(\inst|nios2|E_iw [0]),
	.datac(\inst|nios2|E_iw [2]),
	.datad(\inst|nios2|E_iw [1]),
	.cin(gnd),
	.combout(\inst|nios2|E_ctrl_ld_bypass~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_ctrl_ld_bypass~0 .lut_mask = 16'hC400;
defparam \inst|nios2|E_ctrl_ld_bypass~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N16
cycloneive_lcell_comb \inst|nios2|E_ctrl_ld_bypass~1 (
	.dataa(\inst|nios2|E_iw [5]),
	.datab(gnd),
	.datac(\inst|nios2|Add17|auto_generated|result_int[32]~64_combout ),
	.datad(\inst|nios2|E_ctrl_ld_bypass~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_ctrl_ld_bypass~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_ctrl_ld_bypass~1 .lut_mask = 16'hFA00;
defparam \inst|nios2|E_ctrl_ld_bypass~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N17
dffeas \inst|nios2|M_ctrl_ld_bypass (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_ctrl_ld_bypass~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_ctrl_ld_bypass~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_ctrl_ld_bypass .is_wysiwyg = "true";
defparam \inst|nios2|M_ctrl_ld_bypass .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N6
cycloneive_lcell_comb \inst|nios2|A_ld_bypass_delayed~0 (
	.dataa(gnd),
	.datab(\inst|nios2|A_dc_wb_active~q ),
	.datac(\inst|nios2|M_valid_from_E~q ),
	.datad(\inst|nios2|M_ctrl_ld_bypass~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_ld_bypass_delayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_ld_bypass_delayed~0 .lut_mask = 16'hC000;
defparam \inst|nios2|A_ld_bypass_delayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N7
dffeas \inst|nios2|A_ld_bypass_delayed (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_ld_bypass_delayed~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_ld_bypass_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_ld_bypass_delayed .is_wysiwyg = "true";
defparam \inst|nios2|A_ld_bypass_delayed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N12
cycloneive_lcell_comb \inst|nios2|A_ld_bypass_delayed_started~0 (
	.dataa(gnd),
	.datab(\inst|nios2|A_dc_wb_active~q ),
	.datac(\inst|nios2|A_ld_bypass_delayed_started~q ),
	.datad(\inst|nios2|A_ld_bypass_delayed~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_ld_bypass_delayed_started~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_ld_bypass_delayed_started~0 .lut_mask = 16'hF3F0;
defparam \inst|nios2|A_ld_bypass_delayed_started~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N13
dffeas \inst|nios2|A_ld_bypass_delayed_started (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_ld_bypass_delayed_started~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|nios2|A_stall~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_ld_bypass_delayed_started~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_ld_bypass_delayed_started .is_wysiwyg = "true";
defparam \inst|nios2|A_ld_bypass_delayed_started .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N0
cycloneive_lcell_comb \inst|nios2|d_read_nxt~0 (
	.dataa(\inst|nios2|A_ld_bypass_delayed~q ),
	.datab(\inst|nios2|A_dc_fill_has_started~q ),
	.datac(\inst|nios2|A_dc_want_fill~q ),
	.datad(\inst|nios2|A_ld_bypass_delayed_started~q ),
	.cin(gnd),
	.combout(\inst|nios2|d_read_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_read_nxt~0 .lut_mask = 16'h30BA;
defparam \inst|nios2|d_read_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N18
cycloneive_lcell_comb \inst|nios2|d_read_nxt~1 (
	.dataa(\inst|nios2|always132~0_combout ),
	.datab(\inst|nios2|M_ctrl_ld_bypass~q ),
	.datac(\inst|nios2|A_dc_wb_active~q ),
	.datad(\inst|nios2|d_read_nxt~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|d_read_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_read_nxt~1 .lut_mask = 16'h0F08;
defparam \inst|nios2|d_read_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N14
cycloneive_lcell_comb \inst|nios2|d_read_nxt~2 (
	.dataa(\inst|nios2|A_dc_rd_addr_cnt [3]),
	.datab(\inst|nios2|d_read_nxt~1_combout ),
	.datac(\inst|nios2|d_read~q ),
	.datad(\inst|limiter_001|nonposted_cmd_accepted~4_combout ),
	.cin(gnd),
	.combout(\inst|nios2|d_read_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_read_nxt~2 .lut_mask = 16'hDCFC;
defparam \inst|nios2|d_read_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N15
dffeas \inst|nios2|d_read (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_read_nxt~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_read .is_wysiwyg = "true";
defparam \inst|nios2|d_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N6
cycloneive_lcell_comb \inst|nios2|A_dc_wr_data_cnt_nxt[0]~7 (
	.dataa(\inst|nios2|av_wr_data_transfer~0_combout ),
	.datab(\inst|nios2|d_read~q ),
	.datac(\inst|nios2|A_dc_wr_data_cnt [0]),
	.datad(\inst|nios2|A_dc_wb_rd_data_first~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_wr_data_cnt_nxt[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_wr_data_cnt_nxt[0]~7 .lut_mask = 16'h1B0A;
defparam \inst|nios2|A_dc_wr_data_cnt_nxt[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N14
cycloneive_lcell_comb \inst|nios2|A_dc_wr_data_cnt[3]~2 (
	.dataa(\inst|nios2|A_dc_wb_wr_active~q ),
	.datab(\inst|nios2|d_read~q ),
	.datac(\inst|nios2|av_wr_data_transfer~0_combout ),
	.datad(\inst|nios2|A_dc_wb_rd_data_first~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_wr_data_cnt[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_wr_data_cnt[3]~2 .lut_mask = 16'hF7F5;
defparam \inst|nios2|A_dc_wr_data_cnt[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N7
dffeas \inst|nios2|A_dc_wr_data_cnt[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_wr_data_cnt_nxt[0]~7_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_dc_wr_data_cnt[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_wr_data_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_wr_data_cnt[0] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_wr_data_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N20
cycloneive_lcell_comb \inst|nios2|A_dc_wr_data_cnt_nxt[1]~5 (
	.dataa(\inst|nios2|av_wr_data_transfer~0_combout ),
	.datab(gnd),
	.datac(\inst|nios2|A_dc_wr_data_cnt [1]),
	.datad(\inst|nios2|A_dc_wr_data_cnt [0]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_wr_data_cnt_nxt[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_wr_data_cnt_nxt[1]~5 .lut_mask = 16'h0AA0;
defparam \inst|nios2|A_dc_wr_data_cnt_nxt[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N21
dffeas \inst|nios2|A_dc_wr_data_cnt[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_wr_data_cnt_nxt[1]~5_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_dc_wr_data_cnt[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_wr_data_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_wr_data_cnt[1] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_wr_data_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N18
cycloneive_lcell_comb \inst|nios2|A_dc_wr_data_cnt_nxt[2]~4 (
	.dataa(\inst|nios2|av_wr_data_transfer~0_combout ),
	.datab(\inst|nios2|A_dc_wr_data_cnt [1]),
	.datac(\inst|nios2|A_dc_wr_data_cnt [2]),
	.datad(\inst|nios2|A_dc_wr_data_cnt [0]),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_wr_data_cnt_nxt[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_wr_data_cnt_nxt[2]~4 .lut_mask = 16'h28A0;
defparam \inst|nios2|A_dc_wr_data_cnt_nxt[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N19
dffeas \inst|nios2|A_dc_wr_data_cnt[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_wr_data_cnt_nxt[2]~4_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_dc_wr_data_cnt[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_wr_data_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_wr_data_cnt[2] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_wr_data_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N0
cycloneive_lcell_comb \inst|nios2|Add13~0 (
	.dataa(\inst|nios2|A_dc_wr_data_cnt [0]),
	.datab(\inst|nios2|A_dc_wr_data_cnt [1]),
	.datac(\inst|nios2|A_dc_wr_data_cnt [3]),
	.datad(\inst|nios2|A_dc_wr_data_cnt [2]),
	.cin(gnd),
	.combout(\inst|nios2|Add13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add13~0 .lut_mask = 16'h78F0;
defparam \inst|nios2|Add13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N10
cycloneive_lcell_comb \inst|nios2|A_dc_wr_data_cnt_nxt[3]~6 (
	.dataa(\inst|nios2|A_dc_wb_rd_data_first~q ),
	.datab(\inst|nios2|d_read~q ),
	.datac(\inst|nios2|av_wr_data_transfer~0_combout ),
	.datad(\inst|nios2|Add13~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_dc_wr_data_cnt_nxt[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_dc_wr_data_cnt_nxt[3]~6 .lut_mask = 16'hFD0D;
defparam \inst|nios2|A_dc_wr_data_cnt_nxt[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N11
dffeas \inst|nios2|A_dc_wr_data_cnt[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_dc_wr_data_cnt_nxt[3]~6_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_dc_wr_data_cnt[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_dc_wr_data_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_dc_wr_data_cnt[3] .is_wysiwyg = "true";
defparam \inst|nios2|A_dc_wr_data_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N2
cycloneive_lcell_comb \inst|nios2|d_write_nxt~4 (
	.dataa(\inst|nios2|d_write_nxt~2_combout ),
	.datab(\inst|nios2|d_read~q ),
	.datac(\inst|nios2|A_dc_wb_active~q ),
	.datad(\inst|nios2|A_dc_wb_rd_data_first~q ),
	.cin(gnd),
	.combout(\inst|nios2|d_write_nxt~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_write_nxt~4 .lut_mask = 16'h3B0A;
defparam \inst|nios2|d_write_nxt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N16
cycloneive_lcell_comb \inst|nios2|d_write_nxt~3 (
	.dataa(\inst|cmd_xbar_demux_001|WideOr0~combout ),
	.datab(\inst|nios2|A_dc_wr_data_cnt [3]),
	.datac(\inst|nios2|d_write~q ),
	.datad(\inst|nios2|d_write_nxt~4_combout ),
	.cin(gnd),
	.combout(\inst|nios2|d_write_nxt~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_write_nxt~3 .lut_mask = 16'hFF70;
defparam \inst|nios2|d_write_nxt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N17
dffeas \inst|nios2|d_write (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_write_nxt~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_write .is_wysiwyg = "true";
defparam \inst|nios2|d_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N24
cycloneive_lcell_comb \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0 (
// Equation(s):
// \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout  = (!\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\inst|cmd_xbar_mux|saved_grant [1] & \inst|nios2|d_write~q ))

	.dataa(gnd),
	.datab(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\inst|cmd_xbar_mux|saved_grant [1]),
	.datad(\inst|nios2|d_write~q ),
	.cin(gnd),
	.combout(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0 .lut_mask = 16'h3000;
defparam \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N20
cycloneive_lcell_comb \inst|nios2_jtag_debug_module_translator|wait_latency_counter~3 (
// Equation(s):
// \inst|nios2_jtag_debug_module_translator|wait_latency_counter~3_combout  = (\inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~1_combout  & (!\inst|nios2_jtag_debug_module_translator|wait_latency_counter [0] & 
// !\inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~0_combout ))

	.dataa(gnd),
	.datab(\inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~1_combout ),
	.datac(\inst|nios2_jtag_debug_module_translator|wait_latency_counter [0]),
	.datad(\inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2_jtag_debug_module_translator|wait_latency_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|wait_latency_counter~3 .lut_mask = 16'h000C;
defparam \inst|nios2_jtag_debug_module_translator|wait_latency_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N21
dffeas \inst|nios2_jtag_debug_module_translator|wait_latency_counter[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2_jtag_debug_module_translator|wait_latency_counter~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N6
cycloneive_lcell_comb \inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~0_combout  = (!\inst|nios2_jtag_debug_module_translator|wait_latency_counter [1] & (\inst|nios2_jtag_debug_module_translator|wait_latency_counter [0] $ 
// (((\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout  & \inst|cmd_xbar_mux|WideOr1~combout )))))

	.dataa(\inst|nios2_jtag_debug_module_translator|wait_latency_counter [1]),
	.datab(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.datac(\inst|nios2_jtag_debug_module_translator|wait_latency_counter [0]),
	.datad(\inst|cmd_xbar_mux|WideOr1~combout ),
	.cin(gnd),
	.combout(\inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~0 .lut_mask = 16'h1450;
defparam \inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N20
cycloneive_lcell_comb \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready (
// Equation(s):
// \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout  = (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # 
// ((!\inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~0_combout ) # (!\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q ))

	.dataa(gnd),
	.datab(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datad(\inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready .lut_mask = 16'hCFFF;
defparam \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N0
cycloneive_lcell_comb \inst|limiter|cmd_sink_ready~1 (
// Equation(s):
// \inst|limiter|cmd_sink_ready~1_combout  = (\inst|limiter|cmd_sink_ready~0_combout  & ((\inst|cmd_xbar_demux|WideOr0~0_combout ) # ((!\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout  & 
// \inst|cmd_xbar_demux|WideOr0~1_combout ))))

	.dataa(\inst|limiter|cmd_sink_ready~0_combout ),
	.datab(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout ),
	.datac(\inst|cmd_xbar_demux|WideOr0~1_combout ),
	.datad(\inst|cmd_xbar_demux|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst|limiter|cmd_sink_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|limiter|cmd_sink_ready~1 .lut_mask = 16'hAA20;
defparam \inst|limiter|cmd_sink_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N14
cycloneive_lcell_comb \inst|nios2|ic_fill_ap_cnt_nxt[0]~3 (
	.dataa(gnd),
	.datab(\inst|limiter|cmd_sink_ready~1_combout ),
	.datac(\inst|nios2|ic_fill_ap_cnt [0]),
	.datad(\inst|nios2|i_read~q ),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_ap_cnt_nxt[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_ap_cnt_nxt[0]~3 .lut_mask = 16'h3FFF;
defparam \inst|nios2|ic_fill_ap_cnt_nxt[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N15
dffeas \inst|nios2|ic_fill_ap_cnt[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|ic_fill_ap_cnt_nxt[0]~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|ic_fill_ap_offset[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_ap_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_ap_cnt[0] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_ap_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N12
cycloneive_lcell_comb \inst|nios2|ic_fill_ap_cnt_nxt[1]~2 (
	.dataa(\inst|nios2|ic_fill_ap_cnt [0]),
	.datab(\inst|limiter|cmd_sink_ready~1_combout ),
	.datac(\inst|nios2|ic_fill_ap_cnt [1]),
	.datad(\inst|nios2|i_read~q ),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_ap_cnt_nxt[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_ap_cnt_nxt[1]~2 .lut_mask = 16'h4800;
defparam \inst|nios2|ic_fill_ap_cnt_nxt[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N13
dffeas \inst|nios2|ic_fill_ap_cnt[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|ic_fill_ap_cnt_nxt[1]~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|ic_fill_ap_offset[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_ap_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_ap_cnt[1] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_ap_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N24
cycloneive_lcell_comb \inst|nios2|Add6~0 (
	.dataa(\inst|nios2|ic_fill_ap_cnt [2]),
	.datab(\inst|nios2|ic_fill_ap_cnt [3]),
	.datac(\inst|nios2|ic_fill_ap_cnt [0]),
	.datad(\inst|nios2|ic_fill_ap_cnt [1]),
	.cin(gnd),
	.combout(\inst|nios2|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|Add6~0 .lut_mask = 16'h6CCC;
defparam \inst|nios2|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N16
cycloneive_lcell_comb \inst|nios2|ic_fill_ap_cnt_nxt[3]~0 (
	.dataa(gnd),
	.datab(\inst|nios2|Add6~0_combout ),
	.datac(\inst|limiter|cmd_sink_ready~1_combout ),
	.datad(\inst|nios2|i_read~q ),
	.cin(gnd),
	.combout(\inst|nios2|ic_fill_ap_cnt_nxt[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|ic_fill_ap_cnt_nxt[3]~0 .lut_mask = 16'hC000;
defparam \inst|nios2|ic_fill_ap_cnt_nxt[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N17
dffeas \inst|nios2|ic_fill_ap_cnt[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|ic_fill_ap_cnt_nxt[3]~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|ic_fill_ap_offset[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|ic_fill_ap_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|ic_fill_ap_cnt[3] .is_wysiwyg = "true";
defparam \inst|nios2|ic_fill_ap_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N18
cycloneive_lcell_comb \inst|nios2|i_read_nxt~0 (
	.dataa(gnd),
	.datab(\inst|nios2|ic_fill_active~q ),
	.datac(gnd),
	.datad(\inst|nios2|ic_fill_ap_cnt [3]),
	.cin(gnd),
	.combout(\inst|nios2|i_read_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|i_read_nxt~0 .lut_mask = 16'h00CC;
defparam \inst|nios2|i_read_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N0
cycloneive_lcell_comb \inst|nios2|i_read_nxt~1 (
	.dataa(\inst|nios2|D_ic_fill_starting~1_combout ),
	.datab(\inst|limiter|cmd_sink_ready~1_combout ),
	.datac(\inst|nios2|i_read~q ),
	.datad(\inst|nios2|i_read_nxt~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|i_read_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|i_read_nxt~1 .lut_mask = 16'hFABA;
defparam \inst|nios2|i_read_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N1
dffeas \inst|nios2|i_read (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|i_read_nxt~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|i_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|i_read .is_wysiwyg = "true";
defparam \inst|nios2|i_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N26
cycloneive_lcell_comb \inst|nios2_jtag_debug_module_translator|av_begintransfer~0 (
// Equation(s):
// \inst|nios2_jtag_debug_module_translator|av_begintransfer~0_combout  = (\inst|nios2|i_read~q  & \inst|cmd_xbar_mux|saved_grant [0])

	.dataa(gnd),
	.datab(\inst|nios2|i_read~q ),
	.datac(gnd),
	.datad(\inst|cmd_xbar_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\inst|nios2_jtag_debug_module_translator|av_begintransfer~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_begintransfer~0 .lut_mask = 16'hCC00;
defparam \inst|nios2_jtag_debug_module_translator|av_begintransfer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N12
cycloneive_lcell_comb \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0 (
// Equation(s):
// \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout  = (\inst|cmd_xbar_mux|WideOr1~combout  & ((\inst|nios2_jtag_debug_module_translator|av_begintransfer~0_combout ) # ((\inst|cmd_xbar_mux|saved_grant [1] & 
// \inst|nios2|d_read~q ))))

	.dataa(\inst|cmd_xbar_mux|saved_grant [1]),
	.datab(\inst|cmd_xbar_mux|WideOr1~combout ),
	.datac(\inst|nios2_jtag_debug_module_translator|av_begintransfer~0_combout ),
	.datad(\inst|nios2|d_read~q ),
	.cin(gnd),
	.combout(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0 .lut_mask = 16'hC8C0;
defparam \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N8
cycloneive_lcell_comb \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg~1 (
// Equation(s):
// \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg~1_combout  = (\inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~0_combout  & (!\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q  & \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout )))

	.dataa(\inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~0_combout ),
	.datab(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datad(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg~1 .lut_mask = 16'h2000;
defparam \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N9
dffeas \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N24
cycloneive_lcell_comb \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  = (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & 
// (!\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0] & ((\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg~0_combout ) # (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1])))) # 
// (!\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & (((\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]))))

	.dataa(\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg~0_combout ),
	.datab(\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datac(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h32F0;
defparam \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N25
dffeas \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N18
cycloneive_lcell_comb \inst|cmd_xbar_mux|update_grant~0 (
// Equation(s):
// \inst|cmd_xbar_mux|update_grant~0_combout  = (\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q  & (!\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ((\inst|cmd_xbar_mux|saved_grant [1]) # 
// (\inst|cmd_xbar_mux|saved_grant [0]))))

	.dataa(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datab(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\inst|cmd_xbar_mux|saved_grant [1]),
	.datad(\inst|cmd_xbar_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|update_grant~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|update_grant~0 .lut_mask = 16'h2220;
defparam \inst|cmd_xbar_mux|update_grant~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N8
cycloneive_lcell_comb \inst|cmd_xbar_mux|packet_in_progress~0 (
// Equation(s):
// \inst|cmd_xbar_mux|packet_in_progress~0_combout  = !\inst|cmd_xbar_mux|update_grant~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cmd_xbar_mux|update_grant~1_combout ),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|packet_in_progress~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|packet_in_progress~0 .lut_mask = 16'h00FF;
defparam \inst|cmd_xbar_mux|packet_in_progress~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N9
dffeas \inst|cmd_xbar_mux|packet_in_progress (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cmd_xbar_mux|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cmd_xbar_mux|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cmd_xbar_mux|packet_in_progress .is_wysiwyg = "true";
defparam \inst|cmd_xbar_mux|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N4
cycloneive_lcell_comb \inst|cmd_xbar_mux|update_grant~1 (
// Equation(s):
// \inst|cmd_xbar_mux|update_grant~1_combout  = (\inst|cmd_xbar_mux|WideOr1~combout  & (\inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~0_combout  & (\inst|cmd_xbar_mux|update_grant~0_combout ))) # (!\inst|cmd_xbar_mux|WideOr1~combout  & 
// (((!\inst|cmd_xbar_mux|packet_in_progress~q ))))

	.dataa(\inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~0_combout ),
	.datab(\inst|cmd_xbar_mux|update_grant~0_combout ),
	.datac(\inst|cmd_xbar_mux|WideOr1~combout ),
	.datad(\inst|cmd_xbar_mux|packet_in_progress~q ),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|update_grant~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|update_grant~1 .lut_mask = 16'h808F;
defparam \inst|cmd_xbar_mux|update_grant~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N15
dffeas \inst|limiter_001|last_channel[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|addr_router_001|Equal1~2_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|limiter_001|save_dest_id~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|limiter_001|last_channel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|limiter_001|last_channel[0] .is_wysiwyg = "true";
defparam \inst|limiter_001|last_channel[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N4
cycloneive_lcell_comb \inst|cmd_xbar_demux_001|src0_valid~0 (
// Equation(s):
// \inst|cmd_xbar_demux_001|src0_valid~0_combout  = (\inst|nios2|d_write~q ) # ((\inst|nios2|d_read~q  & ((\inst|limiter_001|last_channel [0]) # (!\inst|limiter_001|has_pending_responses~q ))))

	.dataa(\inst|nios2|d_read~q ),
	.datab(\inst|nios2|d_write~q ),
	.datac(\inst|limiter_001|last_channel [0]),
	.datad(\inst|limiter_001|has_pending_responses~q ),
	.cin(gnd),
	.combout(\inst|cmd_xbar_demux_001|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_demux_001|src0_valid~0 .lut_mask = 16'hECEE;
defparam \inst|cmd_xbar_demux_001|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N26
cycloneive_lcell_comb \inst|cmd_xbar_demux_001|src0_valid~1 (
// Equation(s):
// \inst|cmd_xbar_demux_001|src0_valid~1_combout  = (!\inst|nios2|d_address_tag_field [2] & (\inst|addr_router_001|Equal1~0_combout  & (!\inst|addr_router_001|Equal1~1_combout  & \inst|cmd_xbar_demux_001|src0_valid~0_combout )))

	.dataa(\inst|nios2|d_address_tag_field [2]),
	.datab(\inst|addr_router_001|Equal1~0_combout ),
	.datac(\inst|addr_router_001|Equal1~1_combout ),
	.datad(\inst|cmd_xbar_demux_001|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|cmd_xbar_demux_001|src0_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_demux_001|src0_valid~1 .lut_mask = 16'h0400;
defparam \inst|cmd_xbar_demux_001|src0_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N22
cycloneive_lcell_comb \inst|cmd_xbar_mux|arb|top_priority_reg[0]~0 (
// Equation(s):
// \inst|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout  = (\inst|cmd_xbar_mux|update_grant~1_combout  & ((\inst|cmd_xbar_demux_001|src0_valid~1_combout ) # (\inst|cmd_xbar_demux|src0_valid~1_combout )))

	.dataa(gnd),
	.datab(\inst|cmd_xbar_mux|update_grant~1_combout ),
	.datac(\inst|cmd_xbar_demux_001|src0_valid~1_combout ),
	.datad(\inst|cmd_xbar_demux|src0_valid~1_combout ),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|arb|top_priority_reg[0]~0 .lut_mask = 16'hCCC0;
defparam \inst|cmd_xbar_mux|arb|top_priority_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y31_N17
dffeas \inst|cmd_xbar_mux|arb|top_priority_reg[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cmd_xbar_mux|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cmd_xbar_mux|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \inst|cmd_xbar_mux|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N2
cycloneive_lcell_comb \inst|cmd_xbar_mux|arb|grant[1]~1 (
// Equation(s):
// \inst|cmd_xbar_mux|arb|grant[1]~1_combout  = (\inst|cmd_xbar_demux_001|src0_valid~1_combout  & ((\inst|cmd_xbar_mux|arb|top_priority_reg [1]) # ((!\inst|cmd_xbar_mux|arb|top_priority_reg [0] & !\inst|cmd_xbar_demux|src0_valid~1_combout ))))

	.dataa(\inst|cmd_xbar_mux|arb|top_priority_reg [1]),
	.datab(\inst|cmd_xbar_mux|arb|top_priority_reg [0]),
	.datac(\inst|cmd_xbar_demux_001|src0_valid~1_combout ),
	.datad(\inst|cmd_xbar_demux|src0_valid~1_combout ),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|arb|grant[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|arb|grant[1]~1 .lut_mask = 16'hA0B0;
defparam \inst|cmd_xbar_mux|arb|grant[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y31_N3
dffeas \inst|cmd_xbar_mux|saved_grant[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cmd_xbar_mux|arb|grant[1]~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cmd_xbar_mux|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cmd_xbar_mux|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cmd_xbar_mux|saved_grant[1] .is_wysiwyg = "true";
defparam \inst|cmd_xbar_mux|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N24
cycloneive_lcell_comb \inst|cmd_xbar_mux|WideOr1 (
// Equation(s):
// \inst|cmd_xbar_mux|WideOr1~combout  = (\inst|cmd_xbar_demux_001|src0_valid~1_combout  & ((\inst|cmd_xbar_mux|saved_grant [1]) # ((\inst|cmd_xbar_mux|saved_grant [0] & \inst|cmd_xbar_demux|src0_valid~1_combout )))) # 
// (!\inst|cmd_xbar_demux_001|src0_valid~1_combout  & (((\inst|cmd_xbar_mux|saved_grant [0] & \inst|cmd_xbar_demux|src0_valid~1_combout ))))

	.dataa(\inst|cmd_xbar_demux_001|src0_valid~1_combout ),
	.datab(\inst|cmd_xbar_mux|saved_grant [1]),
	.datac(\inst|cmd_xbar_mux|saved_grant [0]),
	.datad(\inst|cmd_xbar_demux|src0_valid~1_combout ),
	.cin(gnd),
	.combout(\inst|cmd_xbar_mux|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \inst|cmd_xbar_mux|WideOr1 .lut_mask = 16'hF888;
defparam \inst|cmd_xbar_mux|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N0
cycloneive_lcell_comb \inst|nios2_jtag_debug_module_translator|av_begintransfer~1 (
// Equation(s):
// \inst|nios2_jtag_debug_module_translator|av_begintransfer~1_combout  = (!\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ((\inst|nios2_jtag_debug_module_translator|av_begintransfer~0_combout ) # 
// ((\inst|jtag_uart_0|av_waitrequest~0_combout  & \inst|cmd_xbar_mux|saved_grant [1]))))

	.dataa(\inst|nios2_jtag_debug_module_translator|av_begintransfer~0_combout ),
	.datab(\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\inst|jtag_uart_0|av_waitrequest~0_combout ),
	.datad(\inst|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\inst|nios2_jtag_debug_module_translator|av_begintransfer~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|av_begintransfer~1 .lut_mask = 16'h3222;
defparam \inst|nios2_jtag_debug_module_translator|av_begintransfer~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N2
cycloneive_lcell_comb \inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~1 (
// Equation(s):
// \inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~1_combout  = (\inst|cmd_xbar_mux|WideOr1~combout  & (\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q  & \inst|nios2_jtag_debug_module_translator|av_begintransfer~1_combout ))

	.dataa(gnd),
	.datab(\inst|cmd_xbar_mux|WideOr1~combout ),
	.datac(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datad(\inst|nios2_jtag_debug_module_translator|av_begintransfer~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~1 .lut_mask = 16'hC000;
defparam \inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N28
cycloneive_lcell_comb \inst|nios2_jtag_debug_module_translator|end_begintransfer~0 (
// Equation(s):
// \inst|nios2_jtag_debug_module_translator|end_begintransfer~0_combout  = (\inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~0_combout  & (!\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q  & 
// (\inst|nios2_jtag_debug_module_translator|end_begintransfer~q ))) # (!\inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~0_combout  & (((\inst|nios2_jtag_debug_module_translator|end_begintransfer~q ) # 
// (\inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~1_combout ))))

	.dataa(\inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~0_combout ),
	.datab(\inst|jtag_uart_0|KERNEL_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datac(\inst|nios2_jtag_debug_module_translator|end_begintransfer~q ),
	.datad(\inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2_jtag_debug_module_translator|end_begintransfer~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|end_begintransfer~0 .lut_mask = 16'h7570;
defparam \inst|nios2_jtag_debug_module_translator|end_begintransfer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N29
dffeas \inst|nios2_jtag_debug_module_translator|end_begintransfer (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2_jtag_debug_module_translator|end_begintransfer~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2_jtag_debug_module_translator|end_begintransfer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2_jtag_debug_module_translator|end_begintransfer .is_wysiwyg = "true";
defparam \inst|nios2_jtag_debug_module_translator|end_begintransfer .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N30
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonRd~0 (
	.dataa(\inst|nios2_jtag_debug_module_translator|av_begintransfer~1_combout ),
	.datab(\inst|nios2_jtag_debug_module_translator|end_begintransfer~q ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|resetrequest~q ),
	.datad(\inst|cmd_xbar_mux|WideOr1~combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonRd~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonRd~0 .lut_mask = 16'h0200;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonRd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N28
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonWr~0 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonRd~0_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonWr~q ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [35]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonWr~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonWr~0 .lut_mask = 16'hEAE0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonWr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N29
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonWr (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonWr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonWr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonWr .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonWr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N10
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~20 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [33]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [30]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~20 .lut_mask = 16'hD1C0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N11
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[30] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[30] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N14
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[31]~47 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [30]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [30]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[31]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[31]~47 .lut_mask = 16'hD9C8;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[31]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N8
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[31]~7 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[31]~47_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [31]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[31]~7 .lut_mask = 16'hE0E4;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y34_N9
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[31]~7_combout ),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[31] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y34_N28
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~46 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~29_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~45_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [31]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~46 .lut_mask = 16'h4F44;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y34_N29
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[33]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[30] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N30
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~11 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [37]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [28]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~11 .lut_mask = 16'hCC8C;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y31_N31
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[28] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[28] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N18
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~43 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [28]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [28]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~43 .lut_mask = 16'hFC30;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y34_N2
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~44 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~29_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [30]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~43_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~44 .lut_mask = 16'h5D0C;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y34_N3
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[33]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[29] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N8
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[29]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [29]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[29]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N9
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[29] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[29] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N4
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~17 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [29]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [26]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~17 .lut_mask = 16'hD1C0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y33_N5
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[26] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[26] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N16
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~39 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [26]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [26]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~39 .lut_mask = 16'hF3C0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y34_N22
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~40 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~29_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~39_combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [28]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~40 .lut_mask = 16'h7350;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y34_N23
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[33]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[27] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N0
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~8 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [36]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [37]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [25]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~8 .lut_mask = 16'hFD00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y31_N1
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[25] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[25] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N4
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~37 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [25]),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [25]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~37 .lut_mask = 16'hEE44;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y34_N20
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~38 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~29_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [27]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~37_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~38 .lut_mask = 16'h7530;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y34_N21
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[33]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[26] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N4
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[26]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [26]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[26]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N5
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[26] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[26] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N2
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~30 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonAReg [10]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [26]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|KERNEL_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~30 .lut_mask = 16'hC5C0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N3
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[23] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[23] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N24
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~24 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [36]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [23]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~24 .lut_mask = 16'hF0B0;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N25
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[23] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[23] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N28
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~67 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_ocimem|MonDReg [23]),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_break|break_readreg [23]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~67 .lut_mask = 16'hFC30;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y34_N6
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~68 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [25]),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~29_combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~67_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~68 .lut_mask = 16'h2F22;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y34_N7
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[33]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[24] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y34_N18
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~62 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~29_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~61_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [24]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~62 .lut_mask = 16'h4F44;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y34_N19
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[33]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[23] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y34_N8
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~54 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~53_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|KERNEL_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~29_combout ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [23]),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~54 .lut_mask = 16'h3B0A;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y34_N9
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[33]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[22] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y33_N29
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[22] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|sr [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[22] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y31_N5
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|resetrequest (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|jdo [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|resetrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|resetrequest .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|resetrequest .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \reset_reset_n~input (
	.i(reset_reset_n),
	.ibar(gnd),
	.o(\reset_reset_n~input_o ));
// synopsys translate_off
defparam \reset_reset_n~input .bus_hold = "false";
defparam \reset_reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N4
cycloneive_lcell_comb \inst|rst_controller|merged_reset~0 (
// Equation(s):
// \inst|rst_controller|merged_reset~0_combout  = (\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|resetrequest~q ) # (!\reset_reset_n~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|resetrequest~q ),
	.datad(\reset_reset_n~input_o ),
	.cin(gnd),
	.combout(\inst|rst_controller|merged_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rst_controller|merged_reset~0 .lut_mask = 16'hF0FF;
defparam \inst|rst_controller|merged_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \inst|rst_controller|merged_reset~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|rst_controller|merged_reset~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|rst_controller|merged_reset~0clkctrl_outclk ));
// synopsys translate_off
defparam \inst|rst_controller|merged_reset~0clkctrl .clock_type = "global clock";
defparam \inst|rst_controller|merged_reset~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X29_Y31_N13
dffeas \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|merged_reset~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N2
cycloneive_lcell_comb \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.cin(gnd),
	.combout(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y31_N3
dffeas \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|merged_reset~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N0
cycloneive_lcell_comb \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 16'hFF00;
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y31_N1
dffeas \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|merged_reset~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl .clock_type = "global clock";
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X29_Y23_N3
dffeas \inst|nios2|E_iw[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|D_iw [14]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_iw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_iw[14] .is_wysiwyg = "true";
defparam \inst|nios2|E_iw[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N7
dffeas \inst|nios2|M_iw[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_iw [14]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_iw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_iw[14] .is_wysiwyg = "true";
defparam \inst|nios2|M_iw[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N18
cycloneive_lcell_comb \inst|nios2|M_ctrl_break~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_ctrl_break~q ),
	.cin(gnd),
	.combout(\inst|nios2|M_ctrl_break~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_ctrl_break~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_ctrl_break~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N19
dffeas \inst|nios2|M_ctrl_break (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_ctrl_break~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_ctrl_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_ctrl_break .is_wysiwyg = "true";
defparam \inst|nios2|M_ctrl_break .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cycloneive_lcell_comb \inst|nios2|hbreak_enabled~0 (
	.dataa(\inst|nios2|M_op_eret~3_combout ),
	.datab(\inst|nios2|M_iw [14]),
	.datac(\inst|nios2|hbreak_enabled~q ),
	.datad(\inst|nios2|M_ctrl_break~q ),
	.cin(gnd),
	.combout(\inst|nios2|hbreak_enabled~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|hbreak_enabled~0 .lut_mask = 16'hFF70;
defparam \inst|nios2|hbreak_enabled~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N17
dffeas \inst|nios2|hbreak_enabled (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|hbreak_enabled~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|always132~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|hbreak_enabled~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|hbreak_enabled .is_wysiwyg = "true";
defparam \inst|nios2|hbreak_enabled .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N28
cycloneive_lcell_comb \inst|nios2|F_iw~6 (
	.dataa(\inst|nios2|latched_oci_tb_hbreak_req~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|hbreak_enabled~q ),
	.cin(gnd),
	.combout(\inst|nios2|F_iw~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw~6 .lut_mask = 16'h00AA;
defparam \inst|nios2|F_iw~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N21
dffeas \inst|nios2|M_ctrl_exception (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_ctrl_exception~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_ctrl_exception~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_ctrl_exception .is_wysiwyg = "true";
defparam \inst|nios2|M_ctrl_exception .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N18
cycloneive_lcell_comb \inst|nios2|M_iw[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nios2|E_iw [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|nios2|M_iw[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_iw[2]~feeder .lut_mask = 16'hF0F0;
defparam \inst|nios2|M_iw[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N19
dffeas \inst|nios2|M_iw[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_iw[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_iw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_iw[2] .is_wysiwyg = "true";
defparam \inst|nios2|M_iw[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N17
dffeas \inst|nios2|M_iw[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_iw [1]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_iw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_iw[1] .is_wysiwyg = "true";
defparam \inst|nios2|M_iw[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N3
dffeas \inst|nios2|M_iw[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_iw [0]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_iw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_iw[0] .is_wysiwyg = "true";
defparam \inst|nios2|M_iw[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N16
cycloneive_lcell_comb \inst|nios2|M_op_eret~2 (
	.dataa(gnd),
	.datab(\inst|nios2|M_iw [2]),
	.datac(\inst|nios2|M_iw [1]),
	.datad(\inst|nios2|M_iw [0]),
	.cin(gnd),
	.combout(\inst|nios2|M_op_eret~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_op_eret~2 .lut_mask = 16'h0030;
defparam \inst|nios2|M_op_eret~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N14
cycloneive_lcell_comb \inst|nios2|M_iw[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_iw [3]),
	.cin(gnd),
	.combout(\inst|nios2|M_iw[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_iw[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_iw[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N15
dffeas \inst|nios2|M_iw[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_iw[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_iw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_iw[3] .is_wysiwyg = "true";
defparam \inst|nios2|M_iw[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N25
dffeas \inst|nios2|M_iw[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_iw [11]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_iw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_iw[11] .is_wysiwyg = "true";
defparam \inst|nios2|M_iw[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N18
cycloneive_lcell_comb \inst|nios2|M_iw[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|E_iw [5]),
	.cin(gnd),
	.combout(\inst|nios2|M_iw[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_iw[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|M_iw[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N19
dffeas \inst|nios2|M_iw[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|M_iw[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_iw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_iw[5] .is_wysiwyg = "true";
defparam \inst|nios2|M_iw[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N24
cycloneive_lcell_comb \inst|nios2|M_op_eret~1 (
	.dataa(\inst|nios2|M_iw [4]),
	.datab(\inst|nios2|M_iw [3]),
	.datac(\inst|nios2|M_iw [11]),
	.datad(\inst|nios2|M_iw [5]),
	.cin(gnd),
	.combout(\inst|nios2|M_op_eret~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_op_eret~1 .lut_mask = 16'h8000;
defparam \inst|nios2|M_op_eret~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cycloneive_lcell_comb \inst|nios2|M_op_eret~3 (
	.dataa(\inst|nios2|M_op_eret~0_combout ),
	.datab(gnd),
	.datac(\inst|nios2|M_op_eret~2_combout ),
	.datad(\inst|nios2|M_op_eret~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|M_op_eret~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_op_eret~3 .lut_mask = 16'hA000;
defparam \inst|nios2|M_op_eret~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N5
dffeas \inst|nios2|E_iw[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|D_iw [7]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_iw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_iw[7] .is_wysiwyg = "true";
defparam \inst|nios2|E_iw[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N25
dffeas \inst|nios2|M_iw[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_iw [7]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_iw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_iw[7] .is_wysiwyg = "true";
defparam \inst|nios2|M_iw[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cycloneive_lcell_comb \inst|nios2|E_iw[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|D_iw [8]),
	.cin(gnd),
	.combout(\inst|nios2|E_iw[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_iw[8]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|E_iw[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N27
dffeas \inst|nios2|E_iw[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_iw[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_iw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_iw[8] .is_wysiwyg = "true";
defparam \inst|nios2|E_iw[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N23
dffeas \inst|nios2|M_iw[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_iw [8]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_iw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_iw[8] .is_wysiwyg = "true";
defparam \inst|nios2|M_iw[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneive_lcell_comb \inst|nios2|M_wrctl_bstatus~0 (
	.dataa(\inst|nios2|M_ctrl_wrctl_inst~q ),
	.datab(gnd),
	.datac(\inst|nios2|M_iw [7]),
	.datad(\inst|nios2|M_iw [8]),
	.cin(gnd),
	.combout(\inst|nios2|M_wrctl_bstatus~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|M_wrctl_bstatus~0 .lut_mask = 16'h00A0;
defparam \inst|nios2|M_wrctl_bstatus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cycloneive_lcell_comb \inst|nios2|A_bstatus_reg_pie_inst_nxt~0 (
	.dataa(\inst|nios2|M_iw [6]),
	.datab(\inst|nios2|A_bstatus_reg_pie~q ),
	.datac(\inst|nios2|M_wrctl_bstatus~0_combout ),
	.datad(\inst|nios2|M_alu_result [0]),
	.cin(gnd),
	.combout(\inst|nios2|A_bstatus_reg_pie_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_bstatus_reg_pie_inst_nxt~0 .lut_mask = 16'hDC8C;
defparam \inst|nios2|A_bstatus_reg_pie_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N28
cycloneive_lcell_comb \inst|nios2|A_bstatus_reg_pie_inst_nxt~1 (
	.dataa(gnd),
	.datab(\inst|nios2|M_ctrl_break~q ),
	.datac(\inst|nios2|A_status_reg_pie~q ),
	.datad(\inst|nios2|A_bstatus_reg_pie_inst_nxt~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_bstatus_reg_pie_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_bstatus_reg_pie_inst_nxt~1 .lut_mask = 16'hF3C0;
defparam \inst|nios2|A_bstatus_reg_pie_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N29
dffeas \inst|nios2|A_bstatus_reg_pie (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_bstatus_reg_pie_inst_nxt~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|always132~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_bstatus_reg_pie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_bstatus_reg_pie .is_wysiwyg = "true";
defparam \inst|nios2|A_bstatus_reg_pie .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cycloneive_lcell_comb \inst|nios2|A_status_reg_pie_inst_nxt~1 (
	.dataa(\inst|nios2|A_status_reg_pie_inst_nxt~0_combout ),
	.datab(\inst|nios2|A_bstatus_reg_pie~q ),
	.datac(\inst|nios2|M_iw [14]),
	.datad(\inst|nios2|M_op_eret~3_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_status_reg_pie_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_status_reg_pie_inst_nxt~1 .lut_mask = 16'hC0AA;
defparam \inst|nios2|A_status_reg_pie_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N30
cycloneive_lcell_comb \inst|nios2|A_status_reg_pie_inst_nxt~2 (
	.dataa(\inst|nios2|A_estatus_reg_pie~q ),
	.datab(\inst|nios2|M_op_eret~3_combout ),
	.datac(\inst|nios2|M_iw [14]),
	.datad(\inst|nios2|A_status_reg_pie_inst_nxt~1_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_status_reg_pie_inst_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_status_reg_pie_inst_nxt~2 .lut_mask = 16'hFF08;
defparam \inst|nios2|A_status_reg_pie_inst_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N14
cycloneive_lcell_comb \inst|nios2|A_status_reg_pie_inst_nxt~3 (
	.dataa(\inst|nios2|M_ctrl_break~q ),
	.datab(\inst|nios2|M_ctrl_exception~q ),
	.datac(\inst|nios2|A_status_reg_pie_inst_nxt~2_combout ),
	.datad(\inst|nios2|M_ctrl_crst~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_status_reg_pie_inst_nxt~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_status_reg_pie_inst_nxt~3 .lut_mask = 16'h0010;
defparam \inst|nios2|A_status_reg_pie_inst_nxt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N15
dffeas \inst|nios2|A_status_reg_pie (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_status_reg_pie_inst_nxt~3_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|always132~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_status_reg_pie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_status_reg_pie .is_wysiwyg = "true";
defparam \inst|nios2|A_status_reg_pie .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N24
cycloneive_lcell_comb \inst|nios2|A_ienable_reg_irq0~0 (
	.dataa(\inst|nios2|A_ienable_reg_irq0_nxt~0_combout ),
	.datab(\inst|nios2|A_stall~0_combout ),
	.datac(\inst|nios2|A_ienable_reg_irq0~q ),
	.datad(\inst|nios2|M_alu_result [0]),
	.cin(gnd),
	.combout(\inst|nios2|A_ienable_reg_irq0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_ienable_reg_irq0~0 .lut_mask = 16'hF870;
defparam \inst|nios2|A_ienable_reg_irq0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N25
dffeas \inst|nios2|A_ienable_reg_irq0 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_ienable_reg_irq0~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_ienable_reg_irq0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_ienable_reg_irq0 .is_wysiwyg = "true";
defparam \inst|nios2|A_ienable_reg_irq0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N16
cycloneive_lcell_comb \inst|nios2|A_ipending_reg_irq0_nxt~0 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|oci_ienable [0]),
	.datab(\inst|jtag_uart_0|av_readdata [9]),
	.datac(\inst|nios2|A_ienable_reg_irq0~q ),
	.datad(\inst|jtag_uart_0|av_readdata[8]~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_ipending_reg_irq0_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_ipending_reg_irq0_nxt~0 .lut_mask = 16'h5040;
defparam \inst|nios2|A_ipending_reg_irq0_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N17
dffeas \inst|nios2|A_ipending_reg_irq0 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_ipending_reg_irq0_nxt~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_ipending_reg_irq0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_ipending_reg_irq0 .is_wysiwyg = "true";
defparam \inst|nios2|A_ipending_reg_irq0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N18
cycloneive_lcell_comb \inst|nios2|F_iw[12]~7 (
	.dataa(\inst|nios2|A_valid_wrctl_ienable~q ),
	.datab(\inst|nios2|F_iw~6_combout ),
	.datac(\inst|nios2|A_status_reg_pie~q ),
	.datad(\inst|nios2|A_ipending_reg_irq0~q ),
	.cin(gnd),
	.combout(\inst|nios2|F_iw[12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw[12]~7 .lut_mask = 16'h2333;
defparam \inst|nios2|F_iw[12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N4
cycloneive_lcell_comb \inst|nios2|F_iw[14]~37 (
	.dataa(\inst|nios2|latched_oci_tb_hbreak_req~q ),
	.datab(\inst|nios2|F_iw[12]~7_combout ),
	.datac(\inst|nios2|KERNEL_nios2_ic_data|the_altsyncram|auto_generated|q_b [14]),
	.datad(\inst|nios2|hbreak_enabled~q ),
	.cin(gnd),
	.combout(\inst|nios2|F_iw[14]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|F_iw[14]~37 .lut_mask = 16'hF3D1;
defparam \inst|nios2|F_iw[14]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N5
dffeas \inst|nios2|D_iw[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|F_iw[14]~37_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|D_iw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|D_iw[14] .is_wysiwyg = "true";
defparam \inst|nios2|D_iw[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
cycloneive_lcell_comb \inst|nios2|D_ctrl_shift_rot~0 (
	.dataa(\inst|nios2|Equal171~1_combout ),
	.datab(\inst|nios2|D_iw [14]),
	.datac(\inst|nios2|Equal154~6_combout ),
	.datad(\inst|nios2|D_ctrl_late_result~4_combout ),
	.cin(gnd),
	.combout(\inst|nios2|D_ctrl_shift_rot~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|D_ctrl_shift_rot~0 .lut_mask = 16'h20A8;
defparam \inst|nios2|D_ctrl_shift_rot~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N25
dffeas \inst|nios2|E_ctrl_shift_rot (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|D_ctrl_shift_rot~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|E_ctrl_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|E_ctrl_shift_rot .is_wysiwyg = "true";
defparam \inst|nios2|E_ctrl_shift_rot .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y27_N9
dffeas \inst|nios2|M_ctrl_shift_rot (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|E_ctrl_shift_rot~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_ctrl_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_ctrl_shift_rot .is_wysiwyg = "true";
defparam \inst|nios2|M_ctrl_shift_rot .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N10
cycloneive_lcell_comb \inst|nios2|A_shift_rot_stall_nxt~0 (
	.dataa(\inst|nios2|A_shift_rot_cnt~q ),
	.datab(\inst|nios2|M_ctrl_shift_rot~q ),
	.datac(\inst|nios2|A_shift_rot_stall~q ),
	.datad(\inst|nios2|always132~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|A_shift_rot_stall_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_stall_nxt~0 .lut_mask = 16'h5C50;
defparam \inst|nios2|A_shift_rot_stall_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N11
dffeas \inst|nios2|A_shift_rot_stall (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|A_shift_rot_stall_nxt~0_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_shift_rot_stall~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_shift_rot_stall .is_wysiwyg = "true";
defparam \inst|nios2|A_shift_rot_stall .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N4
cycloneive_lcell_comb \inst|nios2|A_stall~0 (
	.dataa(gnd),
	.datab(\inst|nios2|A_shift_rot_stall~q ),
	.datac(\inst|nios2|A_mem_stall~q ),
	.datad(\inst|nios2|A_mul_stall~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_stall~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_stall~0 .lut_mask = 16'h0003;
defparam \inst|nios2|A_stall~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N8
cycloneive_lcell_comb \inst|nios2|E_ctrl_ld_st_bypass~0 (
	.dataa(\inst|nios2|E_iw [4]),
	.datab(\inst|nios2|E_iw [5]),
	.datac(\inst|nios2|E_iw [1]),
	.datad(\inst|nios2|E_iw [2]),
	.cin(gnd),
	.combout(\inst|nios2|E_ctrl_ld_st_bypass~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_ctrl_ld_st_bypass~0 .lut_mask = 16'hCC4C;
defparam \inst|nios2|E_ctrl_ld_st_bypass~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N4
cycloneive_lcell_comb \inst|nios2|E_ctrl_ld_st_bypass~1 (
	.dataa(\inst|nios2|E_iw [0]),
	.datab(\inst|nios2|M_ctrl_ld_st_nxt~0_combout ),
	.datac(\inst|nios2|E_ctrl_ld_st_bypass~0_combout ),
	.datad(\inst|nios2|Add17|auto_generated|result_int[32]~64_combout ),
	.cin(gnd),
	.combout(\inst|nios2|E_ctrl_ld_st_bypass~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|E_ctrl_ld_st_bypass~1 .lut_mask = 16'hA8A0;
defparam \inst|nios2|E_ctrl_ld_st_bypass~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N5
dffeas \inst|nios2|M_ctrl_ld_st_bypass (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|E_ctrl_ld_st_bypass~1_combout ),
	.asdata(vcc),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|M_ctrl_ld_st_bypass~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|M_ctrl_ld_st_bypass .is_wysiwyg = "true";
defparam \inst|nios2|M_ctrl_ld_st_bypass .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N17
dffeas \inst|nios2|A_ctrl_ld_st_bypass (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|M_ctrl_ld_st_bypass~q ),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|nios2|A_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|A_ctrl_ld_st_bypass~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|A_ctrl_ld_st_bypass .is_wysiwyg = "true";
defparam \inst|nios2|A_ctrl_ld_st_bypass .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N16
cycloneive_lcell_comb \inst|nios2|A_mem_bypass_pending (
	.dataa(gnd),
	.datab(\inst|nios2|A_stall~0_combout ),
	.datac(\inst|nios2|A_ctrl_ld_st_bypass~q ),
	.datad(\inst|nios2|A_valid~q ),
	.cin(gnd),
	.combout(\inst|nios2|A_mem_bypass_pending~combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|A_mem_bypass_pending .lut_mask = 16'h3000;
defparam \inst|nios2|A_mem_bypass_pending .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N16
cycloneive_lcell_comb \inst|nios2|d_writedata[0]~0 (
	.dataa(\inst|nios2|M_st_data [0]),
	.datab(\inst|nios2|A_mem_bypass_pending~combout ),
	.datac(gnd),
	.datad(\inst|nios2|A_st_data [0]),
	.cin(gnd),
	.combout(\inst|nios2|d_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|d_writedata[0]~0 .lut_mask = 16'hEE22;
defparam \inst|nios2|d_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N17
dffeas \inst|nios2|d_writedata[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|d_writedata[0]~0_combout ),
	.asdata(\inst|nios2|KERNEL_nios2_dc_victim|the_altsyncram|auto_generated|q_b [0]),
	.clrn(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|nios2|A_dc_wb_update_av_writedata~combout ),
	.ena(\inst|nios2|d_writedata[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|d_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|d_writedata[0] .is_wysiwyg = "true";
defparam \inst|nios2|d_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N16
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_ready~0 (
	.dataa(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|always1~0_combout ),
	.datab(\inst|nios2|d_writedata [0]),
	.datac(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_ready~q ),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_ready~0 .lut_mask = 16'h5450;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y31_N17
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_ready (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_ready .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N28
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_nios2_oci_debug|monitor_ready~q ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N29
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1 .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N22
cycloneive_lcell_comb \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q ),
	.cin(gnd),
	.combout(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N23
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y35_N21
dffeas \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|ir_out[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|ir_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|ir_out[0] .is_wysiwyg = "true";
defparam \inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|ir_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.datab(\inst|nios2|the_KERNEL_nios2_nios2_oci|the_KERNEL_nios2_jtag_debug_module_wrapper|the_KERNEL_nios2_jtag_debug_module_tck|ir_out [0]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4 .lut_mask = 16'h4000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .lut_mask = 16'h7430;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y35_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y36_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y36_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10 .lut_mask = 16'hF870;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y36_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12 .lut_mask = 16'h0C0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.datab(\~GND~combout ),
	.datac(\~GND~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13 .lut_mask = 16'hD800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14 .lut_mask = 16'hFAD8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y36_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y36_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y36_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .lut_mask = 16'h0004;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .lut_mask = 16'h8A88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .lut_mask = 16'h0504;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17 .lut_mask = 16'hFFFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19 .lut_mask = 16'hA0B3;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18 .lut_mask = 16'hF888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 .lut_mask = 16'hC303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y34_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 .lut_mask = 16'h5AAF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 .lut_mask = 16'hC303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y34_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 .lut_mask = 16'h5A5A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y34_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y34_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~6 .lut_mask = 16'h8000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .lut_mask = 16'hAA03;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h1000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 .lut_mask = 16'h4000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h00F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .lut_mask = 16'h0800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .lut_mask = 16'hEE22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .lut_mask = 16'h0D35;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .lut_mask = 16'h5E51;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .lut_mask = 16'h0FFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .lut_mask = 16'hF0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y34_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y34_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y34_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y34_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .lut_mask = 16'hFFAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .lut_mask = 16'hFFAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .lut_mask = 16'h88D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .lut_mask = 16'hECA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 .lut_mask = 16'h0301;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y35_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y36_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
