#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri May 20 11:19:28 2022
# Process ID: 15192
# Current directory: C:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.runs/impl_1
# Command line: vivado.exe -log zsys_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source zsys_wrapper.tcl -notrace
# Log file: C:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.runs/impl_1/zsys_wrapper.vdi
# Journal file: C:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source zsys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/victo/Desktop/Vivados/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 307.207 ; gain = 55.312
Command: link_design -top zsys_wrapper -part xc7z015clg485-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_DRS4_firmware_1_0/zsys_DRS4_firmware_1_0.dcp' for cell 'zsys_i/DRS4_firmware_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ROController_0_0/zsys_ROController_0_0.dcp' for cell 'zsys_i/ROController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_axi_gpio_0_0/zsys_axi_gpio_0_0.dcp' for cell 'zsys_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_c_counter_binary_0_0/zsys_c_counter_binary_0_0.dcp' for cell 'zsys_i/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_dac_i2c_0_0/zsys_dac_i2c_0_0.dcp' for cell 'zsys_i/dac_i2c_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_util_ds_buf_0_0/zsys_util_ds_buf_0_0.dcp' for cell 'zsys_i/data_clk_bufg'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_fifo2Uart_0_1/zsys_fifo2Uart_0_1.dcp' for cell 'zsys_i/fifo2Uart_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_fifo_generator_0_0/zsys_fifo_generator_0_0.dcp' for cell 'zsys_i/fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_fifo_generator_1_0/zsys_fifo_generator_1_0.dcp' for cell 'zsys_i/fifo_generator_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_fit_timer_0_0/zsys_fit_timer_0_0.dcp' for cell 'zsys_i/fit_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.dcp' for cell 'zsys_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0.dcp' for cell 'zsys_i/reset_50M_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_reset_init_0_0/zsys_reset_init_0_0.dcp' for cell 'zsys_i/reset_init_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_rst_ps7_0_100M_1/zsys_rst_ps7_0_100M_1.dcp' for cell 'zsys_i/rst_FIFO_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_rst_ps7_0_100M_0/zsys_rst_ps7_0_100M_0.dcp' for cell 'zsys_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_util_ds_buf_1_1/zsys_util_ds_buf_1_1.dcp' for cell 'zsys_i/util_ds_buf_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_util_ds_buf_2_0/zsys_util_ds_buf_2_0.dcp' for cell 'zsys_i/util_ds_buf_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_xlconcat_1_0/zsys_xlconcat_1_0.dcp' for cell 'zsys_i/xlconcat_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_xlconstant_0_0/zsys_xlconstant_0_0.dcp' for cell 'zsys_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_xlconstant_1_0/zsys_xlconstant_1_0.dcp' for cell 'zsys_i/xlconstant_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_xlconstant_1_1/zsys_xlconstant_1_1.dcp' for cell 'zsys_i/xlconstant_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_xlconstant_3_0/zsys_xlconstant_3_0.dcp' for cell 'zsys_i/xlconstant_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_xlslice_0_1/zsys_xlslice_0_1.dcp' for cell 'zsys_i/xlslice_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_xlslice_1_0/zsys_xlslice_1_0.dcp' for cell 'zsys_i/xlslice_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_xlslice_7to8_1/zsys_xlslice_7to8_1.dcp' for cell 'zsys_i/xlslice_10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_xlslice_10_0/zsys_xlslice_10_0.dcp' for cell 'zsys_i/xlslice_11'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_xlslice_0_2/zsys_xlslice_0_2.dcp' for cell 'zsys_i/xlslice_3to2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_xlslice_0_3/zsys_xlslice_0_3.dcp' for cell 'zsys_i/xlslice_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_xlslice_1_1/zsys_xlslice_1_1.dcp' for cell 'zsys_i/xlslice_5to6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_xlslice_5to6_0/zsys_xlslice_5to6_0.dcp' for cell 'zsys_i/xlslice_7to8'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_xlslice_7to8_0/zsys_xlslice_7to8_0.dcp' for cell 'zsys_i/xlslice_9'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.dcp' for cell 'zsys_i/ADC/ADC_readout_buff_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_AXI_ADC_v1_0_0_0/zsys_AXI_ADC_v1_0_0_0.dcp' for cell 'zsys_i/ADC/AXI_ADC_v1_0_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_mapper_0_0/zsys_mapper_0_0.dcp' for cell 'zsys_i/ADC/mapper_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_xbar_0/zsys_xbar_0.dcp' for cell 'zsys_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_auto_cc_0/zsys_auto_cc_0.dcp' for cell 'zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_auto_pc_0/zsys_auto_pc_0.dcp' for cell 'zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 293 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z015clg485-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch0_n' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:726]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch0_n' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:727]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch0_n' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:728]
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch0_p' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:735]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch0_p' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:736]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch0_p' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:737]
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch1_n' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:744]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch1_n' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:745]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch1_n' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:746]
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch1_p' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:753]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch1_p' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:754]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch1_p' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:755]
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch2_n' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:762]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch2_n' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:763]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch2_n' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:764]
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch2_p' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:771]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch2_p' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:772]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch2_p' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:773]
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch3_n' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:780]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch3_n' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:781]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch3_n' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:782]
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch3_p' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:789]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch3_p' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:790]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch3_p' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:791]
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch4_n' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:798]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch4_n' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:799]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch4_n' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:800]
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch4_p' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:807]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch4_p' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:808]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch4_p' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:809]
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch5_n' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:816]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch5_n' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:817]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch5_n' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:818]
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch5_p' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:825]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch5_p' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:826]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch5_p' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:827]
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch6_n' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:834]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch6_n' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:835]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch6_n' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:836]
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch6_p' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:843]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch6_p' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:844]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch6_p' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:845]
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch7_n' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:852]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch7_n' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:853]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch7_n' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:854]
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch7_p' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:861]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch7_p' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:862]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADC_ch7_p' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:863]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADclk_n' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:870]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADclk_n' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:871]
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADclk_n' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:872]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADclk_p' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:879]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADclk_p' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:880]
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_ADclk_p' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:881]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_Lclk_n' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:888]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_Lclk_n' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:889]
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_Lclk_n' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:890]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_Lclk_p' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:897]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_Lclk_p' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:898]
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'zsys_i/ADC/ADC_readout_buff_0/o_Lclk_p' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0.edf:899]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'zsys_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_util_ds_buf_1_1/zsys_util_ds_buf_1_1/zsys_util_ds_buf_2_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_util_ds_buf_1_1/zsys_util_ds_buf_1_1/zsys_util_ds_buf_2_0.edf:291]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'zsys_i/util_ds_buf_3/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_util_ds_buf_2_0/zsys_util_ds_buf_2_0/zsys_util_ds_buf_2_0.edf but preserved for implementation. [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_util_ds_buf_2_0/zsys_util_ds_buf_2_0/zsys_util_ds_buf_2_0.edf:292]
Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.xdc] for cell 'zsys_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.xdc] for cell 'zsys_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_AXI_ADC_v1_0_0_0/src/AXI_ADC_constrains.xdc] for cell 'zsys_i/ADC/AXI_ADC_v1_0_0/U0'
Finished Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_AXI_ADC_v1_0_0_0/src/AXI_ADC_constrains.xdc] for cell 'zsys_i/ADC/AXI_ADC_v1_0_0/U0'
Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_rst_ps7_0_100M_0/zsys_rst_ps7_0_100M_0_board.xdc] for cell 'zsys_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_rst_ps7_0_100M_0/zsys_rst_ps7_0_100M_0_board.xdc] for cell 'zsys_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_rst_ps7_0_100M_0/zsys_rst_ps7_0_100M_0.xdc] for cell 'zsys_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_rst_ps7_0_100M_0/zsys_rst_ps7_0_100M_0.xdc] for cell 'zsys_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_fifo_generator_0_0/zsys_fifo_generator_0_0.xdc] for cell 'zsys_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_fifo_generator_0_0/zsys_fifo_generator_0_0.xdc] for cell 'zsys_i/fifo_generator_0/U0'
Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_util_ds_buf_0_0/zsys_util_ds_buf_0_0_board.xdc] for cell 'zsys_i/data_clk_bufg/U0'
Finished Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_util_ds_buf_0_0/zsys_util_ds_buf_0_0_board.xdc] for cell 'zsys_i/data_clk_bufg/U0'
Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_util_ds_buf_0_0/zsys_util_ds_buf_0_0.xdc] for cell 'zsys_i/data_clk_bufg/U0'
Finished Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_util_ds_buf_0_0/zsys_util_ds_buf_0_0.xdc] for cell 'zsys_i/data_clk_bufg/U0'
Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0_board.xdc] for cell 'zsys_i/reset_50M_0/U0'
Finished Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0_board.xdc] for cell 'zsys_i/reset_50M_0/U0'
Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0.xdc] for cell 'zsys_i/reset_50M_0/U0'
Finished Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0.xdc] for cell 'zsys_i/reset_50M_0/U0'
Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_axi_gpio_0_0/zsys_axi_gpio_0_0_board.xdc] for cell 'zsys_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_axi_gpio_0_0/zsys_axi_gpio_0_0_board.xdc] for cell 'zsys_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_axi_gpio_0_0/zsys_axi_gpio_0_0.xdc] for cell 'zsys_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_axi_gpio_0_0/zsys_axi_gpio_0_0.xdc] for cell 'zsys_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_util_ds_buf_1_1/zsys_util_ds_buf_1_1_board.xdc] for cell 'zsys_i/util_ds_buf_2/U0'
Finished Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_util_ds_buf_1_1/zsys_util_ds_buf_1_1_board.xdc] for cell 'zsys_i/util_ds_buf_2/U0'
Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_util_ds_buf_1_1/zsys_util_ds_buf_1_1.xdc] for cell 'zsys_i/util_ds_buf_2/U0'
Finished Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_util_ds_buf_1_1/zsys_util_ds_buf_1_1.xdc] for cell 'zsys_i/util_ds_buf_2/U0'
Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_util_ds_buf_2_0/zsys_util_ds_buf_2_0_board.xdc] for cell 'zsys_i/util_ds_buf_3/U0'
Finished Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_util_ds_buf_2_0/zsys_util_ds_buf_2_0_board.xdc] for cell 'zsys_i/util_ds_buf_3/U0'
Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_util_ds_buf_2_0/zsys_util_ds_buf_2_0.xdc] for cell 'zsys_i/util_ds_buf_3/U0'
Finished Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_util_ds_buf_2_0/zsys_util_ds_buf_2_0.xdc] for cell 'zsys_i/util_ds_buf_3/U0'
Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_rst_ps7_0_100M_1/zsys_rst_ps7_0_100M_1_board.xdc] for cell 'zsys_i/rst_FIFO_100M/U0'
Finished Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_rst_ps7_0_100M_1/zsys_rst_ps7_0_100M_1_board.xdc] for cell 'zsys_i/rst_FIFO_100M/U0'
Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_rst_ps7_0_100M_1/zsys_rst_ps7_0_100M_1.xdc] for cell 'zsys_i/rst_FIFO_100M/U0'
Finished Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_rst_ps7_0_100M_1/zsys_rst_ps7_0_100M_1.xdc] for cell 'zsys_i/rst_FIFO_100M/U0'
Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_fifo_generator_1_0/zsys_fifo_generator_1_0.xdc] for cell 'zsys_i/fifo_generator_1/U0'
Finished Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_fifo_generator_1_0/zsys_fifo_generator_1_0.xdc] for cell 'zsys_i/fifo_generator_1/U0'
Parsing XDC File [C:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/constrs_1/new/timing.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/constrs_1/new/timing.xdc:15]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1294.273 ; gain = 571.590
Finished Parsing XDC File [C:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/constrs_1/new/timing.xdc]
Parsing XDC File [C:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/constrs_1/imports/constraints/_i_unused_io.xdc]
Finished Parsing XDC File [C:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/constrs_1/imports/constraints/_i_unused_io.xdc]
Parsing XDC File [C:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/constrs_1/imports/new/TE0715.xdc]
Finished Parsing XDC File [C:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/constrs_1/imports/new/TE0715.xdc]
Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_fifo_generator_0_0/zsys_fifo_generator_0_0_clocks.xdc] for cell 'zsys_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_fifo_generator_0_0/zsys_fifo_generator_0_0_clocks.xdc] for cell 'zsys_i/fifo_generator_0/U0'
Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_auto_cc_0/zsys_auto_cc_0_clocks.xdc] for cell 'zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_auto_cc_0/zsys_auto_cc_0_clocks.xdc] for cell 'zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 8 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 2 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  OBUFDS => OBUFDS: 2 instances

48 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1294.906 ; gain = 987.699
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.656 . Memory (MB): peak = 1294.906 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18740770a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.411 . Memory (MB): peak = 1294.906 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f611fb41

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.568 . Memory (MB): peak = 1294.906 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 17470ebe4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.717 . Memory (MB): peak = 1294.906 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 30 cells and removed 39 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 22cd9e21c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1294.906 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 10 cells and removed 358 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 22cd9e21c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1294.906 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 2697b8582

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1294.906 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2589af98d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1294.906 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1294.906 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2589af98d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1294.906 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.669 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 11 BRAM(s) out of a total of 11 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 10 newly gated: 0 Total Ports: 22
Ending PowerOpt Patch Enables Task | Checksum: 21ecc4d84

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1484.293 ; gain = 0.000
Ending Power Optimization Task | Checksum: 21ecc4d84

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1484.293 ; gain = 189.387

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1a837b8f2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.696 . Memory (MB): peak = 1484.293 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1a837b8f2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.725 . Memory (MB): peak = 1484.293 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1484.293 ; gain = 189.387
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1484.293 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.runs/impl_1/zsys_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zsys_wrapper_drc_opted.rpt -pb zsys_wrapper_drc_opted.pb -rpx zsys_wrapper_drc_opted.rpx
Command: report_drc -file zsys_wrapper_drc_opted.rpt -pb zsys_wrapper_drc_opted.pb -rpx zsys_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.runs/impl_1/zsys_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive ExtraNetDelay_high
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[8]) which is driven by a register (zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[9]) which is driven by a register (zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[10]) which is driven by a register (zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[11]) which is driven by a register (zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] (net: zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4] (net: zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][7]) which is driven by a register (zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][8]) which is driven by a register (zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][9]) which is driven by a register (zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][10]) which is driven by a register (zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][11]) which is driven by a register (zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][4]) which is driven by a register (zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][5]) which is driven by a register (zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][6]) which is driven by a register (zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_high' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1484.293 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18377d6f3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1484.293 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1484.293 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'zsys_i/ROController_0/U0/o_wr_fifo_en_INST_0' is driving clock pin of 12 registers. This could lead to large hold time violations. First few involved registers are:
	zsys_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4] {FDRE}
	zsys_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9] {FDRE}
	zsys_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7] {FDRE}
	zsys_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3] {FDRE}
	zsys_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11] {FDRE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6f260410

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1484.293 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19d45249a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1484.293 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19d45249a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1484.293 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 19d45249a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1484.293 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c4b76bdd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1484.293 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1484.293 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1eb3292dd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1484.293 ; gain = 0.000
Phase 2 Global Placement | Checksum: 243ee9570

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1484.293 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 243ee9570

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1484.293 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19948cab4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1484.293 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: eee28550

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1484.293 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: eee28550

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1484.293 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: eee28550

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1484.293 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1afd826c2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1484.293 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 185d0d59c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1484.293 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1a2e2fe7c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1484.293 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1a2e2fe7c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1484.293 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 120ea957d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1484.293 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 120ea957d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1484.293 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Place 46-20] Placer is running with the ExtraNetDelay_high directive. Post Placement Optimization may take longer to complete with ExtraNetDelay_high compared to other directives.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1170be160

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1170be160

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1484.293 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.123. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f149825a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1484.293 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1f149825a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1484.293 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f149825a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1484.293 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f149825a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1484.293 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1e46293ae

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1484.293 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e46293ae

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1484.293 ; gain = 0.000
Ending Placer Task | Checksum: 10142b5aa

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1484.293 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 84 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1484.293 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.866 . Memory (MB): peak = 1484.293 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.runs/impl_1/zsys_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zsys_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1484.293 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file zsys_wrapper_utilization_placed.rpt -pb zsys_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1484.293 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zsys_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1484.293 ; gain = 0.000
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1484.293 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.123 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: b374a7e8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1484.293 ; gain = 0.000

Phase 2 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=3.123 | TNS=0.000 | WHS=-4.715 | THS=-397.789 |
INFO: [Physopt 32-45] Identified 48 candidate nets for hold slack optimization.
INFO: [Physopt 32-234] Optimized 48 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 48 buffers.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=3.123 | TNS=0.000 | WHS=-4.715 | THS=-210.940 |
Phase 2 Hold Fix Optimization | Checksum: b374a7e8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1484.293 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1484.293 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=3.123 | TNS=0.000 | WHS=-4.715 | THS=-210.940 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization          |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Placement Based       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  MultiInst Placement   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Slr Crossing          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Total                 |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          0.000  |        186.849  |          48  |          0  |              48  |           0  |           1  |  00:00:00  |
|  Total                      |          0.000  |        186.849  |          48  |          0  |              48  |           0  |           1  |  00:00:00  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: b374a7e8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1484.293 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 84 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.618 . Memory (MB): peak = 1484.293 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.runs/impl_1/zsys_wrapper_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: f9cf796f ConstDB: 0 ShapeSum: 8eb4c5e9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: dddbe582

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1484.293 ; gain = 0.000
Post Restoration Checksum: NetGraph: c47780c2 NumContArr: 196464c0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: dddbe582

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1484.293 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: dddbe582

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1484.293 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: dddbe582

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1484.293 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 10a377fc9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1487.238 ; gain = 2.945
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.174  | TNS=0.000  | WHS=-2.787 | THS=-222.139|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 161228688

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1490.242 ; gain = 5.949
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.174  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 14fd9ba3c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1504.336 ; gain = 20.043
Phase 2 Router Initialization | Checksum: f2f38ced

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1504.336 ; gain = 20.043

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 11be17a4d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1504.336 ; gain = 20.043

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 569
 Number of Nodes with overlaps = 195
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.587  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f9e3c104

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1504.336 ; gain = 20.043

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.587  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17043d5af

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1504.336 ; gain = 20.043
Phase 4 Rip-up And Reroute | Checksum: 17043d5af

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1504.336 ; gain = 20.043

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: b910c1a6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1504.336 ; gain = 20.043
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.601  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: f3dde3df

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1504.336 ; gain = 20.043

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f3dde3df

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1504.336 ; gain = 20.043
Phase 5 Delay and Skew Optimization | Checksum: f3dde3df

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1504.336 ; gain = 20.043

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 123e61c0f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1504.336 ; gain = 20.043
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.601  | TNS=0.000  | WHS=-0.570 | THS=-5.239 |

Phase 6.1 Hold Fix Iter | Checksum: 16e0c5081

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1504.336 ; gain = 20.043
Phase 6 Post Hold Fix | Checksum: 17c21606d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1504.336 ; gain = 20.043

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 167878232

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1504.336 ; gain = 20.043
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.601  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 167878232

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1504.336 ; gain = 20.043

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.34258 %
  Global Horizontal Routing Utilization  = 1.78375 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 167878232

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1504.336 ; gain = 20.043

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 167878232

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1504.336 ; gain = 20.043

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1b261512e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1504.336 ; gain = 20.043

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=3.671  | TNS=0.000  | WHS=0.052  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 11 Post Router Timing | Checksum: 231a56edd

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1504.336 ; gain = 20.043
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1504.336 ; gain = 20.043

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
134 Infos, 84 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 1504.336 ; gain = 20.043
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.701 . Memory (MB): peak = 1504.336 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.runs/impl_1/zsys_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zsys_wrapper_drc_routed.rpt -pb zsys_wrapper_drc_routed.pb -rpx zsys_wrapper_drc_routed.rpx
Command: report_drc -file zsys_wrapper_drc_routed.rpt -pb zsys_wrapper_drc_routed.pb -rpx zsys_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.runs/impl_1/zsys_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file zsys_wrapper_methodology_drc_routed.rpt -pb zsys_wrapper_methodology_drc_routed.pb -rpx zsys_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zsys_wrapper_methodology_drc_routed.rpt -pb zsys_wrapper_methodology_drc_routed.pb -rpx zsys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.runs/impl_1/zsys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zsys_wrapper_power_routed.rpt -pb zsys_wrapper_power_summary_routed.pb -rpx zsys_wrapper_power_routed.rpx
Command: report_power -file zsys_wrapper_power_routed.rpt -pb zsys_wrapper_power_summary_routed.pb -rpx zsys_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
146 Infos, 84 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file zsys_wrapper_route_status.rpt -pb zsys_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zsys_wrapper_timing_summary_routed.rpt -pb zsys_wrapper_timing_summary_routed.pb -rpx zsys_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file zsys_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file zsys_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zsys_wrapper_bus_skew_routed.rpt -pb zsys_wrapper_bus_skew_routed.pb -rpx zsys_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri May 20 11:21:34 2022...
