============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 26 2019  09:21:50 pm
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                             
  Gate   Instances    Area     Library   
-----------------------------------------
AND2X1           8    18.772    gscl45nm 
AOI21X1         20    56.316    gscl45nm 
BUFX2           64   150.176    gscl45nm 
DFFSR           42   433.633    gscl45nm 
HAX1            70   328.510    gscl45nm 
INVX1          123   173.172    gscl45nm 
MUX2X1          39   146.422    gscl45nm 
NAND2X1          1     1.877    gscl45nm 
NAND3X1          2     4.693    gscl45nm 
NOR3X1           2     5.632    gscl45nm 
OAI21X1         17    47.869    gscl45nm 
OR2X1            3     7.039    gscl45nm 
XOR2X1           4    18.772    gscl45nm 
-----------------------------------------
total          395  1392.882             


                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential        42  433.633   31.1 
inverter         123  173.172   12.4 
buffer            64  150.176   10.8 
logic            166  635.902   45.7 
-------------------------------------
total            395 1392.882  100.0 

