// Seed: 1047897923
module module_0;
  wire id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1;
  tri0 id_1;
  assign id_1 = id_1;
  logic [7:0][1] id_2 = id_1 | id_2 + 1;
  assign id_1 = 1'b0;
  assign id_2 = 1;
  tri1 id_3;
  assign id_3#(1, id_3 + id_3, {1{id_1#(1) - 1, 1}}) = id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wand id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri1 id_3
);
  wire id_5;
  wire id_6;
  module_0 modCall_1 ();
  wire id_7, id_8, id_9;
endmodule
