# Exercise 2 - Module implementation in 4 different ways
##### part_a: D-FlipFlops
##### part_b: Finit-State Machine
##### part_c: Shift Register
##### part_d: Procedure

#### <ins>Module</ins>:
![alt text](https://github.com/pawelgates/VHDL-Projects/blob/main/Exercise%202%20-%20FSM%20and%20Shift%20Register/pics/part_c.png)

#### <ins>D-FF RTL</ins>:
![alt text](https://github.com/pawelgates/VHDL-Projects/blob/main/Exercise%202%20-%20FSM%20and%20Shift%20Register/pics/part_a.png)

#### <ins>TESTBENCH</ins>:
![alt text](https://github.com/pawelgates/VHDL-Projects/blob/main/Exercise%202%20-%20FSM%20and%20Shift%20Register/pics/part_b.png)
