

================================================================
== Vivado HLS Report for 'k2c_dense'
================================================================
* Date:           Mon Apr 15 13:14:34 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        vlsiModel
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.122|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |                              |                   |  Latency  |  Interval | Pipeline|
        |           Instance           |       Module      | min | max | min | max |   Type  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |grp_k2c_dot_3_fu_154          |k2c_dot_3          |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_affine_matmul_fu_175  |k2c_affine_matmul  |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_relu_func_fu_191      |k2c_relu_func      |    ?|    ?|    ?|    ?|   none  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  802|  802|       802|          -|          -|     1|    no    |
        | + Loop 1.1  |  800|  800|         8|          -|          -|   100|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     262|
|FIFO             |        -|      -|       -|       -|
|Instance         |      256|     82|   11182|    8608|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     392|
|Register         |        -|      -|     473|       -|
+-----------------+---------+-------+--------+--------+
|Total            |      256|     82|   11655|    9262|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |       35|     11|       4|       7|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------+---------+-------+------+------+
    |           Instance           |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------------+----------------------+---------+-------+------+------+
    |grp_k2c_affine_matmul_fu_175  |k2c_affine_matmul     |        0|     24|  1481|  1124|
    |grp_k2c_dot_3_fu_154          |k2c_dot_3             |      256|     40|  8917|  6835|
    |grp_k2c_relu_func_fu_191      |k2c_relu_func         |        0|      0|   218|   251|
    |vlsiModel_fadd_32cud_U59      |vlsiModel_fadd_32cud  |        0|      2|   205|   203|
    |vlsiModel_mul_64sbkb_U60      |vlsiModel_mul_64sbkb  |        0|     16|   361|   195|
    +------------------------------+----------------------+---------+-------+------+------+
    |Total                         |                      |      256|     82| 11182|  8608|
    +------------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_277_p2                       |     +    |      0|  0|  15|           6|           6|
    |j_fu_261_p2                       |     +    |      0|  0|  15|           7|           1|
    |tmp_7_fu_209_p2                   |     +    |      0|  0|  71|          64|           2|
    |tmp_i_42_fu_267_p2                |     +    |      0|  0|  15|           8|           8|
    |ap_block_state17_on_subcall_done  |    and   |      0|  0|   2|           1|           1|
    |exitcond_i_fu_255_p2              |   icmp   |      0|  0|  11|           7|           6|
    |icmp_fu_226_p2                    |   icmp   |      0|  0|  29|          63|           1|
    |tmp_fu_203_p2                     |   icmp   |      0|  0|  29|          64|           2|
    |tmp_i_fu_240_p2                   |   icmp   |      0|  0|  11|           6|           6|
    |outrows1_fu_283_p3                |  select  |      0|  0|  64|           1|          64|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 262|         227|          97|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  89|         18|    1|         18|
    |bias_array_address0            |  15|          3|   17|         51|
    |bias_array_ce0                 |  15|          3|    1|          3|
    |grp_k2c_relu_func_fu_191_size  |  15|          3|   64|        192|
    |i_i_reg_131                    |   9|          2|    6|         12|
    |input_array_address0           |  15|          3|   17|         51|
    |input_array_ce0                |  15|          3|    1|          3|
    |input_shape_address0           |  15|          3|    3|          9|
    |input_shape_ce0                |  15|          3|    1|          3|
    |j_i_reg_143                    |   9|          2|    7|         14|
    |kernel_array_address0          |  15|          3|   17|         51|
    |kernel_array_ce0               |  15|          3|    1|          3|
    |kernel_shape_address0          |  21|          4|    3|         12|
    |kernel_shape_ce0               |  15|          3|    1|          3|
    |output_array_address0          |  33|          6|   17|        102|
    |output_array_ce0               |  27|          5|    1|          5|
    |output_array_d0                |  27|          5|   32|        160|
    |output_array_we0               |  27|          5|    1|          5|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 392|         77|  191|        697|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |  17|   0|   17|          0|
    |bias_array_load_reg_359                    |  32|   0|   32|          0|
    |grp_k2c_affine_matmul_fu_175_ap_start_reg  |   1|   0|    1|          0|
    |grp_k2c_dot_3_fu_154_ap_start_reg          |   1|   0|    1|          0|
    |grp_k2c_relu_func_fu_191_ap_start_reg      |   1|   0|    1|          0|
    |i_i_cast_reg_328                           |   7|   0|    8|          1|
    |i_i_reg_131                                |   6|   0|    6|          0|
    |icmp_reg_313                               |   1|   0|    1|          0|
    |innerdim_reg_391                           |  64|   0|   64|          0|
    |j_i_reg_143                                |   7|   0|    7|          0|
    |j_reg_339                                  |   7|   0|    7|          0|
    |outcols_reg_380                            |  64|   0|   64|          0|
    |output_array_addr_reg_349                  |   8|   0|   17|          9|
    |output_array_load_reg_364                  |  32|   0|   32|          0|
    |outrows1_reg_374                           |  64|   0|   64|          0|
    |outsize_reg_396                            |  64|   0|   64|          0|
    |tmp_26_i_reg_369                           |  32|   0|   32|          0|
    |tmp_7_reg_308                              |  64|   0|   64|          0|
    |tmp_reg_304                                |   1|   0|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 473|   0|  483|         10|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |     k2c_dense    | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |     k2c_dense    | return value |
|ap_start               |  in |    1| ap_ctrl_hs |     k2c_dense    | return value |
|ap_done                | out |    1| ap_ctrl_hs |     k2c_dense    | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     k2c_dense    | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     k2c_dense    | return value |
|output_array_address0  | out |   17|  ap_memory |   output_array   |     array    |
|output_array_ce0       | out |    1|  ap_memory |   output_array   |     array    |
|output_array_we0       | out |    1|  ap_memory |   output_array   |     array    |
|output_array_d0        | out |   32|  ap_memory |   output_array   |     array    |
|output_array_q0        |  in |   32|  ap_memory |   output_array   |     array    |
|input_array_address0   | out |   17|  ap_memory |    input_array   |     array    |
|input_array_ce0        | out |    1|  ap_memory |    input_array   |     array    |
|input_array_q0         |  in |   32|  ap_memory |    input_array   |     array    |
|input_ndim_read        |  in |   64|   ap_none  |  input_ndim_read |    scalar    |
|input_numel_read       |  in |   64|   ap_none  | input_numel_read |    scalar    |
|input_shape_address0   | out |    3|  ap_memory |    input_shape   |     array    |
|input_shape_ce0        | out |    1|  ap_memory |    input_shape   |     array    |
|input_shape_q0         |  in |   64|  ap_memory |    input_shape   |     array    |
|kernel_array_address0  | out |   17|  ap_memory |   kernel_array   |     array    |
|kernel_array_ce0       | out |    1|  ap_memory |   kernel_array   |     array    |
|kernel_array_q0        |  in |   32|  ap_memory |   kernel_array   |     array    |
|kernel_shape_address0  | out |    3|  ap_memory |   kernel_shape   |     array    |
|kernel_shape_ce0       | out |    1|  ap_memory |   kernel_shape   |     array    |
|kernel_shape_q0        |  in |   64|  ap_memory |   kernel_shape   |     array    |
|bias_array_address0    | out |   17|  ap_memory |    bias_array    |     array    |
|bias_array_ce0         | out |    1|  ap_memory |    bias_array    |     array    |
|bias_array_q0          |  in |   32|  ap_memory |    bias_array    |     array    |
+-----------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	13  / (tmp)
2 --> 
	3  / true
3 --> 
	12  / (!tmp_i)
	4  / (tmp_i)
4 --> 
	5  / (!exitcond_i)
	3  / (exitcond_i)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	4  / true
12 --> 
	17  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.99>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_numel_read_4 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_numel_read)"   --->   Operation 18 'read' 'input_numel_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_ndim_read_4 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_ndim_read)"   --->   Operation 19 'read' 'input_ndim_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.34ns)   --->   "%tmp = icmp ult i64 %input_ndim_read_4, 3" [vlsiModel.c:8]   --->   Operation 20 'icmp' 'tmp' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %1" [vlsiModel.c:8]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.99ns)   --->   "%tmp_7 = add i64 %input_ndim_read_4, -1" [vlsiModel.c:32]   --->   Operation 22 'add' 'tmp_7' <Predicate = (!tmp)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [2/2] (0.00ns)   --->   "call fastcc void @k2c_dot.3([80000 x float]* %output_array, [80000 x float]* %input_array, i64 %input_ndim_read_4, i64 %input_numel_read_4, [5 x i64]* %input_shape, [80000 x float]* %kernel_array, [5 x i64]* %kernel_shape, i64 %tmp_7)" [vlsiModel.c:37]   --->   Operation 23 'call' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_76 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %input_ndim_read_4, i32 1, i32 63)" [vlsiModel.c:12]   --->   Operation 24 'partselect' 'tmp_76' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.34ns)   --->   "%icmp = icmp ne i63 %tmp_76, 0" [vlsiModel.c:12]   --->   Operation 25 'icmp' 'icmp' <Predicate = (tmp)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%input_shape_addr = getelementptr [5 x i64]* %input_shape, i64 0, i64 0" [vlsiModel.c:14]   --->   Operation 26 'getelementptr' 'input_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.75ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [vlsiModel.c:14]   --->   Operation 27 'load' 'outrows' <Predicate = (tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_shape_addr = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 1" [vlsiModel.c:20]   --->   Operation 28 'getelementptr' 'kernel_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.75ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [vlsiModel.c:20]   --->   Operation 29 'load' 'outcols' <Predicate = (tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dot.3([80000 x float]* %output_array, [80000 x float]* %input_array, i64 %input_ndim_read_4, i64 %input_numel_read_4, [5 x i64]* %input_shape, [80000 x float]* %kernel_array, [5 x i64]* %kernel_shape, i64 %tmp_7)" [vlsiModel.c:37]   --->   Operation 30 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [1/1] (1.35ns)   --->   "br label %2" [vlsiModel.c:266->vlsiModel.c:38]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.35>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%i_i = phi i6 [ 0, %1 ], [ %i, %4 ]" [vlsiModel.c:266->vlsiModel.c:38]   --->   Operation 32 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%i_i_cast1 = sext i6 %i_i to i7" [vlsiModel.c:266->vlsiModel.c:38]   --->   Operation 33 'sext' 'i_i_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%i_i_cast = zext i7 %i_i_cast1 to i8" [vlsiModel.c:266->vlsiModel.c:38]   --->   Operation 34 'zext' 'i_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.22ns)   --->   "%tmp_i = icmp ult i6 %i_i, -28" [vlsiModel.c:266->vlsiModel.c:38]   --->   Operation 35 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.preheader.i.preheader, label %k2c_bias_add.exit" [vlsiModel.c:266->vlsiModel.c:38]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.35ns)   --->   "br label %.preheader.i" [vlsiModel.c:268->vlsiModel.c:38]   --->   Operation 38 'br' <Predicate = (tmp_i)> <Delay = 1.35>
ST_3 : Operation 39 [2/2] (1.35ns)   --->   "call fastcc void @k2c_relu_func([80000 x float]* %output_array, i64 100)" [vlsiModel.c:40]   --->   Operation 39 'call' <Predicate = (!tmp_i)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.43>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%j_i = phi i7 [ %j, %3 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 40 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%j_i_cast1 = zext i7 %j_i to i64" [vlsiModel.c:268->vlsiModel.c:38]   --->   Operation 41 'zext' 'j_i_cast1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%j_i_cast = zext i7 %j_i to i8" [vlsiModel.c:268->vlsiModel.c:38]   --->   Operation 42 'zext' 'j_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.23ns)   --->   "%exitcond_i = icmp eq i7 %j_i, -28" [vlsiModel.c:268->vlsiModel.c:38]   --->   Operation 43 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 44 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.66ns)   --->   "%j = add i7 %j_i, 1" [vlsiModel.c:268->vlsiModel.c:38]   --->   Operation 45 'add' 'j' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %4, label %3" [vlsiModel.c:268->vlsiModel.c:38]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%bias_array_addr = getelementptr [80000 x float]* %bias_array, i64 0, i64 %j_i_cast1" [vlsiModel.c:270->vlsiModel.c:38]   --->   Operation 47 'getelementptr' 'bias_array_addr' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (2.77ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [vlsiModel.c:270->vlsiModel.c:38]   --->   Operation 48 'load' 'bias_array_load' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_4 : Operation 49 [1/1] (1.66ns)   --->   "%tmp_i_42 = add i8 %j_i_cast, %i_i_cast" [vlsiModel.c:270->vlsiModel.c:38]   --->   Operation 49 'add' 'tmp_i_42' <Predicate = (!exitcond_i)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i8 %tmp_i_42 to i64" [vlsiModel.c:270->vlsiModel.c:38]   --->   Operation 50 'zext' 'tmp_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%output_array_addr = getelementptr [80000 x float]* %output_array, i64 0, i64 %tmp_i_cast" [vlsiModel.c:270->vlsiModel.c:38]   --->   Operation 51 'getelementptr' 'output_array_addr' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (2.77ns)   --->   "%output_array_load = load float* %output_array_addr, align 4" [vlsiModel.c:270->vlsiModel.c:38]   --->   Operation 52 'load' 'output_array_load' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_4 : Operation 53 [1/1] (1.60ns)   --->   "%i = add i6 %i_i, -28" [vlsiModel.c:266->vlsiModel.c:38]   --->   Operation 53 'add' 'i' <Predicate = (exitcond_i)> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br label %2" [vlsiModel.c:266->vlsiModel.c:38]   --->   Operation 54 'br' <Predicate = (exitcond_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 55 [1/2] (2.77ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [vlsiModel.c:270->vlsiModel.c:38]   --->   Operation 55 'load' 'bias_array_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 56 [1/2] (2.77ns)   --->   "%output_array_load = load float* %output_array_addr, align 4" [vlsiModel.c:270->vlsiModel.c:38]   --->   Operation 56 'load' 'output_array_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 6 <SV = 5> <Delay = 6.51>
ST_6 : Operation 57 [5/5] (6.51ns)   --->   "%tmp_26_i = fadd float %output_array_load, %bias_array_load" [vlsiModel.c:270->vlsiModel.c:38]   --->   Operation 57 'fadd' 'tmp_26_i' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.51>
ST_7 : Operation 58 [4/5] (6.51ns)   --->   "%tmp_26_i = fadd float %output_array_load, %bias_array_load" [vlsiModel.c:270->vlsiModel.c:38]   --->   Operation 58 'fadd' 'tmp_26_i' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.51>
ST_8 : Operation 59 [3/5] (6.51ns)   --->   "%tmp_26_i = fadd float %output_array_load, %bias_array_load" [vlsiModel.c:270->vlsiModel.c:38]   --->   Operation 59 'fadd' 'tmp_26_i' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.51>
ST_9 : Operation 60 [2/5] (6.51ns)   --->   "%tmp_26_i = fadd float %output_array_load, %bias_array_load" [vlsiModel.c:270->vlsiModel.c:38]   --->   Operation 60 'fadd' 'tmp_26_i' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.51>
ST_10 : Operation 61 [1/5] (6.51ns)   --->   "%tmp_26_i = fadd float %output_array_load, %bias_array_load" [vlsiModel.c:270->vlsiModel.c:38]   --->   Operation 61 'fadd' 'tmp_26_i' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.77>
ST_11 : Operation 62 [1/1] (2.77ns)   --->   "store float %tmp_26_i, float* %output_array_addr, align 4" [vlsiModel.c:270->vlsiModel.c:38]   --->   Operation 62 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "br label %.preheader.i" [vlsiModel.c:268->vlsiModel.c:38]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 3> <Delay = 0.00>
ST_12 : Operation 64 [1/2] (0.00ns)   --->   "call fastcc void @k2c_relu_func([80000 x float]* %output_array, i64 100)" [vlsiModel.c:40]   --->   Operation 64 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 1> <Delay = 2.58>
ST_13 : Operation 66 [1/2] (1.75ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [vlsiModel.c:14]   --->   Operation 66 'load' 'outrows' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_13 : Operation 67 [1/1] (0.83ns)   --->   "%outrows1 = select i1 %icmp, i64 %outrows, i64 1" [vlsiModel.c:12]   --->   Operation 67 'select' 'outrows1' <Predicate = true> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 68 [1/2] (1.75ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [vlsiModel.c:20]   --->   Operation 68 'load' 'outcols' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%kernel_shape_addr_1 = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 0" [vlsiModel.c:21]   --->   Operation 69 'getelementptr' 'kernel_shape_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 70 [2/2] (1.75ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [vlsiModel.c:21]   --->   Operation 70 'load' 'innerdim' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 14 <SV = 2> <Delay = 8.60>
ST_14 : Operation 71 [1/2] (1.75ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [vlsiModel.c:21]   --->   Operation 71 'load' 'innerdim' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_14 : Operation 72 [2/2] (8.60ns)   --->   "%outsize = mul i64 %outcols, %outrows1" [vlsiModel.c:22]   --->   Operation 72 'mul' 'outsize' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 73 [2/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul([80000 x float]* %output_array, [80000 x float]* %input_array, [80000 x float]* %kernel_array, [80000 x float]* %bias_array, i64 %outrows1, i64 %outcols, i64 %innerdim)" [vlsiModel.c:23]   --->   Operation 73 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 3> <Delay = 8.60>
ST_15 : Operation 74 [1/2] (8.60ns)   --->   "%outsize = mul i64 %outcols, %outrows1" [vlsiModel.c:22]   --->   Operation 74 'mul' 'outsize' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 75 [1/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul([80000 x float]* %output_array, [80000 x float]* %input_array, [80000 x float]* %kernel_array, [80000 x float]* %bias_array, i64 %outrows1, i64 %outcols, i64 %innerdim)" [vlsiModel.c:23]   --->   Operation 75 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 4> <Delay = 1.35>
ST_16 : Operation 76 [2/2] (1.35ns)   --->   "call fastcc void @k2c_relu_func([80000 x float]* %output_array, i64 %outsize)" [vlsiModel.c:26]   --->   Operation 76 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 5> <Delay = 0.00>
ST_17 : Operation 77 [1/2] (0.00ns)   --->   "call fastcc void @k2c_relu_func([80000 x float]* %output_array, i64 %outsize)" [vlsiModel.c:26]   --->   Operation 77 'call' <Predicate = (tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 78 [1/1] (0.00ns)   --->   "br label %5" [vlsiModel.c:29]   --->   Operation 78 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_17 : Operation 79 [1/1] (0.00ns)   --->   "ret void" [vlsiModel.c:44]   --->   Operation 79 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_ndim_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_fwork]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_numel_read_4  (read             ) [ 001000000000000000]
input_ndim_read_4   (read             ) [ 001000000000000000]
tmp                 (icmp             ) [ 011111111111111111]
StgValue_21         (br               ) [ 000000000000000000]
tmp_7               (add              ) [ 001000000000000000]
tmp_76              (partselect       ) [ 000000000000000000]
icmp                (icmp             ) [ 000000000000010000]
input_shape_addr    (getelementptr    ) [ 000000000000010000]
kernel_shape_addr   (getelementptr    ) [ 000000000000010000]
StgValue_30         (call             ) [ 000000000000000000]
StgValue_31         (br               ) [ 001111111111000000]
i_i                 (phi              ) [ 000111111111000000]
i_i_cast1           (sext             ) [ 000000000000000000]
i_i_cast            (zext             ) [ 000011111111000000]
tmp_i               (icmp             ) [ 000111111111000000]
empty               (speclooptripcount) [ 000000000000000000]
StgValue_37         (br               ) [ 000000000000000000]
StgValue_38         (br               ) [ 000111111111000000]
j_i                 (phi              ) [ 000010000000000000]
j_i_cast1           (zext             ) [ 000000000000000000]
j_i_cast            (zext             ) [ 000000000000000000]
exitcond_i          (icmp             ) [ 000111111111000000]
empty_41            (speclooptripcount) [ 000000000000000000]
j                   (add              ) [ 000111111111000000]
StgValue_46         (br               ) [ 000000000000000000]
bias_array_addr     (getelementptr    ) [ 000001000000000000]
tmp_i_42            (add              ) [ 000000000000000000]
tmp_i_cast          (zext             ) [ 000000000000000000]
output_array_addr   (getelementptr    ) [ 000001111111000000]
i                   (add              ) [ 001111111111000000]
StgValue_54         (br               ) [ 001111111111000000]
bias_array_load     (load             ) [ 000000111110000000]
output_array_load   (load             ) [ 000000111110000000]
tmp_26_i            (fadd             ) [ 000000000001000000]
StgValue_62         (store            ) [ 000000000000000000]
StgValue_63         (br               ) [ 000111111111000000]
StgValue_64         (call             ) [ 000000000000000000]
StgValue_65         (br               ) [ 000000000000000000]
outrows             (load             ) [ 000000000000000000]
outrows1            (select           ) [ 000000000000001100]
outcols             (load             ) [ 000000000000001100]
kernel_shape_addr_1 (getelementptr    ) [ 000000000000001000]
innerdim            (load             ) [ 000000000000000100]
outsize             (mul              ) [ 000000000000000011]
StgValue_75         (call             ) [ 000000000000000000]
StgValue_77         (call             ) [ 000000000000000000]
StgValue_78         (br               ) [ 000000000000000000]
StgValue_79         (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_array">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_array">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_ndim_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ndim_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_numel_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_numel_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_shape">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_array">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_shape">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="bias_array">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dense_fwork">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_fwork"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_dot.3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_relu_func"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_affine_matmul"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="input_numel_read_4_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="64" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_numel_read_4/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="input_ndim_read_4_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ndim_read_4/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="input_shape_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_shape_addr/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="3" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outrows/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="kernel_shape_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_shape_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outcols/1 innerdim/13 "/>
</bind>
</comp>

<comp id="96" class="1004" name="bias_array_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="7" slack="0"/>
<pin id="100" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_array_addr/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="17" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_array_load/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="output_array_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="8" slack="0"/>
<pin id="113" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_array_addr/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="17" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="1"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_array_load/4 StgValue_62/11 "/>
</bind>
</comp>

<comp id="122" class="1004" name="kernel_shape_addr_1_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_shape_addr_1/13 "/>
</bind>
</comp>

<comp id="131" class="1005" name="i_i_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="6" slack="1"/>
<pin id="133" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="i_i_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="6" slack="1"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/3 "/>
</bind>
</comp>

<comp id="143" class="1005" name="j_i_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="7" slack="1"/>
<pin id="145" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="j_i_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="7" slack="0"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="1" slack="1"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_k2c_dot_3_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="32" slack="0"/>
<pin id="158" dir="0" index="3" bw="64" slack="0"/>
<pin id="159" dir="0" index="4" bw="64" slack="0"/>
<pin id="160" dir="0" index="5" bw="64" slack="0"/>
<pin id="161" dir="0" index="6" bw="32" slack="0"/>
<pin id="162" dir="0" index="7" bw="64" slack="0"/>
<pin id="163" dir="0" index="8" bw="64" slack="0"/>
<pin id="164" dir="0" index="9" bw="32" slack="0"/>
<pin id="165" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_23/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_k2c_affine_matmul_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="0" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="32" slack="0"/>
<pin id="179" dir="0" index="3" bw="32" slack="0"/>
<pin id="180" dir="0" index="4" bw="32" slack="0"/>
<pin id="181" dir="0" index="5" bw="64" slack="1"/>
<pin id="182" dir="0" index="6" bw="64" slack="1"/>
<pin id="183" dir="0" index="7" bw="64" slack="0"/>
<pin id="184" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_73/14 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_k2c_relu_func_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="0" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="0" index="2" bw="64" slack="0"/>
<pin id="195" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_39/3 StgValue_76/16 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="0" index="1" bw="32" slack="1"/>
<pin id="202" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_26_i/6 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="0"/>
<pin id="205" dir="0" index="1" bw="64" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_7_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_76_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="63" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="0" index="3" bw="7" slack="0"/>
<pin id="221" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_76/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="63" slack="0"/>
<pin id="228" dir="0" index="1" bw="63" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="i_i_cast1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="0"/>
<pin id="234" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_i_cast1/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="i_i_cast_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="0"/>
<pin id="238" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_i_cast/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_i_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="6" slack="0"/>
<pin id="242" dir="0" index="1" bw="6" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="j_i_cast1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="7" slack="0"/>
<pin id="248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_i_cast1/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="j_i_cast_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_i_cast/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="exitcond_i_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="0"/>
<pin id="257" dir="0" index="1" bw="7" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="j_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="7" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_i_42_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="7" slack="0"/>
<pin id="269" dir="0" index="1" bw="7" slack="1"/>
<pin id="270" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i_42/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_i_cast_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="i_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="1"/>
<pin id="279" dir="0" index="1" bw="6" slack="0"/>
<pin id="280" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="outrows1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="0" index="1" bw="64" slack="0"/>
<pin id="286" dir="0" index="2" bw="64" slack="0"/>
<pin id="287" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outrows1/13 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="1"/>
<pin id="292" dir="0" index="1" bw="64" slack="1"/>
<pin id="293" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="outsize/14 "/>
</bind>
</comp>

<comp id="294" class="1005" name="input_numel_read_4_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="1"/>
<pin id="296" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_numel_read_4 "/>
</bind>
</comp>

<comp id="299" class="1005" name="input_ndim_read_4_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="1"/>
<pin id="301" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ndim_read_4 "/>
</bind>
</comp>

<comp id="304" class="1005" name="tmp_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="5"/>
<pin id="306" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="308" class="1005" name="tmp_7_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="1"/>
<pin id="310" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="313" class="1005" name="icmp_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="1"/>
<pin id="315" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="318" class="1005" name="input_shape_addr_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="3" slack="1"/>
<pin id="320" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_shape_addr "/>
</bind>
</comp>

<comp id="323" class="1005" name="kernel_shape_addr_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="3" slack="1"/>
<pin id="325" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kernel_shape_addr "/>
</bind>
</comp>

<comp id="328" class="1005" name="i_i_cast_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="1"/>
<pin id="330" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_i_cast "/>
</bind>
</comp>

<comp id="339" class="1005" name="j_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="7" slack="0"/>
<pin id="341" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="344" class="1005" name="bias_array_addr_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="17" slack="1"/>
<pin id="346" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="bias_array_addr "/>
</bind>
</comp>

<comp id="349" class="1005" name="output_array_addr_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="17" slack="1"/>
<pin id="351" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="output_array_addr "/>
</bind>
</comp>

<comp id="354" class="1005" name="i_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="6" slack="1"/>
<pin id="356" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="359" class="1005" name="bias_array_load_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_array_load "/>
</bind>
</comp>

<comp id="364" class="1005" name="output_array_load_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_array_load "/>
</bind>
</comp>

<comp id="369" class="1005" name="tmp_26_i_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26_i "/>
</bind>
</comp>

<comp id="374" class="1005" name="outrows1_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="64" slack="1"/>
<pin id="376" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outrows1 "/>
</bind>
</comp>

<comp id="380" class="1005" name="outcols_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="1"/>
<pin id="382" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outcols "/>
</bind>
</comp>

<comp id="386" class="1005" name="kernel_shape_addr_1_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="3" slack="1"/>
<pin id="388" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kernel_shape_addr_1 "/>
</bind>
</comp>

<comp id="391" class="1005" name="innerdim_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="64" slack="1"/>
<pin id="393" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="innerdim "/>
</bind>
</comp>

<comp id="396" class="1005" name="outsize_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="1"/>
<pin id="398" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outsize "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="34" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="34" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="81"><net_src comp="68" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="34" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="36" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="82" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="130"><net_src comp="122" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="135" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="146"><net_src comp="48" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="168"><net_src comp="2" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="169"><net_src comp="62" pin="2"/><net_sink comp="154" pin=3"/></net>

<net id="170"><net_src comp="56" pin="2"/><net_sink comp="154" pin=4"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="154" pin=5"/></net>

<net id="172"><net_src comp="10" pin="0"/><net_sink comp="154" pin=6"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="154" pin=7"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="154" pin=9"/></net>

<net id="185"><net_src comp="54" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="0" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="188"><net_src comp="10" pin="0"/><net_sink comp="175" pin=3"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="175" pin=4"/></net>

<net id="190"><net_src comp="90" pin="3"/><net_sink comp="175" pin=7"/></net>

<net id="196"><net_src comp="44" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="46" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="207"><net_src comp="62" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="20" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="62" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="215"><net_src comp="209" pin="2"/><net_sink comp="154" pin=8"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="62" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="28" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="30" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="230"><net_src comp="216" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="135" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="135" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="40" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="147" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="254"><net_src comp="147" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="147" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="50" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="147" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="52" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="251" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="267" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="281"><net_src comp="131" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="40" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="288"><net_src comp="76" pin="3"/><net_sink comp="283" pin=1"/></net>

<net id="289"><net_src comp="36" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="297"><net_src comp="56" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="154" pin=4"/></net>

<net id="302"><net_src comp="62" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="154" pin=3"/></net>

<net id="307"><net_src comp="203" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="209" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="154" pin=8"/></net>

<net id="316"><net_src comp="226" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="321"><net_src comp="68" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="326"><net_src comp="82" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="331"><net_src comp="236" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="342"><net_src comp="261" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="347"><net_src comp="96" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="352"><net_src comp="109" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="357"><net_src comp="277" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="362"><net_src comp="103" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="367"><net_src comp="116" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="372"><net_src comp="199" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="377"><net_src comp="283" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="175" pin=5"/></net>

<net id="383"><net_src comp="90" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="175" pin=6"/></net>

<net id="389"><net_src comp="122" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="394"><net_src comp="90" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="175" pin=7"/></net>

<net id="399"><net_src comp="290" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="191" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_array | {1 2 3 11 12 14 15 16 17 }
	Port: input_array | {}
	Port: input_shape | {}
	Port: kernel_array | {}
	Port: kernel_shape | {}
	Port: bias_array | {}
	Port: dense_fwork | {1 2 }
 - Input state : 
	Port: k2c_dense : output_array | {1 2 3 4 5 12 14 15 16 17 }
	Port: k2c_dense : input_array | {1 2 14 15 }
	Port: k2c_dense : input_ndim_read | {1 }
	Port: k2c_dense : input_numel_read | {1 }
	Port: k2c_dense : input_shape | {1 2 13 }
	Port: k2c_dense : kernel_array | {1 2 14 15 }
	Port: k2c_dense : kernel_shape | {1 2 13 14 }
	Port: k2c_dense : bias_array | {4 5 14 15 }
	Port: k2c_dense : dense_fwork | {1 2 }
  - Chain level:
	State 1
		StgValue_21 : 1
		StgValue_23 : 1
		icmp : 1
		outrows : 1
		outcols : 1
	State 2
	State 3
		i_i_cast1 : 1
		i_i_cast : 2
		tmp_i : 1
		StgValue_37 : 2
	State 4
		j_i_cast1 : 1
		j_i_cast : 1
		exitcond_i : 1
		j : 1
		StgValue_46 : 2
		bias_array_addr : 2
		bias_array_load : 3
		tmp_i_42 : 2
		tmp_i_cast : 3
		output_array_addr : 4
		output_array_load : 5
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		outrows1 : 1
		innerdim : 1
	State 14
		StgValue_73 : 1
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |      grp_k2c_dot_3_fu_154     |    0    |    40   | 42.7385 |  10283  |   5406  |
|   call   |  grp_k2c_affine_matmul_fu_175 |    0    |    24   |   13.5  |   1718  |   1020  |
|          |    grp_k2c_relu_func_fu_191   |    0    |    0    |   1.35  |   278   |   209   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|    mul   |           grp_fu_290          |    0    |    16   |    0    |   361   |   195   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   fadd   |           grp_fu_199          |    0    |    2    |    0    |   205   |   203   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_7_fu_209         |    0    |    0    |    0    |    0    |    71   |
|    add   |            j_fu_261           |    0    |    0    |    0    |    0    |    15   |
|          |        tmp_i_42_fu_267        |    0    |    0    |    0    |    0    |    15   |
|          |            i_fu_277           |    0    |    0    |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |           tmp_fu_203          |    0    |    0    |    0    |    0    |    29   |
|   icmp   |          icmp_fu_226          |    0    |    0    |    0    |    0    |    29   |
|          |          tmp_i_fu_240         |    0    |    0    |    0    |    0    |    11   |
|          |       exitcond_i_fu_255       |    0    |    0    |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|  select  |        outrows1_fu_283        |    0    |    0    |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   read   | input_numel_read_4_read_fu_56 |    0    |    0    |    0    |    0    |    0    |
|          |  input_ndim_read_4_read_fu_62 |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|partselect|         tmp_76_fu_216         |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   sext   |        i_i_cast1_fu_232       |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |        i_i_cast_fu_236        |    0    |    0    |    0    |    0    |    0    |
|   zext   |        j_i_cast1_fu_246       |    0    |    0    |    0    |    0    |    0    |
|          |        j_i_cast_fu_251        |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_i_cast_fu_272       |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   Total  |                               |    0    |    82   | 57.5885 |  12845  |   7293  |
|----------|-------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  bias_array_addr_reg_344  |   17   |
|  bias_array_load_reg_359  |   32   |
|      i_i_cast_reg_328     |    8   |
|        i_i_reg_131        |    6   |
|         i_reg_354         |    6   |
|        icmp_reg_313       |    1   |
|      innerdim_reg_391     |   64   |
| input_ndim_read_4_reg_299 |   64   |
| input_numel_read_4_reg_294|   64   |
|  input_shape_addr_reg_318 |    3   |
|        j_i_reg_143        |    7   |
|         j_reg_339         |    7   |
|kernel_shape_addr_1_reg_386|    3   |
| kernel_shape_addr_reg_323 |    3   |
|      outcols_reg_380      |   64   |
| output_array_addr_reg_349 |   17   |
| output_array_load_reg_364 |   32   |
|      outrows1_reg_374     |   64   |
|      outsize_reg_396      |   64   |
|      tmp_26_i_reg_369     |   32   |
|       tmp_7_reg_308       |   64   |
|        tmp_reg_304        |    1   |
+---------------------------+--------+
|           Total           |   623  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_76       |  p0  |   2  |   3  |    6   ||    9    |
|       grp_access_fu_90       |  p0  |   4  |   3  |   12   ||    21   |
|       grp_access_fu_103      |  p0  |   2  |  17  |   34   ||    9    |
|       grp_access_fu_116      |  p0  |   2  |  17  |   34   ||    9    |
|          i_i_reg_131         |  p0  |   2  |   6  |   12   ||    9    |
|     grp_k2c_dot_3_fu_154     |  p3  |   2  |  64  |   128  ||    9    |
|     grp_k2c_dot_3_fu_154     |  p4  |   2  |  64  |   128  ||    9    |
|     grp_k2c_dot_3_fu_154     |  p8  |   2  |  64  |   128  ||    9    |
| grp_k2c_affine_matmul_fu_175 |  p7  |   2  |  64  |   128  ||    9    |
|   grp_k2c_relu_func_fu_191   |  p2  |   2  |  64  |   128  ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   738  || 13.7035 ||   102   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   82   |   57   |  12845 |  7293  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |   13   |    -   |   102  |
|  Register |    -   |    -   |    -   |   623  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   82   |   71   |  13468 |  7395  |
+-----------+--------+--------+--------+--------+--------+
