#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 11 10:05:49 2023
# Process ID: 7196
# Current directory: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3888 C:\cygwin\home\alexandre\plasma\vhdl\plasma_hw\plasma_hw.xpr
# Log file: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/vivado.log
# Journal file: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/simulation_odri.wcfg
source tbench.tcl
set_property used_in_synthesis false [get_files  C:/cygwin/home/alexandre/plasma/vhdl/ram.vhd]
update_compile_order -fileset sources_1
add_files -norecurse C:/cygwin/home/alexandre/plasma/vhdl/ram_image.vhd
update_compile_order -fileset sources_1
set_property used_in_simulation false [get_files  C:/cygwin/home/alexandre/plasma/vhdl/ram_image.vhd]
file mkdir C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.srcs/sources_1/new
close [ open C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.srcs/sources_1/new/plasma_basys3.vhd w ]
add_files C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.srcs/sources_1/new/plasma_basys3.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top plasma_basys3 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
close [ open C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.srcs/sources_1/new/clk_div.vhd w ]
add_files C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.srcs/sources_1/new/clk_div.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/cygwin/home/alexandre/plasma/vhdl/Basys3_Master.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
disconnect_hw_server localhost:3121
disconnect_hw_server localhost:3121
disconnect_hw_server localhost:3121
disconnect_hw_server localhost:3121
disconnect_hw_server localhost:3121
disconnect_hw_server localhost:3121
disconnect_hw_server localhost:3121
disconnect_hw_server localhost:3121
disconnect_hw_server localhost:3121
disconnect_hw_server localhost:3121
disconnect_hw_server localhost:3121
close_sim
