--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml lab1_proj1.twx lab1_proj1.ncd -o lab1_proj1.twr
lab1_proj1.pcf

Design file:              lab1_proj1.ncd
Physical constraint file: lab1_proj1.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
a<0>        |    2.011(R)|   -0.393(R)|clk_BUFGP         |   0.000|
a<1>        |    2.049(R)|   -0.425(R)|clk_BUFGP         |   0.000|
a<2>        |    2.305(R)|   -0.628(R)|clk_BUFGP         |   0.000|
a<3>        |    1.978(R)|   -0.373(R)|clk_BUFGP         |   0.000|
b<0>        |    2.081(R)|   -0.448(R)|clk_BUFGP         |   0.000|
b<1>        |    2.060(R)|   -0.434(R)|clk_BUFGP         |   0.000|
b<2>        |    2.136(R)|   -0.493(R)|clk_BUFGP         |   0.000|
b<3>        |    2.243(R)|   -0.585(R)|clk_BUFGP         |   0.000|
c<0>        |    1.737(R)|   -0.173(R)|clk_BUFGP         |   0.000|
c<1>        |    1.767(R)|   -0.199(R)|clk_BUFGP         |   0.000|
c<2>        |    2.210(R)|   -0.552(R)|clk_BUFGP         |   0.000|
c<3>        |    1.899(R)|   -0.309(R)|clk_BUFGP         |   0.000|
d<0>        |    1.969(R)|   -0.359(R)|clk_BUFGP         |   0.000|
d<1>        |    2.334(R)|   -0.653(R)|clk_BUFGP         |   0.000|
d<2>        |    2.094(R)|   -0.459(R)|clk_BUFGP         |   0.000|
d<3>        |    2.131(R)|   -0.495(R)|clk_BUFGP         |   0.000|
sel<0>      |    3.407(R)|   -0.675(R)|clk_BUFGP         |   0.000|
sel<1>      |    2.695(R)|   -0.470(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
y<0>        |    5.628(R)|clk_BUFGP         |   0.000|
y<1>        |    5.623(R)|clk_BUFGP         |   0.000|
y<2>        |    5.630(R)|clk_BUFGP         |   0.000|
y<3>        |    5.611(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
a<0>           |x<0>           |    6.403|
a<1>           |x<1>           |    6.388|
a<2>           |x<2>           |    6.190|
a<3>           |x<3>           |    6.508|
b<0>           |x<0>           |    6.473|
b<1>           |x<1>           |    6.399|
b<2>           |x<2>           |    6.021|
b<3>           |x<3>           |    6.773|
c<0>           |x<0>           |    6.129|
c<1>           |x<1>           |    6.106|
c<2>           |x<2>           |    6.095|
c<3>           |x<3>           |    6.429|
d<0>           |x<0>           |    6.361|
d<1>           |x<1>           |    6.673|
d<2>           |x<2>           |    5.979|
d<3>           |x<3>           |    6.661|
sel<0>         |x<0>           |    7.081|
sel<0>         |x<1>           |    6.755|
sel<0>         |x<2>           |    6.861|
sel<0>         |x<3>           |    7.937|
sel<1>         |x<0>           |    6.941|
sel<1>         |x<1>           |    6.445|
sel<1>         |x<2>           |    6.580|
sel<1>         |x<3>           |    7.008|
---------------+---------------+---------+


Analysis completed Wed Mar 20 19:40:31 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4509 MB



