D:/OneDrive/Repositories/turma2022-1_vhdl/codes/a05_while_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/OneDrive/Repositories/turma2022-1_vhdl/codes/a05_while_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Compiling entity a05_while_tb
-- Compiling architecture sim of a05_while_tb

} {} {}} D:/OneDrive/Repositories/turma2022-1_vhdl/codes/a08_if_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/OneDrive/Repositories/turma2022-1_vhdl/codes/a08_if_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Compiling entity a08_if_tb
-- Compiling architecture sim of a08_if_tb

} {} {}} D:/OneDrive/Repositories/turma2022-1_vhdl/codes/a07_wait_until_on_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/OneDrive/Repositories/turma2022-1_vhdl/codes/a07_wait_until_on_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Compiling entity a08_if_tb
-- Compiling architecture sim of a08_if_tb

} {} {}} D:/OneDrive/Repositories/turma2022-1_vhdl/codes/a04_for_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/OneDrive/Repositories/turma2022-1_vhdl/codes/a04_for_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Compiling entity a04_for_tb
-- Compiling architecture sim of a04_for_tb

} {} {}} D:/OneDrive/Repositories/turma2022-1_vhdl/codes/a10_std_logic_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/OneDrive/Repositories/turma2022-1_vhdl/codes/a10_std_logic_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity a10_std_logic_tb
-- Compiling architecture sim of a10_std_logic_tb

} {} {}} D:/OneDrive/Repositories/turma2022-1_vhdl/codes/a03_loop_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/OneDrive/Repositories/turma2022-1_vhdl/codes/a03_loop_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Compiling entity a03_loop_tb
-- Compiling architecture sim of a03_loop_tb

} {} {}} D:/OneDrive/Repositories/turma2022-1_vhdl/codes/a02_wait_for_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/OneDrive/Repositories/turma2022-1_vhdl/codes/a02_wait_for_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Compiling entity a02_wait_for_tb
-- Compiling architecture sim of a02_wait_for_tb

} {} {}} D:/OneDrive/Repositories/turma2022-1_vhdl/codes/a01_hello_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/OneDrive/Repositories/turma2022-1_vhdl/codes/a01_hello_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Compiling entity a01_hello_tb
-- Compiling architecture sim of a01_hello_tb

} {} {}} D:/OneDrive/Repositories/turma2022-1_vhdl/codes/a06_signal_variable_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/OneDrive/Repositories/turma2022-1_vhdl/codes/a06_signal_variable_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Compiling entity a06_signal_variable_tb
-- Compiling architecture sim of a06_signal_variable_tb

} {} {}}
