#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 8;
:vpi_module "D:\Download\iverilog\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Download\iverilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Download\iverilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Download\iverilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Download\iverilog\iverilog\lib\ivl\va_math.vpi";
S_000001d567e03ce0 .scope module, "test" "test" 2 4;
 .timescale -8 -8;
v000001d5682a2530_0 .var "clock", 0 0;
v000001d5682a2350_0 .var "reset", 0 0;
S_000001d567e03e70 .scope module, "MIPS" "mips" 2 16, 3 4 0, S_000001d567e03ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
v000001d5682a0ca0_0 .net "ALUOp", 1 0, v000001d567e146d0_0;  1 drivers
v000001d5682a07a0_0 .net "ALUSrc", 0 0, v000001d567e13e10_0;  1 drivers
v000001d5682a0520_0 .net "Branch", 0 0, v000001d567e13eb0_0;  1 drivers
v000001d5682a0160_0 .net "Ext_op", 0 0, v000001d567e149f0_0;  1 drivers
v000001d5682a0480_0 .net "Jump", 0 0, v000001d567e13690_0;  1 drivers
v000001d5682a0660_0 .net "MemWrite", 0 0, v000001d567e13b90_0;  1 drivers
v000001d5682a05c0_0 .net "MemtoReg", 0 0, v000001d567e148b0_0;  1 drivers
v000001d5682a0840_0 .net "RegDst", 0 0, v000001d567e14c70_0;  1 drivers
v000001d5682a0980_0 .net "RegWrite", 0 0, v000001d567e137d0_0;  1 drivers
v000001d5682a1f90_0 .net "clock", 0 0, v000001d5682a2530_0;  1 drivers
v000001d5682a1630_0 .net "instruction", 31 0, L_000001d567e06120;  1 drivers
v000001d5682a27b0_0 .net "reset", 0 0, v000001d5682a2350_0;  1 drivers
L_000001d5682a2a30 .part L_000001d567e06120, 26, 6;
L_000001d5682a2ad0 .part L_000001d567e06120, 0, 6;
S_000001d567de10c0 .scope module, "Controller" "controller" 3 36, 4 1 0, S_000001d567e03e70;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 1 "RegDst";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "MemtoReg";
    .port_info 5 /OUTPUT 2 "ALUOp";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 1 "Ext_op";
P_000001d567de1250 .param/l "ADDI" 0 4 24, C4<001000>;
P_000001d567de1288 .param/l "ADDIU" 0 4 25, C4<001001>;
P_000001d567de12c0 .param/l "BEQ" 0 4 26, C4<000100>;
P_000001d567de12f8 .param/l "F" 0 4 21, C4<0>;
P_000001d567de1330 .param/l "J" 0 4 27, C4<000010>;
P_000001d567de1368 .param/l "LUI" 0 4 30, C4<001111>;
P_000001d567de13a0 .param/l "LW" 0 4 28, C4<100011>;
P_000001d567de13d8 .param/l "SW" 0 4 29, C4<101011>;
P_000001d567de1410 .param/l "T" 0 4 20, C4<1>;
v000001d567e146d0_0 .var "ALUOp", 1 0;
v000001d567e13e10_0 .var "ALUSrc", 0 0;
v000001d567e13eb0_0 .var "Branch", 0 0;
v000001d567e149f0_0 .var "Ext_op", 0 0;
v000001d567e13690_0 .var "Jump", 0 0;
v000001d567e13b90_0 .var "MemWrite", 0 0;
v000001d567e148b0_0 .var "MemtoReg", 0 0;
v000001d567e14c70_0 .var "RegDst", 0 0;
v000001d567e137d0_0 .var "RegWrite", 0 0;
v000001d567e14450_0 .net "funct", 5 0, L_000001d5682a2ad0;  1 drivers
v000001d567e14950_0 .net "opcode", 31 26, L_000001d5682a2a30;  1 drivers
E_000001d567e10120 .event anyedge, v000001d567e14950_0;
S_000001d567ddf840 .scope module, "DataPath" "data_path" 3 21, 5 11 0, S_000001d567e03e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegDst";
    .port_info 1 /INPUT 1 "Branch";
    .port_info 2 /INPUT 1 "MemtoReg";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /INPUT 1 "MemWrite";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 1 "RegWrite";
    .port_info 7 /INPUT 1 "Jump";
    .port_info 8 /INPUT 1 "Ext_op";
    .port_info 9 /INPUT 1 "clock";
    .port_info 10 /INPUT 1 "reset";
    .port_info 11 /OUTPUT 32 "instruction";
v000001d5682a08e0_0 .net "ALUOp", 1 0, v000001d567e146d0_0;  alias, 1 drivers
v000001d5682a03e0_0 .net "ALUSrc", 0 0, v000001d567e13e10_0;  alias, 1 drivers
v000001d56829fa80_0 .net "Branch", 0 0, v000001d567e13eb0_0;  alias, 1 drivers
v000001d56829f1c0_0 .net "Ext_op", 0 0, v000001d567e149f0_0;  alias, 1 drivers
v000001d56829f760_0 .net "Jump", 0 0, v000001d567e13690_0;  alias, 1 drivers
v000001d5682a0ac0_0 .net "MemWrite", 0 0, v000001d567e13b90_0;  alias, 1 drivers
v000001d56829f580_0 .net "MemtoReg", 0 0, v000001d567e148b0_0;  alias, 1 drivers
v000001d5682a0de0_0 .net "NPC", 31 0, v000001d568293ee0_0;  1 drivers
v000001d56829f300_0 .net "PC", 31 0, v000001d568293300_0;  1 drivers
v000001d56829f6c0_0 .net "RegDst", 0 0, v000001d567e14c70_0;  alias, 1 drivers
v000001d5682a0340_0 .net "RegWrite", 0 0, v000001d567e137d0_0;  alias, 1 drivers
v000001d56829f800_0 .net "alu_ctrl_out", 3 0, v000001d567e13370_0;  1 drivers
v000001d56829f8a0_0 .net "alu_out", 31 0, v000001d567e14bd0_0;  1 drivers
v000001d56829f9e0_0 .net "clock", 0 0, v000001d5682a2530_0;  alias, 1 drivers
v000001d5682a0f20_0 .net "dm_out", 31 0, L_000001d567e06580;  1 drivers
v000001d56829fb20_0 .net "ext_out", 31 0, v000001d5682939e0_0;  1 drivers
v000001d56829fbc0_0 .net "instruction", 31 0, L_000001d567e06120;  alias, 1 drivers
o000001d567e32bd8 .functor BUFZ 1, C4<z>; HiZ drive
v000001d56829fc60_0 .net "jump", 0 0, o000001d567e32bd8;  0 drivers
v000001d56829fda0_0 .net "mux1_out", 4 0, v000001d567e14270_0;  1 drivers
v000001d5682a0c00_0 .net "mux2_out", 31 0, v000001d567e134b0_0;  1 drivers
v000001d56829fe40_0 .net "mux3_out", 31 0, v000001d568293c60_0;  1 drivers
v000001d5682a0700_0 .net "regfile_out1", 31 0, L_000001d5682a2710;  1 drivers
v000001d5682a0b60_0 .net "regfile_out2", 31 0, L_000001d5682a1d10;  1 drivers
v000001d5682a0020_0 .net "reset", 0 0, v000001d5682a2350_0;  alias, 1 drivers
v000001d5682a00c0_0 .net "zero", 0 0, L_000001d5682a14f0;  1 drivers
L_000001d5682a25d0 .part L_000001d567e06120, 0, 26;
L_000001d5682a23f0 .part L_000001d567e06120, 16, 5;
L_000001d5682a2670 .part L_000001d567e06120, 11, 5;
L_000001d5682a1a90 .part L_000001d567e06120, 21, 5;
L_000001d5682a13b0 .part L_000001d567e06120, 16, 5;
L_000001d5682a28f0 .part L_000001d567e06120, 0, 16;
L_000001d5682a1450 .part L_000001d567e06120, 0, 6;
L_000001d5682a2df0 .part L_000001d567e06120, 6, 5;
S_000001d567ddfaa0 .scope module, "ALU" "alu" 5 110, 6 1 0, S_000001d567ddf840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op_num1";
    .port_info 1 /INPUT 32 "op_num2";
    .port_info 2 /INPUT 5 "shamt";
    .port_info 3 /INPUT 4 "alu_ctrl_out";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 32 "alu_out";
P_000001d567dd9ea0 .param/l "ADD" 0 6 9, C4<0010>;
P_000001d567dd9ed8 .param/l "AND" 0 6 11, C4<0000>;
P_000001d567dd9f10 .param/l "LUI" 0 6 15, C4<0101>;
P_000001d567dd9f48 .param/l "OR" 0 6 12, C4<0001>;
P_000001d567dd9f80 .param/l "SLL" 0 6 16, C4<1000>;
P_000001d567dd9fb8 .param/l "SLT" 0 6 13, C4<0111>;
P_000001d567dd9ff0 .param/l "SUB" 0 6 10, C4<0110>;
P_000001d567dda028 .param/l "XOR" 0 6 14, C4<0011>;
L_000001d5682a3380 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d567e130f0_0 .net/2u *"_ivl_0", 31 0, L_000001d5682a3380;  1 drivers
v000001d567e14b30_0 .net *"_ivl_2", 0 0, L_000001d5682a1590;  1 drivers
L_000001d5682a33c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001d567e144f0_0 .net/2s *"_ivl_4", 1 0, L_000001d5682a33c8;  1 drivers
L_000001d5682a3410 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d567e13c30_0 .net/2s *"_ivl_6", 1 0, L_000001d5682a3410;  1 drivers
v000001d567e139b0_0 .net *"_ivl_8", 1 0, L_000001d5682a2210;  1 drivers
v000001d567e13230_0 .net "alu_ctrl_out", 3 0, v000001d567e13370_0;  alias, 1 drivers
v000001d567e14bd0_0 .var "alu_out", 31 0;
v000001d567e14770_0 .net "op_num1", 31 0, L_000001d5682a2710;  alias, 1 drivers
v000001d567e132d0_0 .net "op_num2", 31 0, v000001d567e134b0_0;  alias, 1 drivers
v000001d567e14630_0 .net "shamt", 4 0, L_000001d5682a2df0;  1 drivers
v000001d567e14d10_0 .net "zero", 0 0, L_000001d5682a14f0;  alias, 1 drivers
E_000001d567e10220 .event anyedge, v000001d567e13230_0, v000001d567e14770_0, v000001d567e132d0_0, v000001d567e14630_0;
L_000001d5682a1590 .cmp/eq 32, v000001d567e14bd0_0, L_000001d5682a3380;
L_000001d5682a2210 .functor MUXZ 2, L_000001d5682a3410, L_000001d5682a33c8, L_000001d5682a1590, C4<>;
L_000001d5682a14f0 .part L_000001d5682a2210, 0, 1;
S_000001d567dda070 .scope module, "ALU_controller" "alu_ctrl" 5 96, 7 1 0, S_000001d567ddf840;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 4 "alu_ctrl_out";
P_000001d567dd9140 .param/l "ADD" 0 7 14, C4<100000>;
P_000001d567dd9178 .param/l "AND" 0 7 16, C4<100100>;
P_000001d567dd91b0 .param/l "BEQ" 0 7 9, C4<01>;
P_000001d567dd91e8 .param/l "LUI" 0 7 10, C4<11>;
P_000001d567dd9220 .param/l "LW" 0 7 7, C4<00>;
P_000001d567dd9258 .param/l "OR" 0 7 17, C4<100101>;
P_000001d567dd9290 .param/l "R_TYPE" 0 7 11, C4<10>;
P_000001d567dd92c8 .param/l "SLL" 0 7 20, C4<000000>;
P_000001d567dd9300 .param/l "SLT" 0 7 18, C4<101010>;
P_000001d567dd9338 .param/l "SUB" 0 7 15, C4<100010>;
P_000001d567dd9370 .param/l "SW" 0 7 8, C4<00>;
P_000001d567dd93a8 .param/l "XOR" 0 7 19, C4<100110>;
v000001d567e14e50_0 .net "ALUOp", 1 0, v000001d567e146d0_0;  alias, 1 drivers
v000001d567e13370_0 .var "alu_ctrl_out", 3 0;
v000001d567e13410_0 .net "funct", 5 0, L_000001d5682a1450;  1 drivers
E_000001d567e10860 .event anyedge, v000001d567e146d0_0, v000001d567e13410_0;
S_000001d567dd93f0 .scope module, "ID_EX_mux" "mux2" 5 103, 8 18 0, S_000001d567ddf840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "out2";
    .port_info 1 /INPUT 32 "Ext";
    .port_info 2 /INPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 32 "DstData";
v000001d567e13870_0 .net "ALUSrc", 0 0, v000001d567e13e10_0;  alias, 1 drivers
v000001d567e134b0_0 .var "DstData", 31 0;
v000001d567e13a50_0 .net "Ext", 31 0, v000001d5682939e0_0;  alias, 1 drivers
v000001d567e14090_0 .net "out2", 31 0, L_000001d5682a1d10;  alias, 1 drivers
E_000001d567e10be0 .event anyedge, v000001d567e13e10_0, v000001d567e13a50_0, v000001d567e14090_0;
S_000001d567dd77d0 .scope module, "IF_ID_mux" "mux1" 5 71, 8 2 0, S_000001d567ddf840;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rt";
    .port_info 1 /INPUT 5 "rd";
    .port_info 2 /INPUT 1 "RegDst";
    .port_info 3 /OUTPUT 5 "DstReg";
v000001d567e14270_0 .var "DstReg", 4 0;
v000001d567e14310_0 .net "RegDst", 0 0, v000001d567e14c70_0;  alias, 1 drivers
v000001d568293bc0_0 .net "rd", 4 0, L_000001d5682a2670;  1 drivers
v000001d5682924a0_0 .net "rt", 4 0, L_000001d5682a23f0;  1 drivers
E_000001d567e10da0 .event anyedge, v000001d567e14c70_0, v000001d568293bc0_0, v000001d5682924a0_0;
S_000001d567dd7960 .scope module, "MEM_WB_mux" "mux3" 5 129, 8 35 0, S_000001d567ddf840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dm_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "MemtoReg";
    .port_info 3 /OUTPUT 32 "WriteData";
v000001d568293b20_0 .net "MemtoReg", 0 0, v000001d567e148b0_0;  alias, 1 drivers
v000001d568293c60_0 .var "WriteData", 31 0;
v000001d5682925e0_0 .net "alu_out", 31 0, v000001d567e14bd0_0;  alias, 1 drivers
v000001d5682933a0_0 .net "dm_out", 31 0, L_000001d567e06580;  alias, 1 drivers
E_000001d567e10160 .event anyedge, v000001d567e148b0_0, v000001d5682933a0_0, v000001d567e14bd0_0;
S_000001d567dd7af0 .scope module, "data_memory" "dm_4k" 5 120, 9 1 0, S_000001d567ddf840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "out2";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /OUTPUT 32 "dm_out";
L_000001d567e06580 .functor BUFZ 32, L_000001d5682a2d50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d568292f40_0 .net "MemWrite", 0 0, v000001d567e13b90_0;  alias, 1 drivers
v000001d568292fe0_0 .net *"_ivl_0", 31 0, L_000001d5682a2d50;  1 drivers
v000001d568293a80_0 .net *"_ivl_3", 9 0, L_000001d5682a18b0;  1 drivers
v000001d5682938a0_0 .net *"_ivl_4", 11 0, L_000001d5682a2990;  1 drivers
L_000001d5682a3458 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d568292d60_0 .net *"_ivl_7", 1 0, L_000001d5682a3458;  1 drivers
v000001d568293940_0 .net "alu_out", 31 0, v000001d567e14bd0_0;  alias, 1 drivers
v000001d568292cc0_0 .net "clock", 0 0, v000001d5682a2530_0;  alias, 1 drivers
v000001d5682929a0 .array "dm", 0 1023, 31 0;
v000001d568293080_0 .net "dm_out", 31 0, L_000001d567e06580;  alias, 1 drivers
v000001d568293440_0 .net "out2", 31 0, L_000001d5682a1d10;  alias, 1 drivers
v000001d5682929a0_5 .array/port v000001d5682929a0, 5;
v000001d5682929a0_4 .array/port v000001d5682929a0, 4;
v000001d5682929a0_3 .array/port v000001d5682929a0, 3;
v000001d5682929a0_2 .array/port v000001d5682929a0, 2;
E_000001d567e101a0/0 .event anyedge, v000001d5682929a0_5, v000001d5682929a0_4, v000001d5682929a0_3, v000001d5682929a0_2;
v000001d5682929a0_1 .array/port v000001d5682929a0, 1;
v000001d5682929a0_0 .array/port v000001d5682929a0, 0;
E_000001d567e101a0/1 .event anyedge, v000001d5682929a0_1, v000001d5682929a0_0;
E_000001d567e101a0 .event/or E_000001d567e101a0/0, E_000001d567e101a0/1;
E_000001d567e108a0 .event posedge, v000001d568292cc0_0;
L_000001d5682a2d50 .array/port v000001d5682929a0, L_000001d5682a2990;
L_000001d5682a18b0 .part v000001d567e14bd0_0, 2, 10;
L_000001d5682a2990 .concat [ 10 2 0 0], L_000001d5682a18b0, L_000001d5682a3458;
S_000001d567dd6a70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 9 23, 9 23 0, S_000001d567dd7af0;
 .timescale 0 0;
v000001d568293e40_0 .var/i "i", 31 0;
S_000001d567dd6c00 .scope module, "extension_unit" "Ext" 5 90, 10 1 0, S_000001d567ddf840;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "input_num";
    .port_info 1 /INPUT 1 "Ext_op";
    .port_info 2 /OUTPUT 32 "output_num";
v000001d5682934e0_0 .net "Ext_op", 0 0, v000001d567e149f0_0;  alias, 1 drivers
v000001d5682922c0_0 .net "input_num", 15 0, L_000001d5682a28f0;  1 drivers
v000001d5682939e0_0 .var "output_num", 31 0;
E_000001d567e10aa0 .event anyedge, v000001d567e149f0_0, v000001d5682922c0_0;
S_000001d567dd6d90 .scope module, "instruction_memory" "im_4k" 5 65, 11 1 0, S_000001d567ddf840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "out_instr";
L_000001d567e06120 .functor BUFZ 32, L_000001d5682a1270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d568292680_0 .net *"_ivl_0", 31 0, L_000001d5682a1270;  1 drivers
v000001d568292540_0 .net *"_ivl_3", 9 0, L_000001d5682a2490;  1 drivers
v000001d568293580_0 .net *"_ivl_4", 11 0, L_000001d5682a2e90;  1 drivers
L_000001d5682a30f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d5682931c0_0 .net *"_ivl_7", 1 0, L_000001d5682a30f8;  1 drivers
v000001d568293120 .array "im", 0 1023, 31 0;
v000001d568292a40_0 .net "out_instr", 31 0, L_000001d567e06120;  alias, 1 drivers
v000001d568292ae0_0 .net "pc", 31 0, v000001d568293300_0;  alias, 1 drivers
E_000001d567e10320 .event anyedge, v000001d568292a40_0;
L_000001d5682a1270 .array/port v000001d568293120, L_000001d5682a2e90;
L_000001d5682a2490 .part v000001d568293300_0, 2, 10;
L_000001d5682a2e90 .concat [ 10 2 0 0], L_000001d5682a2490, L_000001d5682a30f8;
S_000001d567dd3be0 .scope module, "next_program_counter" "npc" 5 54, 12 1 0, S_000001d567ddf840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 1 "branch";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /INPUT 1 "jump";
    .port_info 4 /INPUT 32 "Ext";
    .port_info 5 /INPUT 26 "jump_Addr";
    .port_info 6 /OUTPUT 32 "NPC";
v000001d568293260_0 .net "Ext", 31 0, v000001d5682939e0_0;  alias, 1 drivers
v000001d568293ee0_0 .var "NPC", 31 0;
v000001d568293620_0 .net "PC", 31 0, v000001d568293300_0;  alias, 1 drivers
v000001d568292720_0 .net "branch", 0 0, v000001d567e13eb0_0;  alias, 1 drivers
v000001d568293f80_0 .net "jump", 0 0, o000001d567e32bd8;  alias, 0 drivers
v000001d568293d00_0 .net "jump_Addr", 25 0, L_000001d5682a25d0;  1 drivers
v000001d568292e00_0 .net "zero", 0 0, L_000001d5682a14f0;  alias, 1 drivers
E_000001d567e103e0/0 .event anyedge, v000001d567e13eb0_0, v000001d567e14d10_0, v000001d567e13a50_0, v000001d568292ae0_0;
E_000001d567e103e0/1 .event anyedge, v000001d568293f80_0, v000001d568293d00_0;
E_000001d567e103e0 .event/or E_000001d567e103e0/0, E_000001d567e103e0/1;
S_000001d567dd3d70 .scope module, "program_counter" "pc" 5 47, 13 2 0, S_000001d567ddf840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "NPC";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "PC";
P_000001d567e102a0 .param/l "initial_address" 0 13 11, C4<00000000000000000011000000000000>;
v000001d5682920e0_0 .net "NPC", 31 0, v000001d568293ee0_0;  alias, 1 drivers
v000001d568293300_0 .var "PC", 31 0;
v000001d5682927c0_0 .net "clock", 0 0, v000001d5682a2530_0;  alias, 1 drivers
v000001d568292860_0 .net "reset", 0 0, v000001d5682a2350_0;  alias, 1 drivers
E_000001d567e107a0 .event posedge, v000001d568292860_0, v000001d568292cc0_0;
S_000001d56829e110 .scope module, "register_files" "regfile" 5 78, 14 1 0, S_000001d567ddf840;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs";
    .port_info 1 /INPUT 5 "rt";
    .port_info 2 /INPUT 5 "rd";
    .port_info 3 /INPUT 32 "data";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /INPUT 1 "clock";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /OUTPUT 32 "out1";
    .port_info 8 /OUTPUT 32 "out2";
v000001d568293da0_0 .net "RegWrite", 0 0, v000001d567e137d0_0;  alias, 1 drivers
v000001d5682936c0_0 .net *"_ivl_0", 31 0, L_000001d5682a1310;  1 drivers
v000001d568293760_0 .net *"_ivl_10", 31 0, L_000001d5682a2cb0;  1 drivers
v000001d568292900_0 .net *"_ivl_12", 6 0, L_000001d5682a2030;  1 drivers
L_000001d5682a3218 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d568293800_0 .net *"_ivl_15", 1 0, L_000001d5682a3218;  1 drivers
v000001d568292180_0 .net *"_ivl_18", 31 0, L_000001d5682a1e50;  1 drivers
L_000001d5682a3260 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d568292220_0 .net *"_ivl_21", 26 0, L_000001d5682a3260;  1 drivers
L_000001d5682a32a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d568292b80_0 .net/2u *"_ivl_22", 31 0, L_000001d5682a32a8;  1 drivers
v000001d568292c20_0 .net *"_ivl_24", 0 0, L_000001d5682a1950;  1 drivers
L_000001d5682a32f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d568292360_0 .net/2u *"_ivl_26", 31 0, L_000001d5682a32f0;  1 drivers
v000001d568292400_0 .net *"_ivl_28", 31 0, L_000001d5682a2850;  1 drivers
L_000001d5682a3140 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d5682a0e80_0 .net *"_ivl_3", 26 0, L_000001d5682a3140;  1 drivers
v000001d56829f3a0_0 .net *"_ivl_30", 6 0, L_000001d5682a2f30;  1 drivers
L_000001d5682a3338 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d56829ff80_0 .net *"_ivl_33", 1 0, L_000001d5682a3338;  1 drivers
L_000001d5682a3188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d5682a0d40_0 .net/2u *"_ivl_4", 31 0, L_000001d5682a3188;  1 drivers
v000001d56829fd00_0 .net *"_ivl_6", 0 0, L_000001d5682a1db0;  1 drivers
L_000001d5682a31d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d56829f620_0 .net/2u *"_ivl_8", 31 0, L_000001d5682a31d0;  1 drivers
v000001d56829f260_0 .net "clock", 0 0, v000001d5682a2530_0;  alias, 1 drivers
v000001d56829f440_0 .net "data", 31 0, v000001d568293c60_0;  alias, 1 drivers
v000001d5682a0fc0_0 .var/i "i", 31 0;
v000001d56829fee0_0 .net "out1", 31 0, L_000001d5682a2710;  alias, 1 drivers
v000001d56829f120_0 .net "out2", 31 0, L_000001d5682a1d10;  alias, 1 drivers
v000001d5682a0a20_0 .net "rd", 4 0, v000001d567e14270_0;  alias, 1 drivers
v000001d5682a02a0 .array "registers", 0 31, 31 0;
v000001d56829f940_0 .net "reset", 0 0, v000001d5682a2350_0;  alias, 1 drivers
v000001d5682a0200_0 .net "rs", 4 0, L_000001d5682a1a90;  1 drivers
v000001d56829f4e0_0 .net "rt", 4 0, L_000001d5682a13b0;  1 drivers
E_000001d567e10360/0 .event negedge, v000001d568292860_0;
E_000001d567e10360/1 .event posedge, v000001d568292cc0_0;
E_000001d567e10360 .event/or E_000001d567e10360/0, E_000001d567e10360/1;
L_000001d5682a1310 .concat [ 5 27 0 0], L_000001d5682a1a90, L_000001d5682a3140;
L_000001d5682a1db0 .cmp/eq 32, L_000001d5682a1310, L_000001d5682a3188;
L_000001d5682a2cb0 .array/port v000001d5682a02a0, L_000001d5682a2030;
L_000001d5682a2030 .concat [ 5 2 0 0], L_000001d5682a1a90, L_000001d5682a3218;
L_000001d5682a2710 .functor MUXZ 32, L_000001d5682a2cb0, L_000001d5682a31d0, L_000001d5682a1db0, C4<>;
L_000001d5682a1e50 .concat [ 5 27 0 0], v000001d567e14270_0, L_000001d5682a3260;
L_000001d5682a1950 .cmp/eq 32, L_000001d5682a1e50, L_000001d5682a32a8;
L_000001d5682a2850 .array/port v000001d5682a02a0, L_000001d5682a2f30;
L_000001d5682a2f30 .concat [ 5 2 0 0], v000001d567e14270_0, L_000001d5682a3338;
L_000001d5682a1d10 .functor MUXZ 32, L_000001d5682a2850, L_000001d5682a32f0, L_000001d5682a1950, C4<>;
    .scope S_000001d567dd3d70;
T_0 ;
    %wait E_000001d567e107a0;
    %load/vec4 v000001d568292860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 12288, 0, 32;
    %assign/vec4 v000001d568293300_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d5682920e0_0;
    %assign/vec4 v000001d568293300_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d567dd3be0;
T_1 ;
    %wait E_000001d567e103e0;
    %load/vec4 v000001d568292720_0;
    %load/vec4 v000001d568292e00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001d568293260_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000001d568293620_0;
    %add;
    %store/vec4 v000001d568293ee0_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d568293f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001d568293620_0;
    %parti/s 4, 28, 6;
    %load/vec4 v000001d568293d00_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v000001d568293ee0_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001d568293620_0;
    %addi 4, 0, 32;
    %store/vec4 v000001d568293ee0_0, 0, 32;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001d567dd6d90;
T_2 ;
    %vpi_call 11 9 "$readmemh", "./data/.text", v000001d568293120 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001d567dd6d90;
T_3 ;
    %wait E_000001d567e10320;
    %vpi_call 11 14 "$display", "successfully load instruction:%b", v000001d568292a40_0 {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001d567dd77d0;
T_4 ;
    %wait E_000001d567e10da0;
    %load/vec4 v000001d567e14310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001d568293bc0_0;
    %cassign/vec4 v000001d567e14270_0;
    %cassign/link v000001d567e14270_0, v000001d568293bc0_0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d5682924a0_0;
    %cassign/vec4 v000001d567e14270_0;
    %cassign/link v000001d567e14270_0, v000001d5682924a0_0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001d56829e110;
T_5 ;
    %wait E_000001d567e10360;
    %load/vec4 v000001d568293da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001d56829f440_0;
    %load/vec4 v000001d5682a0a20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d5682a02a0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001d56829f940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d5682a0fc0_0, 0, 32;
T_5.4 ;
    %load/vec4 v000001d5682a0fc0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d5682a0fc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d5682a02a0, 0, 4;
    %load/vec4 v000001d5682a0fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d5682a0fc0_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d567dd6c00;
T_6 ;
    %wait E_000001d567e10aa0;
    %load/vec4 v000001d5682934e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001d5682922c0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000001d5682922c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d5682939e0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001d5682922c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d5682939e0_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001d567dda070;
T_7 ;
    %wait E_000001d567e10860;
    %load/vec4 v000001d567e14e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001d567e13370_0, 0, 4;
    %jmp T_7.5;
T_7.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001d567e13370_0, 0, 4;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001d567e13370_0, 0, 4;
    %jmp T_7.5;
T_7.3 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001d567e13370_0, 0, 4;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v000001d567e13410_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001d567e13370_0, 0, 4;
    %jmp T_7.13;
T_7.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001d567e13370_0, 0, 4;
    %jmp T_7.13;
T_7.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d567e13370_0, 0, 4;
    %jmp T_7.13;
T_7.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001d567e13370_0, 0, 4;
    %jmp T_7.13;
T_7.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001d567e13370_0, 0, 4;
    %jmp T_7.13;
T_7.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001d567e13370_0, 0, 4;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001d567e13370_0, 0, 4;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001d567dd93f0;
T_8 ;
    %wait E_000001d567e10be0;
    %load/vec4 v000001d567e13870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001d567e13a50_0;
    %cassign/vec4 v000001d567e134b0_0;
    %cassign/link v000001d567e134b0_0, v000001d567e13a50_0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001d567e14090_0;
    %cassign/vec4 v000001d567e134b0_0;
    %cassign/link v000001d567e134b0_0, v000001d567e14090_0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001d567ddfaa0;
T_9 ;
    %wait E_000001d567e10220;
    %load/vec4 v000001d567e13230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.0 ;
    %load/vec4 v000001d567e14770_0;
    %load/vec4 v000001d567e132d0_0;
    %and;
    %store/vec4 v000001d567e14bd0_0, 0, 32;
    %jmp T_9.8;
T_9.1 ;
    %load/vec4 v000001d567e14770_0;
    %load/vec4 v000001d567e132d0_0;
    %or;
    %store/vec4 v000001d567e14bd0_0, 0, 32;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v000001d567e14770_0;
    %load/vec4 v000001d567e132d0_0;
    %add;
    %store/vec4 v000001d567e14bd0_0, 0, 32;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v000001d567e14770_0;
    %load/vec4 v000001d567e132d0_0;
    %sub;
    %store/vec4 v000001d567e14bd0_0, 0, 32;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v000001d567e14770_0;
    %load/vec4 v000001d567e132d0_0;
    %xor;
    %store/vec4 v000001d567e14bd0_0, 0, 32;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v000001d567e14770_0;
    %load/vec4 v000001d567e132d0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v000001d567e14bd0_0, 0, 32;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v000001d567e132d0_0;
    %ix/getv 4, v000001d567e14630_0;
    %shiftl 4;
    %store/vec4 v000001d567e14bd0_0, 0, 32;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v000001d567e14770_0;
    %load/vec4 v000001d567e132d0_0;
    %cmp/u;
    %jmp/0xz  T_9.9, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001d567e14bd0_0, 0, 32;
    %jmp T_9.10;
T_9.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d567e14bd0_0, 0, 32;
T_9.10 ;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001d567dd7af0;
T_10 ;
    %vpi_call 9 12 "$readmemh", "./data/.data", v000001d5682929a0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001d567dd7af0;
T_11 ;
    %wait E_000001d567e108a0;
    %load/vec4 v000001d568292f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001d568293440_0;
    %load/vec4 v000001d568293940_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v000001d5682929a0, 4, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001d567dd7af0;
T_12 ;
    %wait E_000001d567e101a0;
    %fork t_1, S_000001d567dd6a70;
    %jmp t_0;
    .scope S_000001d567dd6a70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d568293e40_0, 0, 32;
T_12.0 ;
    %load/vec4 v000001d568293e40_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_12.1, 5;
    %vpi_call 9 24 "$write", "%d", &A<v000001d5682929a0, v000001d568293e40_0 > {0 0 0};
    %load/vec4 v000001d568293e40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d568293e40_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .scope S_000001d567dd7af0;
t_0 %join;
    %vpi_call 9 25 "$display", " " {0 0 0};
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001d567dd7960;
T_13 ;
    %wait E_000001d567e10160;
    %load/vec4 v000001d568293b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000001d5682933a0_0;
    %cassign/vec4 v000001d568293c60_0;
    %cassign/link v000001d568293c60_0, v000001d5682933a0_0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001d5682925e0_0;
    %cassign/vec4 v000001d568293c60_0;
    %cassign/link v000001d568293c60_0, v000001d5682925e0_0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001d567de10c0;
T_14 ;
    %wait E_000001d567e10120;
    %load/vec4 v000001d567e14950_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 36, 0, 9;
    %split/vec4 1;
    %store/vec4 v000001d567e13690_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d567e137d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d567e13b90_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001d567e146d0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001d567e13e10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d567e148b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d567e13eb0_0, 0, 1;
    %store/vec4 v000001d567e14c70_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001d567e14950_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %jmp T_14.9;
T_14.2 ;
    %pushi/vec4 68, 0, 9;
    %split/vec4 1;
    %store/vec4 v000001d567e13690_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d567e137d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d567e13b90_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001d567e146d0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001d567e13e10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d567e148b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d567e13eb0_0, 0, 1;
    %store/vec4 v000001d567e14c70_0, 0, 1;
    %jmp T_14.9;
T_14.3 ;
    %pushi/vec4 69, 0, 9;
    %split/vec4 1;
    %store/vec4 v000001d567e13690_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d567e137d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d567e13b90_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001d567e146d0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001d567e13e10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d567e148b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d567e13eb0_0, 0, 1;
    %store/vec4 v000001d567e14c70_0, 0, 1;
    %jmp T_14.9;
T_14.4 ;
    %pushi/vec4 272, 0, 9;
    %split/vec4 1;
    %store/vec4 v000001d567e13690_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d567e137d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d567e13b90_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001d567e146d0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001d567e13e10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d567e148b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d567e13eb0_0, 0, 1;
    %store/vec4 v000001d567e14c70_0, 0, 1;
    %jmp T_14.9;
T_14.5 ;
    %pushi/vec4 2, 0, 9;
    %split/vec4 1;
    %store/vec4 v000001d567e13690_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d567e137d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d567e13b90_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001d567e146d0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001d567e13e10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d567e148b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d567e13eb0_0, 0, 1;
    %store/vec4 v000001d567e14c70_0, 0, 1;
    %jmp T_14.9;
T_14.6 ;
    %pushi/vec4 196, 0, 9;
    %split/vec4 1;
    %store/vec4 v000001d567e13690_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d567e137d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d567e13b90_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001d567e146d0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001d567e13e10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d567e148b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d567e13eb0_0, 0, 1;
    %store/vec4 v000001d567e14c70_0, 0, 1;
    %jmp T_14.9;
T_14.7 ;
    %pushi/vec4 72, 0, 9;
    %split/vec4 1;
    %store/vec4 v000001d567e13690_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d567e137d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d567e13b90_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001d567e146d0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001d567e13e10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d567e148b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d567e13eb0_0, 0, 1;
    %store/vec4 v000001d567e14c70_0, 0, 1;
    %jmp T_14.9;
T_14.8 ;
    %pushi/vec4 116, 0, 9;
    %split/vec4 1;
    %store/vec4 v000001d567e13690_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d567e137d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d567e13b90_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001d567e146d0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001d567e13e10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d567e148b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d567e13eb0_0, 0, 1;
    %store/vec4 v000001d567e14c70_0, 0, 1;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001d567e03ce0;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d5682a2530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d5682a2350_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d5682a2350_0, 0;
    %delay 60000, 0;
    %vpi_call 2 13 "$stop" {0 0 0};
    %end;
    .thread T_15;
    .scope S_000001d567e03ce0;
T_16 ;
    %delay 40, 0;
    %load/vec4 v000001d5682a2530_0;
    %nor/r;
    %store/vec4 v000001d5682a2530_0, 0, 1;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "testBench.v";
    "./mips.v";
    "././Controller/controller.v";
    "././DataPath/data_path.v";
    "././DataPath/alu.v";
    "././DataPath/alu_ctrl.v";
    "././DataPath/mux.v";
    "././DataPath/dm.v";
    "././DataPath/Ext.v";
    "././DataPath/im.v";
    "././DataPath/npc.v";
    "././DataPath/pc.v";
    "././DataPath/regfile.v";
