<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p33" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_33{left:110px;bottom:1129px;letter-spacing:-0.21px;word-spacing:1.47px;}
#t2_33{left:808px;bottom:1129px;letter-spacing:-0.17px;}
#t3_33{left:152px;bottom:1083px;letter-spacing:0.04px;word-spacing:2.12px;}
#t4_33{left:152px;bottom:1065px;letter-spacing:0.03px;word-spacing:2.75px;}
#t5_33{left:481px;bottom:1065px;letter-spacing:0.05px;word-spacing:2.72px;}
#t6_33{left:152px;bottom:1046px;letter-spacing:0.05px;word-spacing:0.8px;}
#t7_33{left:152px;bottom:1028px;letter-spacing:0.01px;word-spacing:2.47px;}
#t8_33{left:152px;bottom:1010px;letter-spacing:-0.05px;word-spacing:1.54px;}
#t9_33{left:152px;bottom:992px;letter-spacing:0.01px;word-spacing:1.81px;}
#ta_33{left:177px;bottom:973px;letter-spacing:-0.02px;word-spacing:1.53px;}
#tb_33{left:152px;bottom:955px;letter-spacing:-0.06px;word-spacing:1.35px;}
#tc_33{left:152px;bottom:937px;letter-spacing:-0.09px;word-spacing:1.59px;}
#td_33{left:758px;bottom:937px;letter-spacing:0.11px;}
#te_33{left:774px;bottom:937px;letter-spacing:0.07px;}
#tf_33{left:152px;bottom:919px;letter-spacing:-0.01px;word-spacing:0.75px;}
#tg_33{left:152px;bottom:900px;letter-spacing:0.04px;word-spacing:2.36px;}
#th_33{left:152px;bottom:882px;letter-spacing:-0.07px;word-spacing:1.96px;}
#ti_33{left:177px;bottom:864px;letter-spacing:-0.07px;word-spacing:3.04px;}
#tj_33{left:152px;bottom:845px;letter-spacing:0.02px;word-spacing:1.79px;}
#tk_33{left:357px;bottom:845px;}
#tl_33{left:365px;bottom:845px;letter-spacing:0.08px;}
#tm_33{left:110px;bottom:775px;letter-spacing:-0.04px;}
#tn_33{left:166px;bottom:775px;letter-spacing:-0.15px;word-spacing:2.96px;}
#to_33{left:110px;bottom:725px;letter-spacing:-0.19px;word-spacing:1.24px;}
#tp_33{left:799px;bottom:725px;letter-spacing:-0.14px;}
#tq_33{left:820px;bottom:725px;}
#tr_33{left:110px;bottom:704px;letter-spacing:-0.18px;word-spacing:3.05px;}
#ts_33{left:803px;bottom:704px;letter-spacing:-0.22px;}
#tt_33{left:110px;bottom:683px;letter-spacing:-0.17px;word-spacing:3.54px;}
#tu_33{left:110px;bottom:663px;letter-spacing:-0.16px;word-spacing:2.7px;}
#tv_33{left:110px;bottom:642px;letter-spacing:-0.14px;word-spacing:0.57px;}
#tw_33{left:110px;bottom:621px;letter-spacing:-0.18px;word-spacing:1.46px;}
#tx_33{left:152px;bottom:577px;letter-spacing:0.03px;word-spacing:4.04px;}
#ty_33{left:152px;bottom:558px;letter-spacing:0.06px;word-spacing:3.74px;}
#tz_33{left:152px;bottom:540px;letter-spacing:0.11px;word-spacing:1.64px;}
#t10_33{left:177px;bottom:522px;letter-spacing:0.01px;word-spacing:3.73px;}
#t11_33{left:152px;bottom:503px;letter-spacing:0.06px;word-spacing:2px;}
#t12_33{left:152px;bottom:485px;word-spacing:1.84px;}
#t13_33{left:110px;bottom:449px;letter-spacing:-0.14px;word-spacing:1.37px;}
#t14_33{left:504px;bottom:449px;letter-spacing:-0.17px;}
#t15_33{left:600px;bottom:449px;}
#t16_33{left:152px;bottom:404px;letter-spacing:-0.02px;word-spacing:2.56px;}
#t17_33{left:152px;bottom:386px;letter-spacing:-0.04px;word-spacing:1.5px;}
#t18_33{left:152px;bottom:368px;letter-spacing:0.09px;}
#t19_33{left:110px;bottom:331px;letter-spacing:-0.18px;word-spacing:0.94px;}
#t1a_33{left:369px;bottom:331px;letter-spacing:-0.15px;}
#t1b_33{left:396px;bottom:331px;letter-spacing:-0.18px;}
#t1c_33{left:428px;bottom:331px;letter-spacing:-0.15px;}
#t1d_33{left:450px;bottom:331px;letter-spacing:-0.14px;word-spacing:0.89px;}
#t1e_33{left:586px;bottom:331px;letter-spacing:-1px;}
#t1f_33{left:601px;bottom:331px;letter-spacing:-0.12px;word-spacing:0.85px;}
#t1g_33{left:110px;bottom:310px;letter-spacing:-0.13px;word-spacing:3.32px;}
#t1h_33{left:389px;bottom:310px;letter-spacing:-0.16px;word-spacing:3.35px;}
#t1i_33{left:110px;bottom:290px;letter-spacing:-0.16px;}
#t1j_33{left:182px;bottom:290px;}
#t1k_33{left:190px;bottom:290px;letter-spacing:-0.19px;word-spacing:1.79px;}
#t1l_33{left:110px;bottom:269px;letter-spacing:-0.2px;word-spacing:1.31px;}
#t1m_33{left:110px;bottom:248px;letter-spacing:-0.15px;word-spacing:2.1px;}
#t1n_33{left:110px;bottom:227px;letter-spacing:-0.28px;}
#t1o_33{left:152px;bottom:183px;word-spacing:2.73px;}
#t1p_33{left:152px;bottom:165px;letter-spacing:0.05px;word-spacing:1.59px;}
#t1q_33{left:152px;bottom:146px;letter-spacing:0.01px;word-spacing:2.19px;}
#t1r_33{left:152px;bottom:128px;letter-spacing:0.11px;word-spacing:2.42px;}
#t1s_33{left:237px;bottom:128px;letter-spacing:0.11px;}
#t1t_33{left:253px;bottom:128px;letter-spacing:0.08px;}

.s1_33{font-size:17px;font-family:CMSL10_27d;color:#000;}
.s2_33{font-size:17px;font-family:CMR10_270;color:#000;}
.s3_33{font-size:15px;font-family:CMTI10_27t;color:#000;}
.s4_33{font-size:15px;font-family:CMTI10_27t;color:#000080;}
.s5_33{font-size:22px;font-family:CMBX12_26j;color:#000;}
.s6_33{font-size:17px;font-family:CMR10_270;color:#000080;}
.s7_33{font-size:17px;font-family:CMCSC10_26n;color:#000;}
.s8_33{font-size:17px;font-family:CMTI10_27t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts33" type="text/css" >

@font-face {
	font-family: CMBX12_26j;
	src: url("fonts/CMBX12_26j.woff") format("woff");
}

@font-face {
	font-family: CMCSC10_26n;
	src: url("fonts/CMCSC10_26n.woff") format("woff");
}

@font-face {
	font-family: CMR10_270;
	src: url("fonts/CMR10_270.woff") format("woff");
}

@font-face {
	font-family: CMSL10_27d;
	src: url("fonts/CMSL10_27d.woff") format("woff");
}

@font-face {
	font-family: CMTI10_27t;
	src: url("fonts/CMTI10_27t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg33Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg33" style="-webkit-user-select: none;"><object width="935" height="1210" data="33/33.svg" type="image/svg+xml" id="pdf33" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_33" class="t s1_33">Volume I: RISC-V Unprivileged ISA V20191213 </span><span id="t2_33" class="t s2_33">15 </span>
<span id="t3_33" class="t s3_33">instructions using a 3-address format. Although a 2-address format would be possible, it would </span>
<span id="t4_33" class="t s3_33" data-mappings='[[38,"ffi"]]'>increase instruction count and lower eﬃciency. </span><span id="t5_33" class="t s3_33">We wanted to avoid intermediate instruction </span>
<span id="t6_33" class="t s3_33">sizes (such as Xtensa’s 24-bit instructions) to simplify base hardware implementations, and once </span>
<span id="t7_33" class="t s3_33">a 32-bit instruction size was adopted, it was straightforward to support 32 integer registers. A </span>
<span id="t8_33" class="t s3_33">larger number of integer registers also helps performance on high-performance code, where there </span>
<span id="t9_33" class="t s3_33">can be extensive use of loop unrolling, software pipelining, and cache tiling. </span>
<span id="ta_33" class="t s3_33">For these reasons, we chose a conventional size of 32 integer registers for the base ISA. Dy- </span>
<span id="tb_33" class="t s3_33" data-mappings='[[90,"fi"]]'>namic register usage tends to be dominated by a few frequently accessed registers, and regﬁle im- </span>
<span id="tc_33" class="t s3_33">plementations can be optimized to reduce access energy for the frequently accessed registers [</span><span id="td_33" class="t s4_33">20</span><span id="te_33" class="t s3_33">]. </span>
<span id="tf_33" class="t s3_33">The optional compressed 16-bit instruction format mostly only accesses 8 registers and hence can </span>
<span id="tg_33" class="t s3_33">provide a dense instruction encoding, while additional instruction-set extensions could support </span>
<span id="th_33" class="t s3_33" data-mappings='[[37,"fl"]]'>a much larger register space (either ﬂat or hierarchical) if desired. </span>
<span id="ti_33" class="t s3_33" data-mappings='[[58,"fi"]]'>For resource-constrained embedded applications, we have deﬁned the RV32E subset, which </span>
<span id="tj_33" class="t s3_33">only has 16 registers (Chapter </span><span id="tk_33" class="t s4_33">4</span><span id="tl_33" class="t s3_33">). </span>
<span id="tm_33" class="t s5_33">2.2 </span><span id="tn_33" class="t s5_33">Base Instruction Formats </span>
<span id="to_33" class="t s2_33">In the base RV32I ISA, there are four core instruction formats (R/I/S/U), as shown in Figure </span><span id="tp_33" class="t s6_33">2.2</span><span id="tq_33" class="t s2_33">. </span>
<span id="tr_33" class="t s2_33" data-mappings='[[10,"fi"]]'>All are a ﬁxed 32 bits in length and must be aligned on a four-byte boundary in memory. </span><span id="ts_33" class="t s2_33">An </span>
<span id="tt_33" class="t s2_33">instruction-address-misaligned exception is generated on a taken branch or unconditional jump </span>
<span id="tu_33" class="t s2_33">if the target address is not four-byte aligned. This exception is reported on the branch or jump </span>
<span id="tv_33" class="t s2_33">instruction, not on the target instruction. No instruction-address-misaligned exception is generated </span>
<span id="tw_33" class="t s2_33">for a conditional branch that is not taken. </span>
<span id="tx_33" class="t s3_33">The alignment constraint for base ISA instructions is relaxed to a two-byte boundary when </span>
<span id="ty_33" class="t s3_33">instruction extensions with 16-bit lengths or other odd multiples of 16-bit lengths are added </span>
<span id="tz_33" class="t s3_33">(i.e., IALIGN=16). </span>
<span id="t10_33" class="t s3_33">Instruction-address-misaligned exceptions are reported on the branch or jump that would </span>
<span id="t11_33" class="t s3_33">cause instruction misalignment to help debugging, and to simplify hardware design for systems </span>
<span id="t12_33" class="t s3_33">with IALIGN=32, where these are the only places where misalignment can occur. </span>
<span id="t13_33" class="t s2_33">The behavior upon decoding a reserved instruction is </span><span id="t14_33" class="t s7_33">unspecified</span><span id="t15_33" class="t s2_33">. </span>
<span id="t16_33" class="t s3_33">Some platforms may require that opcodes reserved for standard use raise an illegal-instruction </span>
<span id="t17_33" class="t s3_33">exception. Other platforms may permit reserved opcode space be used for non-conforming exten- </span>
<span id="t18_33" class="t s3_33">sions. </span>
<span id="t19_33" class="t s2_33">The RISC-V ISA keeps the source (</span><span id="t1a_33" class="t s8_33">rs1 </span><span id="t1b_33" class="t s2_33">and </span><span id="t1c_33" class="t s8_33">rs2</span><span id="t1d_33" class="t s2_33">) and destination (</span><span id="t1e_33" class="t s8_33">rd</span><span id="t1f_33" class="t s2_33">) registers at the same position </span>
<span id="t1g_33" class="t s2_33">in all formats to simplify decoding. </span><span id="t1h_33" class="t s2_33">Except for the 5-bit immediates used in CSR instructions </span>
<span id="t1i_33" class="t s2_33">(Chapter </span><span id="t1j_33" class="t s6_33">9</span><span id="t1k_33" class="t s2_33">), immediates are always sign-extended, and are generally packed towards the leftmost </span>
<span id="t1l_33" class="t s2_33">available bits in the instruction and have been allocated to reduce hardware complexity. In partic- </span>
<span id="t1m_33" class="t s2_33">ular, the sign bit for all immediates is always in bit 31 of the instruction to speed sign-extension </span>
<span id="t1n_33" class="t s2_33">circuitry. </span>
<span id="t1o_33" class="t s3_33" data-mappings='[[23,"fi"]]'>Decoding register speciﬁers is usually on the critical paths in implementations, and so the in- </span>
<span id="t1p_33" class="t s3_33" data-mappings='[[54,"fi"]]'>struction format was chosen to keep all register speciﬁers at the same position in all formats at </span>
<span id="t1q_33" class="t s3_33">the expense of having to move immediate bits across formats (a property shared with RISC-IV </span>
<span id="t1r_33" class="t s3_33">aka. SPUR [</span><span id="t1s_33" class="t s4_33">11</span><span id="t1t_33" class="t s3_33">]). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
