m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/azwad/OneDrive/Documents/FPGA
Eshameem_03132022_d_flipflop_as_symbol_vhdl
Z0 w1647035431
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 1
Z3 dC:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4ALAB/Shameem_03132022_DFlipFlopAsSymbolVHDL
Z4 8C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4ALAB/Shameem_03132022_DFlipFlopAsSymbolVHDL/Shameem_03132022_D_FlipFlop_As_Symbol_VHDL.vhd
Z5 FC:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4ALAB/Shameem_03132022_DFlipFlopAsSymbolVHDL/Shameem_03132022_D_FlipFlop_As_Symbol_VHDL.vhd
l0
L25 1
V?B?hjlioIOi[9oh^VZImM1
!s100 ILW[ijQ4A;ZF0fKTST>`A3
Z6 OV;C;2020.1;71
32
Z7 !s110 1647035433
!i10b 1
Z8 !s108 1647035433.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4ALAB/Shameem_03132022_DFlipFlopAsSymbolVHDL/Shameem_03132022_D_FlipFlop_As_Symbol_VHDL.vhd|
!s107 C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4ALAB/Shameem_03132022_DFlipFlopAsSymbolVHDL/Shameem_03132022_D_FlipFlop_As_Symbol_VHDL.vhd|
!i113 1
Z10 o-work work -2002 -explicit
Z11 tExplicit 1 CvgOpt 0
Abdf_type
R1
R2
DEx4 work 42 shameem_03132022_d_flipflop_as_symbol_vhdl 0 22 ?B?hjlioIOi[9oh^VZImM1
!i122 1
l40
L36 21
VQV;T2nHhgMYICYP:RTN[C1
!s100 bemc_4ZnT2kf:AI7GXSdg1
R6
32
R7
!i10b 1
R8
R9
Z12 !s107 C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4ALAB/Shameem_03132022_DFlipFlopAsSymbolVHDL/Shameem_03132022_D_FlipFlop_As_Symbol_VHDL.vhd|
!i113 1
R10
R11
