Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Jan 21 17:37:30 2026
| Host         : woong-Super-Server running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/case_9_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.699ns  (logic 5.673ns (65.214%)  route 3.026ns (34.786%))
  Logic Levels:           13  (CARRY4=8 LUT2=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/Q
                         net (fo=17, unplaced)        0.526     2.017    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_34_0[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.312 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_49/O
                         net (fo=1, unplaced)         0.000     2.312    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_49_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.845 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_30/CO[3]
                         net (fo=1, unplaced)         0.009     2.854    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_30_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.191 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_44/O[1]
                         net (fo=2, unplaced)         0.622     3.813    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_4_fu_3497_p1[5]
                         LUT2 (Prop_lut2_I0_O)        0.306     4.119 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_47/O
                         net (fo=1, unplaced)         0.000     4.119    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_47_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.762 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_29/O[3]
                         net (fo=1, unplaced)         0.618     5.380    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_10_fu_3549_p1[7]
                         LUT2 (Prop_lut2_I1_O)        0.307     5.687 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_14/O
                         net (fo=1, unplaced)         0.000     5.687    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_14_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.063 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     6.063    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.400 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_12/O[1]
                         net (fo=2, unplaced)         0.622     7.022    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_12_fu_3569_p1[9]
                         LUT2 (Prop_lut2_I0_O)        0.306     7.328 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_15/O
                         net (fo=1, unplaced)         0.000     7.328    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_15_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.971 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_4/O[3]
                         net (fo=2, unplaced)         0.629     8.600    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln225_6_fu_3573_p2[11]
                         LUT2 (Prop_lut2_I1_O)        0.307     8.907 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_7/O
                         net (fo=1, unplaced)         0.000     8.907    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.440 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.440    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.672 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[17]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     9.672    bd_0_i/hls_inst/inst/add_ln231_8_fu_3628_p2[17]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.924    12.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[17]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
                         FDRE (Setup_fdre_C_D)        0.109    12.998    bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[17]
  -------------------------------------------------------------------
                         required time                         12.998    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                  3.326    

Slack (MET) :             3.448ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.577ns  (logic 5.551ns (64.720%)  route 3.026ns (35.280%))
  Logic Levels:           12  (CARRY4=7 LUT2=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/Q
                         net (fo=17, unplaced)        0.526     2.017    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_34_0[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.312 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_49/O
                         net (fo=1, unplaced)         0.000     2.312    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_49_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.845 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_30/CO[3]
                         net (fo=1, unplaced)         0.009     2.854    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_30_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.191 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_44/O[1]
                         net (fo=2, unplaced)         0.622     3.813    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_4_fu_3497_p1[5]
                         LUT2 (Prop_lut2_I0_O)        0.306     4.119 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_47/O
                         net (fo=1, unplaced)         0.000     4.119    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_47_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.762 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_29/O[3]
                         net (fo=1, unplaced)         0.618     5.380    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_10_fu_3549_p1[7]
                         LUT2 (Prop_lut2_I1_O)        0.307     5.687 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_14/O
                         net (fo=1, unplaced)         0.000     5.687    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_14_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.063 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     6.063    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.400 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_12/O[1]
                         net (fo=2, unplaced)         0.622     7.022    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_12_fu_3569_p1[9]
                         LUT2 (Prop_lut2_I0_O)        0.306     7.328 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_15/O
                         net (fo=1, unplaced)         0.000     7.328    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_15_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.971 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_4/O[3]
                         net (fo=2, unplaced)         0.629     8.600    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln225_6_fu_3573_p2[11]
                         LUT2 (Prop_lut2_I1_O)        0.307     8.907 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_7/O
                         net (fo=1, unplaced)         0.000     8.907    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.550 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     9.550    bd_0_i/hls_inst/inst/add_ln231_8_fu_3628_p2[16]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.924    12.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[16]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
                         FDRE (Setup_fdre_C_D)        0.109    12.998    bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[16]
  -------------------------------------------------------------------
                         required time                         12.998    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  3.448    

Slack (MET) :             3.513ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.512ns  (logic 5.486ns (64.450%)  route 3.026ns (35.550%))
  Logic Levels:           12  (CARRY4=7 LUT2=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/Q
                         net (fo=17, unplaced)        0.526     2.017    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_34_0[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.312 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_49/O
                         net (fo=1, unplaced)         0.000     2.312    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_49_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.845 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_30/CO[3]
                         net (fo=1, unplaced)         0.009     2.854    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_30_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.191 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_44/O[1]
                         net (fo=2, unplaced)         0.622     3.813    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_4_fu_3497_p1[5]
                         LUT2 (Prop_lut2_I0_O)        0.306     4.119 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_47/O
                         net (fo=1, unplaced)         0.000     4.119    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_47_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.762 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_29/O[3]
                         net (fo=1, unplaced)         0.618     5.380    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_10_fu_3549_p1[7]
                         LUT2 (Prop_lut2_I1_O)        0.307     5.687 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_14/O
                         net (fo=1, unplaced)         0.000     5.687    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_14_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.063 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     6.063    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.400 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_12/O[1]
                         net (fo=2, unplaced)         0.622     7.022    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_12_fu_3569_p1[9]
                         LUT2 (Prop_lut2_I0_O)        0.306     7.328 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_15/O
                         net (fo=1, unplaced)         0.000     7.328    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_15_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.971 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_4/O[3]
                         net (fo=2, unplaced)         0.629     8.600    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln225_6_fu_3573_p2[11]
                         LUT2 (Prop_lut2_I1_O)        0.307     8.907 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_7/O
                         net (fo=1, unplaced)         0.000     8.907    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.485 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     9.485    bd_0_i/hls_inst/inst/add_ln231_8_fu_3628_p2[15]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.924    12.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[15]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
                         FDRE (Setup_fdre_C_D)        0.109    12.998    bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[15]
  -------------------------------------------------------------------
                         required time                         12.998    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                  3.513    

Slack (MET) :             3.664ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.361ns  (logic 5.335ns (63.808%)  route 3.026ns (36.192%))
  Logic Levels:           12  (CARRY4=7 LUT2=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[0]/Q
                         net (fo=17, unplaced)        0.526     2.017    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_34_0[0]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.312 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_50/O
                         net (fo=1, unplaced)         0.000     2.312    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_50_n_0
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     2.739 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_30/O[1]
                         net (fo=2, unplaced)         0.622     3.361    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_4_fu_3497_p1[1]
                         LUT2 (Prop_lut2_I0_O)        0.306     3.667 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_33/O
                         net (fo=1, unplaced)         0.000     3.667    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_33_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.310 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_18/O[3]
                         net (fo=1, unplaced)         0.618     4.928    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_10_fu_3549_p1[3]
                         LUT2 (Prop_lut2_I1_O)        0.307     5.235 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_8/O
                         net (fo=1, unplaced)         0.000     5.235    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_8_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.611 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     5.620    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.957 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_7/O[1]
                         net (fo=2, unplaced)         0.622     6.579    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_12_fu_3569_p1[5]
                         LUT2 (Prop_lut2_I0_O)        0.306     6.885 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_10/O
                         net (fo=1, unplaced)         0.000     6.885    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.528 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_2/O[3]
                         net (fo=2, unplaced)         0.629     8.157    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln225_6_fu_3573_p2[7]
                         LUT2 (Prop_lut2_I0_O)        0.307     8.464 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_5/O
                         net (fo=1, unplaced)         0.000     8.464    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.997 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.997    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.334 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     9.334    bd_0_i/hls_inst/inst/add_ln231_8_fu_3628_p2[14]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.924    12.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[14]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
                         FDRE (Setup_fdre_C_D)        0.109    12.998    bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[14]
  -------------------------------------------------------------------
                         required time                         12.998    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  3.664    

Slack (MET) :             3.769ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.256ns  (logic 5.230ns (63.348%)  route 3.026ns (36.652%))
  Logic Levels:           12  (CARRY4=7 LUT2=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[0]/Q
                         net (fo=17, unplaced)        0.526     2.017    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_34_0[0]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.312 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_50/O
                         net (fo=1, unplaced)         0.000     2.312    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_50_n_0
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     2.739 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_30/O[1]
                         net (fo=2, unplaced)         0.622     3.361    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_4_fu_3497_p1[1]
                         LUT2 (Prop_lut2_I0_O)        0.306     3.667 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_33/O
                         net (fo=1, unplaced)         0.000     3.667    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_33_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.310 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_18/O[3]
                         net (fo=1, unplaced)         0.618     4.928    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_10_fu_3549_p1[3]
                         LUT2 (Prop_lut2_I1_O)        0.307     5.235 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_8/O
                         net (fo=1, unplaced)         0.000     5.235    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_8_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.611 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     5.620    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.957 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_7/O[1]
                         net (fo=2, unplaced)         0.622     6.579    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_12_fu_3569_p1[5]
                         LUT2 (Prop_lut2_I0_O)        0.306     6.885 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_10/O
                         net (fo=1, unplaced)         0.000     6.885    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.528 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_2/O[3]
                         net (fo=2, unplaced)         0.629     8.157    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln225_6_fu_3573_p2[7]
                         LUT2 (Prop_lut2_I0_O)        0.307     8.464 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_5/O
                         net (fo=1, unplaced)         0.000     8.464    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.997 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.997    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.229 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     9.229    bd_0_i/hls_inst/inst/add_ln231_8_fu_3628_p2[13]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.924    12.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[13]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
                         FDRE (Setup_fdre_C_D)        0.109    12.998    bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[13]
  -------------------------------------------------------------------
                         required time                         12.998    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  3.769    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.134ns  (logic 5.108ns (62.798%)  route 3.026ns (37.202%))
  Logic Levels:           11  (CARRY4=6 LUT2=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[0]/Q
                         net (fo=17, unplaced)        0.526     2.017    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_34_0[0]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.312 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_50/O
                         net (fo=1, unplaced)         0.000     2.312    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_50_n_0
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     2.739 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_30/O[1]
                         net (fo=2, unplaced)         0.622     3.361    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_4_fu_3497_p1[1]
                         LUT2 (Prop_lut2_I0_O)        0.306     3.667 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_33/O
                         net (fo=1, unplaced)         0.000     3.667    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_33_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.310 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_18/O[3]
                         net (fo=1, unplaced)         0.618     4.928    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_10_fu_3549_p1[3]
                         LUT2 (Prop_lut2_I1_O)        0.307     5.235 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_8/O
                         net (fo=1, unplaced)         0.000     5.235    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_8_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.611 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     5.620    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.957 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_7/O[1]
                         net (fo=2, unplaced)         0.622     6.579    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_12_fu_3569_p1[5]
                         LUT2 (Prop_lut2_I0_O)        0.306     6.885 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_10/O
                         net (fo=1, unplaced)         0.000     6.885    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.528 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_2/O[3]
                         net (fo=2, unplaced)         0.629     8.157    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln225_6_fu_3573_p2[7]
                         LUT2 (Prop_lut2_I0_O)        0.307     8.464 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_5/O
                         net (fo=1, unplaced)         0.000     8.464    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.107 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     9.107    bd_0_i/hls_inst/inst/add_ln231_8_fu_3628_p2[12]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.924    12.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[12]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
                         FDRE (Setup_fdre_C_D)        0.109    12.998    bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[12]
  -------------------------------------------------------------------
                         required time                         12.998    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.933ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_i5077_phi_cast_reg_4891_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln194_reg_5093_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.785ns  (logic 3.796ns (48.760%)  route 3.989ns (51.240%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_i5077_phi_cast_reg_4891_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/add_i5077_phi_cast_reg_4891_reg[1]/Q
                         net (fo=1, unplaced)         0.311     1.802    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/Q[1]
                         LUT2 (Prop_lut2_I1_O)        0.295     2.097 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088[3]_i_5/O
                         net (fo=1, unplaced)         0.000     2.097    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088[3]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.740 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[3]_i_1/O[3]
                         net (fo=17, unplaced)        0.674     3.414    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/A[3]
                         LUT6 (Prop_lut6_I5_O)        0.307     3.721 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_4__7/O
                         net (fo=2, unplaced)         0.913     4.634    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_4__7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.758 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_8__3/O
                         net (fo=1, unplaced)         0.000     4.758    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_8__3_n_0
                         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.366 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0/O[3]
                         net (fo=4, unplaced)         0.642     6.008    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_n_4
                         LUT4 (Prop_lut4_I3_O)        0.307     6.315 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_3/O
                         net (fo=2, unplaced)         0.913     7.228    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.352 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_7/O
                         net (fo=1, unplaced)         0.000     7.352    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.885 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.885    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.222 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__1/O[1]
                         net (fo=2, unplaced)         0.536     8.758    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32_n_2
                         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln194_reg_5093_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.924    12.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln194_reg_5093_reg[12]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
                         FDRE (Setup_fdre_C_D)       -0.198    12.691    bd_0_i/hls_inst/inst/trunc_ln194_reg_5093_reg[12]
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                  3.933    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 5.043ns (62.498%)  route 3.026ns (37.502%))
  Logic Levels:           11  (CARRY4=6 LUT2=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[0]/Q
                         net (fo=17, unplaced)        0.526     2.017    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_34_0[0]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.312 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_50/O
                         net (fo=1, unplaced)         0.000     2.312    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_50_n_0
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     2.739 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_30/O[1]
                         net (fo=2, unplaced)         0.622     3.361    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_4_fu_3497_p1[1]
                         LUT2 (Prop_lut2_I0_O)        0.306     3.667 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_33/O
                         net (fo=1, unplaced)         0.000     3.667    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_33_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.310 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_18/O[3]
                         net (fo=1, unplaced)         0.618     4.928    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_10_fu_3549_p1[3]
                         LUT2 (Prop_lut2_I1_O)        0.307     5.235 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_8/O
                         net (fo=1, unplaced)         0.000     5.235    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_8_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.611 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     5.620    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.957 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_7/O[1]
                         net (fo=2, unplaced)         0.622     6.579    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_12_fu_3569_p1[5]
                         LUT2 (Prop_lut2_I0_O)        0.306     6.885 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_10/O
                         net (fo=1, unplaced)         0.000     6.885    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.528 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_2/O[3]
                         net (fo=2, unplaced)         0.629     8.157    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln225_6_fu_3573_p2[7]
                         LUT2 (Prop_lut2_I0_O)        0.307     8.464 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_5/O
                         net (fo=1, unplaced)         0.000     8.464    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.042 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     9.042    bd_0_i/hls_inst/inst/add_ln231_8_fu_3628_p2[11]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.924    12.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[11]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
                         FDRE (Setup_fdre_C_D)        0.109    12.998    bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[11]
  -------------------------------------------------------------------
                         required time                         12.998    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             4.164ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_i5077_phi_cast_reg_4891_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln194_reg_5093_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.553ns  (logic 3.569ns (47.253%)  route 3.984ns (52.747%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_i5077_phi_cast_reg_4891_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/add_i5077_phi_cast_reg_4891_reg[1]/Q
                         net (fo=1, unplaced)         0.311     1.802    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/Q[1]
                         LUT2 (Prop_lut2_I1_O)        0.295     2.097 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088[3]_i_5/O
                         net (fo=1, unplaced)         0.000     2.097    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088[3]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.740 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[3]_i_1/O[3]
                         net (fo=17, unplaced)        0.674     3.414    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/A[3]
                         LUT6 (Prop_lut6_I5_O)        0.307     3.721 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_4__7/O
                         net (fo=2, unplaced)         0.913     4.634    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_4__7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.758 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_8__3/O
                         net (fo=1, unplaced)         0.000     4.758    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_8__3_n_0
                         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.366 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0/O[3]
                         net (fo=4, unplaced)         0.642     6.008    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_n_4
                         LUT4 (Prop_lut4_I3_O)        0.307     6.315 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_3/O
                         net (fo=2, unplaced)         0.913     7.228    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.352 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_7/O
                         net (fo=1, unplaced)         0.000     7.352    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.995 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0/O[3]
                         net (fo=2, unplaced)         0.531     8.526    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32_n_4
                         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln194_reg_5093_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.924    12.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln194_reg_5093_reg[10]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
                         FDRE (Setup_fdre_C_D)       -0.199    12.690    bd_0_i/hls_inst/inst/trunc_ln194_reg_5093_reg[10]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                          -8.526    
  -------------------------------------------------------------------
                         slack                                  4.164    

Slack (MET) :             4.208ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_i5077_phi_cast_reg_4891_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln194_reg_5093_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.515ns  (logic 3.715ns (49.434%)  route 3.800ns (50.566%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_i5077_phi_cast_reg_4891_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/add_i5077_phi_cast_reg_4891_reg[1]/Q
                         net (fo=1, unplaced)         0.311     1.802    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/Q[1]
                         LUT2 (Prop_lut2_I1_O)        0.295     2.097 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088[3]_i_5/O
                         net (fo=1, unplaced)         0.000     2.097    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088[3]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.740 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[3]_i_1/O[3]
                         net (fo=17, unplaced)        0.674     3.414    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/A[3]
                         LUT6 (Prop_lut6_I5_O)        0.307     3.721 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_4__7/O
                         net (fo=2, unplaced)         0.913     4.634    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_4__7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.758 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_8__3/O
                         net (fo=1, unplaced)         0.000     4.758    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_8__3_n_0
                         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.366 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0/O[3]
                         net (fo=4, unplaced)         0.642     6.008    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_n_4
                         LUT4 (Prop_lut4_I3_O)        0.307     6.315 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_3/O
                         net (fo=2, unplaced)         0.913     7.228    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.352 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_7/O
                         net (fo=1, unplaced)         0.000     7.352    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.885 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.885    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.141 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__1/O[2]
                         net (fo=2, unplaced)         0.347     8.488    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32_n_1
                         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln194_reg_5093_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.924    12.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln194_reg_5093_reg[13]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
                         FDRE (Setup_fdre_C_D)       -0.193    12.696    bd_0_i/hls_inst/inst/trunc_ln194_reg_5093_reg[13]
  -------------------------------------------------------------------
                         required time                         12.696    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                  4.208    




