Version 3.2 HI-TECH Software Intermediate Code
[p mainexit ]
"458 C:\Program Files (x86)\Microchip\xc8\v1.40\include\pic18f2321.h
[v _PORTC `Vuc ~T0 @X0 0 e@3970 ]
"1486
[v _TRISC `Vuc ~T0 @X0 0 e@3988 ]
"5044
[v _OSCCON `Vuc ~T0 @X0 0 e@4051 ]
"1707
[v _OSCTUNE `Vuc ~T0 @X0 0 e@3995 ]
"4633
[s S204 :1 `uc 1 ]
[n S204 . NOT_BOR ]
"4636
[s S205 :1 `uc 1 :1 `uc 1 ]
[n S205 . . NOT_POR ]
"4640
[s S206 :2 `uc 1 :1 `uc 1 ]
[n S206 . . NOT_PD ]
"4644
[s S207 :3 `uc 1 :1 `uc 1 ]
[n S207 . . NOT_TO ]
"4648
[s S208 :4 `uc 1 :1 `uc 1 ]
[n S208 . . NOT_RI ]
"4652
[s S209 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S209 . nBOR nPOR nPD nTO nRI . IPEN ]
"4661
[s S210 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S210 . BOR POR PD TO RI . SBOREN ]
"4632
[u S203 `S204 1 `S205 1 `S206 1 `S207 1 `S208 1 `S209 1 `S210 1 ]
[n S203 . . . . . . . . ]
"4671
[v _RCONbits `VS203 ~T0 @X0 0 e@4048 ]
"5132
[s S228 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S228 . T0PS PSA T0SE T0CS T08BIT TMR0ON ]
"5140
[s S229 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S229 . T0PS0 T0PS1 T0PS2 . T016BIT ]
"5131
[u S227 `S228 1 `S229 1 ]
[n S227 . . . ]
"5148
[v _T0CONbits `VS227 ~T0 @X0 0 e@4053 ]
"5214
[v _TMR0H `Vuc ~T0 @X0 0 e@4055 ]
"5208
[v _TMR0L `Vuc ~T0 @X0 0 e@4054 ]
"5617
[s S241 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S241 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE PEIE_GIEL GIE_GIEH ]
"5627
[s S242 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S242 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
"5637
[s S243 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S243 . . GIEL GIEH ]
"5616
[u S240 `S241 1 `S242 1 `S243 1 ]
[n S240 . . . . ]
"5643
[v _INTCONbits `VS240 ~T0 @X0 0 e@4082 ]
"4513
[s S199 :2 `uc 1 :1 `uc 1 ]
[n S199 . . NOT_T1SYNC ]
"4517
[s S200 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S200 . TMR1ON TMR1CS nT1SYNC T1OSCEN T1CKPS T1RUN RD16 ]
"4526
[s S201 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S201 . . T1SYNC . T1CKPS0 T1CKPS1 ]
"4533
[s S202 :3 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S202 . . SOSCEN . T1RD16 ]
"4512
[u S198 `S199 1 `S200 1 `S201 1 `S202 1 ]
[n S198 . . . . . ]
"4540
[v _T1CONbits `VS198 ~T0 @X0 0 e@4045 ]
"4507
[v _T1CON `Vuc ~T0 @X0 0 e@4045 ]
"4621
[v _TMR1H `Vuc ~T0 @X0 0 e@4047 ]
"4615
[v _TMR1L `Vuc ~T0 @X0 0 e@4046 ]
"1847
[s S63 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S63 . TMR1IF TMR2IF CCP1IF SSPIF TXIF RCIF ADIF ]
"1856
[s S64 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S64 . . TX1IF RC1IF ]
"1846
[u S62 `S63 1 `S64 1 ]
[n S62 . . . ]
"1862
[v _PIR1bits `VS62 ~T0 @X0 0 e@3998 ]
"1777
[s S60 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S60 . TMR1IE TMR2IE CCP1IE SSPIE TXIE RCIE ADIE ]
"1786
[s S61 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S61 . . TX1IE RC1IE ]
"1776
[u S59 `S60 1 `S61 1 ]
[n S59 . . . ]
"1792
[v _PIE1bits `VS59 ~T0 @X0 0 e@3997 ]
"21 src/interrupt.h
[v _total_1ms_tick `ui ~T0 @X0 0 e ]
"3686 C:\Program Files (x86)\Microchip\xc8\v1.40\include\pic18f2321.h
[s S151 :4 `uc 1 :2 `uc 1 ]
[n S151 . PCFG VCFG ]
"3690
[s S152 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S152 . PCFG0 PCFG1 PCFG2 PCFG3 VCFG0 VCFG1 ]
"3698
[s S153 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S153 . . CHSN3 VCFG01 VCFG11 ]
"3685
[u S150 `S151 1 `S152 1 `S153 1 ]
[n S150 . . . . ]
"3705
[v _ADCON1bits `VS150 ~T0 @X0 0 e@4033 ]
"49
[v _PORTA `Vuc ~T0 @X0 0 e@3968 ]
"1044
[v _TRISA `Vuc ~T0 @X0 0 e@3986 ]
"280
[v _PORTB `Vuc ~T0 @X0 0 e@3969 ]
"1265
[v _TRISB `Vuc ~T0 @X0 0 e@3987 ]
"2270
[s S81 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S81 . RX9D OERR FERR ADDEN CREN SREN RX9 SPEN ]
"2280
[s S82 :3 `uc 1 :1 `uc 1 ]
[n S82 . . ADEN ]
"2284
[s S83 :5 `uc 1 :1 `uc 1 ]
[n S83 . . SRENA ]
"2288
[s S84 :6 `uc 1 :1 `uc 1 ]
[n S84 . . RC8_9 ]
"2292
[s S85 :6 `uc 1 :1 `uc 1 ]
[n S85 . . RC9 ]
"2296
[s S86 :1 `uc 1 ]
[n S86 . RCD8 ]
"2269
[u S80 `S81 1 `S82 1 `S83 1 `S84 1 `S85 1 `S86 1 ]
[n S80 . . . . . . . ]
"2300
[v _RCSTAbits `VS80 ~T0 @X0 0 e@4011 ]
"2479
[s S95 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S95 . TX9D TRMT BRGH SENDB SYNC TXEN TX9 CSRC ]
"2489
[s S96 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S96 . TX9D1 TRMT1 BRGH1 SENDB1 SYNC1 TXEN1 TX91 CSRC1 ]
"2499
[s S97 :6 `uc 1 :1 `uc 1 ]
[n S97 . . TX8_9 ]
"2503
[s S98 :1 `uc 1 ]
[n S98 . TXD8 ]
"2478
[u S94 `S95 1 `S96 1 `S97 1 `S98 1 ]
[n S94 . . . . . ]
"2507
[v _TXSTAbits `VS94 ~T0 @X0 0 e@4012 ]
"2745
[v _SPBRG `Vuc ~T0 @X0 0 e@4015 ]
"3173
[s S126 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S126 . ABDEN WUE . BRG16 TXCKP RXDTP RCIDL ABDOVF ]
"3183
[s S127 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S127 . . SCKP . RCMT ]
"3189
[s S128 :5 `uc 1 :1 `uc 1 ]
[n S128 . . RXCKP ]
"3193
[s S129 :1 `uc 1 :1 `uc 1 ]
[n S129 . . W4E ]
"3172
[u S125 `S126 1 `S127 1 `S128 1 `S129 1 ]
[n S125 . . . . . ]
"3198
[v _BAUDCONbits `VS125 ~T0 @X0 0 e@4024 ]
"2734
[v _RCREG `Vuc ~T0 @X0 0 e@4014 ]
"464
[s S16 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S16 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
"474
[s S17 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S17 . T1OSO T1OSI CCP1 SCK SDI SDO TX RX ]
"484
[s S18 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S18 . T13CKI CCP2 P1A SCL SDA . CK DT ]
"494
[s S19 :1 `uc 1 ]
[n S19 . T1CKI ]
"497
[s S20 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S20 . . PA2 PA1 ]
"463
[u S15 `S16 1 `S17 1 `S18 1 `S19 1 `S20 1 ]
[n S15 . . . . . . ]
"503
[v _PORTCbits `VS15 ~T0 @X0 0 e@3970 ]
"3994
[v _SSPCON1 `Vuc ~T0 @X0 0 e@4038 ]
"584 src/spi.h
[v _OpenSPI `(v ~T0 @X0 0 ef3`uc`uc`uc ]
"5 src/eeprom.h
[v _write_eeprom_data `(v ~T0 @X0 0 ef2`uc`uc ]
"108 src/L6474.h
[v _motor_disable `(v ~T0 @X0 0 ef1`uc ]
"117
[v _blank_check `(uc ~T0 @X0 0 ef1`uc ]
"118
[v _chksum_check `(uc ~T0 @X0 0 ef1`uc ]
"114
[v _copy_from_eeprom `(v ~T0 @X0 0 ef1`uc ]
"7 src/serial.h
[v _uart_getc `(uc ~T0 @X0 0 ef ]
"4
[v _uart_putc `(v ~T0 @X0 0 ef1`uc ]
"69 src/L6474.h
[v _get_abs_pos `(v ~T0 @X0 0 ef1`uc ]
"120
[v _param1 `uc ~T0 @X0 0 e ]
"121
[v _param2 `uc ~T0 @X0 0 e ]
"122
[v _param3 `uc ~T0 @X0 0 e ]
"72
[v _get_el_pos `(v ~T0 @X0 0 ef1`uc ]
"75
[v _get_mark `(v ~T0 @X0 0 ef1`uc ]
"78
[v _get_tval `(v ~T0 @X0 0 ef1`uc ]
"81
[v _get_t_fast `(v ~T0 @X0 0 ef1`uc ]
"84
[v _get_ton_min `(v ~T0 @X0 0 ef1`uc ]
"87
[v _get_toff_min `(v ~T0 @X0 0 ef1`uc ]
"90
[v _get_adc_out `(v ~T0 @X0 0 ef1`uc ]
"93
[v _get_ocd_th `(v ~T0 @X0 0 ef1`uc ]
"96
[v _get_step_mode `(v ~T0 @X0 0 ef1`uc ]
"99
[v _get_alarm_en `(v ~T0 @X0 0 ef1`uc ]
"102
[v _get_config `(v ~T0 @X0 0 ef1`uc ]
"104
[v _get_status `(v ~T0 @X0 0 ef1`uc ]
"105
[v _reset_position `(v ~T0 @X0 0 ef1`uc ]
"107
[v _motor_enable `(v ~T0 @X0 0 ef1`uc ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f2321.h: 49: extern volatile unsigned char PORTA @ 0xF80;
"51 C:\Program Files (x86)\Microchip\xc8\v1.40\include\pic18f2321.h
[; ;pic18f2321.h: 51: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f2321.h: 54: typedef union {
[; ;pic18f2321.h: 55: struct {
[; ;pic18f2321.h: 56: unsigned RA0 :1;
[; ;pic18f2321.h: 57: unsigned RA1 :1;
[; ;pic18f2321.h: 58: unsigned RA2 :1;
[; ;pic18f2321.h: 59: unsigned RA3 :1;
[; ;pic18f2321.h: 60: unsigned RA4 :1;
[; ;pic18f2321.h: 61: unsigned RA5 :1;
[; ;pic18f2321.h: 62: unsigned RA6 :1;
[; ;pic18f2321.h: 63: unsigned RA7 :1;
[; ;pic18f2321.h: 64: };
[; ;pic18f2321.h: 65: struct {
[; ;pic18f2321.h: 66: unsigned AN0 :1;
[; ;pic18f2321.h: 67: unsigned AN1 :1;
[; ;pic18f2321.h: 68: unsigned AN2 :1;
[; ;pic18f2321.h: 69: unsigned AN3 :1;
[; ;pic18f2321.h: 70: unsigned :1;
[; ;pic18f2321.h: 71: unsigned AN4 :1;
[; ;pic18f2321.h: 72: unsigned OSC2 :1;
[; ;pic18f2321.h: 73: unsigned OSC1 :1;
[; ;pic18f2321.h: 74: };
[; ;pic18f2321.h: 75: struct {
[; ;pic18f2321.h: 76: unsigned C1N :1;
[; ;pic18f2321.h: 77: unsigned C2N :1;
[; ;pic18f2321.h: 78: unsigned C2P :1;
[; ;pic18f2321.h: 79: unsigned C1P :1;
[; ;pic18f2321.h: 80: unsigned C1OUT :1;
[; ;pic18f2321.h: 81: unsigned C2OUT :1;
[; ;pic18f2321.h: 82: unsigned CLKO :1;
[; ;pic18f2321.h: 83: unsigned CLKI :1;
[; ;pic18f2321.h: 84: };
[; ;pic18f2321.h: 85: struct {
[; ;pic18f2321.h: 86: unsigned :2;
[; ;pic18f2321.h: 87: unsigned VREFM :1;
[; ;pic18f2321.h: 88: unsigned VREFP :1;
[; ;pic18f2321.h: 89: unsigned :1;
[; ;pic18f2321.h: 90: unsigned HLVDIN :1;
[; ;pic18f2321.h: 91: };
[; ;pic18f2321.h: 92: struct {
[; ;pic18f2321.h: 93: unsigned :5;
[; ;pic18f2321.h: 94: unsigned NOT_SS :1;
[; ;pic18f2321.h: 95: };
[; ;pic18f2321.h: 96: struct {
[; ;pic18f2321.h: 97: unsigned :2;
[; ;pic18f2321.h: 98: unsigned CVREF :1;
[; ;pic18f2321.h: 99: unsigned :1;
[; ;pic18f2321.h: 100: unsigned T0CKI :1;
[; ;pic18f2321.h: 101: unsigned nSS :1;
[; ;pic18f2321.h: 102: };
[; ;pic18f2321.h: 103: struct {
[; ;pic18f2321.h: 104: unsigned ULPWUIN :1;
[; ;pic18f2321.h: 105: unsigned :4;
[; ;pic18f2321.h: 106: unsigned LVDIN :1;
[; ;pic18f2321.h: 107: unsigned :1;
[; ;pic18f2321.h: 108: unsigned RJPU :1;
[; ;pic18f2321.h: 109: };
[; ;pic18f2321.h: 110: } PORTAbits_t;
[; ;pic18f2321.h: 111: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f2321.h: 280: extern volatile unsigned char PORTB @ 0xF81;
"282
[; ;pic18f2321.h: 282: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f2321.h: 285: typedef union {
[; ;pic18f2321.h: 286: struct {
[; ;pic18f2321.h: 287: unsigned RB0 :1;
[; ;pic18f2321.h: 288: unsigned RB1 :1;
[; ;pic18f2321.h: 289: unsigned RB2 :1;
[; ;pic18f2321.h: 290: unsigned RB3 :1;
[; ;pic18f2321.h: 291: unsigned RB4 :1;
[; ;pic18f2321.h: 292: unsigned RB5 :1;
[; ;pic18f2321.h: 293: unsigned RB6 :1;
[; ;pic18f2321.h: 294: unsigned RB7 :1;
[; ;pic18f2321.h: 295: };
[; ;pic18f2321.h: 296: struct {
[; ;pic18f2321.h: 297: unsigned INT0 :1;
[; ;pic18f2321.h: 298: unsigned INT1 :1;
[; ;pic18f2321.h: 299: unsigned INT2 :1;
[; ;pic18f2321.h: 300: unsigned CCP2 :1;
[; ;pic18f2321.h: 301: unsigned KBI0 :1;
[; ;pic18f2321.h: 302: unsigned KBI1 :1;
[; ;pic18f2321.h: 303: unsigned KBI2 :1;
[; ;pic18f2321.h: 304: unsigned KBI3 :1;
[; ;pic18f2321.h: 305: };
[; ;pic18f2321.h: 306: struct {
[; ;pic18f2321.h: 307: unsigned AN12 :1;
[; ;pic18f2321.h: 308: unsigned AN10 :1;
[; ;pic18f2321.h: 309: unsigned AN8 :1;
[; ;pic18f2321.h: 310: unsigned AN9 :1;
[; ;pic18f2321.h: 311: unsigned AN11 :1;
[; ;pic18f2321.h: 312: unsigned PGM :1;
[; ;pic18f2321.h: 313: unsigned PGC :1;
[; ;pic18f2321.h: 314: unsigned PGD :1;
[; ;pic18f2321.h: 315: };
[; ;pic18f2321.h: 316: struct {
[; ;pic18f2321.h: 317: unsigned FLT0 :1;
[; ;pic18f2321.h: 318: };
[; ;pic18f2321.h: 319: struct {
[; ;pic18f2321.h: 320: unsigned :3;
[; ;pic18f2321.h: 321: unsigned CCP2_PA2 :1;
[; ;pic18f2321.h: 322: };
[; ;pic18f2321.h: 323: } PORTBbits_t;
[; ;pic18f2321.h: 324: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f2321.h: 458: extern volatile unsigned char PORTC @ 0xF82;
"460
[; ;pic18f2321.h: 460: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f2321.h: 463: typedef union {
[; ;pic18f2321.h: 464: struct {
[; ;pic18f2321.h: 465: unsigned RC0 :1;
[; ;pic18f2321.h: 466: unsigned RC1 :1;
[; ;pic18f2321.h: 467: unsigned RC2 :1;
[; ;pic18f2321.h: 468: unsigned RC3 :1;
[; ;pic18f2321.h: 469: unsigned RC4 :1;
[; ;pic18f2321.h: 470: unsigned RC5 :1;
[; ;pic18f2321.h: 471: unsigned RC6 :1;
[; ;pic18f2321.h: 472: unsigned RC7 :1;
[; ;pic18f2321.h: 473: };
[; ;pic18f2321.h: 474: struct {
[; ;pic18f2321.h: 475: unsigned T1OSO :1;
[; ;pic18f2321.h: 476: unsigned T1OSI :1;
[; ;pic18f2321.h: 477: unsigned CCP1 :1;
[; ;pic18f2321.h: 478: unsigned SCK :1;
[; ;pic18f2321.h: 479: unsigned SDI :1;
[; ;pic18f2321.h: 480: unsigned SDO :1;
[; ;pic18f2321.h: 481: unsigned TX :1;
[; ;pic18f2321.h: 482: unsigned RX :1;
[; ;pic18f2321.h: 483: };
[; ;pic18f2321.h: 484: struct {
[; ;pic18f2321.h: 485: unsigned T13CKI :1;
[; ;pic18f2321.h: 486: unsigned CCP2 :1;
[; ;pic18f2321.h: 487: unsigned P1A :1;
[; ;pic18f2321.h: 488: unsigned SCL :1;
[; ;pic18f2321.h: 489: unsigned SDA :1;
[; ;pic18f2321.h: 490: unsigned :1;
[; ;pic18f2321.h: 491: unsigned CK :1;
[; ;pic18f2321.h: 492: unsigned DT :1;
[; ;pic18f2321.h: 493: };
[; ;pic18f2321.h: 494: struct {
[; ;pic18f2321.h: 495: unsigned T1CKI :1;
[; ;pic18f2321.h: 496: };
[; ;pic18f2321.h: 497: struct {
[; ;pic18f2321.h: 498: unsigned :1;
[; ;pic18f2321.h: 499: unsigned PA2 :1;
[; ;pic18f2321.h: 500: unsigned PA1 :1;
[; ;pic18f2321.h: 501: };
[; ;pic18f2321.h: 502: } PORTCbits_t;
[; ;pic18f2321.h: 503: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f2321.h: 637: extern volatile unsigned char PORTE @ 0xF84;
"639
[; ;pic18f2321.h: 639: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f2321.h: 642: typedef union {
[; ;pic18f2321.h: 643: struct {
[; ;pic18f2321.h: 644: unsigned :3;
[; ;pic18f2321.h: 645: unsigned RE3 :1;
[; ;pic18f2321.h: 646: };
[; ;pic18f2321.h: 647: struct {
[; ;pic18f2321.h: 648: unsigned :3;
[; ;pic18f2321.h: 649: unsigned MCLR :1;
[; ;pic18f2321.h: 650: };
[; ;pic18f2321.h: 651: struct {
[; ;pic18f2321.h: 652: unsigned :3;
[; ;pic18f2321.h: 653: unsigned NOT_MCLR :1;
[; ;pic18f2321.h: 654: };
[; ;pic18f2321.h: 655: struct {
[; ;pic18f2321.h: 656: unsigned :3;
[; ;pic18f2321.h: 657: unsigned nMCLR :1;
[; ;pic18f2321.h: 658: };
[; ;pic18f2321.h: 659: struct {
[; ;pic18f2321.h: 660: unsigned :3;
[; ;pic18f2321.h: 661: unsigned VPP :1;
[; ;pic18f2321.h: 662: };
[; ;pic18f2321.h: 663: struct {
[; ;pic18f2321.h: 664: unsigned :3;
[; ;pic18f2321.h: 665: unsigned CCP9E :1;
[; ;pic18f2321.h: 666: };
[; ;pic18f2321.h: 667: struct {
[; ;pic18f2321.h: 668: unsigned :3;
[; ;pic18f2321.h: 669: unsigned PC3E :1;
[; ;pic18f2321.h: 670: };
[; ;pic18f2321.h: 671: } PORTEbits_t;
[; ;pic18f2321.h: 672: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f2321.h: 711: extern volatile unsigned char LATA @ 0xF89;
"713
[; ;pic18f2321.h: 713: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f2321.h: 716: typedef union {
[; ;pic18f2321.h: 717: struct {
[; ;pic18f2321.h: 718: unsigned LATA0 :1;
[; ;pic18f2321.h: 719: unsigned LATA1 :1;
[; ;pic18f2321.h: 720: unsigned LATA2 :1;
[; ;pic18f2321.h: 721: unsigned LATA3 :1;
[; ;pic18f2321.h: 722: unsigned LATA4 :1;
[; ;pic18f2321.h: 723: unsigned LATA5 :1;
[; ;pic18f2321.h: 724: unsigned LATA6 :1;
[; ;pic18f2321.h: 725: unsigned LATA7 :1;
[; ;pic18f2321.h: 726: };
[; ;pic18f2321.h: 727: struct {
[; ;pic18f2321.h: 728: unsigned LA0 :1;
[; ;pic18f2321.h: 729: unsigned LA1 :1;
[; ;pic18f2321.h: 730: unsigned LA2 :1;
[; ;pic18f2321.h: 731: unsigned LA3 :1;
[; ;pic18f2321.h: 732: unsigned LA4 :1;
[; ;pic18f2321.h: 733: unsigned LA5 :1;
[; ;pic18f2321.h: 734: unsigned LA6 :1;
[; ;pic18f2321.h: 735: unsigned LA7 :1;
[; ;pic18f2321.h: 736: };
[; ;pic18f2321.h: 737: } LATAbits_t;
[; ;pic18f2321.h: 738: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f2321.h: 822: extern volatile unsigned char LATB @ 0xF8A;
"824
[; ;pic18f2321.h: 824: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f2321.h: 827: typedef union {
[; ;pic18f2321.h: 828: struct {
[; ;pic18f2321.h: 829: unsigned LATB0 :1;
[; ;pic18f2321.h: 830: unsigned LATB1 :1;
[; ;pic18f2321.h: 831: unsigned LATB2 :1;
[; ;pic18f2321.h: 832: unsigned LATB3 :1;
[; ;pic18f2321.h: 833: unsigned LATB4 :1;
[; ;pic18f2321.h: 834: unsigned LATB5 :1;
[; ;pic18f2321.h: 835: unsigned LATB6 :1;
[; ;pic18f2321.h: 836: unsigned LATB7 :1;
[; ;pic18f2321.h: 837: };
[; ;pic18f2321.h: 838: struct {
[; ;pic18f2321.h: 839: unsigned LB0 :1;
[; ;pic18f2321.h: 840: unsigned LB1 :1;
[; ;pic18f2321.h: 841: unsigned LB2 :1;
[; ;pic18f2321.h: 842: unsigned LB3 :1;
[; ;pic18f2321.h: 843: unsigned LB4 :1;
[; ;pic18f2321.h: 844: unsigned LB5 :1;
[; ;pic18f2321.h: 845: unsigned LB6 :1;
[; ;pic18f2321.h: 846: unsigned LB7 :1;
[; ;pic18f2321.h: 847: };
[; ;pic18f2321.h: 848: } LATBbits_t;
[; ;pic18f2321.h: 849: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f2321.h: 933: extern volatile unsigned char LATC @ 0xF8B;
"935
[; ;pic18f2321.h: 935: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f2321.h: 938: typedef union {
[; ;pic18f2321.h: 939: struct {
[; ;pic18f2321.h: 940: unsigned LATC0 :1;
[; ;pic18f2321.h: 941: unsigned LATC1 :1;
[; ;pic18f2321.h: 942: unsigned LATC2 :1;
[; ;pic18f2321.h: 943: unsigned LATC3 :1;
[; ;pic18f2321.h: 944: unsigned LATC4 :1;
[; ;pic18f2321.h: 945: unsigned LATC5 :1;
[; ;pic18f2321.h: 946: unsigned LATC6 :1;
[; ;pic18f2321.h: 947: unsigned LATC7 :1;
[; ;pic18f2321.h: 948: };
[; ;pic18f2321.h: 949: struct {
[; ;pic18f2321.h: 950: unsigned LC0 :1;
[; ;pic18f2321.h: 951: unsigned LC1 :1;
[; ;pic18f2321.h: 952: unsigned LC2 :1;
[; ;pic18f2321.h: 953: unsigned LC3 :1;
[; ;pic18f2321.h: 954: unsigned LC4 :1;
[; ;pic18f2321.h: 955: unsigned LC5 :1;
[; ;pic18f2321.h: 956: unsigned LC6 :1;
[; ;pic18f2321.h: 957: unsigned LC7 :1;
[; ;pic18f2321.h: 958: };
[; ;pic18f2321.h: 959: } LATCbits_t;
[; ;pic18f2321.h: 960: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f2321.h: 1044: extern volatile unsigned char TRISA @ 0xF92;
"1046
[; ;pic18f2321.h: 1046: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f2321.h: 1049: extern volatile unsigned char DDRA @ 0xF92;
"1051
[; ;pic18f2321.h: 1051: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f2321.h: 1054: typedef union {
[; ;pic18f2321.h: 1055: struct {
[; ;pic18f2321.h: 1056: unsigned TRISA0 :1;
[; ;pic18f2321.h: 1057: unsigned TRISA1 :1;
[; ;pic18f2321.h: 1058: unsigned TRISA2 :1;
[; ;pic18f2321.h: 1059: unsigned TRISA3 :1;
[; ;pic18f2321.h: 1060: unsigned TRISA4 :1;
[; ;pic18f2321.h: 1061: unsigned TRISA5 :1;
[; ;pic18f2321.h: 1062: unsigned TRISA6 :1;
[; ;pic18f2321.h: 1063: unsigned TRISA7 :1;
[; ;pic18f2321.h: 1064: };
[; ;pic18f2321.h: 1065: struct {
[; ;pic18f2321.h: 1066: unsigned RA0 :1;
[; ;pic18f2321.h: 1067: unsigned RA1 :1;
[; ;pic18f2321.h: 1068: unsigned RA2 :1;
[; ;pic18f2321.h: 1069: unsigned RA3 :1;
[; ;pic18f2321.h: 1070: unsigned RA4 :1;
[; ;pic18f2321.h: 1071: unsigned RA5 :1;
[; ;pic18f2321.h: 1072: unsigned RA6 :1;
[; ;pic18f2321.h: 1073: unsigned RA7 :1;
[; ;pic18f2321.h: 1074: };
[; ;pic18f2321.h: 1075: } TRISAbits_t;
[; ;pic18f2321.h: 1076: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f2321.h: 1159: typedef union {
[; ;pic18f2321.h: 1160: struct {
[; ;pic18f2321.h: 1161: unsigned TRISA0 :1;
[; ;pic18f2321.h: 1162: unsigned TRISA1 :1;
[; ;pic18f2321.h: 1163: unsigned TRISA2 :1;
[; ;pic18f2321.h: 1164: unsigned TRISA3 :1;
[; ;pic18f2321.h: 1165: unsigned TRISA4 :1;
[; ;pic18f2321.h: 1166: unsigned TRISA5 :1;
[; ;pic18f2321.h: 1167: unsigned TRISA6 :1;
[; ;pic18f2321.h: 1168: unsigned TRISA7 :1;
[; ;pic18f2321.h: 1169: };
[; ;pic18f2321.h: 1170: struct {
[; ;pic18f2321.h: 1171: unsigned RA0 :1;
[; ;pic18f2321.h: 1172: unsigned RA1 :1;
[; ;pic18f2321.h: 1173: unsigned RA2 :1;
[; ;pic18f2321.h: 1174: unsigned RA3 :1;
[; ;pic18f2321.h: 1175: unsigned RA4 :1;
[; ;pic18f2321.h: 1176: unsigned RA5 :1;
[; ;pic18f2321.h: 1177: unsigned RA6 :1;
[; ;pic18f2321.h: 1178: unsigned RA7 :1;
[; ;pic18f2321.h: 1179: };
[; ;pic18f2321.h: 1180: } DDRAbits_t;
[; ;pic18f2321.h: 1181: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f2321.h: 1265: extern volatile unsigned char TRISB @ 0xF93;
"1267
[; ;pic18f2321.h: 1267: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f2321.h: 1270: extern volatile unsigned char DDRB @ 0xF93;
"1272
[; ;pic18f2321.h: 1272: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f2321.h: 1275: typedef union {
[; ;pic18f2321.h: 1276: struct {
[; ;pic18f2321.h: 1277: unsigned TRISB0 :1;
[; ;pic18f2321.h: 1278: unsigned TRISB1 :1;
[; ;pic18f2321.h: 1279: unsigned TRISB2 :1;
[; ;pic18f2321.h: 1280: unsigned TRISB3 :1;
[; ;pic18f2321.h: 1281: unsigned TRISB4 :1;
[; ;pic18f2321.h: 1282: unsigned TRISB5 :1;
[; ;pic18f2321.h: 1283: unsigned TRISB6 :1;
[; ;pic18f2321.h: 1284: unsigned TRISB7 :1;
[; ;pic18f2321.h: 1285: };
[; ;pic18f2321.h: 1286: struct {
[; ;pic18f2321.h: 1287: unsigned RB0 :1;
[; ;pic18f2321.h: 1288: unsigned RB1 :1;
[; ;pic18f2321.h: 1289: unsigned RB2 :1;
[; ;pic18f2321.h: 1290: unsigned RB3 :1;
[; ;pic18f2321.h: 1291: unsigned RB4 :1;
[; ;pic18f2321.h: 1292: unsigned RB5 :1;
[; ;pic18f2321.h: 1293: unsigned RB6 :1;
[; ;pic18f2321.h: 1294: unsigned RB7 :1;
[; ;pic18f2321.h: 1295: };
[; ;pic18f2321.h: 1296: } TRISBbits_t;
[; ;pic18f2321.h: 1297: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f2321.h: 1380: typedef union {
[; ;pic18f2321.h: 1381: struct {
[; ;pic18f2321.h: 1382: unsigned TRISB0 :1;
[; ;pic18f2321.h: 1383: unsigned TRISB1 :1;
[; ;pic18f2321.h: 1384: unsigned TRISB2 :1;
[; ;pic18f2321.h: 1385: unsigned TRISB3 :1;
[; ;pic18f2321.h: 1386: unsigned TRISB4 :1;
[; ;pic18f2321.h: 1387: unsigned TRISB5 :1;
[; ;pic18f2321.h: 1388: unsigned TRISB6 :1;
[; ;pic18f2321.h: 1389: unsigned TRISB7 :1;
[; ;pic18f2321.h: 1390: };
[; ;pic18f2321.h: 1391: struct {
[; ;pic18f2321.h: 1392: unsigned RB0 :1;
[; ;pic18f2321.h: 1393: unsigned RB1 :1;
[; ;pic18f2321.h: 1394: unsigned RB2 :1;
[; ;pic18f2321.h: 1395: unsigned RB3 :1;
[; ;pic18f2321.h: 1396: unsigned RB4 :1;
[; ;pic18f2321.h: 1397: unsigned RB5 :1;
[; ;pic18f2321.h: 1398: unsigned RB6 :1;
[; ;pic18f2321.h: 1399: unsigned RB7 :1;
[; ;pic18f2321.h: 1400: };
[; ;pic18f2321.h: 1401: } DDRBbits_t;
[; ;pic18f2321.h: 1402: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f2321.h: 1486: extern volatile unsigned char TRISC @ 0xF94;
"1488
[; ;pic18f2321.h: 1488: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f2321.h: 1491: extern volatile unsigned char DDRC @ 0xF94;
"1493
[; ;pic18f2321.h: 1493: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f2321.h: 1496: typedef union {
[; ;pic18f2321.h: 1497: struct {
[; ;pic18f2321.h: 1498: unsigned TRISC0 :1;
[; ;pic18f2321.h: 1499: unsigned TRISC1 :1;
[; ;pic18f2321.h: 1500: unsigned TRISC2 :1;
[; ;pic18f2321.h: 1501: unsigned TRISC3 :1;
[; ;pic18f2321.h: 1502: unsigned TRISC4 :1;
[; ;pic18f2321.h: 1503: unsigned TRISC5 :1;
[; ;pic18f2321.h: 1504: unsigned TRISC6 :1;
[; ;pic18f2321.h: 1505: unsigned TRISC7 :1;
[; ;pic18f2321.h: 1506: };
[; ;pic18f2321.h: 1507: struct {
[; ;pic18f2321.h: 1508: unsigned RC0 :1;
[; ;pic18f2321.h: 1509: unsigned RC1 :1;
[; ;pic18f2321.h: 1510: unsigned RC2 :1;
[; ;pic18f2321.h: 1511: unsigned RC3 :1;
[; ;pic18f2321.h: 1512: unsigned RC4 :1;
[; ;pic18f2321.h: 1513: unsigned RC5 :1;
[; ;pic18f2321.h: 1514: unsigned RC6 :1;
[; ;pic18f2321.h: 1515: unsigned RC7 :1;
[; ;pic18f2321.h: 1516: };
[; ;pic18f2321.h: 1517: } TRISCbits_t;
[; ;pic18f2321.h: 1518: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f2321.h: 1601: typedef union {
[; ;pic18f2321.h: 1602: struct {
[; ;pic18f2321.h: 1603: unsigned TRISC0 :1;
[; ;pic18f2321.h: 1604: unsigned TRISC1 :1;
[; ;pic18f2321.h: 1605: unsigned TRISC2 :1;
[; ;pic18f2321.h: 1606: unsigned TRISC3 :1;
[; ;pic18f2321.h: 1607: unsigned TRISC4 :1;
[; ;pic18f2321.h: 1608: unsigned TRISC5 :1;
[; ;pic18f2321.h: 1609: unsigned TRISC6 :1;
[; ;pic18f2321.h: 1610: unsigned TRISC7 :1;
[; ;pic18f2321.h: 1611: };
[; ;pic18f2321.h: 1612: struct {
[; ;pic18f2321.h: 1613: unsigned RC0 :1;
[; ;pic18f2321.h: 1614: unsigned RC1 :1;
[; ;pic18f2321.h: 1615: unsigned RC2 :1;
[; ;pic18f2321.h: 1616: unsigned RC3 :1;
[; ;pic18f2321.h: 1617: unsigned RC4 :1;
[; ;pic18f2321.h: 1618: unsigned RC5 :1;
[; ;pic18f2321.h: 1619: unsigned RC6 :1;
[; ;pic18f2321.h: 1620: unsigned RC7 :1;
[; ;pic18f2321.h: 1621: };
[; ;pic18f2321.h: 1622: } DDRCbits_t;
[; ;pic18f2321.h: 1623: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f2321.h: 1707: extern volatile unsigned char OSCTUNE @ 0xF9B;
"1709
[; ;pic18f2321.h: 1709: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f2321.h: 1712: typedef union {
[; ;pic18f2321.h: 1713: struct {
[; ;pic18f2321.h: 1714: unsigned TUN :5;
[; ;pic18f2321.h: 1715: unsigned :1;
[; ;pic18f2321.h: 1716: unsigned PLLEN :1;
[; ;pic18f2321.h: 1717: unsigned INTSRC :1;
[; ;pic18f2321.h: 1718: };
[; ;pic18f2321.h: 1719: struct {
[; ;pic18f2321.h: 1720: unsigned TUN0 :1;
[; ;pic18f2321.h: 1721: unsigned TUN1 :1;
[; ;pic18f2321.h: 1722: unsigned TUN2 :1;
[; ;pic18f2321.h: 1723: unsigned TUN3 :1;
[; ;pic18f2321.h: 1724: unsigned TUN4 :1;
[; ;pic18f2321.h: 1725: };
[; ;pic18f2321.h: 1726: } OSCTUNEbits_t;
[; ;pic18f2321.h: 1727: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f2321.h: 1771: extern volatile unsigned char PIE1 @ 0xF9D;
"1773
[; ;pic18f2321.h: 1773: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f2321.h: 1776: typedef union {
[; ;pic18f2321.h: 1777: struct {
[; ;pic18f2321.h: 1778: unsigned TMR1IE :1;
[; ;pic18f2321.h: 1779: unsigned TMR2IE :1;
[; ;pic18f2321.h: 1780: unsigned CCP1IE :1;
[; ;pic18f2321.h: 1781: unsigned SSPIE :1;
[; ;pic18f2321.h: 1782: unsigned TXIE :1;
[; ;pic18f2321.h: 1783: unsigned RCIE :1;
[; ;pic18f2321.h: 1784: unsigned ADIE :1;
[; ;pic18f2321.h: 1785: };
[; ;pic18f2321.h: 1786: struct {
[; ;pic18f2321.h: 1787: unsigned :4;
[; ;pic18f2321.h: 1788: unsigned TX1IE :1;
[; ;pic18f2321.h: 1789: unsigned RC1IE :1;
[; ;pic18f2321.h: 1790: };
[; ;pic18f2321.h: 1791: } PIE1bits_t;
[; ;pic18f2321.h: 1792: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f2321.h: 1841: extern volatile unsigned char PIR1 @ 0xF9E;
"1843
[; ;pic18f2321.h: 1843: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f2321.h: 1846: typedef union {
[; ;pic18f2321.h: 1847: struct {
[; ;pic18f2321.h: 1848: unsigned TMR1IF :1;
[; ;pic18f2321.h: 1849: unsigned TMR2IF :1;
[; ;pic18f2321.h: 1850: unsigned CCP1IF :1;
[; ;pic18f2321.h: 1851: unsigned SSPIF :1;
[; ;pic18f2321.h: 1852: unsigned TXIF :1;
[; ;pic18f2321.h: 1853: unsigned RCIF :1;
[; ;pic18f2321.h: 1854: unsigned ADIF :1;
[; ;pic18f2321.h: 1855: };
[; ;pic18f2321.h: 1856: struct {
[; ;pic18f2321.h: 1857: unsigned :4;
[; ;pic18f2321.h: 1858: unsigned TX1IF :1;
[; ;pic18f2321.h: 1859: unsigned RC1IF :1;
[; ;pic18f2321.h: 1860: };
[; ;pic18f2321.h: 1861: } PIR1bits_t;
[; ;pic18f2321.h: 1862: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f2321.h: 1911: extern volatile unsigned char IPR1 @ 0xF9F;
"1913
[; ;pic18f2321.h: 1913: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f2321.h: 1916: typedef union {
[; ;pic18f2321.h: 1917: struct {
[; ;pic18f2321.h: 1918: unsigned TMR1IP :1;
[; ;pic18f2321.h: 1919: unsigned TMR2IP :1;
[; ;pic18f2321.h: 1920: unsigned CCP1IP :1;
[; ;pic18f2321.h: 1921: unsigned SSPIP :1;
[; ;pic18f2321.h: 1922: unsigned TXIP :1;
[; ;pic18f2321.h: 1923: unsigned RCIP :1;
[; ;pic18f2321.h: 1924: unsigned ADIP :1;
[; ;pic18f2321.h: 1925: };
[; ;pic18f2321.h: 1926: struct {
[; ;pic18f2321.h: 1927: unsigned :4;
[; ;pic18f2321.h: 1928: unsigned TX1IP :1;
[; ;pic18f2321.h: 1929: unsigned RC1IP :1;
[; ;pic18f2321.h: 1930: };
[; ;pic18f2321.h: 1931: } IPR1bits_t;
[; ;pic18f2321.h: 1932: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f2321.h: 1981: extern volatile unsigned char PIE2 @ 0xFA0;
"1983
[; ;pic18f2321.h: 1983: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f2321.h: 1986: typedef union {
[; ;pic18f2321.h: 1987: struct {
[; ;pic18f2321.h: 1988: unsigned CCP2IE :1;
[; ;pic18f2321.h: 1989: unsigned TMR3IE :1;
[; ;pic18f2321.h: 1990: unsigned HLVDIE :1;
[; ;pic18f2321.h: 1991: unsigned BCLIE :1;
[; ;pic18f2321.h: 1992: unsigned EEIE :1;
[; ;pic18f2321.h: 1993: unsigned :1;
[; ;pic18f2321.h: 1994: unsigned CMIE :1;
[; ;pic18f2321.h: 1995: unsigned OSCFIE :1;
[; ;pic18f2321.h: 1996: };
[; ;pic18f2321.h: 1997: struct {
[; ;pic18f2321.h: 1998: unsigned :2;
[; ;pic18f2321.h: 1999: unsigned LVDIE :1;
[; ;pic18f2321.h: 2000: };
[; ;pic18f2321.h: 2001: } PIE2bits_t;
[; ;pic18f2321.h: 2002: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f2321.h: 2046: extern volatile unsigned char PIR2 @ 0xFA1;
"2048
[; ;pic18f2321.h: 2048: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f2321.h: 2051: typedef union {
[; ;pic18f2321.h: 2052: struct {
[; ;pic18f2321.h: 2053: unsigned CCP2IF :1;
[; ;pic18f2321.h: 2054: unsigned TMR3IF :1;
[; ;pic18f2321.h: 2055: unsigned HLVDIF :1;
[; ;pic18f2321.h: 2056: unsigned BCLIF :1;
[; ;pic18f2321.h: 2057: unsigned EEIF :1;
[; ;pic18f2321.h: 2058: unsigned :1;
[; ;pic18f2321.h: 2059: unsigned CMIF :1;
[; ;pic18f2321.h: 2060: unsigned OSCFIF :1;
[; ;pic18f2321.h: 2061: };
[; ;pic18f2321.h: 2062: struct {
[; ;pic18f2321.h: 2063: unsigned :2;
[; ;pic18f2321.h: 2064: unsigned LVDIF :1;
[; ;pic18f2321.h: 2065: };
[; ;pic18f2321.h: 2066: } PIR2bits_t;
[; ;pic18f2321.h: 2067: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f2321.h: 2111: extern volatile unsigned char IPR2 @ 0xFA2;
"2113
[; ;pic18f2321.h: 2113: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f2321.h: 2116: typedef union {
[; ;pic18f2321.h: 2117: struct {
[; ;pic18f2321.h: 2118: unsigned CCP2IP :1;
[; ;pic18f2321.h: 2119: unsigned TMR3IP :1;
[; ;pic18f2321.h: 2120: unsigned HLVDIP :1;
[; ;pic18f2321.h: 2121: unsigned BCLIP :1;
[; ;pic18f2321.h: 2122: unsigned EEIP :1;
[; ;pic18f2321.h: 2123: unsigned :1;
[; ;pic18f2321.h: 2124: unsigned CMIP :1;
[; ;pic18f2321.h: 2125: unsigned OSCFIP :1;
[; ;pic18f2321.h: 2126: };
[; ;pic18f2321.h: 2127: struct {
[; ;pic18f2321.h: 2128: unsigned :2;
[; ;pic18f2321.h: 2129: unsigned LVDIP :1;
[; ;pic18f2321.h: 2130: };
[; ;pic18f2321.h: 2131: } IPR2bits_t;
[; ;pic18f2321.h: 2132: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f2321.h: 2176: extern volatile unsigned char EECON1 @ 0xFA6;
"2178
[; ;pic18f2321.h: 2178: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f2321.h: 2181: typedef union {
[; ;pic18f2321.h: 2182: struct {
[; ;pic18f2321.h: 2183: unsigned RD :1;
[; ;pic18f2321.h: 2184: unsigned WR :1;
[; ;pic18f2321.h: 2185: unsigned WREN :1;
[; ;pic18f2321.h: 2186: unsigned WRERR :1;
[; ;pic18f2321.h: 2187: unsigned FREE :1;
[; ;pic18f2321.h: 2188: unsigned :1;
[; ;pic18f2321.h: 2189: unsigned CFGS :1;
[; ;pic18f2321.h: 2190: unsigned EEPGD :1;
[; ;pic18f2321.h: 2191: };
[; ;pic18f2321.h: 2192: struct {
[; ;pic18f2321.h: 2193: unsigned :6;
[; ;pic18f2321.h: 2194: unsigned EEFS :1;
[; ;pic18f2321.h: 2195: };
[; ;pic18f2321.h: 2196: } EECON1bits_t;
[; ;pic18f2321.h: 2197: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f2321.h: 2241: extern volatile unsigned char EECON2 @ 0xFA7;
"2243
[; ;pic18f2321.h: 2243: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f2321.h: 2247: extern volatile unsigned char EEDATA @ 0xFA8;
"2249
[; ;pic18f2321.h: 2249: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f2321.h: 2253: extern volatile unsigned char EEADR @ 0xFA9;
"2255
[; ;pic18f2321.h: 2255: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f2321.h: 2259: extern volatile unsigned char RCSTA @ 0xFAB;
"2261
[; ;pic18f2321.h: 2261: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f2321.h: 2264: extern volatile unsigned char RCSTA1 @ 0xFAB;
"2266
[; ;pic18f2321.h: 2266: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f2321.h: 2269: typedef union {
[; ;pic18f2321.h: 2270: struct {
[; ;pic18f2321.h: 2271: unsigned RX9D :1;
[; ;pic18f2321.h: 2272: unsigned OERR :1;
[; ;pic18f2321.h: 2273: unsigned FERR :1;
[; ;pic18f2321.h: 2274: unsigned ADDEN :1;
[; ;pic18f2321.h: 2275: unsigned CREN :1;
[; ;pic18f2321.h: 2276: unsigned SREN :1;
[; ;pic18f2321.h: 2277: unsigned RX9 :1;
[; ;pic18f2321.h: 2278: unsigned SPEN :1;
[; ;pic18f2321.h: 2279: };
[; ;pic18f2321.h: 2280: struct {
[; ;pic18f2321.h: 2281: unsigned :3;
[; ;pic18f2321.h: 2282: unsigned ADEN :1;
[; ;pic18f2321.h: 2283: };
[; ;pic18f2321.h: 2284: struct {
[; ;pic18f2321.h: 2285: unsigned :5;
[; ;pic18f2321.h: 2286: unsigned SRENA :1;
[; ;pic18f2321.h: 2287: };
[; ;pic18f2321.h: 2288: struct {
[; ;pic18f2321.h: 2289: unsigned :6;
[; ;pic18f2321.h: 2290: unsigned RC8_9 :1;
[; ;pic18f2321.h: 2291: };
[; ;pic18f2321.h: 2292: struct {
[; ;pic18f2321.h: 2293: unsigned :6;
[; ;pic18f2321.h: 2294: unsigned RC9 :1;
[; ;pic18f2321.h: 2295: };
[; ;pic18f2321.h: 2296: struct {
[; ;pic18f2321.h: 2297: unsigned RCD8 :1;
[; ;pic18f2321.h: 2298: };
[; ;pic18f2321.h: 2299: } RCSTAbits_t;
[; ;pic18f2321.h: 2300: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f2321.h: 2368: typedef union {
[; ;pic18f2321.h: 2369: struct {
[; ;pic18f2321.h: 2370: unsigned RX9D :1;
[; ;pic18f2321.h: 2371: unsigned OERR :1;
[; ;pic18f2321.h: 2372: unsigned FERR :1;
[; ;pic18f2321.h: 2373: unsigned ADDEN :1;
[; ;pic18f2321.h: 2374: unsigned CREN :1;
[; ;pic18f2321.h: 2375: unsigned SREN :1;
[; ;pic18f2321.h: 2376: unsigned RX9 :1;
[; ;pic18f2321.h: 2377: unsigned SPEN :1;
[; ;pic18f2321.h: 2378: };
[; ;pic18f2321.h: 2379: struct {
[; ;pic18f2321.h: 2380: unsigned :3;
[; ;pic18f2321.h: 2381: unsigned ADEN :1;
[; ;pic18f2321.h: 2382: };
[; ;pic18f2321.h: 2383: struct {
[; ;pic18f2321.h: 2384: unsigned :5;
[; ;pic18f2321.h: 2385: unsigned SRENA :1;
[; ;pic18f2321.h: 2386: };
[; ;pic18f2321.h: 2387: struct {
[; ;pic18f2321.h: 2388: unsigned :6;
[; ;pic18f2321.h: 2389: unsigned RC8_9 :1;
[; ;pic18f2321.h: 2390: };
[; ;pic18f2321.h: 2391: struct {
[; ;pic18f2321.h: 2392: unsigned :6;
[; ;pic18f2321.h: 2393: unsigned RC9 :1;
[; ;pic18f2321.h: 2394: };
[; ;pic18f2321.h: 2395: struct {
[; ;pic18f2321.h: 2396: unsigned RCD8 :1;
[; ;pic18f2321.h: 2397: };
[; ;pic18f2321.h: 2398: } RCSTA1bits_t;
[; ;pic18f2321.h: 2399: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f2321.h: 2468: extern volatile unsigned char TXSTA @ 0xFAC;
"2470
[; ;pic18f2321.h: 2470: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f2321.h: 2473: extern volatile unsigned char TXSTA1 @ 0xFAC;
"2475
[; ;pic18f2321.h: 2475: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f2321.h: 2478: typedef union {
[; ;pic18f2321.h: 2479: struct {
[; ;pic18f2321.h: 2480: unsigned TX9D :1;
[; ;pic18f2321.h: 2481: unsigned TRMT :1;
[; ;pic18f2321.h: 2482: unsigned BRGH :1;
[; ;pic18f2321.h: 2483: unsigned SENDB :1;
[; ;pic18f2321.h: 2484: unsigned SYNC :1;
[; ;pic18f2321.h: 2485: unsigned TXEN :1;
[; ;pic18f2321.h: 2486: unsigned TX9 :1;
[; ;pic18f2321.h: 2487: unsigned CSRC :1;
[; ;pic18f2321.h: 2488: };
[; ;pic18f2321.h: 2489: struct {
[; ;pic18f2321.h: 2490: unsigned TX9D1 :1;
[; ;pic18f2321.h: 2491: unsigned TRMT1 :1;
[; ;pic18f2321.h: 2492: unsigned BRGH1 :1;
[; ;pic18f2321.h: 2493: unsigned SENDB1 :1;
[; ;pic18f2321.h: 2494: unsigned SYNC1 :1;
[; ;pic18f2321.h: 2495: unsigned TXEN1 :1;
[; ;pic18f2321.h: 2496: unsigned TX91 :1;
[; ;pic18f2321.h: 2497: unsigned CSRC1 :1;
[; ;pic18f2321.h: 2498: };
[; ;pic18f2321.h: 2499: struct {
[; ;pic18f2321.h: 2500: unsigned :6;
[; ;pic18f2321.h: 2501: unsigned TX8_9 :1;
[; ;pic18f2321.h: 2502: };
[; ;pic18f2321.h: 2503: struct {
[; ;pic18f2321.h: 2504: unsigned TXD8 :1;
[; ;pic18f2321.h: 2505: };
[; ;pic18f2321.h: 2506: } TXSTAbits_t;
[; ;pic18f2321.h: 2507: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f2321.h: 2600: typedef union {
[; ;pic18f2321.h: 2601: struct {
[; ;pic18f2321.h: 2602: unsigned TX9D :1;
[; ;pic18f2321.h: 2603: unsigned TRMT :1;
[; ;pic18f2321.h: 2604: unsigned BRGH :1;
[; ;pic18f2321.h: 2605: unsigned SENDB :1;
[; ;pic18f2321.h: 2606: unsigned SYNC :1;
[; ;pic18f2321.h: 2607: unsigned TXEN :1;
[; ;pic18f2321.h: 2608: unsigned TX9 :1;
[; ;pic18f2321.h: 2609: unsigned CSRC :1;
[; ;pic18f2321.h: 2610: };
[; ;pic18f2321.h: 2611: struct {
[; ;pic18f2321.h: 2612: unsigned TX9D1 :1;
[; ;pic18f2321.h: 2613: unsigned TRMT1 :1;
[; ;pic18f2321.h: 2614: unsigned BRGH1 :1;
[; ;pic18f2321.h: 2615: unsigned SENDB1 :1;
[; ;pic18f2321.h: 2616: unsigned SYNC1 :1;
[; ;pic18f2321.h: 2617: unsigned TXEN1 :1;
[; ;pic18f2321.h: 2618: unsigned TX91 :1;
[; ;pic18f2321.h: 2619: unsigned CSRC1 :1;
[; ;pic18f2321.h: 2620: };
[; ;pic18f2321.h: 2621: struct {
[; ;pic18f2321.h: 2622: unsigned :6;
[; ;pic18f2321.h: 2623: unsigned TX8_9 :1;
[; ;pic18f2321.h: 2624: };
[; ;pic18f2321.h: 2625: struct {
[; ;pic18f2321.h: 2626: unsigned TXD8 :1;
[; ;pic18f2321.h: 2627: };
[; ;pic18f2321.h: 2628: } TXSTA1bits_t;
[; ;pic18f2321.h: 2629: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f2321.h: 2723: extern volatile unsigned char TXREG @ 0xFAD;
"2725
[; ;pic18f2321.h: 2725: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f2321.h: 2728: extern volatile unsigned char TXREG1 @ 0xFAD;
"2730
[; ;pic18f2321.h: 2730: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f2321.h: 2734: extern volatile unsigned char RCREG @ 0xFAE;
"2736
[; ;pic18f2321.h: 2736: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f2321.h: 2739: extern volatile unsigned char RCREG1 @ 0xFAE;
"2741
[; ;pic18f2321.h: 2741: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f2321.h: 2745: extern volatile unsigned char SPBRG @ 0xFAF;
"2747
[; ;pic18f2321.h: 2747: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f2321.h: 2750: extern volatile unsigned char SPBRG1 @ 0xFAF;
"2752
[; ;pic18f2321.h: 2752: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f2321.h: 2756: extern volatile unsigned char SPBRGH @ 0xFB0;
"2758
[; ;pic18f2321.h: 2758: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f2321.h: 2762: extern volatile unsigned char T3CON @ 0xFB1;
"2764
[; ;pic18f2321.h: 2764: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f2321.h: 2767: typedef union {
[; ;pic18f2321.h: 2768: struct {
[; ;pic18f2321.h: 2769: unsigned :2;
[; ;pic18f2321.h: 2770: unsigned NOT_T3SYNC :1;
[; ;pic18f2321.h: 2771: };
[; ;pic18f2321.h: 2772: struct {
[; ;pic18f2321.h: 2773: unsigned TMR3ON :1;
[; ;pic18f2321.h: 2774: unsigned TMR3CS :1;
[; ;pic18f2321.h: 2775: unsigned nT3SYNC :1;
[; ;pic18f2321.h: 2776: unsigned T3CCP1 :1;
[; ;pic18f2321.h: 2777: unsigned T3CKPS :2;
[; ;pic18f2321.h: 2778: unsigned T3CCP2 :1;
[; ;pic18f2321.h: 2779: unsigned RD16 :1;
[; ;pic18f2321.h: 2780: };
[; ;pic18f2321.h: 2781: struct {
[; ;pic18f2321.h: 2782: unsigned :2;
[; ;pic18f2321.h: 2783: unsigned T3SYNC :1;
[; ;pic18f2321.h: 2784: unsigned :1;
[; ;pic18f2321.h: 2785: unsigned T3CKPS0 :1;
[; ;pic18f2321.h: 2786: unsigned T3CKPS1 :1;
[; ;pic18f2321.h: 2787: };
[; ;pic18f2321.h: 2788: struct {
[; ;pic18f2321.h: 2789: unsigned :3;
[; ;pic18f2321.h: 2790: unsigned SOSCEN3 :1;
[; ;pic18f2321.h: 2791: unsigned :3;
[; ;pic18f2321.h: 2792: unsigned RD163 :1;
[; ;pic18f2321.h: 2793: };
[; ;pic18f2321.h: 2794: struct {
[; ;pic18f2321.h: 2795: unsigned :7;
[; ;pic18f2321.h: 2796: unsigned T3RD16 :1;
[; ;pic18f2321.h: 2797: };
[; ;pic18f2321.h: 2798: } T3CONbits_t;
[; ;pic18f2321.h: 2799: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f2321.h: 2873: extern volatile unsigned short TMR3 @ 0xFB2;
"2875
[; ;pic18f2321.h: 2875: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f2321.h: 2879: extern volatile unsigned char TMR3L @ 0xFB2;
"2881
[; ;pic18f2321.h: 2881: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f2321.h: 2885: extern volatile unsigned char TMR3H @ 0xFB3;
"2887
[; ;pic18f2321.h: 2887: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f2321.h: 2891: extern volatile unsigned char CMCON @ 0xFB4;
"2893
[; ;pic18f2321.h: 2893: asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
[; ;pic18f2321.h: 2896: typedef union {
[; ;pic18f2321.h: 2897: struct {
[; ;pic18f2321.h: 2898: unsigned CM :3;
[; ;pic18f2321.h: 2899: unsigned CIS :1;
[; ;pic18f2321.h: 2900: unsigned C1INV :1;
[; ;pic18f2321.h: 2901: unsigned C2INV :1;
[; ;pic18f2321.h: 2902: unsigned C1OUT :1;
[; ;pic18f2321.h: 2903: unsigned C2OUT :1;
[; ;pic18f2321.h: 2904: };
[; ;pic18f2321.h: 2905: struct {
[; ;pic18f2321.h: 2906: unsigned CM0 :1;
[; ;pic18f2321.h: 2907: unsigned CM1 :1;
[; ;pic18f2321.h: 2908: unsigned CM2 :1;
[; ;pic18f2321.h: 2909: };
[; ;pic18f2321.h: 2910: struct {
[; ;pic18f2321.h: 2911: unsigned CMEN0 :1;
[; ;pic18f2321.h: 2912: unsigned CMEN1 :1;
[; ;pic18f2321.h: 2913: unsigned CMEN2 :1;
[; ;pic18f2321.h: 2914: };
[; ;pic18f2321.h: 2915: } CMCONbits_t;
[; ;pic18f2321.h: 2916: extern volatile CMCONbits_t CMCONbits @ 0xFB4;
[; ;pic18f2321.h: 2980: extern volatile unsigned char CVRCON @ 0xFB5;
"2982
[; ;pic18f2321.h: 2982: asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
[; ;pic18f2321.h: 2985: typedef union {
[; ;pic18f2321.h: 2986: struct {
[; ;pic18f2321.h: 2987: unsigned CVR :4;
[; ;pic18f2321.h: 2988: unsigned CVRSS :1;
[; ;pic18f2321.h: 2989: unsigned CVRR :1;
[; ;pic18f2321.h: 2990: unsigned CVROE :1;
[; ;pic18f2321.h: 2991: unsigned CVREN :1;
[; ;pic18f2321.h: 2992: };
[; ;pic18f2321.h: 2993: struct {
[; ;pic18f2321.h: 2994: unsigned CVR0 :1;
[; ;pic18f2321.h: 2995: unsigned CVR1 :1;
[; ;pic18f2321.h: 2996: unsigned CVR2 :1;
[; ;pic18f2321.h: 2997: unsigned CVR3 :1;
[; ;pic18f2321.h: 2998: };
[; ;pic18f2321.h: 2999: struct {
[; ;pic18f2321.h: 3000: unsigned :6;
[; ;pic18f2321.h: 3001: unsigned CVROEN :1;
[; ;pic18f2321.h: 3002: };
[; ;pic18f2321.h: 3003: } CVRCONbits_t;
[; ;pic18f2321.h: 3004: extern volatile CVRCONbits_t CVRCONbits @ 0xFB5;
[; ;pic18f2321.h: 3058: extern volatile unsigned char ECCP1AS @ 0xFB6;
"3060
[; ;pic18f2321.h: 3060: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f2321.h: 3063: typedef union {
[; ;pic18f2321.h: 3064: struct {
[; ;pic18f2321.h: 3065: unsigned :2;
[; ;pic18f2321.h: 3066: unsigned PSSAC :2;
[; ;pic18f2321.h: 3067: unsigned ECCPAS :3;
[; ;pic18f2321.h: 3068: unsigned ECCPASE :1;
[; ;pic18f2321.h: 3069: };
[; ;pic18f2321.h: 3070: struct {
[; ;pic18f2321.h: 3071: unsigned :2;
[; ;pic18f2321.h: 3072: unsigned PSSAC0 :1;
[; ;pic18f2321.h: 3073: unsigned PSSAC1 :1;
[; ;pic18f2321.h: 3074: unsigned ECCPAS0 :1;
[; ;pic18f2321.h: 3075: unsigned ECCPAS1 :1;
[; ;pic18f2321.h: 3076: unsigned ECCPAS2 :1;
[; ;pic18f2321.h: 3077: };
[; ;pic18f2321.h: 3078: } ECCP1ASbits_t;
[; ;pic18f2321.h: 3079: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFB6;
[; ;pic18f2321.h: 3123: extern volatile unsigned char ECCP1DEL @ 0xFB7;
"3125
[; ;pic18f2321.h: 3125: asm("ECCP1DEL equ 0FB7h");
[; <" ECCP1DEL equ 0FB7h ;# ">
[; ;pic18f2321.h: 3128: extern volatile unsigned char PWM1CON @ 0xFB7;
"3130
[; ;pic18f2321.h: 3130: asm("PWM1CON equ 0FB7h");
[; <" PWM1CON equ 0FB7h ;# ">
[; ;pic18f2321.h: 3133: typedef union {
[; ;pic18f2321.h: 3134: struct {
[; ;pic18f2321.h: 3135: unsigned :7;
[; ;pic18f2321.h: 3136: unsigned PRSEN :1;
[; ;pic18f2321.h: 3137: };
[; ;pic18f2321.h: 3138: } ECCP1DELbits_t;
[; ;pic18f2321.h: 3139: extern volatile ECCP1DELbits_t ECCP1DELbits @ 0xFB7;
[; ;pic18f2321.h: 3147: typedef union {
[; ;pic18f2321.h: 3148: struct {
[; ;pic18f2321.h: 3149: unsigned :7;
[; ;pic18f2321.h: 3150: unsigned PRSEN :1;
[; ;pic18f2321.h: 3151: };
[; ;pic18f2321.h: 3152: } PWM1CONbits_t;
[; ;pic18f2321.h: 3153: extern volatile PWM1CONbits_t PWM1CONbits @ 0xFB7;
[; ;pic18f2321.h: 3162: extern volatile unsigned char BAUDCON @ 0xFB8;
"3164
[; ;pic18f2321.h: 3164: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18f2321.h: 3167: extern volatile unsigned char BAUDCTL @ 0xFB8;
"3169
[; ;pic18f2321.h: 3169: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18f2321.h: 3172: typedef union {
[; ;pic18f2321.h: 3173: struct {
[; ;pic18f2321.h: 3174: unsigned ABDEN :1;
[; ;pic18f2321.h: 3175: unsigned WUE :1;
[; ;pic18f2321.h: 3176: unsigned :1;
[; ;pic18f2321.h: 3177: unsigned BRG16 :1;
[; ;pic18f2321.h: 3178: unsigned TXCKP :1;
[; ;pic18f2321.h: 3179: unsigned RXDTP :1;
[; ;pic18f2321.h: 3180: unsigned RCIDL :1;
[; ;pic18f2321.h: 3181: unsigned ABDOVF :1;
[; ;pic18f2321.h: 3182: };
[; ;pic18f2321.h: 3183: struct {
[; ;pic18f2321.h: 3184: unsigned :4;
[; ;pic18f2321.h: 3185: unsigned SCKP :1;
[; ;pic18f2321.h: 3186: unsigned :1;
[; ;pic18f2321.h: 3187: unsigned RCMT :1;
[; ;pic18f2321.h: 3188: };
[; ;pic18f2321.h: 3189: struct {
[; ;pic18f2321.h: 3190: unsigned :5;
[; ;pic18f2321.h: 3191: unsigned RXCKP :1;
[; ;pic18f2321.h: 3192: };
[; ;pic18f2321.h: 3193: struct {
[; ;pic18f2321.h: 3194: unsigned :1;
[; ;pic18f2321.h: 3195: unsigned W4E :1;
[; ;pic18f2321.h: 3196: };
[; ;pic18f2321.h: 3197: } BAUDCONbits_t;
[; ;pic18f2321.h: 3198: extern volatile BAUDCONbits_t BAUDCONbits @ 0xFB8;
[; ;pic18f2321.h: 3256: typedef union {
[; ;pic18f2321.h: 3257: struct {
[; ;pic18f2321.h: 3258: unsigned ABDEN :1;
[; ;pic18f2321.h: 3259: unsigned WUE :1;
[; ;pic18f2321.h: 3260: unsigned :1;
[; ;pic18f2321.h: 3261: unsigned BRG16 :1;
[; ;pic18f2321.h: 3262: unsigned TXCKP :1;
[; ;pic18f2321.h: 3263: unsigned RXDTP :1;
[; ;pic18f2321.h: 3264: unsigned RCIDL :1;
[; ;pic18f2321.h: 3265: unsigned ABDOVF :1;
[; ;pic18f2321.h: 3266: };
[; ;pic18f2321.h: 3267: struct {
[; ;pic18f2321.h: 3268: unsigned :4;
[; ;pic18f2321.h: 3269: unsigned SCKP :1;
[; ;pic18f2321.h: 3270: unsigned :1;
[; ;pic18f2321.h: 3271: unsigned RCMT :1;
[; ;pic18f2321.h: 3272: };
[; ;pic18f2321.h: 3273: struct {
[; ;pic18f2321.h: 3274: unsigned :5;
[; ;pic18f2321.h: 3275: unsigned RXCKP :1;
[; ;pic18f2321.h: 3276: };
[; ;pic18f2321.h: 3277: struct {
[; ;pic18f2321.h: 3278: unsigned :1;
[; ;pic18f2321.h: 3279: unsigned W4E :1;
[; ;pic18f2321.h: 3280: };
[; ;pic18f2321.h: 3281: } BAUDCTLbits_t;
[; ;pic18f2321.h: 3282: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xFB8;
[; ;pic18f2321.h: 3341: extern volatile unsigned char CCP2CON @ 0xFBA;
"3343
[; ;pic18f2321.h: 3343: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f2321.h: 3346: typedef union {
[; ;pic18f2321.h: 3347: struct {
[; ;pic18f2321.h: 3348: unsigned CCP2M :4;
[; ;pic18f2321.h: 3349: unsigned DC2B :2;
[; ;pic18f2321.h: 3350: };
[; ;pic18f2321.h: 3351: struct {
[; ;pic18f2321.h: 3352: unsigned CCP2M0 :1;
[; ;pic18f2321.h: 3353: unsigned CCP2M1 :1;
[; ;pic18f2321.h: 3354: unsigned CCP2M2 :1;
[; ;pic18f2321.h: 3355: unsigned CCP2M3 :1;
[; ;pic18f2321.h: 3356: unsigned DC2B0 :1;
[; ;pic18f2321.h: 3357: unsigned DC2B1 :1;
[; ;pic18f2321.h: 3358: };
[; ;pic18f2321.h: 3359: struct {
[; ;pic18f2321.h: 3360: unsigned :4;
[; ;pic18f2321.h: 3361: unsigned CCP2Y :1;
[; ;pic18f2321.h: 3362: unsigned CCP2X :1;
[; ;pic18f2321.h: 3363: };
[; ;pic18f2321.h: 3364: } CCP2CONbits_t;
[; ;pic18f2321.h: 3365: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFBA;
[; ;pic18f2321.h: 3419: extern volatile unsigned short CCPR2 @ 0xFBB;
"3421
[; ;pic18f2321.h: 3421: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f2321.h: 3425: extern volatile unsigned char CCPR2L @ 0xFBB;
"3427
[; ;pic18f2321.h: 3427: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f2321.h: 3431: extern volatile unsigned char CCPR2H @ 0xFBC;
"3433
[; ;pic18f2321.h: 3433: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f2321.h: 3437: extern volatile unsigned char CCP1CON @ 0xFBD;
"3439
[; ;pic18f2321.h: 3439: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f2321.h: 3442: extern volatile unsigned char ECCP1CON @ 0xFBD;
"3444
[; ;pic18f2321.h: 3444: asm("ECCP1CON equ 0FBDh");
[; <" ECCP1CON equ 0FBDh ;# ">
[; ;pic18f2321.h: 3447: typedef union {
[; ;pic18f2321.h: 3448: struct {
[; ;pic18f2321.h: 3449: unsigned CCP1M :4;
[; ;pic18f2321.h: 3450: unsigned DC1B :2;
[; ;pic18f2321.h: 3451: };
[; ;pic18f2321.h: 3452: struct {
[; ;pic18f2321.h: 3453: unsigned CCP1M0 :1;
[; ;pic18f2321.h: 3454: unsigned CCP1M1 :1;
[; ;pic18f2321.h: 3455: unsigned CCP1M2 :1;
[; ;pic18f2321.h: 3456: unsigned CCP1M3 :1;
[; ;pic18f2321.h: 3457: unsigned DC1B0 :1;
[; ;pic18f2321.h: 3458: unsigned DC1B1 :1;
[; ;pic18f2321.h: 3459: };
[; ;pic18f2321.h: 3460: struct {
[; ;pic18f2321.h: 3461: unsigned :4;
[; ;pic18f2321.h: 3462: unsigned CCP1Y :1;
[; ;pic18f2321.h: 3463: unsigned CCP1X :1;
[; ;pic18f2321.h: 3464: };
[; ;pic18f2321.h: 3465: } CCP1CONbits_t;
[; ;pic18f2321.h: 3466: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f2321.h: 3519: typedef union {
[; ;pic18f2321.h: 3520: struct {
[; ;pic18f2321.h: 3521: unsigned CCP1M :4;
[; ;pic18f2321.h: 3522: unsigned DC1B :2;
[; ;pic18f2321.h: 3523: };
[; ;pic18f2321.h: 3524: struct {
[; ;pic18f2321.h: 3525: unsigned CCP1M0 :1;
[; ;pic18f2321.h: 3526: unsigned CCP1M1 :1;
[; ;pic18f2321.h: 3527: unsigned CCP1M2 :1;
[; ;pic18f2321.h: 3528: unsigned CCP1M3 :1;
[; ;pic18f2321.h: 3529: unsigned DC1B0 :1;
[; ;pic18f2321.h: 3530: unsigned DC1B1 :1;
[; ;pic18f2321.h: 3531: };
[; ;pic18f2321.h: 3532: struct {
[; ;pic18f2321.h: 3533: unsigned :4;
[; ;pic18f2321.h: 3534: unsigned CCP1Y :1;
[; ;pic18f2321.h: 3535: unsigned CCP1X :1;
[; ;pic18f2321.h: 3536: };
[; ;pic18f2321.h: 3537: } ECCP1CONbits_t;
[; ;pic18f2321.h: 3538: extern volatile ECCP1CONbits_t ECCP1CONbits @ 0xFBD;
[; ;pic18f2321.h: 3592: extern volatile unsigned short CCPR1 @ 0xFBE;
"3594
[; ;pic18f2321.h: 3594: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f2321.h: 3598: extern volatile unsigned char CCPR1L @ 0xFBE;
"3600
[; ;pic18f2321.h: 3600: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f2321.h: 3604: extern volatile unsigned char CCPR1H @ 0xFBF;
"3606
[; ;pic18f2321.h: 3606: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f2321.h: 3610: extern volatile unsigned char ADCON2 @ 0xFC0;
"3612
[; ;pic18f2321.h: 3612: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f2321.h: 3615: typedef union {
[; ;pic18f2321.h: 3616: struct {
[; ;pic18f2321.h: 3617: unsigned ADCS :3;
[; ;pic18f2321.h: 3618: unsigned ACQT :3;
[; ;pic18f2321.h: 3619: unsigned :1;
[; ;pic18f2321.h: 3620: unsigned ADFM :1;
[; ;pic18f2321.h: 3621: };
[; ;pic18f2321.h: 3622: struct {
[; ;pic18f2321.h: 3623: unsigned ADCS0 :1;
[; ;pic18f2321.h: 3624: unsigned ADCS1 :1;
[; ;pic18f2321.h: 3625: unsigned ADCS2 :1;
[; ;pic18f2321.h: 3626: unsigned ACQT0 :1;
[; ;pic18f2321.h: 3627: unsigned ACQT1 :1;
[; ;pic18f2321.h: 3628: unsigned ACQT2 :1;
[; ;pic18f2321.h: 3629: };
[; ;pic18f2321.h: 3630: } ADCON2bits_t;
[; ;pic18f2321.h: 3631: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f2321.h: 3680: extern volatile unsigned char ADCON1 @ 0xFC1;
"3682
[; ;pic18f2321.h: 3682: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f2321.h: 3685: typedef union {
[; ;pic18f2321.h: 3686: struct {
[; ;pic18f2321.h: 3687: unsigned PCFG :4;
[; ;pic18f2321.h: 3688: unsigned VCFG :2;
[; ;pic18f2321.h: 3689: };
[; ;pic18f2321.h: 3690: struct {
[; ;pic18f2321.h: 3691: unsigned PCFG0 :1;
[; ;pic18f2321.h: 3692: unsigned PCFG1 :1;
[; ;pic18f2321.h: 3693: unsigned PCFG2 :1;
[; ;pic18f2321.h: 3694: unsigned PCFG3 :1;
[; ;pic18f2321.h: 3695: unsigned VCFG0 :1;
[; ;pic18f2321.h: 3696: unsigned VCFG1 :1;
[; ;pic18f2321.h: 3697: };
[; ;pic18f2321.h: 3698: struct {
[; ;pic18f2321.h: 3699: unsigned :3;
[; ;pic18f2321.h: 3700: unsigned CHSN3 :1;
[; ;pic18f2321.h: 3701: unsigned VCFG01 :1;
[; ;pic18f2321.h: 3702: unsigned VCFG11 :1;
[; ;pic18f2321.h: 3703: };
[; ;pic18f2321.h: 3704: } ADCON1bits_t;
[; ;pic18f2321.h: 3705: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f2321.h: 3764: extern volatile unsigned char ADCON0 @ 0xFC2;
"3766
[; ;pic18f2321.h: 3766: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f2321.h: 3769: typedef union {
[; ;pic18f2321.h: 3770: struct {
[; ;pic18f2321.h: 3771: unsigned :1;
[; ;pic18f2321.h: 3772: unsigned GO_NOT_DONE :1;
[; ;pic18f2321.h: 3773: };
[; ;pic18f2321.h: 3774: struct {
[; ;pic18f2321.h: 3775: unsigned ADON :1;
[; ;pic18f2321.h: 3776: unsigned GO_nDONE :1;
[; ;pic18f2321.h: 3777: unsigned CHS :4;
[; ;pic18f2321.h: 3778: };
[; ;pic18f2321.h: 3779: struct {
[; ;pic18f2321.h: 3780: unsigned :1;
[; ;pic18f2321.h: 3781: unsigned GO :1;
[; ;pic18f2321.h: 3782: unsigned CHS0 :1;
[; ;pic18f2321.h: 3783: unsigned CHS1 :1;
[; ;pic18f2321.h: 3784: unsigned CHS2 :1;
[; ;pic18f2321.h: 3785: unsigned CHS3 :1;
[; ;pic18f2321.h: 3786: };
[; ;pic18f2321.h: 3787: struct {
[; ;pic18f2321.h: 3788: unsigned :1;
[; ;pic18f2321.h: 3789: unsigned DONE :1;
[; ;pic18f2321.h: 3790: };
[; ;pic18f2321.h: 3791: struct {
[; ;pic18f2321.h: 3792: unsigned :1;
[; ;pic18f2321.h: 3793: unsigned NOT_DONE :1;
[; ;pic18f2321.h: 3794: };
[; ;pic18f2321.h: 3795: struct {
[; ;pic18f2321.h: 3796: unsigned :1;
[; ;pic18f2321.h: 3797: unsigned nDONE :1;
[; ;pic18f2321.h: 3798: };
[; ;pic18f2321.h: 3799: struct {
[; ;pic18f2321.h: 3800: unsigned :1;
[; ;pic18f2321.h: 3801: unsigned GO_DONE :1;
[; ;pic18f2321.h: 3802: };
[; ;pic18f2321.h: 3803: struct {
[; ;pic18f2321.h: 3804: unsigned :1;
[; ;pic18f2321.h: 3805: unsigned GODONE :1;
[; ;pic18f2321.h: 3806: };
[; ;pic18f2321.h: 3807: } ADCON0bits_t;
[; ;pic18f2321.h: 3808: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f2321.h: 3882: extern volatile unsigned short ADRES @ 0xFC3;
"3884
[; ;pic18f2321.h: 3884: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f2321.h: 3888: extern volatile unsigned char ADRESL @ 0xFC3;
"3890
[; ;pic18f2321.h: 3890: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f2321.h: 3894: extern volatile unsigned char ADRESH @ 0xFC4;
"3896
[; ;pic18f2321.h: 3896: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f2321.h: 3900: extern volatile unsigned char SSPCON2 @ 0xFC5;
"3902
[; ;pic18f2321.h: 3902: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f2321.h: 3905: typedef union {
[; ;pic18f2321.h: 3906: struct {
[; ;pic18f2321.h: 3907: unsigned SEN :1;
[; ;pic18f2321.h: 3908: unsigned RSEN :1;
[; ;pic18f2321.h: 3909: unsigned PEN :1;
[; ;pic18f2321.h: 3910: unsigned RCEN :1;
[; ;pic18f2321.h: 3911: unsigned ACKEN :1;
[; ;pic18f2321.h: 3912: unsigned ACKDT :1;
[; ;pic18f2321.h: 3913: unsigned ACKSTAT :1;
[; ;pic18f2321.h: 3914: unsigned GCEN :1;
[; ;pic18f2321.h: 3915: };
[; ;pic18f2321.h: 3916: struct {
[; ;pic18f2321.h: 3917: unsigned :1;
[; ;pic18f2321.h: 3918: unsigned ADMSK1 :1;
[; ;pic18f2321.h: 3919: unsigned ADMSK2 :1;
[; ;pic18f2321.h: 3920: unsigned ADMSK3 :1;
[; ;pic18f2321.h: 3921: unsigned ADMSK4 :1;
[; ;pic18f2321.h: 3922: unsigned ADMSK5 :1;
[; ;pic18f2321.h: 3923: };
[; ;pic18f2321.h: 3924: } SSPCON2bits_t;
[; ;pic18f2321.h: 3925: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f2321.h: 3994: extern volatile unsigned char SSPCON1 @ 0xFC6;
"3996
[; ;pic18f2321.h: 3996: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f2321.h: 3999: typedef union {
[; ;pic18f2321.h: 4000: struct {
[; ;pic18f2321.h: 4001: unsigned SSPM :4;
[; ;pic18f2321.h: 4002: unsigned CKP :1;
[; ;pic18f2321.h: 4003: unsigned SSPEN :1;
[; ;pic18f2321.h: 4004: unsigned SSPOV :1;
[; ;pic18f2321.h: 4005: unsigned WCOL :1;
[; ;pic18f2321.h: 4006: };
[; ;pic18f2321.h: 4007: struct {
[; ;pic18f2321.h: 4008: unsigned SSPM0 :1;
[; ;pic18f2321.h: 4009: unsigned SSPM1 :1;
[; ;pic18f2321.h: 4010: unsigned SSPM2 :1;
[; ;pic18f2321.h: 4011: unsigned SSPM3 :1;
[; ;pic18f2321.h: 4012: };
[; ;pic18f2321.h: 4013: } SSPCON1bits_t;
[; ;pic18f2321.h: 4014: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f2321.h: 4063: extern volatile unsigned char SSPSTAT @ 0xFC7;
"4065
[; ;pic18f2321.h: 4065: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f2321.h: 4068: typedef union {
[; ;pic18f2321.h: 4069: struct {
[; ;pic18f2321.h: 4070: unsigned :2;
[; ;pic18f2321.h: 4071: unsigned R_NOT_W :1;
[; ;pic18f2321.h: 4072: };
[; ;pic18f2321.h: 4073: struct {
[; ;pic18f2321.h: 4074: unsigned :5;
[; ;pic18f2321.h: 4075: unsigned D_NOT_A :1;
[; ;pic18f2321.h: 4076: };
[; ;pic18f2321.h: 4077: struct {
[; ;pic18f2321.h: 4078: unsigned BF :1;
[; ;pic18f2321.h: 4079: unsigned UA :1;
[; ;pic18f2321.h: 4080: unsigned R_nW :1;
[; ;pic18f2321.h: 4081: unsigned S :1;
[; ;pic18f2321.h: 4082: unsigned P :1;
[; ;pic18f2321.h: 4083: unsigned D_nA :1;
[; ;pic18f2321.h: 4084: unsigned CKE :1;
[; ;pic18f2321.h: 4085: unsigned SMP :1;
[; ;pic18f2321.h: 4086: };
[; ;pic18f2321.h: 4087: struct {
[; ;pic18f2321.h: 4088: unsigned :2;
[; ;pic18f2321.h: 4089: unsigned R :1;
[; ;pic18f2321.h: 4090: unsigned :2;
[; ;pic18f2321.h: 4091: unsigned D :1;
[; ;pic18f2321.h: 4092: };
[; ;pic18f2321.h: 4093: struct {
[; ;pic18f2321.h: 4094: unsigned :2;
[; ;pic18f2321.h: 4095: unsigned W :1;
[; ;pic18f2321.h: 4096: unsigned :2;
[; ;pic18f2321.h: 4097: unsigned A :1;
[; ;pic18f2321.h: 4098: };
[; ;pic18f2321.h: 4099: struct {
[; ;pic18f2321.h: 4100: unsigned :2;
[; ;pic18f2321.h: 4101: unsigned nW :1;
[; ;pic18f2321.h: 4102: unsigned :2;
[; ;pic18f2321.h: 4103: unsigned nA :1;
[; ;pic18f2321.h: 4104: };
[; ;pic18f2321.h: 4105: struct {
[; ;pic18f2321.h: 4106: unsigned :2;
[; ;pic18f2321.h: 4107: unsigned R_W :1;
[; ;pic18f2321.h: 4108: unsigned :2;
[; ;pic18f2321.h: 4109: unsigned D_A :1;
[; ;pic18f2321.h: 4110: };
[; ;pic18f2321.h: 4111: struct {
[; ;pic18f2321.h: 4112: unsigned :2;
[; ;pic18f2321.h: 4113: unsigned NOT_WRITE :1;
[; ;pic18f2321.h: 4114: };
[; ;pic18f2321.h: 4115: struct {
[; ;pic18f2321.h: 4116: unsigned :5;
[; ;pic18f2321.h: 4117: unsigned NOT_ADDRESS :1;
[; ;pic18f2321.h: 4118: };
[; ;pic18f2321.h: 4119: struct {
[; ;pic18f2321.h: 4120: unsigned :2;
[; ;pic18f2321.h: 4121: unsigned nWRITE :1;
[; ;pic18f2321.h: 4122: unsigned :2;
[; ;pic18f2321.h: 4123: unsigned nADDRESS :1;
[; ;pic18f2321.h: 4124: };
[; ;pic18f2321.h: 4125: struct {
[; ;pic18f2321.h: 4126: unsigned :2;
[; ;pic18f2321.h: 4127: unsigned RW :1;
[; ;pic18f2321.h: 4128: unsigned START :1;
[; ;pic18f2321.h: 4129: unsigned STOP :1;
[; ;pic18f2321.h: 4130: unsigned DA :1;
[; ;pic18f2321.h: 4131: };
[; ;pic18f2321.h: 4132: struct {
[; ;pic18f2321.h: 4133: unsigned :2;
[; ;pic18f2321.h: 4134: unsigned NOT_W :1;
[; ;pic18f2321.h: 4135: unsigned :2;
[; ;pic18f2321.h: 4136: unsigned NOT_A :1;
[; ;pic18f2321.h: 4137: };
[; ;pic18f2321.h: 4138: } SSPSTATbits_t;
[; ;pic18f2321.h: 4139: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f2321.h: 4283: extern volatile unsigned char SSPADD @ 0xFC8;
"4285
[; ;pic18f2321.h: 4285: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f2321.h: 4289: extern volatile unsigned char SSPBUF @ 0xFC9;
"4291
[; ;pic18f2321.h: 4291: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f2321.h: 4295: extern volatile unsigned char T2CON @ 0xFCA;
"4297
[; ;pic18f2321.h: 4297: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f2321.h: 4300: typedef union {
[; ;pic18f2321.h: 4301: struct {
[; ;pic18f2321.h: 4302: unsigned T2CKPS :2;
[; ;pic18f2321.h: 4303: unsigned TMR2ON :1;
[; ;pic18f2321.h: 4304: unsigned TOUTPS :4;
[; ;pic18f2321.h: 4305: };
[; ;pic18f2321.h: 4306: struct {
[; ;pic18f2321.h: 4307: unsigned T2CKPS0 :1;
[; ;pic18f2321.h: 4308: unsigned T2CKPS1 :1;
[; ;pic18f2321.h: 4309: unsigned :1;
[; ;pic18f2321.h: 4310: unsigned TOUTPS0 :1;
[; ;pic18f2321.h: 4311: unsigned TOUTPS1 :1;
[; ;pic18f2321.h: 4312: unsigned TOUTPS2 :1;
[; ;pic18f2321.h: 4313: unsigned TOUTPS3 :1;
[; ;pic18f2321.h: 4314: };
[; ;pic18f2321.h: 4315: struct {
[; ;pic18f2321.h: 4316: unsigned :3;
[; ;pic18f2321.h: 4317: unsigned T2OUTPS0 :1;
[; ;pic18f2321.h: 4318: unsigned T2OUTPS1 :1;
[; ;pic18f2321.h: 4319: unsigned T2OUTPS2 :1;
[; ;pic18f2321.h: 4320: unsigned T2OUTPS3 :1;
[; ;pic18f2321.h: 4321: };
[; ;pic18f2321.h: 4322: } T2CONbits_t;
[; ;pic18f2321.h: 4323: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f2321.h: 4392: extern volatile unsigned char PR2 @ 0xFCB;
"4394
[; ;pic18f2321.h: 4394: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f2321.h: 4397: extern volatile unsigned char MEMCON @ 0xFCB;
"4399
[; ;pic18f2321.h: 4399: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f2321.h: 4402: typedef union {
[; ;pic18f2321.h: 4403: struct {
[; ;pic18f2321.h: 4404: unsigned :7;
[; ;pic18f2321.h: 4405: unsigned EBDIS :1;
[; ;pic18f2321.h: 4406: };
[; ;pic18f2321.h: 4407: struct {
[; ;pic18f2321.h: 4408: unsigned :4;
[; ;pic18f2321.h: 4409: unsigned WAIT0 :1;
[; ;pic18f2321.h: 4410: };
[; ;pic18f2321.h: 4411: struct {
[; ;pic18f2321.h: 4412: unsigned :5;
[; ;pic18f2321.h: 4413: unsigned WAIT1 :1;
[; ;pic18f2321.h: 4414: };
[; ;pic18f2321.h: 4415: struct {
[; ;pic18f2321.h: 4416: unsigned WM0 :1;
[; ;pic18f2321.h: 4417: };
[; ;pic18f2321.h: 4418: struct {
[; ;pic18f2321.h: 4419: unsigned :1;
[; ;pic18f2321.h: 4420: unsigned WM1 :1;
[; ;pic18f2321.h: 4421: };
[; ;pic18f2321.h: 4422: } PR2bits_t;
[; ;pic18f2321.h: 4423: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f2321.h: 4451: typedef union {
[; ;pic18f2321.h: 4452: struct {
[; ;pic18f2321.h: 4453: unsigned :7;
[; ;pic18f2321.h: 4454: unsigned EBDIS :1;
[; ;pic18f2321.h: 4455: };
[; ;pic18f2321.h: 4456: struct {
[; ;pic18f2321.h: 4457: unsigned :4;
[; ;pic18f2321.h: 4458: unsigned WAIT0 :1;
[; ;pic18f2321.h: 4459: };
[; ;pic18f2321.h: 4460: struct {
[; ;pic18f2321.h: 4461: unsigned :5;
[; ;pic18f2321.h: 4462: unsigned WAIT1 :1;
[; ;pic18f2321.h: 4463: };
[; ;pic18f2321.h: 4464: struct {
[; ;pic18f2321.h: 4465: unsigned WM0 :1;
[; ;pic18f2321.h: 4466: };
[; ;pic18f2321.h: 4467: struct {
[; ;pic18f2321.h: 4468: unsigned :1;
[; ;pic18f2321.h: 4469: unsigned WM1 :1;
[; ;pic18f2321.h: 4470: };
[; ;pic18f2321.h: 4471: } MEMCONbits_t;
[; ;pic18f2321.h: 4472: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f2321.h: 4501: extern volatile unsigned char TMR2 @ 0xFCC;
"4503
[; ;pic18f2321.h: 4503: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f2321.h: 4507: extern volatile unsigned char T1CON @ 0xFCD;
"4509
[; ;pic18f2321.h: 4509: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f2321.h: 4512: typedef union {
[; ;pic18f2321.h: 4513: struct {
[; ;pic18f2321.h: 4514: unsigned :2;
[; ;pic18f2321.h: 4515: unsigned NOT_T1SYNC :1;
[; ;pic18f2321.h: 4516: };
[; ;pic18f2321.h: 4517: struct {
[; ;pic18f2321.h: 4518: unsigned TMR1ON :1;
[; ;pic18f2321.h: 4519: unsigned TMR1CS :1;
[; ;pic18f2321.h: 4520: unsigned nT1SYNC :1;
[; ;pic18f2321.h: 4521: unsigned T1OSCEN :1;
[; ;pic18f2321.h: 4522: unsigned T1CKPS :2;
[; ;pic18f2321.h: 4523: unsigned T1RUN :1;
[; ;pic18f2321.h: 4524: unsigned RD16 :1;
[; ;pic18f2321.h: 4525: };
[; ;pic18f2321.h: 4526: struct {
[; ;pic18f2321.h: 4527: unsigned :2;
[; ;pic18f2321.h: 4528: unsigned T1SYNC :1;
[; ;pic18f2321.h: 4529: unsigned :1;
[; ;pic18f2321.h: 4530: unsigned T1CKPS0 :1;
[; ;pic18f2321.h: 4531: unsigned T1CKPS1 :1;
[; ;pic18f2321.h: 4532: };
[; ;pic18f2321.h: 4533: struct {
[; ;pic18f2321.h: 4534: unsigned :3;
[; ;pic18f2321.h: 4535: unsigned SOSCEN :1;
[; ;pic18f2321.h: 4536: unsigned :3;
[; ;pic18f2321.h: 4537: unsigned T1RD16 :1;
[; ;pic18f2321.h: 4538: };
[; ;pic18f2321.h: 4539: } T1CONbits_t;
[; ;pic18f2321.h: 4540: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f2321.h: 4609: extern volatile unsigned short TMR1 @ 0xFCE;
"4611
[; ;pic18f2321.h: 4611: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f2321.h: 4615: extern volatile unsigned char TMR1L @ 0xFCE;
"4617
[; ;pic18f2321.h: 4617: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f2321.h: 4621: extern volatile unsigned char TMR1H @ 0xFCF;
"4623
[; ;pic18f2321.h: 4623: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f2321.h: 4627: extern volatile unsigned char RCON @ 0xFD0;
"4629
[; ;pic18f2321.h: 4629: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f2321.h: 4632: typedef union {
[; ;pic18f2321.h: 4633: struct {
[; ;pic18f2321.h: 4634: unsigned NOT_BOR :1;
[; ;pic18f2321.h: 4635: };
[; ;pic18f2321.h: 4636: struct {
[; ;pic18f2321.h: 4637: unsigned :1;
[; ;pic18f2321.h: 4638: unsigned NOT_POR :1;
[; ;pic18f2321.h: 4639: };
[; ;pic18f2321.h: 4640: struct {
[; ;pic18f2321.h: 4641: unsigned :2;
[; ;pic18f2321.h: 4642: unsigned NOT_PD :1;
[; ;pic18f2321.h: 4643: };
[; ;pic18f2321.h: 4644: struct {
[; ;pic18f2321.h: 4645: unsigned :3;
[; ;pic18f2321.h: 4646: unsigned NOT_TO :1;
[; ;pic18f2321.h: 4647: };
[; ;pic18f2321.h: 4648: struct {
[; ;pic18f2321.h: 4649: unsigned :4;
[; ;pic18f2321.h: 4650: unsigned NOT_RI :1;
[; ;pic18f2321.h: 4651: };
[; ;pic18f2321.h: 4652: struct {
[; ;pic18f2321.h: 4653: unsigned nBOR :1;
[; ;pic18f2321.h: 4654: unsigned nPOR :1;
[; ;pic18f2321.h: 4655: unsigned nPD :1;
[; ;pic18f2321.h: 4656: unsigned nTO :1;
[; ;pic18f2321.h: 4657: unsigned nRI :1;
[; ;pic18f2321.h: 4658: unsigned :2;
[; ;pic18f2321.h: 4659: unsigned IPEN :1;
[; ;pic18f2321.h: 4660: };
[; ;pic18f2321.h: 4661: struct {
[; ;pic18f2321.h: 4662: unsigned BOR :1;
[; ;pic18f2321.h: 4663: unsigned POR :1;
[; ;pic18f2321.h: 4664: unsigned PD :1;
[; ;pic18f2321.h: 4665: unsigned TO :1;
[; ;pic18f2321.h: 4666: unsigned RI :1;
[; ;pic18f2321.h: 4667: unsigned :1;
[; ;pic18f2321.h: 4668: unsigned SBOREN :1;
[; ;pic18f2321.h: 4669: };
[; ;pic18f2321.h: 4670: } RCONbits_t;
[; ;pic18f2321.h: 4671: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f2321.h: 4760: extern volatile unsigned char WDTCON @ 0xFD1;
"4762
[; ;pic18f2321.h: 4762: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f2321.h: 4765: typedef union {
[; ;pic18f2321.h: 4766: struct {
[; ;pic18f2321.h: 4767: unsigned SWDTEN :1;
[; ;pic18f2321.h: 4768: };
[; ;pic18f2321.h: 4769: struct {
[; ;pic18f2321.h: 4770: unsigned SWDTE :1;
[; ;pic18f2321.h: 4771: };
[; ;pic18f2321.h: 4772: } WDTCONbits_t;
[; ;pic18f2321.h: 4773: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f2321.h: 4787: extern volatile unsigned char HLVDCON @ 0xFD2;
"4789
[; ;pic18f2321.h: 4789: asm("HLVDCON equ 0FD2h");
[; <" HLVDCON equ 0FD2h ;# ">
[; ;pic18f2321.h: 4792: extern volatile unsigned char LVDCON @ 0xFD2;
"4794
[; ;pic18f2321.h: 4794: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f2321.h: 4797: typedef union {
[; ;pic18f2321.h: 4798: struct {
[; ;pic18f2321.h: 4799: unsigned HLVDL :4;
[; ;pic18f2321.h: 4800: unsigned HLVDEN :1;
[; ;pic18f2321.h: 4801: unsigned IRVST :1;
[; ;pic18f2321.h: 4802: unsigned :1;
[; ;pic18f2321.h: 4803: unsigned VDIRMAG :1;
[; ;pic18f2321.h: 4804: };
[; ;pic18f2321.h: 4805: struct {
[; ;pic18f2321.h: 4806: unsigned HLVDL0 :1;
[; ;pic18f2321.h: 4807: unsigned HLVDL1 :1;
[; ;pic18f2321.h: 4808: unsigned HLVDL2 :1;
[; ;pic18f2321.h: 4809: unsigned HLVDL3 :1;
[; ;pic18f2321.h: 4810: };
[; ;pic18f2321.h: 4811: struct {
[; ;pic18f2321.h: 4812: unsigned LVDL0 :1;
[; ;pic18f2321.h: 4813: unsigned LVDL1 :1;
[; ;pic18f2321.h: 4814: unsigned LVDL2 :1;
[; ;pic18f2321.h: 4815: unsigned LVDL3 :1;
[; ;pic18f2321.h: 4816: unsigned LVDEN :1;
[; ;pic18f2321.h: 4817: };
[; ;pic18f2321.h: 4818: struct {
[; ;pic18f2321.h: 4819: unsigned LVV0 :1;
[; ;pic18f2321.h: 4820: unsigned LVV1 :1;
[; ;pic18f2321.h: 4821: unsigned LVV2 :1;
[; ;pic18f2321.h: 4822: unsigned LVV3 :1;
[; ;pic18f2321.h: 4823: unsigned :1;
[; ;pic18f2321.h: 4824: unsigned BGST :1;
[; ;pic18f2321.h: 4825: };
[; ;pic18f2321.h: 4826: } HLVDCONbits_t;
[; ;pic18f2321.h: 4827: extern volatile HLVDCONbits_t HLVDCONbits @ 0xFD2;
[; ;pic18f2321.h: 4920: typedef union {
[; ;pic18f2321.h: 4921: struct {
[; ;pic18f2321.h: 4922: unsigned HLVDL :4;
[; ;pic18f2321.h: 4923: unsigned HLVDEN :1;
[; ;pic18f2321.h: 4924: unsigned IRVST :1;
[; ;pic18f2321.h: 4925: unsigned :1;
[; ;pic18f2321.h: 4926: unsigned VDIRMAG :1;
[; ;pic18f2321.h: 4927: };
[; ;pic18f2321.h: 4928: struct {
[; ;pic18f2321.h: 4929: unsigned HLVDL0 :1;
[; ;pic18f2321.h: 4930: unsigned HLVDL1 :1;
[; ;pic18f2321.h: 4931: unsigned HLVDL2 :1;
[; ;pic18f2321.h: 4932: unsigned HLVDL3 :1;
[; ;pic18f2321.h: 4933: };
[; ;pic18f2321.h: 4934: struct {
[; ;pic18f2321.h: 4935: unsigned LVDL0 :1;
[; ;pic18f2321.h: 4936: unsigned LVDL1 :1;
[; ;pic18f2321.h: 4937: unsigned LVDL2 :1;
[; ;pic18f2321.h: 4938: unsigned LVDL3 :1;
[; ;pic18f2321.h: 4939: unsigned LVDEN :1;
[; ;pic18f2321.h: 4940: };
[; ;pic18f2321.h: 4941: struct {
[; ;pic18f2321.h: 4942: unsigned LVV0 :1;
[; ;pic18f2321.h: 4943: unsigned LVV1 :1;
[; ;pic18f2321.h: 4944: unsigned LVV2 :1;
[; ;pic18f2321.h: 4945: unsigned LVV3 :1;
[; ;pic18f2321.h: 4946: unsigned :1;
[; ;pic18f2321.h: 4947: unsigned BGST :1;
[; ;pic18f2321.h: 4948: };
[; ;pic18f2321.h: 4949: } LVDCONbits_t;
[; ;pic18f2321.h: 4950: extern volatile LVDCONbits_t LVDCONbits @ 0xFD2;
[; ;pic18f2321.h: 5044: extern volatile unsigned char OSCCON @ 0xFD3;
"5046
[; ;pic18f2321.h: 5046: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f2321.h: 5049: typedef union {
[; ;pic18f2321.h: 5050: struct {
[; ;pic18f2321.h: 5051: unsigned SCS :2;
[; ;pic18f2321.h: 5052: unsigned IOFS :1;
[; ;pic18f2321.h: 5053: unsigned OSTS :1;
[; ;pic18f2321.h: 5054: unsigned IRCF :3;
[; ;pic18f2321.h: 5055: unsigned IDLEN :1;
[; ;pic18f2321.h: 5056: };
[; ;pic18f2321.h: 5057: struct {
[; ;pic18f2321.h: 5058: unsigned SCS0 :1;
[; ;pic18f2321.h: 5059: unsigned SCS1 :1;
[; ;pic18f2321.h: 5060: unsigned FLTS :1;
[; ;pic18f2321.h: 5061: unsigned :1;
[; ;pic18f2321.h: 5062: unsigned IRCF0 :1;
[; ;pic18f2321.h: 5063: unsigned IRCF1 :1;
[; ;pic18f2321.h: 5064: unsigned IRCF2 :1;
[; ;pic18f2321.h: 5065: };
[; ;pic18f2321.h: 5066: } OSCCONbits_t;
[; ;pic18f2321.h: 5067: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f2321.h: 5126: extern volatile unsigned char T0CON @ 0xFD5;
"5128
[; ;pic18f2321.h: 5128: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f2321.h: 5131: typedef union {
[; ;pic18f2321.h: 5132: struct {
[; ;pic18f2321.h: 5133: unsigned T0PS :3;
[; ;pic18f2321.h: 5134: unsigned PSA :1;
[; ;pic18f2321.h: 5135: unsigned T0SE :1;
[; ;pic18f2321.h: 5136: unsigned T0CS :1;
[; ;pic18f2321.h: 5137: unsigned T08BIT :1;
[; ;pic18f2321.h: 5138: unsigned TMR0ON :1;
[; ;pic18f2321.h: 5139: };
[; ;pic18f2321.h: 5140: struct {
[; ;pic18f2321.h: 5141: unsigned T0PS0 :1;
[; ;pic18f2321.h: 5142: unsigned T0PS1 :1;
[; ;pic18f2321.h: 5143: unsigned T0PS2 :1;
[; ;pic18f2321.h: 5144: unsigned :3;
[; ;pic18f2321.h: 5145: unsigned T016BIT :1;
[; ;pic18f2321.h: 5146: };
[; ;pic18f2321.h: 5147: } T0CONbits_t;
[; ;pic18f2321.h: 5148: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f2321.h: 5202: extern volatile unsigned short TMR0 @ 0xFD6;
"5204
[; ;pic18f2321.h: 5204: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f2321.h: 5208: extern volatile unsigned char TMR0L @ 0xFD6;
"5210
[; ;pic18f2321.h: 5210: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f2321.h: 5214: extern volatile unsigned char TMR0H @ 0xFD7;
"5216
[; ;pic18f2321.h: 5216: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f2321.h: 5220: extern volatile unsigned char STATUS @ 0xFD8;
"5222
[; ;pic18f2321.h: 5222: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f2321.h: 5225: typedef union {
[; ;pic18f2321.h: 5226: struct {
[; ;pic18f2321.h: 5227: unsigned C :1;
[; ;pic18f2321.h: 5228: unsigned DC :1;
[; ;pic18f2321.h: 5229: unsigned Z :1;
[; ;pic18f2321.h: 5230: unsigned OV :1;
[; ;pic18f2321.h: 5231: unsigned N :1;
[; ;pic18f2321.h: 5232: };
[; ;pic18f2321.h: 5233: struct {
[; ;pic18f2321.h: 5234: unsigned CARRY :1;
[; ;pic18f2321.h: 5235: unsigned :1;
[; ;pic18f2321.h: 5236: unsigned ZERO :1;
[; ;pic18f2321.h: 5237: unsigned OVERFLOW :1;
[; ;pic18f2321.h: 5238: unsigned NEGATIVE :1;
[; ;pic18f2321.h: 5239: };
[; ;pic18f2321.h: 5240: } STATUSbits_t;
[; ;pic18f2321.h: 5241: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f2321.h: 5290: extern volatile unsigned short FSR2 @ 0xFD9;
"5292
[; ;pic18f2321.h: 5292: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f2321.h: 5296: extern volatile unsigned char FSR2L @ 0xFD9;
"5298
[; ;pic18f2321.h: 5298: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f2321.h: 5302: extern volatile unsigned char FSR2H @ 0xFDA;
"5304
[; ;pic18f2321.h: 5304: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f2321.h: 5308: extern volatile unsigned char PLUSW2 @ 0xFDB;
"5310
[; ;pic18f2321.h: 5310: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f2321.h: 5314: extern volatile unsigned char PREINC2 @ 0xFDC;
"5316
[; ;pic18f2321.h: 5316: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f2321.h: 5320: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"5322
[; ;pic18f2321.h: 5322: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f2321.h: 5326: extern volatile unsigned char POSTINC2 @ 0xFDE;
"5328
[; ;pic18f2321.h: 5328: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f2321.h: 5332: extern volatile unsigned char INDF2 @ 0xFDF;
"5334
[; ;pic18f2321.h: 5334: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f2321.h: 5338: extern volatile unsigned char BSR @ 0xFE0;
"5340
[; ;pic18f2321.h: 5340: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f2321.h: 5344: extern volatile unsigned short FSR1 @ 0xFE1;
"5346
[; ;pic18f2321.h: 5346: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f2321.h: 5350: extern volatile unsigned char FSR1L @ 0xFE1;
"5352
[; ;pic18f2321.h: 5352: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f2321.h: 5356: extern volatile unsigned char FSR1H @ 0xFE2;
"5358
[; ;pic18f2321.h: 5358: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f2321.h: 5362: extern volatile unsigned char PLUSW1 @ 0xFE3;
"5364
[; ;pic18f2321.h: 5364: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f2321.h: 5368: extern volatile unsigned char PREINC1 @ 0xFE4;
"5370
[; ;pic18f2321.h: 5370: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f2321.h: 5374: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"5376
[; ;pic18f2321.h: 5376: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f2321.h: 5380: extern volatile unsigned char POSTINC1 @ 0xFE6;
"5382
[; ;pic18f2321.h: 5382: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f2321.h: 5386: extern volatile unsigned char INDF1 @ 0xFE7;
"5388
[; ;pic18f2321.h: 5388: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f2321.h: 5392: extern volatile unsigned char WREG @ 0xFE8;
"5394
[; ;pic18f2321.h: 5394: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f2321.h: 5403: extern volatile unsigned short FSR0 @ 0xFE9;
"5405
[; ;pic18f2321.h: 5405: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f2321.h: 5409: extern volatile unsigned char FSR0L @ 0xFE9;
"5411
[; ;pic18f2321.h: 5411: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f2321.h: 5415: extern volatile unsigned char FSR0H @ 0xFEA;
"5417
[; ;pic18f2321.h: 5417: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f2321.h: 5421: extern volatile unsigned char PLUSW0 @ 0xFEB;
"5423
[; ;pic18f2321.h: 5423: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f2321.h: 5427: extern volatile unsigned char PREINC0 @ 0xFEC;
"5429
[; ;pic18f2321.h: 5429: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f2321.h: 5433: extern volatile unsigned char POSTDEC0 @ 0xFED;
"5435
[; ;pic18f2321.h: 5435: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f2321.h: 5439: extern volatile unsigned char POSTINC0 @ 0xFEE;
"5441
[; ;pic18f2321.h: 5441: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f2321.h: 5445: extern volatile unsigned char INDF0 @ 0xFEF;
"5447
[; ;pic18f2321.h: 5447: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f2321.h: 5451: extern volatile unsigned char INTCON3 @ 0xFF0;
"5453
[; ;pic18f2321.h: 5453: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f2321.h: 5456: typedef union {
[; ;pic18f2321.h: 5457: struct {
[; ;pic18f2321.h: 5458: unsigned INT1IF :1;
[; ;pic18f2321.h: 5459: unsigned INT2IF :1;
[; ;pic18f2321.h: 5460: unsigned :1;
[; ;pic18f2321.h: 5461: unsigned INT1IE :1;
[; ;pic18f2321.h: 5462: unsigned INT2IE :1;
[; ;pic18f2321.h: 5463: unsigned :1;
[; ;pic18f2321.h: 5464: unsigned INT1IP :1;
[; ;pic18f2321.h: 5465: unsigned INT2IP :1;
[; ;pic18f2321.h: 5466: };
[; ;pic18f2321.h: 5467: struct {
[; ;pic18f2321.h: 5468: unsigned INT1F :1;
[; ;pic18f2321.h: 5469: unsigned INT2F :1;
[; ;pic18f2321.h: 5470: unsigned :1;
[; ;pic18f2321.h: 5471: unsigned INT1E :1;
[; ;pic18f2321.h: 5472: unsigned INT2E :1;
[; ;pic18f2321.h: 5473: unsigned :1;
[; ;pic18f2321.h: 5474: unsigned INT1P :1;
[; ;pic18f2321.h: 5475: unsigned INT2P :1;
[; ;pic18f2321.h: 5476: };
[; ;pic18f2321.h: 5477: } INTCON3bits_t;
[; ;pic18f2321.h: 5478: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f2321.h: 5542: extern volatile unsigned char INTCON2 @ 0xFF1;
"5544
[; ;pic18f2321.h: 5544: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f2321.h: 5547: typedef union {
[; ;pic18f2321.h: 5548: struct {
[; ;pic18f2321.h: 5549: unsigned :7;
[; ;pic18f2321.h: 5550: unsigned NOT_RBPU :1;
[; ;pic18f2321.h: 5551: };
[; ;pic18f2321.h: 5552: struct {
[; ;pic18f2321.h: 5553: unsigned RBIP :1;
[; ;pic18f2321.h: 5554: unsigned :1;
[; ;pic18f2321.h: 5555: unsigned TMR0IP :1;
[; ;pic18f2321.h: 5556: unsigned :1;
[; ;pic18f2321.h: 5557: unsigned INTEDG2 :1;
[; ;pic18f2321.h: 5558: unsigned INTEDG1 :1;
[; ;pic18f2321.h: 5559: unsigned INTEDG0 :1;
[; ;pic18f2321.h: 5560: unsigned nRBPU :1;
[; ;pic18f2321.h: 5561: };
[; ;pic18f2321.h: 5562: struct {
[; ;pic18f2321.h: 5563: unsigned :7;
[; ;pic18f2321.h: 5564: unsigned RBPU :1;
[; ;pic18f2321.h: 5565: };
[; ;pic18f2321.h: 5566: } INTCON2bits_t;
[; ;pic18f2321.h: 5567: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f2321.h: 5611: extern volatile unsigned char INTCON @ 0xFF2;
"5613
[; ;pic18f2321.h: 5613: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f2321.h: 5616: typedef union {
[; ;pic18f2321.h: 5617: struct {
[; ;pic18f2321.h: 5618: unsigned RBIF :1;
[; ;pic18f2321.h: 5619: unsigned INT0IF :1;
[; ;pic18f2321.h: 5620: unsigned TMR0IF :1;
[; ;pic18f2321.h: 5621: unsigned RBIE :1;
[; ;pic18f2321.h: 5622: unsigned INT0IE :1;
[; ;pic18f2321.h: 5623: unsigned TMR0IE :1;
[; ;pic18f2321.h: 5624: unsigned PEIE_GIEL :1;
[; ;pic18f2321.h: 5625: unsigned GIE_GIEH :1;
[; ;pic18f2321.h: 5626: };
[; ;pic18f2321.h: 5627: struct {
[; ;pic18f2321.h: 5628: unsigned :1;
[; ;pic18f2321.h: 5629: unsigned INT0F :1;
[; ;pic18f2321.h: 5630: unsigned T0IF :1;
[; ;pic18f2321.h: 5631: unsigned :1;
[; ;pic18f2321.h: 5632: unsigned INT0E :1;
[; ;pic18f2321.h: 5633: unsigned T0IE :1;
[; ;pic18f2321.h: 5634: unsigned PEIE :1;
[; ;pic18f2321.h: 5635: unsigned GIE :1;
[; ;pic18f2321.h: 5636: };
[; ;pic18f2321.h: 5637: struct {
[; ;pic18f2321.h: 5638: unsigned :6;
[; ;pic18f2321.h: 5639: unsigned GIEL :1;
[; ;pic18f2321.h: 5640: unsigned GIEH :1;
[; ;pic18f2321.h: 5641: };
[; ;pic18f2321.h: 5642: } INTCONbits_t;
[; ;pic18f2321.h: 5643: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f2321.h: 5727: extern volatile unsigned short PROD @ 0xFF3;
"5729
[; ;pic18f2321.h: 5729: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f2321.h: 5733: extern volatile unsigned char PRODL @ 0xFF3;
"5735
[; ;pic18f2321.h: 5735: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f2321.h: 5739: extern volatile unsigned char PRODH @ 0xFF4;
"5741
[; ;pic18f2321.h: 5741: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f2321.h: 5745: extern volatile unsigned char TABLAT @ 0xFF5;
"5747
[; ;pic18f2321.h: 5747: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f2321.h: 5752: extern volatile unsigned short long TBLPTR @ 0xFF6;
"5755
[; ;pic18f2321.h: 5755: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f2321.h: 5759: extern volatile unsigned char TBLPTRL @ 0xFF6;
"5761
[; ;pic18f2321.h: 5761: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f2321.h: 5765: extern volatile unsigned char TBLPTRH @ 0xFF7;
"5767
[; ;pic18f2321.h: 5767: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f2321.h: 5771: extern volatile unsigned char TBLPTRU @ 0xFF8;
"5773
[; ;pic18f2321.h: 5773: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f2321.h: 5778: extern volatile unsigned short long PCLAT @ 0xFF9;
"5781
[; ;pic18f2321.h: 5781: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f2321.h: 5785: extern volatile unsigned short long PC @ 0xFF9;
"5788
[; ;pic18f2321.h: 5788: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f2321.h: 5792: extern volatile unsigned char PCL @ 0xFF9;
"5794
[; ;pic18f2321.h: 5794: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f2321.h: 5798: extern volatile unsigned char PCLATH @ 0xFFA;
"5800
[; ;pic18f2321.h: 5800: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f2321.h: 5804: extern volatile unsigned char PCLATU @ 0xFFB;
"5806
[; ;pic18f2321.h: 5806: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f2321.h: 5810: extern volatile unsigned char STKPTR @ 0xFFC;
"5812
[; ;pic18f2321.h: 5812: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f2321.h: 5815: typedef union {
[; ;pic18f2321.h: 5816: struct {
[; ;pic18f2321.h: 5817: unsigned STKPTR :5;
[; ;pic18f2321.h: 5818: unsigned :1;
[; ;pic18f2321.h: 5819: unsigned STKUNF :1;
[; ;pic18f2321.h: 5820: unsigned STKFUL :1;
[; ;pic18f2321.h: 5821: };
[; ;pic18f2321.h: 5822: struct {
[; ;pic18f2321.h: 5823: unsigned SP0 :1;
[; ;pic18f2321.h: 5824: unsigned SP1 :1;
[; ;pic18f2321.h: 5825: unsigned SP2 :1;
[; ;pic18f2321.h: 5826: unsigned SP3 :1;
[; ;pic18f2321.h: 5827: unsigned SP4 :1;
[; ;pic18f2321.h: 5828: unsigned :2;
[; ;pic18f2321.h: 5829: unsigned STKOVF :1;
[; ;pic18f2321.h: 5830: };
[; ;pic18f2321.h: 5831: } STKPTRbits_t;
[; ;pic18f2321.h: 5832: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f2321.h: 5882: extern volatile unsigned short long TOS @ 0xFFD;
"5885
[; ;pic18f2321.h: 5885: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f2321.h: 5889: extern volatile unsigned char TOSL @ 0xFFD;
"5891
[; ;pic18f2321.h: 5891: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f2321.h: 5895: extern volatile unsigned char TOSH @ 0xFFE;
"5897
[; ;pic18f2321.h: 5897: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f2321.h: 5901: extern volatile unsigned char TOSU @ 0xFFF;
"5903
[; ;pic18f2321.h: 5903: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f2321.h: 5913: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic18f2321.h: 5915: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic18f2321.h: 5917: extern volatile __bit ACKDT @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f2321.h: 5919: extern volatile __bit ACKEN @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f2321.h: 5921: extern volatile __bit ACKSTAT @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic18f2321.h: 5923: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f2321.h: 5925: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f2321.h: 5927: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f2321.h: 5929: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f2321.h: 5931: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f2321.h: 5933: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f2321.h: 5935: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f2321.h: 5937: extern volatile __bit ADEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f2321.h: 5939: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f2321.h: 5941: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f2321.h: 5943: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f2321.h: 5945: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f2321.h: 5947: extern volatile __bit ADMSK1 @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f2321.h: 5949: extern volatile __bit ADMSK2 @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f2321.h: 5951: extern volatile __bit ADMSK3 @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f2321.h: 5953: extern volatile __bit ADMSK4 @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f2321.h: 5955: extern volatile __bit ADMSK5 @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f2321.h: 5957: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f2321.h: 5959: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f2321.h: 5961: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f2321.h: 5963: extern volatile __bit AN10 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f2321.h: 5965: extern volatile __bit AN11 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f2321.h: 5967: extern volatile __bit AN12 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f2321.h: 5969: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f2321.h: 5971: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f2321.h: 5973: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f2321.h: 5975: extern volatile __bit AN8 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f2321.h: 5977: extern volatile __bit AN9 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f2321.h: 5979: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f2321.h: 5981: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f2321.h: 5983: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f2321.h: 5985: extern volatile __bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f2321.h: 5987: extern volatile __bit BGST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f2321.h: 5989: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f2321.h: 5991: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic18f2321.h: 5993: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f2321.h: 5995: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f2321.h: 5997: extern volatile __bit C1INV @ (((unsigned) &CMCON)*8) + 4;
[; ;pic18f2321.h: 5999: extern volatile __bit C1N @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f2321.h: 6001: extern volatile __bit __attribute__((__deprecated__)) C1OUT @ (((unsigned) &CMCON)*8) + 6;
[; ;pic18f2321.h: 6003: extern volatile __bit C1P @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f2321.h: 6005: extern volatile __bit C2INV @ (((unsigned) &CMCON)*8) + 5;
[; ;pic18f2321.h: 6007: extern volatile __bit C2N @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f2321.h: 6009: extern volatile __bit __attribute__((__deprecated__)) C2OUT @ (((unsigned) &CMCON)*8) + 7;
[; ;pic18f2321.h: 6011: extern volatile __bit C2P @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f2321.h: 6013: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f2321.h: 6015: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f2321.h: 6017: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f2321.h: 6019: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f2321.h: 6021: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f2321.h: 6023: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f2321.h: 6025: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f2321.h: 6027: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f2321.h: 6029: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f2321.h: 6031: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f2321.h: 6033: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f2321.h: 6035: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f2321.h: 6037: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f2321.h: 6039: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f2321.h: 6041: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f2321.h: 6043: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f2321.h: 6045: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f2321.h: 6047: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f2321.h: 6049: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f2321.h: 6051: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f2321.h: 6053: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f2321.h: 6055: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f2321.h: 6057: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f2321.h: 6059: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f2321.h: 6061: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f2321.h: 6063: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f2321.h: 6065: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f2321.h: 6067: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f2321.h: 6069: extern volatile __bit CIS @ (((unsigned) &CMCON)*8) + 3;
[; ;pic18f2321.h: 6071: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f2321.h: 6073: extern volatile __bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f2321.h: 6075: extern volatile __bit CKP @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic18f2321.h: 6077: extern volatile __bit CLKI @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f2321.h: 6079: extern volatile __bit CLKO @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f2321.h: 6081: extern volatile __bit CM0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f2321.h: 6083: extern volatile __bit CM1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f2321.h: 6085: extern volatile __bit CM2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f2321.h: 6087: extern volatile __bit CMEN0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f2321.h: 6089: extern volatile __bit CMEN1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f2321.h: 6091: extern volatile __bit CMEN2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f2321.h: 6093: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f2321.h: 6095: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f2321.h: 6097: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f2321.h: 6099: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f2321.h: 6101: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f2321.h: 6103: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f2321.h: 6105: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f2321.h: 6107: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f2321.h: 6109: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f2321.h: 6111: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f2321.h: 6113: extern volatile __bit CVREF @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f2321.h: 6115: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f2321.h: 6117: extern volatile __bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f2321.h: 6119: extern volatile __bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f2321.h: 6121: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f2321.h: 6123: extern volatile __bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f2321.h: 6125: extern volatile __bit DA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2321.h: 6127: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f2321.h: 6129: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f2321.h: 6131: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f2321.h: 6133: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f2321.h: 6135: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f2321.h: 6137: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2321.h: 6139: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f2321.h: 6141: extern volatile __bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2321.h: 6143: extern volatile __bit D_NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2321.h: 6145: extern volatile __bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2321.h: 6147: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f2321.h: 6149: extern volatile __bit ECCPAS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f2321.h: 6151: extern volatile __bit ECCPAS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f2321.h: 6153: extern volatile __bit ECCPAS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f2321.h: 6155: extern volatile __bit ECCPASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f2321.h: 6157: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f2321.h: 6159: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f2321.h: 6161: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f2321.h: 6163: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f2321.h: 6165: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f2321.h: 6167: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f2321.h: 6169: extern volatile __bit FLT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f2321.h: 6171: extern volatile __bit FLTS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f2321.h: 6173: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f2321.h: 6175: extern volatile __bit GCEN @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic18f2321.h: 6177: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f2321.h: 6179: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f2321.h: 6181: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f2321.h: 6183: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f2321.h: 6185: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2321.h: 6187: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2321.h: 6189: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2321.h: 6191: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2321.h: 6193: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2321.h: 6195: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f2321.h: 6197: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f2321.h: 6199: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f2321.h: 6201: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f2321.h: 6203: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f2321.h: 6205: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f2321.h: 6207: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f2321.h: 6209: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f2321.h: 6211: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f2321.h: 6213: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f2321.h: 6215: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f2321.h: 6217: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f2321.h: 6219: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f2321.h: 6221: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f2321.h: 6223: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f2321.h: 6225: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f2321.h: 6227: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f2321.h: 6229: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f2321.h: 6231: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f2321.h: 6233: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f2321.h: 6235: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f2321.h: 6237: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f2321.h: 6239: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f2321.h: 6241: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f2321.h: 6243: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f2321.h: 6245: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f2321.h: 6247: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f2321.h: 6249: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f2321.h: 6251: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f2321.h: 6253: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f2321.h: 6255: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f2321.h: 6257: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f2321.h: 6259: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f2321.h: 6261: extern volatile __bit IOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f2321.h: 6263: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f2321.h: 6265: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f2321.h: 6267: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f2321.h: 6269: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f2321.h: 6271: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f2321.h: 6273: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f2321.h: 6275: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f2321.h: 6277: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f2321.h: 6279: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f2321.h: 6281: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f2321.h: 6283: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f2321.h: 6285: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f2321.h: 6287: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f2321.h: 6289: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f2321.h: 6291: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f2321.h: 6293: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f2321.h: 6295: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f2321.h: 6297: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f2321.h: 6299: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f2321.h: 6301: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f2321.h: 6303: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f2321.h: 6305: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f2321.h: 6307: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f2321.h: 6309: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f2321.h: 6311: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f2321.h: 6313: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f2321.h: 6315: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f2321.h: 6317: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f2321.h: 6319: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f2321.h: 6321: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f2321.h: 6323: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f2321.h: 6325: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f2321.h: 6327: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f2321.h: 6329: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f2321.h: 6331: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f2321.h: 6333: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f2321.h: 6335: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f2321.h: 6337: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f2321.h: 6339: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f2321.h: 6341: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f2321.h: 6343: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f2321.h: 6345: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f2321.h: 6347: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f2321.h: 6349: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f2321.h: 6351: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f2321.h: 6353: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f2321.h: 6355: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f2321.h: 6357: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f2321.h: 6359: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f2321.h: 6361: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f2321.h: 6363: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f2321.h: 6365: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f2321.h: 6367: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f2321.h: 6369: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f2321.h: 6371: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f2321.h: 6373: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f2321.h: 6375: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f2321.h: 6377: extern volatile __bit LVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f2321.h: 6379: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f2321.h: 6381: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f2321.h: 6383: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f2321.h: 6385: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f2321.h: 6387: extern volatile __bit LVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f2321.h: 6389: extern volatile __bit LVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f2321.h: 6391: extern volatile __bit LVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f2321.h: 6393: extern volatile __bit LVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f2321.h: 6395: extern volatile __bit LVV0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f2321.h: 6397: extern volatile __bit LVV1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f2321.h: 6399: extern volatile __bit LVV2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f2321.h: 6401: extern volatile __bit LVV3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f2321.h: 6403: extern volatile __bit MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f2321.h: 6405: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f2321.h: 6407: extern volatile __bit NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2321.h: 6409: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2321.h: 6411: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f2321.h: 6413: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2321.h: 6415: extern volatile __bit NOT_MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f2321.h: 6417: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f2321.h: 6419: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f2321.h: 6421: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f2321.h: 6423: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f2321.h: 6425: extern volatile __bit NOT_SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f2321.h: 6427: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f2321.h: 6429: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f2321.h: 6431: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f2321.h: 6433: extern volatile __bit NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2321.h: 6435: extern volatile __bit NOT_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2321.h: 6437: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f2321.h: 6439: extern volatile __bit OSC1 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f2321.h: 6441: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f2321.h: 6443: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f2321.h: 6445: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f2321.h: 6447: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f2321.h: 6449: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f2321.h: 6451: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f2321.h: 6453: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f2321.h: 6455: extern volatile __bit P1A @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f2321.h: 6457: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f2321.h: 6459: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f2321.h: 6461: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f2321.h: 6463: extern volatile __bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f2321.h: 6465: extern volatile __bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f2321.h: 6467: extern volatile __bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f2321.h: 6469: extern volatile __bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f2321.h: 6471: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f2321.h: 6473: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f2321.h: 6475: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f2321.h: 6477: extern volatile __bit PEN @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f2321.h: 6479: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f2321.h: 6481: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f2321.h: 6483: extern volatile __bit PGM @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f2321.h: 6485: extern volatile __bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f2321.h: 6487: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f2321.h: 6489: extern volatile __bit PRSEN @ (((unsigned) &ECCP1DEL)*8) + 7;
[; ;pic18f2321.h: 6491: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f2321.h: 6493: extern volatile __bit PSSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f2321.h: 6495: extern volatile __bit PSSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f2321.h: 6497: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f2321.h: 6499: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f2321.h: 6501: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f2321.h: 6503: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f2321.h: 6505: extern volatile __bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f2321.h: 6507: extern volatile __bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f2321.h: 6509: extern volatile __bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f2321.h: 6511: extern volatile __bit __attribute__((__deprecated__)) RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f2321.h: 6513: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f2321.h: 6515: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f2321.h: 6517: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f2321.h: 6519: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f2321.h: 6521: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f2321.h: 6523: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f2321.h: 6525: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f2321.h: 6527: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f2321.h: 6529: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f2321.h: 6531: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f2321.h: 6533: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f2321.h: 6535: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f2321.h: 6537: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f2321.h: 6539: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f2321.h: 6541: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f2321.h: 6543: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f2321.h: 6545: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f2321.h: 6547: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f2321.h: 6549: extern volatile __bit __attribute__((__deprecated__)) RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f2321.h: 6551: extern volatile __bit __attribute__((__deprecated__)) RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f2321.h: 6553: extern volatile __bit __attribute__((__deprecated__)) RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f2321.h: 6555: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f2321.h: 6557: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f2321.h: 6559: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f2321.h: 6561: extern volatile __bit RC9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f2321.h: 6563: extern volatile __bit RCD8 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f2321.h: 6565: extern volatile __bit RCEN @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f2321.h: 6567: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f2321.h: 6569: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f2321.h: 6571: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f2321.h: 6573: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f2321.h: 6575: extern volatile __bit RCMT @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f2321.h: 6577: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f2321.h: 6579: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f2321.h: 6581: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f2321.h: 6583: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f2321.h: 6585: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f2321.h: 6587: extern volatile __bit RSEN @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f2321.h: 6589: extern volatile __bit RW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2321.h: 6591: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f2321.h: 6593: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f2321.h: 6595: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f2321.h: 6597: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f2321.h: 6599: extern volatile __bit RXDTP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f2321.h: 6601: extern volatile __bit R_NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2321.h: 6603: extern volatile __bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2321.h: 6605: extern volatile __bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2321.h: 6607: extern volatile __bit SBOREN @ (((unsigned) &RCON)*8) + 6;
[; ;pic18f2321.h: 6609: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f2321.h: 6611: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f2321.h: 6613: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f2321.h: 6615: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f2321.h: 6617: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f2321.h: 6619: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f2321.h: 6621: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f2321.h: 6623: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f2321.h: 6625: extern volatile __bit SEN @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic18f2321.h: 6627: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f2321.h: 6629: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f2321.h: 6631: extern volatile __bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f2321.h: 6633: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f2321.h: 6635: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f2321.h: 6637: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f2321.h: 6639: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f2321.h: 6641: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f2321.h: 6643: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f2321.h: 6645: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f2321.h: 6647: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f2321.h: 6649: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f2321.h: 6651: extern volatile __bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f2321.h: 6653: extern volatile __bit SSPEN @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic18f2321.h: 6655: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f2321.h: 6657: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f2321.h: 6659: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f2321.h: 6661: extern volatile __bit SSPM0 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic18f2321.h: 6663: extern volatile __bit SSPM1 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic18f2321.h: 6665: extern volatile __bit SSPM2 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic18f2321.h: 6667: extern volatile __bit SSPM3 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic18f2321.h: 6669: extern volatile __bit SSPOV @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic18f2321.h: 6671: extern volatile __bit START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f2321.h: 6673: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f2321.h: 6675: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f2321.h: 6677: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f2321.h: 6679: extern volatile __bit STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f2321.h: 6681: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f2321.h: 6683: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f2321.h: 6685: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f2321.h: 6687: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f2321.h: 6689: extern volatile __bit T016BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f2321.h: 6691: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f2321.h: 6693: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f2321.h: 6695: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f2321.h: 6697: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f2321.h: 6699: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f2321.h: 6701: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f2321.h: 6703: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f2321.h: 6705: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f2321.h: 6707: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f2321.h: 6709: extern volatile __bit T13CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f2321.h: 6711: extern volatile __bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f2321.h: 6713: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f2321.h: 6715: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f2321.h: 6717: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f2321.h: 6719: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f2321.h: 6721: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f2321.h: 6723: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f2321.h: 6725: extern volatile __bit T1RUN @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f2321.h: 6727: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f2321.h: 6729: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f2321.h: 6731: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f2321.h: 6733: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f2321.h: 6735: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f2321.h: 6737: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f2321.h: 6739: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f2321.h: 6741: extern volatile __bit T3CCP1 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f2321.h: 6743: extern volatile __bit T3CCP2 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f2321.h: 6745: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f2321.h: 6747: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f2321.h: 6749: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f2321.h: 6751: extern volatile __bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f2321.h: 6753: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f2321.h: 6755: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f2321.h: 6757: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f2321.h: 6759: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f2321.h: 6761: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f2321.h: 6763: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f2321.h: 6765: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f2321.h: 6767: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f2321.h: 6769: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f2321.h: 6771: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f2321.h: 6773: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f2321.h: 6775: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f2321.h: 6777: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f2321.h: 6779: extern volatile __bit TMR3CS @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f2321.h: 6781: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f2321.h: 6783: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f2321.h: 6785: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f2321.h: 6787: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f2321.h: 6789: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f2321.h: 6791: extern volatile __bit TOUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f2321.h: 6793: extern volatile __bit TOUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f2321.h: 6795: extern volatile __bit TOUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f2321.h: 6797: extern volatile __bit TOUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f2321.h: 6799: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f2321.h: 6801: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f2321.h: 6803: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f2321.h: 6805: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f2321.h: 6807: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f2321.h: 6809: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f2321.h: 6811: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f2321.h: 6813: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f2321.h: 6815: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f2321.h: 6817: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f2321.h: 6819: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f2321.h: 6821: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f2321.h: 6823: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f2321.h: 6825: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f2321.h: 6827: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f2321.h: 6829: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f2321.h: 6831: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f2321.h: 6833: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f2321.h: 6835: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f2321.h: 6837: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f2321.h: 6839: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f2321.h: 6841: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f2321.h: 6843: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f2321.h: 6845: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f2321.h: 6847: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f2321.h: 6849: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f2321.h: 6851: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f2321.h: 6853: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f2321.h: 6855: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f2321.h: 6857: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f2321.h: 6859: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f2321.h: 6861: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f2321.h: 6863: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f2321.h: 6865: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f2321.h: 6867: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f2321.h: 6869: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f2321.h: 6871: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f2321.h: 6873: extern volatile __bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f2321.h: 6875: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f2321.h: 6877: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f2321.h: 6879: extern volatile __bit TXCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f2321.h: 6881: extern volatile __bit TXD8 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f2321.h: 6883: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f2321.h: 6885: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f2321.h: 6887: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f2321.h: 6889: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f2321.h: 6891: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f2321.h: 6893: extern volatile __bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f2321.h: 6895: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f2321.h: 6897: extern volatile __bit VCFG0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f2321.h: 6899: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f2321.h: 6901: extern volatile __bit VCFG1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f2321.h: 6903: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f2321.h: 6905: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f2321.h: 6907: extern volatile __bit VPP @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f2321.h: 6909: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f2321.h: 6911: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f2321.h: 6913: extern volatile __bit W4E @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f2321.h: 6915: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f2321.h: 6917: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f2321.h: 6919: extern volatile __bit WCOL @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic18f2321.h: 6921: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f2321.h: 6923: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f2321.h: 6925: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f2321.h: 6927: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f2321.h: 6929: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f2321.h: 6931: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f2321.h: 6933: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f2321.h: 6935: extern volatile __bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2321.h: 6937: extern volatile __bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2321.h: 6939: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f2321.h: 6941: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2321.h: 6943: extern volatile __bit nMCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f2321.h: 6945: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f2321.h: 6947: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f2321.h: 6949: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f2321.h: 6951: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f2321.h: 6953: extern volatile __bit nSS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f2321.h: 6955: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f2321.h: 6957: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f2321.h: 6959: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f2321.h: 6961: extern volatile __bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2321.h: 6963: extern volatile __bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 133: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 134: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 135: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 159: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 161: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 163: extern __nonreentrant void _delay3(unsigned char);
[; ;__size_t.h: 4: typedef unsigned size_t;
[; ;stdarg.h: 7: typedef void * va_list[1];
[; ;stdarg.h: 10: extern void * __va_start(void);
[; ;stdarg.h: 13: extern void * __va_arg(void *, ...);
[; ;stdio.h: 43: struct __prbuf
[; ;stdio.h: 44: {
[; ;stdio.h: 45: char * ptr;
[; ;stdio.h: 46: void (* func)(char);
[; ;stdio.h: 47: };
[; ;errno.h: 29: extern int errno;
[; ;conio.h: 12: extern void init_uart(void);
[; ;conio.h: 14: extern char getch(void);
[; ;conio.h: 15: extern char getche(void);
[; ;conio.h: 16: extern void putch(char);
[; ;conio.h: 17: extern void ungetch(char);
[; ;conio.h: 19: extern __bit kbhit(void);
[; ;conio.h: 23: extern char * cgets(char *);
[; ;conio.h: 24: extern void cputs(const char *);
[; ;stdio.h: 88: extern int cprintf(char *, ...);
[; ;stdio.h: 93: extern int _doprnt(struct __prbuf *, const register char *, register va_list);
[; ;stdio.h: 183: extern char * gets(char *);
[; ;stdio.h: 184: extern int puts(const char *);
[; ;stdio.h: 185: extern int scanf(const char *, ...) __attribute__((unsupported("scanf() is not supported by this compiler")));
[; ;stdio.h: 186: extern int sscanf(const char *, const char *, ...) __attribute__((unsupported("sscanf() is not supported by this compiler")));
[; ;stdio.h: 187: extern int vprintf(const char *, va_list) __attribute__((unsupported("vprintf() is not supported by this compiler")));
[; ;stdio.h: 188: extern int vsprintf(char *, const char *, va_list) __attribute__((unsupported("vsprintf() is not supported by this compiler")));
[; ;stdio.h: 189: extern int vscanf(const char *, va_list ap) __attribute__((unsupported("vscanf() is not supported by this compiler")));
[; ;stdio.h: 190: extern int vsscanf(const char *, const char *, va_list) __attribute__((unsupported("vsscanf() is not supported by this compiler")));
[; ;stdio.h: 194: extern int sprintf(char *, const char *, ...);
[; ;stdio.h: 195: extern int printf(const char *, ...);
[; ;stdlib.h: 7: typedef unsigned short wchar_t;
[; ;stdlib.h: 15: typedef struct {
[; ;stdlib.h: 16: int rem;
[; ;stdlib.h: 17: int quot;
[; ;stdlib.h: 18: } div_t;
[; ;stdlib.h: 19: typedef struct {
[; ;stdlib.h: 20: unsigned rem;
[; ;stdlib.h: 21: unsigned quot;
[; ;stdlib.h: 22: } udiv_t;
[; ;stdlib.h: 23: typedef struct {
[; ;stdlib.h: 24: long quot;
[; ;stdlib.h: 25: long rem;
[; ;stdlib.h: 26: } ldiv_t;
[; ;stdlib.h: 27: typedef struct {
[; ;stdlib.h: 28: unsigned long quot;
[; ;stdlib.h: 29: unsigned long rem;
[; ;stdlib.h: 30: } uldiv_t;
[; ;stdlib.h: 53: extern double atof(const char *);
[; ;stdlib.h: 54: extern double strtod(const char *, const char **);
[; ;stdlib.h: 55: extern int atoi(const char *);
[; ;stdlib.h: 56: extern unsigned xtoi(const char *);
[; ;stdlib.h: 57: extern long atol(const char *);
[; ;stdlib.h: 58: extern long strtol(const char *, char **, int);
[; ;stdlib.h: 60: extern int rand(void);
[; ;stdlib.h: 61: extern void srand(unsigned int);
[; ;stdlib.h: 62: extern void * calloc(size_t, size_t);
[; ;stdlib.h: 63: extern div_t div(int numer, int denom);
[; ;stdlib.h: 64: extern udiv_t udiv(unsigned numer, unsigned denom);
[; ;stdlib.h: 65: extern ldiv_t ldiv(long numer, long denom);
[; ;stdlib.h: 66: extern uldiv_t uldiv(unsigned long numer,unsigned long denom);
[; ;stdlib.h: 67: extern unsigned long _lrotl(unsigned long value, unsigned int shift);
[; ;stdlib.h: 68: extern unsigned long _lrotr(unsigned long value, unsigned int shift);
[; ;stdlib.h: 69: extern unsigned int _rotl(unsigned int value, unsigned int shift);
[; ;stdlib.h: 70: extern unsigned int _rotr(unsigned int value, unsigned int shift);
[; ;stdlib.h: 75: extern void * malloc(size_t);
[; ;stdlib.h: 76: extern void free(void *);
[; ;stdlib.h: 77: extern void * realloc(void *, size_t);
[; ;stdlib.h: 86: extern int atexit(void (*)(void));
[; ;stdlib.h: 87: extern char * getenv(const char *);
[; ;stdlib.h: 88: extern char ** environ;
[; ;stdlib.h: 89: extern int system(char *);
[; ;stdlib.h: 90: extern void qsort(void *, size_t, size_t, int (*)(const void *, const void *));
[; ;stdlib.h: 91: extern void * bsearch(const void *, void *, size_t, size_t, int(*)(const void *, const void *));
[; ;stdlib.h: 92: extern int abs(int);
[; ;stdlib.h: 93: extern long labs(long);
[; ;stdlib.h: 95: extern char * itoa(char * buf, int val, int base);
[; ;stdlib.h: 96: extern char * utoa(char * buf, unsigned val, int base);
[; ;stdlib.h: 101: extern char * ltoa(char * buf, long val, int base);
[; ;stdlib.h: 102: extern char * ultoa(char * buf, unsigned long val, int base);
[; ;stdlib.h: 104: extern char * ftoa(float f, int * status);
"12 src/config.h
[p x OSC=INTIO2 ]
"13
[p x FCMEN=OFF ]
"14
[p x IESO=OFF ]
"17
[p x PWRT=ON ]
"18
[p x BOR=ON ]
"19
[p x BORV=2 ]
"22
[p x WDT=OFF ]
"23
[p x WDTPS=32768 ]
"26
[p x CCP2MX=RC1 ]
"27
[p x PBADEN=DIG ]
"28
[p x LPT1OSC=OFF ]
"29
[p x MCLRE=OFF ]
"32
[p x STVREN=OFF ]
"33
[p x LVP=OFF ]
"34
[p x BBSIZ=BB256 ]
"35
[p x XINST=OFF ]
"38
[p x CP0=OFF ]
"39
[p x CP1=OFF ]
"42
[p x CPB=OFF ]
"43
[p x CPD=OFF ]
"46
[p x WRT0=OFF ]
"47
[p x WRT1=OFF ]
"50
[p x WRTC=OFF ]
"51
[p x WRTB=OFF ]
"52
[p x WRTD=OFF ]
"55
[p x EBTR0=OFF ]
"56
[p x EBTR1=OFF ]
"59
[p x EBTRB=OFF ]
[; ;spi.h: 584: void OpenSPI( unsigned char sync_mode,
[; ;spi.h: 585: unsigned char bus_mode,
[; ;spi.h: 586: unsigned char smp_phase );
[; ;spi.h: 588: signed char WriteSPI( unsigned char data_out );
[; ;spi.h: 590: void getsSPI( unsigned char *rdptr, unsigned char length );
[; ;spi.h: 592: void putsSPI( unsigned char *wrptr );
[; ;spi.h: 594: unsigned char ReadSPI( void );
[; ;L6474.h: 62: void flush_spi(void);
[; ;L6474.h: 63: void write_cmd(unsigned char cmd, char unit);
[; ;L6474.h: 68: void set_abs_pos(char unit);
[; ;L6474.h: 69: void get_abs_pos(char unit);
[; ;L6474.h: 71: void set_el_pos(char unit);
[; ;L6474.h: 72: void get_el_pos(char unit);
[; ;L6474.h: 74: void set_mark(char unit);
[; ;L6474.h: 75: void get_mark(char unit);
[; ;L6474.h: 77: void set_tval(char unit);
[; ;L6474.h: 78: void get_tval(char unit);
[; ;L6474.h: 80: void set_t_fast(char unit);
[; ;L6474.h: 81: void get_t_fast(char unit);
[; ;L6474.h: 83: void set_ton_min(char unit);
[; ;L6474.h: 84: void get_ton_min(char unit);
[; ;L6474.h: 86: void set_toff_min(char unit);
[; ;L6474.h: 87: void get_toff_min(char unit);
[; ;L6474.h: 89: void set_adc_out(char unit);
[; ;L6474.h: 90: void get_adc_out(char unit);
[; ;L6474.h: 92: void set_ocd_th(char unit);
[; ;L6474.h: 93: void get_ocd_th(char unit);
[; ;L6474.h: 95: void set_step_mode(char unit);
[; ;L6474.h: 96: void get_step_mode(char unit);
[; ;L6474.h: 98: void set_alarm_en(char unit);
[; ;L6474.h: 99: void get_alarm_en(char unit);
[; ;L6474.h: 101: void set_config(char unit);
[; ;L6474.h: 102: void get_config(char unit);
[; ;L6474.h: 104: void get_status(char unit);
[; ;L6474.h: 105: void reset_position(char unit);
[; ;L6474.h: 107: void motor_enable(char unit);
[; ;L6474.h: 108: void motor_disable(char unit);
[; ;L6474.h: 111: unsigned char get_eeprom_offset(char unit);
[; ;L6474.h: 114: void copy_from_eeprom(char unit);
[; ;L6474.h: 117: unsigned char blank_check(char unit);
[; ;L6474.h: 118: unsigned char chksum_check(char unit);
[; ;L6474.h: 120: extern unsigned char param1;
[; ;L6474.h: 121: extern unsigned char param2;
[; ;L6474.h: 122: extern unsigned char param3;
[; ;interrupt.h: 19: extern unsigned char led_status;
[; ;interrupt.h: 20: extern unsigned int led_timer;
[; ;interrupt.h: 21: extern unsigned int total_1ms_tick;
[; ;interrupt.h: 22: void delay_us(int usec);
[; ;serial.h: 4: void uart_putc(char byte);
[; ;serial.h: 5: void uart_puts(char *str);
[; ;serial.h: 6: void uart_p2x(char input_byte);
[; ;serial.h: 7: char uart_getc(void);
[; ;serial.h: 8: void uart_p8x(unsigned long value);
[; ;eeprom.h: 4: char read_eeprom_data(char addr);
[; ;eeprom.h: 5: void write_eeprom_data(char addr, char data);
"77 src/main.c
[v _eeprom_offset `uc ~T0 @X0 1 e ]
[; ;main.c: 77: unsigned char eeprom_offset;
"78
[v _motor_unit `uc ~T0 @X0 1 e ]
[; ;main.c: 78: unsigned char motor_unit;
"79
[v _rx_packet `uc ~T0 @X0 + + + + + + + + + + + + + + -> 0 `i -> 3 `i -> 2 `i -> 3 `i -> 1 `i -> 1 `i -> 1 `i -> 1 `i -> 1 `i -> 1 `i -> 1 `i -> 1 `i -> 2 `i -> 2 `i -> 1 `i e ]
[; ;main.c: 79: unsigned char rx_packet[(((((((((((((((0) + 3) + 2) + 3) + 1) + 1) + 1) + 1) + 1) + 1) + 1) + 1) + 2) + 2) + 1)];
"80
[v _rx `uc ~T0 @X0 1 e ]
[; ;main.c: 80: unsigned char rx;
"81
[v _rx_index `uc ~T0 @X0 1 e ]
[; ;main.c: 81: unsigned char rx_index;
"82
[v _chksum `uc ~T0 @X0 1 e ]
[; ;main.c: 82: unsigned char chksum;
"83
[v _motor_enabled `uc ~T0 @X0 1 e ]
[; ;main.c: 83: unsigned char motor_enabled;
"84
[v _state `uc ~T0 @X0 1 e ]
[; ;main.c: 84: unsigned char state;
"85
[v _n `uc ~T0 @X0 1 e ]
[; ;main.c: 85: unsigned char n;
"86
[v _value `uc ~T0 @X0 1 e ]
[; ;main.c: 86: unsigned char value;
"90
[v _default_value `uc ~T0 @X0 -> 0 `x e ]
[i _default_value
:U ..
"92
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
"93
-> -> 0 `i `uc
-> -> 0 `i `uc
"94
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
"95
-> -> 32 `i `uc
"96
-> -> 25 `i `uc
"97
-> -> 41 `i `uc
"98
-> -> 41 `i `uc
"99
-> -> 0 `i `uc
"100
-> -> 8 `i `uc
"101
-> -> 137 `i `uc
"102
-> -> 255 `i `uc
"103
-> -> 46 `i `uc
-> -> 136 `i `uc
"104
-> -> 0 `i `uc
-> -> 0 `i `uc
"106
-> -> 47 `i `uc
..
]
[; ;main.c: 90: unsigned char default_value[] = {
[; ;main.c: 92: 0x00, 0x00, 0x00,
[; ;main.c: 93: 0x00, 0x00,
[; ;main.c: 94: 0x00, 0x00, 0x00,
[; ;main.c: 95: 0x20,
[; ;main.c: 96: 0x19,
[; ;main.c: 97: 0x29,
[; ;main.c: 98: 0x29,
[; ;main.c: 99: 0x00,
[; ;main.c: 100: 0x08,
[; ;main.c: 101: 0x89,
[; ;main.c: 102: 0xff,
[; ;main.c: 103: 0x2e, 0x88,
[; ;main.c: 104: 0x00, 0x00,
[; ;main.c: 105: 0x2f
[; ;main.c: 106: };
"110
[v _main `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 110: void main(void) {
[e :U _main ]
[f ]
[; ;main.c: 113: PORTC = 0xFD;
"113
[e = _PORTC -> -> 253 `i `uc ]
[; ;main.c: 114: TRISC = 0x91;
"114
[e = _TRISC -> -> 145 `i `uc ]
[; ;main.c: 123: OSCCON = 0x70;
"123
[e = _OSCCON -> -> 112 `i `uc ]
[; ;main.c: 126: OSCTUNE = 0xC0;
"126
[e = _OSCTUNE -> -> 192 `i `uc ]
[; ;main.c: 131: RCONbits.IPEN = 0;
"131
[e = . . _RCONbits 5 6 -> -> 0 `i `uc ]
[; ;main.c: 137: T0CONbits.TMR0ON = 0;
"137
[e = . . _T0CONbits 0 5 -> -> 0 `i `uc ]
[; ;main.c: 138: TMR0H = 0;
"138
[e = _TMR0H -> -> 0 `i `uc ]
[; ;main.c: 139: TMR0L = 0;
"139
[e = _TMR0L -> -> 0 `i `uc ]
[; ;main.c: 140: T0CONbits.T08BIT = 0;
"140
[e = . . _T0CONbits 0 4 -> -> 0 `i `uc ]
[; ;main.c: 141: T0CONbits.T0CS = 0;
"141
[e = . . _T0CONbits 0 3 -> -> 0 `i `uc ]
[; ;main.c: 142: T0CONbits.T0SE = 0;
"142
[e = . . _T0CONbits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 143: T0CONbits.PSA = 1;
"143
[e = . . _T0CONbits 0 1 -> -> 1 `i `uc ]
[; ;main.c: 144: INTCONbits.TMR0IF = 0;
"144
[e = . . _INTCONbits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 145: INTCONbits.TMR0IE = 0;
"145
[e = . . _INTCONbits 0 5 -> -> 0 `i `uc ]
[; ;main.c: 152: T1CONbits.TMR1ON = 0;
"152
[e = . . _T1CONbits 1 0 -> -> 0 `i `uc ]
[; ;main.c: 153: T1CON = 0x30;
"153
[e = _T1CON -> -> 48 `i `uc ]
[; ;main.c: 154: TMR1H = 0xFF;
"154
[e = _TMR1H -> -> 255 `i `uc ]
[; ;main.c: 155: TMR1L = 0xFF;
"155
[e = _TMR1L -> -> 255 `i `uc ]
[; ;main.c: 156: T1CONbits.TMR1ON = 1;
"156
[e = . . _T1CONbits 1 0 -> -> 1 `i `uc ]
[; ;main.c: 161: PIR1bits.TMR1IF = 0;
"161
[e = . . _PIR1bits 0 0 -> -> 0 `i `uc ]
[; ;main.c: 162: PIE1bits.TMR1IE = 1;
"162
[e = . . _PIE1bits 0 0 -> -> 1 `i `uc ]
[; ;main.c: 163: do{PIE1bits.TMR1IE=0;total_1ms_tick=0;PIE1bits.TMR1IE=1;}while(0);
"163
[e :U 255 ]
{
[e = . . _PIE1bits 0 0 -> -> 0 `i `uc ]
[e = _total_1ms_tick -> -> 0 `i `ui ]
[e = . . _PIE1bits 0 0 -> -> 1 `i `uc ]
}
[e :U 254 ]
[; ;main.c: 168: INTCONbits.GIE = 1;
"168
[e = . . _INTCONbits 1 7 -> -> 1 `i `uc ]
[; ;main.c: 169: INTCONbits.PEIE = 1;
"169
[e = . . _INTCONbits 1 6 -> -> 1 `i `uc ]
[; ;main.c: 172: ADCON1bits.PCFG0 = 1;
"172
[e = . . _ADCON1bits 1 0 -> -> 1 `i `uc ]
[; ;main.c: 173: ADCON1bits.PCFG1 = 1;
"173
[e = . . _ADCON1bits 1 1 -> -> 1 `i `uc ]
[; ;main.c: 174: ADCON1bits.PCFG2 = 1;
"174
[e = . . _ADCON1bits 1 2 -> -> 1 `i `uc ]
[; ;main.c: 175: ADCON1bits.PCFG3 = 1;
"175
[e = . . _ADCON1bits 1 3 -> -> 1 `i `uc ]
[; ;main.c: 178: PORTA = 0xFF;
"178
[e = _PORTA -> -> 255 `i `uc ]
[; ;main.c: 179: TRISA = 0xFF;
"179
[e = _TRISA -> -> 255 `i `uc ]
[; ;main.c: 181: PORTB = 0xFF;
"181
[e = _PORTB -> -> 255 `i `uc ]
[; ;main.c: 182: TRISB = 0x00;
"182
[e = _TRISB -> -> 0 `i `uc ]
[; ;main.c: 185: RCSTAbits.SPEN = 0;
"185
[e = . . _RCSTAbits 0 7 -> -> 0 `i `uc ]
[; ;main.c: 186: RCSTAbits.CREN = 0;
"186
[e = . . _RCSTAbits 0 4 -> -> 0 `i `uc ]
[; ;main.c: 187: TXSTAbits.TXEN = 0;
"187
[e = . . _TXSTAbits 0 5 -> -> 0 `i `uc ]
[; ;main.c: 188: TXSTAbits.BRGH = 0;
"188
[e = . . _TXSTAbits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 189: TXSTAbits.TRMT = 0;
"189
[e = . . _TXSTAbits 0 1 -> -> 0 `i `uc ]
[; ;main.c: 190: SPBRG = (((32000000L)/(16L * (9600)) - 1));
"190
[e = _SPBRG -> - / -> 32000000 `l * -> 16 `l -> -> 9600 `i `l -> -> 1 `i `l `uc ]
[; ;main.c: 191: BAUDCONbits.BRG16 = 0;
"191
[e = . . _BAUDCONbits 0 3 -> -> 0 `i `uc ]
[; ;main.c: 192: BAUDCONbits.RCIDL = 1;
"192
[e = . . _BAUDCONbits 0 6 -> -> 1 `i `uc ]
[; ;main.c: 193: RCSTAbits.SPEN = 1;
"193
[e = . . _RCSTAbits 0 7 -> -> 1 `i `uc ]
[; ;main.c: 194: RCSTAbits.CREN = 1;
"194
[e = . . _RCSTAbits 0 4 -> -> 1 `i `uc ]
[; ;main.c: 195: TXSTAbits.BRGH = 1;
"195
[e = . . _TXSTAbits 0 2 -> -> 1 `i `uc ]
[; ;main.c: 196: TXSTAbits.TRMT = 1;
"196
[e = . . _TXSTAbits 0 1 -> -> 1 `i `uc ]
[; ;main.c: 197: TXSTAbits.TXEN = 1;
"197
[e = . . _TXSTAbits 0 5 -> -> 1 `i `uc ]
[; ;main.c: 211: do{PIE1bits.TMR1IE=0;total_1ms_tick=0;PIE1bits.TMR1IE=1;}while(0);
"211
[e :U 258 ]
{
[e = . . _PIE1bits 0 0 -> -> 0 `i `uc ]
[e = _total_1ms_tick -> -> 0 `i `ui ]
[e = . . _PIE1bits 0 0 -> -> 1 `i `uc ]
}
[e :U 257 ]
[; ;main.c: 212: while (total_1ms_tick < 1 );
"212
[e $U 259  ]
[e :U 260 ]
[e :U 259 ]
[e $ < _total_1ms_tick -> -> 1 `i `ui 260  ]
[e :U 261 ]
[; ;main.c: 215: n = RCSTAbits.FERR;
"215
[e = _n . . _RCSTAbits 0 2 ]
[; ;main.c: 216: n = RCSTAbits.OERR;
"216
[e = _n . . _RCSTAbits 0 1 ]
[; ;main.c: 218: n = RCREG;
"218
[e = _n _RCREG ]
[; ;main.c: 224: PORTCbits.RC2 = 1;
"224
[e = . . _PORTCbits 0 2 -> -> 1 `i `uc ]
[; ;main.c: 227: for (n = 0; n < 10; n++) {
"227
{
[e = _n -> -> 0 `i `uc ]
[e $ < -> _n `i -> 10 `i 262  ]
[e $U 263  ]
[e :U 262 ]
{
[; ;main.c: 228: do{PIE1bits.TMR1IE=0;total_1ms_tick=0;PIE1bits.TMR1IE=1;}while(0);
"228
[e :U 267 ]
{
[e = . . _PIE1bits 0 0 -> -> 0 `i `uc ]
[e = _total_1ms_tick -> -> 0 `i `ui ]
[e = . . _PIE1bits 0 0 -> -> 1 `i `uc ]
}
[e :U 266 ]
[; ;main.c: 229: while (total_1ms_tick < 1000L );
"229
[e $U 268  ]
[e :U 269 ]
[e :U 268 ]
[e $ < -> _total_1ms_tick `l -> 1000 `l 269  ]
[e :U 270 ]
"230
}
"227
[e ++ _n -> -> 1 `i `uc ]
[e $ < -> _n `i -> 10 `i 262  ]
[e :U 263 ]
"230
}
[; ;main.c: 230: }
[; ;main.c: 233: (SSPCON1 &=0xDF);
"233
[e =& _SSPCON1 -> -> 223 `i `uc ]
[; ;main.c: 234: OpenSPI(0b00000010, 0b00000011, 0b00000000);
"234
[e ( _OpenSPI (3 , , -> -> 2 `i `uc -> -> 3 `i `uc -> -> 0 `i `uc ]
[; ;main.c: 237: do{PIE1bits.TMR1IE=0;total_1ms_tick=0;PIE1bits.TMR1IE=1;}while(0);
"237
[e :U 273 ]
{
[e = . . _PIE1bits 0 0 -> -> 0 `i `uc ]
[e = _total_1ms_tick -> -> 0 `i `ui ]
[e = . . _PIE1bits 0 0 -> -> 1 `i `uc ]
}
[e :U 272 ]
[; ;main.c: 238: while (total_1ms_tick < 200L);
"238
[e $U 274  ]
[e :U 275 ]
[e :U 274 ]
[e $ < -> _total_1ms_tick `l -> 200 `l 275  ]
[e :U 276 ]
[; ;main.c: 317: for (n = 0; n < (((((((((((((((0) + 3) + 2) + 3) + 1) + 1) + 1) + 1) + 1) + 1) + 1) + 1) + 2) + 2) + 1); n++) {
"317
{
[e = _n -> -> 0 `i `uc ]
[e $ < -> _n `i + + + + + + + + + + + + + + -> 0 `i -> 3 `i -> 2 `i -> 3 `i -> 1 `i -> 1 `i -> 1 `i -> 1 `i -> 1 `i -> 1 `i -> 1 `i -> 1 `i -> 2 `i -> 2 `i -> 1 `i 277  ]
[e $U 278  ]
[e :U 277 ]
{
[; ;main.c: 318: write_eeprom_data(((0) * (0x20)) + n, default_value[n]);
"318
[e ( _write_eeprom_data (2 , -> + * -> 0 `i -> 32 `i -> _n `i `uc *U + &U _default_value * -> _n `ux -> -> # *U &U _default_value `ui `ux ]
[; ;main.c: 319: write_eeprom_data(((1) * (0x20)) + n, default_value[n]);
"319
[e ( _write_eeprom_data (2 , -> + * -> 1 `i -> 32 `i -> _n `i `uc *U + &U _default_value * -> _n `ux -> -> # *U &U _default_value `ui `ux ]
[; ;main.c: 320: write_eeprom_data(((2) * (0x20)) + n, default_value[n]);
"320
[e ( _write_eeprom_data (2 , -> + * -> 2 `i -> 32 `i -> _n `i `uc *U + &U _default_value * -> _n `ux -> -> # *U &U _default_value `ui `ux ]
[; ;main.c: 321: write_eeprom_data(((3) * (0x20)) + n, default_value[n]);
"321
[e ( _write_eeprom_data (2 , -> + * -> 3 `i -> 32 `i -> _n `i `uc *U + &U _default_value * -> _n `ux -> -> # *U &U _default_value `ui `ux ]
"322
}
"317
[e ++ _n -> -> 1 `i `uc ]
[e $ < -> _n `i + + + + + + + + + + + + + + -> 0 `i -> 3 `i -> 2 `i -> 3 `i -> 1 `i -> 1 `i -> 1 `i -> 1 `i -> 1 `i -> 1 `i -> 1 `i -> 1 `i -> 2 `i -> 2 `i -> 1 `i 277  ]
[e :U 278 ]
"322
}
[; ;main.c: 322: }
[; ;main.c: 326: motor_enabled = 0;
"326
[e = _motor_enabled -> -> 0 `i `uc ]
[; ;main.c: 327: motor_disable((0));
"327
[e ( _motor_disable (1 -> -> 0 `i `uc ]
[; ;main.c: 328: motor_disable((1));
"328
[e ( _motor_disable (1 -> -> 1 `i `uc ]
[; ;main.c: 329: motor_disable((2));
"329
[e ( _motor_disable (1 -> -> 2 `i `uc ]
[; ;main.c: 330: motor_disable((3));
"330
[e ( _motor_disable (1 -> -> 3 `i `uc ]
[; ;main.c: 333: for (n = (0); n <= (3); n++) {
"333
{
[e = _n -> -> 0 `i `uc ]
[e $ <= -> _n `i -> 3 `i 280  ]
[e $U 281  ]
[e :U 280 ]
{
[; ;main.c: 334: if ((!blank_check(n)) && chksum_check(n)) {
"334
[e $ ! && ! != -> ( _blank_check (1 _n `i -> -> -> 0 `i `uc `i != -> ( _chksum_check (1 _n `i -> -> -> 0 `i `uc `i 283  ]
{
[; ;main.c: 335: copy_from_eeprom(n);
"335
[e ( _copy_from_eeprom (1 _n ]
"336
}
[e :U 283 ]
"337
}
"333
[e ++ _n -> -> 1 `i `uc ]
[e $ <= -> _n `i -> 3 `i 280  ]
[e :U 281 ]
"337
}
[; ;main.c: 336: }
[; ;main.c: 337: }
[; ;main.c: 340: do{rx_index=0;chksum=0;}while(0);
"340
[e :U 286 ]
{
[e = _rx_index -> -> 0 `i `uc ]
[e = _chksum -> -> 0 `i `uc ]
}
[e :U 285 ]
[; ;main.c: 341: state = (0);
"341
[e = _state -> -> 0 `i `uc ]
[; ;main.c: 343: state_machine_entry:
"343
[e :U 287 ]
[; ;main.c: 346: if (PORTCbits.RC0 == 1) {
"346
[e $ ! == -> . . _PORTCbits 0 0 `i -> 1 `i 288  ]
{
[; ;main.c: 349: if (motor_enabled) {
"349
[e $ ! != -> _motor_enabled `i -> -> -> 0 `i `uc `i 289  ]
{
[; ;main.c: 351: PIR1bits.TMR1IF = 0;
"351
[e = . . _PIR1bits 0 0 -> -> 0 `i `uc ]
[; ;main.c: 352: PIE1bits.TMR1IE = 1;
"352
[e = . . _PIE1bits 0 0 -> -> 1 `i `uc ]
[; ;main.c: 353: do{PIE1bits.TMR1IE=0;total_1ms_tick=0;PIE1bits.TMR1IE=1;}while(0);
"353
[e :U 292 ]
{
[e = . . _PIE1bits 0 0 -> -> 0 `i `uc ]
[e = _total_1ms_tick -> -> 0 `i `ui ]
[e = . . _PIE1bits 0 0 -> -> 1 `i `uc ]
}
[e :U 291 ]
[; ;main.c: 355: motor_disable((0));
"355
[e ( _motor_disable (1 -> -> 0 `i `uc ]
[; ;main.c: 356: motor_disable((1));
"356
[e ( _motor_disable (1 -> -> 1 `i `uc ]
[; ;main.c: 357: motor_disable((2));
"357
[e ( _motor_disable (1 -> -> 2 `i `uc ]
[; ;main.c: 358: motor_disable((3));
"358
[e ( _motor_disable (1 -> -> 3 `i `uc ]
[; ;main.c: 359: motor_enabled = 0;
"359
[e = _motor_enabled -> -> 0 `i `uc ]
[; ;main.c: 360: state = (0);
"360
[e = _state -> -> 0 `i `uc ]
"361
}
[e :U 289 ]
[; ;main.c: 361: }
[; ;main.c: 364: if (!PIR1bits.RCIF) {
"364
[e $ ! ! != -> . . _PIR1bits 0 5 `i -> -> -> 0 `i `Vuc `i 293  ]
{
[; ;main.c: 365: goto state_machine_entry;
"365
[e $U 287  ]
"366
}
[e :U 293 ]
[; ;main.c: 366: }
[; ;main.c: 369: rx = uart_getc();
"369
[e = _rx ( _uart_getc ..  ]
[; ;main.c: 370: switch (state) {
"370
[e $U 295  ]
{
[; ;main.c: 371: case (0):
"371
[e :U 296 ]
[; ;main.c: 373: switch (rx) {
"373
[e $U 298  ]
{
[; ;main.c: 374: case 'x':
"374
[e :U 299 ]
"375
[e :U 300 ]
[; ;main.c: 375: case 'X':
[; ;main.c: 376: motor_unit = (0);
"376
[e = _motor_unit -> -> 0 `i `uc ]
[; ;main.c: 377: break;
"377
[e $U 297  ]
[; ;main.c: 378: case 'y':
"378
[e :U 301 ]
"379
[e :U 302 ]
[; ;main.c: 379: case 'Y':
[; ;main.c: 380: motor_unit = (1);
"380
[e = _motor_unit -> -> 1 `i `uc ]
[; ;main.c: 381: break;
"381
[e $U 297  ]
[; ;main.c: 382: case 'z':
"382
[e :U 303 ]
"383
[e :U 304 ]
[; ;main.c: 383: case 'Z':
[; ;main.c: 384: motor_unit = (2);
"384
[e = _motor_unit -> -> 2 `i `uc ]
[; ;main.c: 385: break;
"385
[e $U 297  ]
[; ;main.c: 386: case 'a':
"386
[e :U 305 ]
"387
[e :U 306 ]
[; ;main.c: 387: case 'A':
[; ;main.c: 388: motor_unit = (3);
"388
[e = _motor_unit -> -> 3 `i `uc ]
[; ;main.c: 389: break;
"389
[e $U 297  ]
"390
}
[; ;main.c: 390: }
[e $U 297  ]
"373
[e :U 298 ]
[e [\ _rx , $ -> -> 120 `ui `uc 299
 , $ -> -> 88 `ui `uc 300
 , $ -> -> 121 `ui `uc 301
 , $ -> -> 89 `ui `uc 302
 , $ -> -> 122 `ui `uc 303
 , $ -> -> 90 `ui `uc 304
 , $ -> -> 97 `ui `uc 305
 , $ -> -> 65 `ui `uc 306
 297 ]
"390
[e :U 297 ]
[; ;main.c: 392: switch (rx) {
"392
[e $U 308  ]
{
[; ;main.c: 393: case 'v':
"393
[e :U 309 ]
[; ;main.c: 394: uart_putc((0x52));
"394
[e ( _uart_putc (1 -> -> 82 `i `uc ]
[; ;main.c: 395: break;
"395
[e $U 307  ]
[; ;main.c: 397: case 'x':
"397
[e :U 310 ]
"398
[e :U 311 ]
"399
[e :U 312 ]
"400
[e :U 313 ]
[; ;main.c: 398: case 'y':
[; ;main.c: 399: case 'z':
[; ;main.c: 400: case 'a':
[; ;main.c: 403: get_abs_pos(motor_unit);
"403
[e ( _get_abs_pos (1 _motor_unit ]
[; ;main.c: 404: uart_putc(param1);
"404
[e ( _uart_putc (1 _param1 ]
[; ;main.c: 405: uart_putc(param2);
"405
[e ( _uart_putc (1 _param2 ]
[; ;main.c: 406: uart_putc(param3);
"406
[e ( _uart_putc (1 _param3 ]
[; ;main.c: 408: get_el_pos(motor_unit);
"408
[e ( _get_el_pos (1 _motor_unit ]
[; ;main.c: 409: uart_putc(param1);
"409
[e ( _uart_putc (1 _param1 ]
[; ;main.c: 410: uart_putc(param2);
"410
[e ( _uart_putc (1 _param2 ]
[; ;main.c: 412: get_mark(motor_unit);
"412
[e ( _get_mark (1 _motor_unit ]
[; ;main.c: 413: uart_putc(param1);
"413
[e ( _uart_putc (1 _param1 ]
[; ;main.c: 414: uart_putc(param2);
"414
[e ( _uart_putc (1 _param2 ]
[; ;main.c: 415: uart_putc(param3);
"415
[e ( _uart_putc (1 _param3 ]
[; ;main.c: 417: get_tval(motor_unit);
"417
[e ( _get_tval (1 _motor_unit ]
[; ;main.c: 418: uart_putc(param1);
"418
[e ( _uart_putc (1 _param1 ]
[; ;main.c: 420: get_t_fast(motor_unit);
"420
[e ( _get_t_fast (1 _motor_unit ]
[; ;main.c: 421: uart_putc(param1);
"421
[e ( _uart_putc (1 _param1 ]
[; ;main.c: 423: get_ton_min(motor_unit);
"423
[e ( _get_ton_min (1 _motor_unit ]
[; ;main.c: 424: uart_putc(param1);
"424
[e ( _uart_putc (1 _param1 ]
[; ;main.c: 426: get_toff_min(motor_unit);
"426
[e ( _get_toff_min (1 _motor_unit ]
[; ;main.c: 427: uart_putc(param1);
"427
[e ( _uart_putc (1 _param1 ]
[; ;main.c: 429: get_adc_out(motor_unit);
"429
[e ( _get_adc_out (1 _motor_unit ]
[; ;main.c: 430: uart_putc(param1);
"430
[e ( _uart_putc (1 _param1 ]
[; ;main.c: 432: get_ocd_th(motor_unit);
"432
[e ( _get_ocd_th (1 _motor_unit ]
[; ;main.c: 433: uart_putc(param1);
"433
[e ( _uart_putc (1 _param1 ]
[; ;main.c: 435: get_step_mode(motor_unit);
"435
[e ( _get_step_mode (1 _motor_unit ]
[; ;main.c: 436: uart_putc(param1);
"436
[e ( _uart_putc (1 _param1 ]
[; ;main.c: 438: get_alarm_en(motor_unit);
"438
[e ( _get_alarm_en (1 _motor_unit ]
[; ;main.c: 439: uart_putc(param1);
"439
[e ( _uart_putc (1 _param1 ]
[; ;main.c: 441: get_config(motor_unit);
"441
[e ( _get_config (1 _motor_unit ]
[; ;main.c: 442: uart_putc(param1);
"442
[e ( _uart_putc (1 _param1 ]
[; ;main.c: 443: uart_putc(param2);
"443
[e ( _uart_putc (1 _param2 ]
[; ;main.c: 445: get_status(n);
"445
[e ( _get_status (1 _n ]
[; ;main.c: 446: uart_putc(param1);
"446
[e ( _uart_putc (1 _param1 ]
[; ;main.c: 447: uart_putc(param2);
"447
[e ( _uart_putc (1 _param2 ]
[; ;main.c: 449: uart_putc(0);
"449
[e ( _uart_putc (1 -> -> 0 `i `uc ]
[; ;main.c: 450: break;
"450
[e $U 307  ]
[; ;main.c: 452: case 'X':
"452
[e :U 314 ]
"453
[e :U 315 ]
"454
[e :U 316 ]
"455
[e :U 317 ]
[; ;main.c: 453: case 'Y':
[; ;main.c: 454: case 'Z':
[; ;main.c: 455: case 'A':
[; ;main.c: 457: do{rx_index=0;chksum=0;}while(0);
"457
[e :U 320 ]
{
[e = _rx_index -> -> 0 `i `uc ]
[e = _chksum -> -> 0 `i `uc ]
}
[e :U 319 ]
[; ;main.c: 458: state = (1);
"458
[e = _state -> -> 1 `i `uc ]
[; ;main.c: 460: uart_putc(rx);
"460
[e ( _uart_putc (1 _rx ]
[; ;main.c: 461: break;
"461
[e $U 307  ]
"462
}
[; ;main.c: 462: }
[e $U 307  ]
"392
[e :U 308 ]
[e [\ _rx , $ -> -> 118 `ui `uc 309
 , $ -> -> 120 `ui `uc 310
 , $ -> -> 121 `ui `uc 311
 , $ -> -> 122 `ui `uc 312
 , $ -> -> 97 `ui `uc 313
 , $ -> -> 88 `ui `uc 314
 , $ -> -> 89 `ui `uc 315
 , $ -> -> 90 `ui `uc 316
 , $ -> -> 65 `ui `uc 317
 307 ]
"462
[e :U 307 ]
[; ;main.c: 463: break;
"463
[e $U 294  ]
[; ;main.c: 465: case (1):
"465
[e :U 321 ]
[; ;main.c: 466: rx_packet[rx_index] = rx;
"466
[e = *U + &U _rx_packet * -> _rx_index `ux -> -> # *U &U _rx_packet `ui `ux _rx ]
[; ;main.c: 467: chksum += rx;
"467
[e =+ _chksum _rx ]
[; ;main.c: 468: rx_index++;
"468
[e ++ _rx_index -> -> 1 `i `uc ]
[; ;main.c: 469: if (rx_index < (((((((((((((((0) + 3) + 2) + 3) + 1) + 1) + 1) + 1) + 1) + 1) + 1) + 1) + 2) + 2) + 1)) {
"469
[e $ ! < -> _rx_index `i + + + + + + + + + + + + + + -> 0 `i -> 3 `i -> 2 `i -> 3 `i -> 1 `i -> 1 `i -> 1 `i -> 1 `i -> 1 `i -> 1 `i -> 1 `i -> 1 `i -> 2 `i -> 2 `i -> 1 `i 322  ]
{
[; ;main.c: 471: uart_putc(rx);
"471
[e ( _uart_putc (1 _rx ]
"472
}
[; ;main.c: 472: } else {
[e $U 323  ]
[e :U 322 ]
{
[; ;main.c: 474: if (chksum == 0) {
"474
[e $ ! == -> _chksum `i -> 0 `i 324  ]
{
[; ;main.c: 476: switch (motor_unit) {
"476
[e $U 326  ]
{
[; ;main.c: 477: case (0):
"477
[e :U 327 ]
[; ;main.c: 478: eeprom_offset = (0) * (0x20);
"478
[e = _eeprom_offset -> * -> 0 `i -> 32 `i `uc ]
[; ;main.c: 479: break;
"479
[e $U 325  ]
[; ;main.c: 480: case (1):
"480
[e :U 328 ]
[; ;main.c: 481: eeprom_offset = (1) * (0x20);
"481
[e = _eeprom_offset -> * -> 1 `i -> 32 `i `uc ]
[; ;main.c: 482: break;
"482
[e $U 325  ]
[; ;main.c: 483: case (2):
"483
[e :U 329 ]
[; ;main.c: 484: eeprom_offset = (2) * (0x20);
"484
[e = _eeprom_offset -> * -> 2 `i -> 32 `i `uc ]
[; ;main.c: 485: break;
"485
[e $U 325  ]
[; ;main.c: 486: case (3):
"486
[e :U 330 ]
[; ;main.c: 487: eeprom_offset = (3) * (0x20);
"487
[e = _eeprom_offset -> * -> 3 `i -> 32 `i `uc ]
[; ;main.c: 488: break;
"488
[e $U 325  ]
"489
}
[; ;main.c: 489: }
[e $U 325  ]
"476
[e :U 326 ]
[e [\ _motor_unit , $ -> -> 0 `i `uc 327
 , $ -> -> 1 `i `uc 328
 , $ -> -> 2 `i `uc 329
 , $ -> -> 3 `i `uc 330
 325 ]
"489
[e :U 325 ]
[; ;main.c: 491: for (n = 0; n < (((((((((((((((0) + 3) + 2) + 3) + 1) + 1) + 1) + 1) + 1) + 1) + 1) + 1) + 2) + 2) + 1); n++) {
"491
{
[e = _n -> -> 0 `i `uc ]
[e $ < -> _n `i + + + + + + + + + + + + + + -> 0 `i -> 3 `i -> 2 `i -> 3 `i -> 1 `i -> 1 `i -> 1 `i -> 1 `i -> 1 `i -> 1 `i -> 1 `i -> 1 `i -> 2 `i -> 2 `i -> 1 `i 331  ]
[e $U 332  ]
[e :U 331 ]
{
[; ;main.c: 492: write_eeprom_data(eeprom_offset + n, rx_packet[n]);
"492
[e ( _write_eeprom_data (2 , -> + -> _eeprom_offset `i -> _n `i `uc *U + &U _rx_packet * -> _n `ux -> -> # *U &U _rx_packet `ui `ux ]
"493
}
"491
[e ++ _n -> -> 1 `i `uc ]
[e $ < -> _n `i + + + + + + + + + + + + + + -> 0 `i -> 3 `i -> 2 `i -> 3 `i -> 1 `i -> 1 `i -> 1 `i -> 1 `i -> 1 `i -> 1 `i -> 1 `i -> 1 `i -> 2 `i -> 2 `i -> 1 `i 331  ]
[e :U 332 ]
"493
}
[; ;main.c: 493: }
[; ;main.c: 495: copy_from_eeprom(motor_unit);
"495
[e ( _copy_from_eeprom (1 _motor_unit ]
"496
}
[; ;main.c: 496: } else {
[e $U 334  ]
[e :U 324 ]
{
[; ;main.c: 498: rx = chksum;
"498
[e = _rx _chksum ]
"499
}
[e :U 334 ]
[; ;main.c: 499: }
[; ;main.c: 500: uart_putc(rx);
"500
[e ( _uart_putc (1 _rx ]
[; ;main.c: 501: state = (0);
"501
[e = _state -> -> 0 `i `uc ]
"502
}
[e :U 323 ]
[; ;main.c: 502: }
[; ;main.c: 503: break;
"503
[e $U 294  ]
"504
}
[; ;main.c: 504: }
[e $U 294  ]
"370
[e :U 295 ]
[e [\ _state , $ -> -> 0 `i `uc 296
 , $ -> -> 1 `i `uc 321
 294 ]
"504
[e :U 294 ]
"506
}
[; ;main.c: 506: } else {
[e $U 335  ]
[e :U 288 ]
{
[; ;main.c: 508: if (!motor_enabled) {
"508
[e $ ! ! != -> _motor_enabled `i -> -> -> 0 `i `uc `i 336  ]
{
[; ;main.c: 510: PIR1bits.TMR1IF = 0;
"510
[e = . . _PIR1bits 0 0 -> -> 0 `i `uc ]
[; ;main.c: 511: PIE1bits.TMR1IE = 0;
"511
[e = . . _PIE1bits 0 0 -> -> 0 `i `uc ]
[; ;main.c: 512: do{PIE1bits.TMR1IE=0;total_1ms_tick=0;PIE1bits.TMR1IE=1;}while(0);
"512
[e :U 339 ]
{
[e = . . _PIE1bits 0 0 -> -> 0 `i `uc ]
[e = _total_1ms_tick -> -> 0 `i `ui ]
[e = . . _PIE1bits 0 0 -> -> 1 `i `uc ]
}
[e :U 338 ]
[; ;main.c: 514: PORTB = PORTA;
"514
[e = _PORTB _PORTA ]
[; ;main.c: 516: for (n = (0); n <= (3); n++) {
"516
{
[e = _n -> -> 0 `i `uc ]
[e $ <= -> _n `i -> 3 `i 340  ]
[e $U 341  ]
[e :U 340 ]
{
[; ;main.c: 517: if ((!blank_check(n)) && chksum_check(n)) {
"517
[e $ ! && ! != -> ( _blank_check (1 _n `i -> -> -> 0 `i `uc `i != -> ( _chksum_check (1 _n `i -> -> -> 0 `i `uc `i 343  ]
{
[; ;main.c: 519: reset_position(n);
"519
[e ( _reset_position (1 _n ]
[; ;main.c: 521: motor_enable(n);
"521
[e ( _motor_enable (1 _n ]
"522
}
[e :U 343 ]
"523
}
"516
[e ++ _n -> -> 1 `i `uc ]
[e $ <= -> _n `i -> 3 `i 340  ]
[e :U 341 ]
"523
}
[; ;main.c: 522: }
[; ;main.c: 523: }
[; ;main.c: 524: motor_enabled = 1;
"524
[e = _motor_enabled -> -> 1 `i `uc ]
"525
}
[e :U 336 ]
[; ;main.c: 525: }
[; ;main.c: 527: while (PORTCbits.RC0 == 0) {
"527
[e $U 344  ]
[e :U 345 ]
{
[; ;main.c: 529: PORTB = PORTA;
"529
[e = _PORTB _PORTA ]
"530
}
[e :U 344 ]
"527
[e $ == -> . . _PORTCbits 0 0 `i -> 0 `i 345  ]
[e :U 346 ]
[; ;main.c: 530: }
[; ;main.c: 531: state = (0);
"531
[e = _state -> -> 0 `i `uc ]
"532
}
[e :U 335 ]
[; ;main.c: 532: }
[; ;main.c: 535: goto state_machine_entry;
"535
[e $U 287  ]
[; ;main.c: 537: }
"537
[e :UE 252 ]
}
