$date
	Sun Oct 23 03:50:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#702214
b110 &
b110 %
1$
b110 !
1"
#702215
0"
#702218
b11 &
b11 %
#702222
b1010 &
b1010 %
#702226
b101 &
b101 %
#702230
b10000 &
b10000 %
#702234
b1000 &
b1000 %
#702238
b100 &
b100 %
#702242
b10 &
b10 %
#702246
b1 &
1#
b1 %
#702250
b0 &
b0 %
0#
0$
#1664643
b1110 !
1"
#1664646
b1110 &
b1110 %
1$
#1664647
0"
#1664650
b111 &
b111 %
#1664654
b10110 &
b10110 %
#1664658
b1011 &
b1011 %
#1664662
b100010 &
b100010 %
#1664666
b10001 &
b10001 %
#1664670
b110100 &
b110100 %
#1664674
b11010 &
b11010 %
#1664678
b1101 &
b1101 %
#1664682
b101000 &
b101000 %
#1664686
b10100 &
b10100 %
#1664690
b1010 &
b1010 %
#1664694
b101 &
b101 %
#1664698
b10000 &
b10000 %
#1664702
b1000 &
b1000 %
#1664706
b100 &
b100 %
#1664710
b10 &
b10 %
#1664714
b1 &
b1 %
1#
#1664718
b0 &
0#
b0 %
0$
#2635545
b1 !
1"
#2635546
b1 &
b1 %
1$
#2635547
0"
#2635550
1#
#2635554
b0 &
b0 %
0#
0$
#4500012
