Microchip MPLAB XC8 Compiler V2.05 ()

Linker command line:

-W-3 --edf=/opt/microchip/xc8/v2.05/pic/dat/en_msgs.txt -cs \
  -h+dist/default/production/zadanie_3.X.production.sym \
  --cmf=dist/default/production/zadanie_3.X.production.cmf -z -Q18F4620 \
  -o/tmp/xcXJlDfQ2 --defsym=__MPLAB_BUILD=1 \
  -Mdist/default/production/zadanie_3.X.production.map -E1 -ver=XC8 \
  --acfsm=1493 -ASTACK=080h-0F7Fh -pstack=STACK -ACODE=00h-0FFFFh \
  -ACONST=00h-0FFFFh -ASMALLCONST=01000h-010FFhx240 \
  -AMEDIUMCONST=01000h-0FFFFh -ACOMRAM=01h-07Fh -AABS1=00h-0F7Fh \
  -ABIGRAM=01h-0F7Fh -ARAM=080h-0FFh,0100h-01FFhx14,0F00h-0F7Fh \
  -ABANK0=080h-0FFh -ABANK1=0100h-01FFh -ABANK2=0200h-02FFh \
  -ABANK3=0300h-03FFh -ABANK4=0400h-04FFh -ABANK5=0500h-05FFh \
  -ABANK6=0600h-06FFh -ABANK7=0700h-07FFh -ABANK8=0800h-08FFh \
  -ABANK9=0900h-09FFh -ABANK10=0A00h-0AFFh -ABANK11=0B00h-0BFFh \
  -ABANK12=0C00h-0CFFh -ABANK13=0D00h-0DFFh -ABANK14=0E00h-0EFFh \
  -ABANK15=0F00h-0F7Fh -ASFR=0F80h-0FFFh \
  -preset_vec=00h,intcode,intcodelo,powerup,init -pramtop=01000h \
  -psmallconst=SMALLCONST -pmediumconst=MEDIUMCONST -pconst=CONST \
  -AFARRAM=00h-00h -ACONFIG=0300000h-030000Dh -pconfig=CONFIG \
  -AIDLOC=0200000h-0200007h -pidloc=IDLOC -AEEDATA=0F00000h-0F003FFh \
  -peeprom_data=EEDATA \
  -prdata=COMRAM,nvrram=COMRAM,nvbit=COMRAM,rbss=COMRAM,rbit=COMRAM \
  -pfarbss=FARRAM,fardata=FARRAM,nvFARRAM=FARRAM \
  -pintsave_regs=BIGRAM,bigbss=BIGRAM,bigdata=BIGRAM -pbss=RAM \
  -pidata=CODE,irdata=CODE,ibigdata=CODE,ifardata=CODE -prparam=COMRAM \
  /tmp/xcXE9VQ3n.o dist/default/production/zadanie_3.X.production.o 

Object code version is 3.11

Machine type is 18F4620

Call graph: (short form)




                Name                               Link     Load   Length Selector   Space Scale
/tmp/xcXE9VQ3n.o
                init                                  0        0        4        0       0
                idloc                            200000   200000        8   200000       0
                config                           300000   300000        E   300000       0
dist/default/production/zadanie_3.X.production.o
                text3                              FE68     FE68       52     7F34       0
                text2                              FEBA     FEBA       68     7F5D       0
                text1                              FE36     FE36       32     7F1B       0
                text0                              FF22     FF22       DE     7F91       0
                cstackCOMRAM                          1        1       13        1       1
                cinit                              FE2C     FE2C        A     7F16       0

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CODE           
                init                                  0        0        4         0
                text3                              FE68     FE68       52         0
                text2                              FEBA     FEBA       68         0
                text1                              FE36     FE36       32         0
                text0                              FF22     FF22       DE         0
                cinit                              FE2C     FE2C        A         0

        CLASS   CONST          

        CLASS   SMALLCONST     

        CLASS   MEDIUMCONST    

        CLASS   COMRAM         
                cstackCOMRAM                          1        1       13         1

        CLASS   ABS1           

        CLASS   BIGRAM         

        CLASS   RAM            

        CLASS   BANK0          

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   BANK4          

        CLASS   BANK5          

        CLASS   BANK6          

        CLASS   BANK7          

        CLASS   BANK8          

        CLASS   BANK9          

        CLASS   BANK10         

        CLASS   BANK11         

        CLASS   BANK12         

        CLASS   BANK13         

        CLASS   BANK14         

        CLASS   BANK15         

        CLASS   SFR            

        CLASS   FARRAM         

        CLASS   CONFIG         
                config                           300000   300000        E         0

        CLASS   IDLOC          
                idloc                            200000   200000        8         0

        CLASS   EEDATA         



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class

                reset_vec                      000000  000004  000004         0       0  CODE    
                cstackCOMRAM                   000001  000013  000014         1       1  COMRAM  
                cinit                          00FE2C  00000A  00FE36      7F16       0  CODE    
                text1                          00FE36  000032  00FE68      7F1B       0  CODE    
                text3                          00FE68  000052  00FEBA      7F34       0  CODE    
                text2                          00FEBA  000068  00FF22      7F5D       0  CODE    
                text0                          00FF22  0000DE  010000      7F91       0  CODE    
                idloc                          200000  000008  200008    200000       0  IDLOC   
                config                         300000  00000E  30000E    300000       0  CONFIG  


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            000080-0000FF               80
        BANK1            000100-0001FF              100
        BANK10           000A00-000AFF              100
        BANK11           000B00-000BFF              100
        BANK12           000C00-000CFF              100
        BANK13           000D00-000DFF              100
        BANK14           000E00-000EFF              100
        BANK15           000F00-000F7F               80
        BANK2            000200-0002FF              100
        BANK3            000300-0003FF              100
        BANK4            000400-0004FF              100
        BANK5            000500-0005FF              100
        BANK6            000600-0006FF              100
        BANK7            000700-0007FF              100
        BANK8            000800-0008FF              100
        BANK9            000900-0009FF              100
        BIGRAM           000014-000F7F              F6C
        CODE             000004-00FE2B             FE28
        COMRAM           000014-00007F               6C
        CONST            000004-00FE2B             FE28
        EEDATA           F00000-F003FF              400
        MEDIUMCONST      001000-00FE2B             EE2C
        RAM              000080-000F7F              100
        SFR              000F80-000FFF               80
        SMALLCONST       001000-00FE2B              100
        STACK            000080-000F7F              F00

                                  Symbol Table

?___lwdiv                cstackCOMRAM 000008
?_adc                    cstackCOMRAM 000001
_ADCON0                  (abs)        000FC2
_ADCON0bits              (abs)        000FC2
_ADCON1                  (abs)        000FC1
_ADCON2                  (abs)        000FC0
_ADRESH                  (abs)        000FC4
_ADRESL                  (abs)        000FC3
_PORTBbits               (abs)        000F81
_PORTD                   (abs)        000F83
_PORTEbits               (abs)        000F84
_TRISA                   (abs)        000F92
_TRISB                   (abs)        000F93
_TRISC                   (abs)        000F94
_TRISD                   (abs)        000F95
_TRISE                   (abs)        000F96
__CFG_BOREN$OFF          (abs)        000000
__CFG_BORV$3             (abs)        000000
__CFG_CCP2MX$PORTC       (abs)        000000
__CFG_CP0$OFF            (abs)        000000
__CFG_CP1$OFF            (abs)        000000
__CFG_CP2$OFF            (abs)        000000
__CFG_CP3$OFF            (abs)        000000
__CFG_CPB$OFF            (abs)        000000
__CFG_CPD$OFF            (abs)        000000
__CFG_EBTR0$OFF          (abs)        000000
__CFG_EBTR1$OFF          (abs)        000000
__CFG_EBTR2$OFF          (abs)        000000
__CFG_EBTR3$OFF          (abs)        000000
__CFG_EBTRB$OFF          (abs)        000000
__CFG_FCMEN$OFF          (abs)        000000
__CFG_IESO$OFF           (abs)        000000
__CFG_LPT1OSC$OFF        (abs)        000000
__CFG_LVP$OFF            (abs)        000000
__CFG_MCLRE$ON           (abs)        000000
__CFG_OSC$HSPLL          (abs)        000000
__CFG_PBADEN$OFF         (abs)        000000
__CFG_PWRT$ON            (abs)        000000
__CFG_STVREN$OFF         (abs)        000000
__CFG_WDT$OFF            (abs)        000000
__CFG_WDTPS$32768        (abs)        000000
__CFG_WRT0$OFF           (abs)        000000
__CFG_WRT1$OFF           (abs)        000000
__CFG_WRT2$OFF           (abs)        000000
__CFG_WRT3$OFF           (abs)        000000
__CFG_WRTB$OFF           (abs)        000000
__CFG_WRTC$OFF           (abs)        000000
__CFG_WRTD$OFF           (abs)        000000
__CFG_XINST$OFF          (abs)        000000
__HRAM                   (abs)        000000
__Habs1                  abs1         000000
__Hbank0                 bank0        000000
__Hbank1                 bank1        000000
__Hbank10                bank10       000000
__Hbank11                bank11       000000
__Hbank12                bank12       000000
__Hbank13                bank13       000000
__Hbank14                bank14       000000
__Hbank15                bank15       000000
__Hbank2                 bank2        000000
__Hbank3                 bank3        000000
__Hbank4                 bank4        000000
__Hbank5                 bank5        000000
__Hbank6                 bank6        000000
__Hbank7                 bank7        000000
__Hbank8                 bank8        000000
__Hbank9                 bank9        000000
__Hbigbss                bigbss       000000
__Hbigdata               bigdata      000000
__Hbigram                bigram       000000
__Hbss                   bss          000000
__Hcinit                 cinit        000000
__Hclrtext               clrtext      000000
__Hcomram                comram       000000
__Hconfig                config       30000E
__Hconst                 const        000000
__HcstackCOMRAM          cstackCOMRAM 000000
__Hdata                  data         000000
__Heeprom_data           eeprom_data  000000
__Hfarbss                farbss       000000
__Hfardata               fardata      000000
__Hibigdata              ibigdata     000000
__Hidata                 idata        000000
__Hidloc                 idloc        200008
__Hifardata              ifardata     000000
__Hinit                  init         000004
__Hintcode               intcode      000000
__Hintcode_body          intcode_body 000000
__Hintcodelo             intcodelo    000000
__Hintentry              intentry     000000
__Hintret                intret       000000
__Hintsave_regs          intsave_regs 000000
__Hirdata                irdata       000000
__Hmediumconst           mediumconst  000000
__HnvFARRAM              nvFARRAM     000000
__Hnvbit                 nvbit        000000
__Hnvrram                nvrram       000000
__Hparam                 rparam       000000
__Hpowerup               powerup      000000
__Hram                   ram          000000
__Hramtop                ramtop       001000
__Hrbit                  rbit         000000
__Hrbss                  rbss         000000
__Hrdata                 rdata        000000
__Hreset_vec             reset_vec    000000
__Hrparam                rparam       000000
__Hsfr                   sfr          000000
__Hsmallconst            smallconst   000000
__Hspace_0               (abs)        30000E
__Hspace_1               (abs)        000014
__Hspace_2               (abs)        000000
__Hstack                 stack        000000
__Hstruct                struct       000000
__Htemp                  temp         000000
__Htext                  text         000000
__Htext0                 text0        000000
__Htext1                 text1        000000
__Htext2                 text2        000000
__Htext3                 text3        000000
__LRAM                   (abs)        000001
__Labs1                  abs1         000000
__Lbank0                 bank0        000000
__Lbank1                 bank1        000000
__Lbank10                bank10       000000
__Lbank11                bank11       000000
__Lbank12                bank12       000000
__Lbank13                bank13       000000
__Lbank14                bank14       000000
__Lbank15                bank15       000000
__Lbank2                 bank2        000000
__Lbank3                 bank3        000000
__Lbank4                 bank4        000000
__Lbank5                 bank5        000000
__Lbank6                 bank6        000000
__Lbank7                 bank7        000000
__Lbank8                 bank8        000000
__Lbank9                 bank9        000000
__Lbigbss                bigbss       000000
__Lbigdata               bigdata      000000
__Lbigram                bigram       000000
__Lbss                   bss          000000
__Lcinit                 cinit        000000
__Lclrtext               clrtext      000000
__Lcomram                comram       000000
__Lconfig                config       300000
__Lconst                 const        000000
__LcstackCOMRAM          cstackCOMRAM 000000
__Ldata                  data         000000
__Leeprom_data           eeprom_data  000000
__Lfarbss                farbss       000000
__Lfardata               fardata      000000
__Libigdata              ibigdata     000000
__Lidata                 idata        000000
__Lidloc                 idloc        200000
__Lifardata              ifardata     000000
__Linit                  init         000000
__Lintcode               intcode      000000
__Lintcode_body          intcode_body 000000
__Lintcodelo             intcodelo    000000
__Lintentry              intentry     000000
__Lintret                intret       000000
__Lintsave_regs          intsave_regs 000000
__Lirdata                irdata       000000
__Lmediumconst           mediumconst  000000
__LnvFARRAM              nvFARRAM     000000
__Lnvbit                 nvbit        000000
__Lnvrram                nvrram       000000
__Lparam                 rparam       000000
__Lpowerup               powerup      000000
__Lram                   ram          000000
__Lramtop                ramtop       001000
__Lrbit                  rbit         000000
__Lrbss                  rbss         000000
__Lrdata                 rdata        000000
__Lreset_vec             reset_vec    000000
__Lrparam                rparam       000000
__Lsfr                   sfr          000000
__Lsmallconst            smallconst   000000
__Lspace_0               (abs)        000000
__Lspace_1               (abs)        000000
__Lspace_2               (abs)        000000
__Lstack                 stack        000000
__Lstruct                struct       000000
__Ltemp                  temp         000000
__Ltext                  text         000000
__Ltext0                 text0        000000
__Ltext1                 text1        000000
__Ltext2                 text2        000000
__Ltext3                 text3        000000
__S0                     (abs)        30000E
__S1                     (abs)        000014
__S2                     (abs)        000000
___inthi_sp              stack        000000
___intlo_sp              stack        000000
___lwdiv                 text3        00FE68
___lwdiv@counter         cstackCOMRAM 00000E
___lwdiv@dividend        cstackCOMRAM 000008
___lwdiv@divisor         cstackCOMRAM 00000A
___lwdiv@quotient        cstackCOMRAM 00000C
___param_bank            (abs)        000000
___rparam_used           (abs)        000001
___sp                    stack        000000
__accesstop              (abs)        000080
__activetblptr           (abs)        000002
__end_of___lwdiv         text3        00FEBA
__end_of__initialization cinit        00FE2C
__end_of_adc             text2        00FF22
__end_of_delay           text1        00FE68
__end_of_main            text0        010000
__initialization         cinit        00FE2C
__mediumconst            mediumconst  000000
__pcinit                 cinit        00FE2C
__pcstackCOMRAM          cstackCOMRAM 000001
__ptext0                 text0        00FF22
__ptext1                 text1        00FE36
__ptext2                 text2        00FEBA
__ptext3                 text3        00FE68
__ramtop                 ramtop       001000
__size_of___lwdiv        (abs)        000000
__size_of_adc            (abs)        000000
__size_of_delay          (abs)        000000
__size_of_main           (abs)        000000
__smallconst             smallconst   000000
_adc                     text2        00FEBA
_delay                   text1        00FE36
_main                    text0        00FF22
adc@kanal                cstackCOMRAM 000007
delay@i                  cstackCOMRAM 000003
delay@j                  cstackCOMRAM 000005
delay@ms                 cstackCOMRAM 000001
end_of_initialization    cinit        00FE2C
intlevel0                text         000000
intlevel1                text         000000
intlevel2                text         000000
intlevel3                text         000000
main@display             cstackCOMRAM 00000F
main@i                   cstackCOMRAM 000010
main@tmp                 cstackCOMRAM 000012
stackhi                  (abs)        000F7F
stacklo                  (abs)        000080
start                    init         000000
start_initialization     cinit        00FE2C


FUNCTION INFORMATION:

 *************** function _main *****************
 Defined at:
		line 163 in file "main.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
  i               2   15[COMRAM] int 
  tmp             2   17[COMRAM] unsigned int 
  display         1   14[COMRAM] unsigned char 
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15
      Params:         0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
      Locals:         5       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
      Totals:         5       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
Total ram usage:        5 bytes
 Hardware stack levels required when called:    1
 This function calls:
		___lwdiv
		_adc
		_delay
 This function is called by:
		Startup code after reset
 This function uses a non-reentrant model


 *************** function _delay *****************
 Defined at:
		line 72 in file "main.c"
 Parameters:    Size  Location     Type
  ms              2    0[COMRAM] unsigned int 
 Auto vars:     Size  Location     Type
  i               2    2[COMRAM] unsigned int 
  j               1    4[COMRAM] unsigned char 
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15
      Params:         2       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
      Locals:         3       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
      Totals:         5       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
Total ram usage:        5 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		_main
		_lcd_init
 This function uses a non-reentrant model


 *************** function _adc *****************
 Defined at:
		line 91 in file "main.c"
 Parameters:    Size  Location     Type
  kanal           1    wreg     unsigned char 
 Auto vars:     Size  Location     Type
  kanal           1    6[COMRAM] unsigned char 
 Return value:  Size  Location     Type
                  2    0[COMRAM] unsigned int 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15
      Params:         2       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
      Temps:          4       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
      Totals:         7       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
Total ram usage:        7 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function ___lwdiv *****************
 Defined at:
		line 7 in file "/opt/microchip/xc8/v2.05/pic/sources/c99/common/lwdiv.c"
 Parameters:    Size  Location     Type
  dividend        2    7[COMRAM] unsigned int 
  divisor         2    9[COMRAM] unsigned int 
 Auto vars:     Size  Location     Type
  quotient        2   11[COMRAM] unsigned int 
  counter         1   13[COMRAM] unsigned char 
 Return value:  Size  Location     Type
                  2    7[COMRAM] unsigned int 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15
      Params:         4       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
      Locals:         3       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
      Totals:         7       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
Total ram usage:        7 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		_main
 This function uses a non-reentrant model



MODULE INFORMATION

Module		Function		Class		Link	Load	Size
shared
		__initialization		CODE           	FE2C	0000	1

shared estimated size: 1

/opt/microchip/xc8/v2.05/pic/sources/c99/common/lwdiv.c
		___lwdiv       		CODE           	FE68	0000	83

/opt/microchip/xc8/v2.05/pic/sources/c99/common/lwdiv.c estimated size: 83

main.c
		_delay         		CODE           	FE36	0000	51
		_main          		CODE           	FF22	0000	223
		_adc           		CODE           	FEBA	0000	105

main.c estimated size: 379

