# Universal Verification Methodology (UVM) Repository Index

## Overview

This repository serves as an index and documentation hub for repositories maintained by the [Universal Verification Methodology Community](https://github.com/universal-verification-methodology/) on GitHub. The organization hosts a diverse collection of UVM-related projects, tools, examples, and educational resources for hardware verification engineers.

## Purpose

This index provides:
- **Centralized Repository Listing**: Quick access to all UVM-related repositories
- **Detailed Documentation**: In-depth analysis and documentation for each repository (see example below)
- **Learning Resources**: Structured information to help understand and utilize each project
- **Quick Reference**: Easy navigation to find specific tools, VIPs, or examples

## Documentation Format

Each repository can have a detailed markdown documentation file (e.g., `apb-uart-uvm-env.md`) that includes:
- Overview and purpose
- Features and capabilities
- Usage instructions
- Implementation details (components, architecture, etc.)
- Verification techniques
- Notes and best practices

**Example**: See [`apb-uart-uvm-env.md`](./docs/apb-uart-uvm-env.md) for a comprehensive documentation example.

## Repository Index (Selected Repositories)

> **Badge Legend**: Each repository includes GitHub badges showing:
> - â­ **Stars**: Number of GitHub stars
> - ðŸ´ **Forks**: Number of repository forks
> - ðŸ“… **Last Commit**: Date of the most recent commit
> 
> **Note**: Badge statistics reflect the **original source repositories** (before being forked to this organization), providing accurate metrics for community engagement and project popularity.

### UVM Frameworks & Libraries

| Repository | Description | Language | Stats | Documentation |
|------------|-------------|----------|-------|---------------|
| [uvm-python](https://github.com/universal-verification-methodology/uvm-python) | UVM 1.2 port to Python | Python | ![GitHub stars](https://img.shields.io/github/stars/tpoikela/uvm-python?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/tpoikela/uvm-python?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/tpoikela/uvm-python?style=flat-square) | - |
| [pyuvm](https://github.com/universal-verification-methodology/pyuvm) | The UVM written in Python | Python | ![GitHub stars](https://img.shields.io/github/stars/pyuvm/pyuvm?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/pyuvm/pyuvm?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/pyuvm/pyuvm?style=flat-square) | - |
| [cocotb](https://github.com/universal-verification-methodology/cocotb) | Python-based chip (RTL) verification | Python | ![GitHub stars](https://img.shields.io/github/stars/cocotb/cocotb?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/cocotb/cocotb?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/cocotb/cocotb?style=flat-square) | - |
| [uvm-core](https://github.com/universal-verification-methodology/uvm-core) | Official UVM core library | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/accellera-official/uvm-core?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/accellera-official/uvm-core?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/accellera-official/uvm-core?style=flat-square) | - |
| [uvm](https://github.com/universal-verification-methodology/uvm) | Universal Verification Methodology | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/accellera/uvm?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/accellera/uvm?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/accellera/uvm?style=flat-square) | - |
| [uvm-verilator](https://github.com/universal-verification-methodology/uvm-verilator) | UVM support for Verilator | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/chipsalliance/uvm-verilator?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/chipsalliance/uvm-verilator?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/chipsalliance/uvm-verilator?style=flat-square) | - |
| [uvm_agents](https://github.com/universal-verification-methodology/uvm_agents) | UVM agents collection | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/dovstamler/uvm_agents?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/dovstamler/uvm_agents?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/dovstamler/uvm_agents?style=flat-square) | - |
| [uvm-components](https://github.com/universal-verification-methodology/uvm-components) | Contains commonly used UVM components (agents) | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/pulp-platform/uvm-components?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/pulp-platform/uvm-components?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/pulp-platform/uvm-components?style=flat-square) | - |

### Verification IP (VIP) & Testbenches

| Repository | Description | Language | Stats | Documentation |
|------------|-------------|----------|-------|---------------|
| [apb-uart-uvm-env](https://github.com/universal-verification-methodology/apb-uart-uvm-env) | UVM environment for APB based UART (RX-FreeRunning) | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/Lampro-Mellon/apb-uart-uvm-env?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/Lampro-Mellon/apb-uart-uvm-env?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/Lampro-Mellon/apb-uart-uvm-env?style=flat-square) | [ðŸ“„](./docs/apb-uart-uvm-env.md) |
| [tvip-axi](https://github.com/universal-verification-methodology/tvip-axi) | AMBA AXI VIP | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/taichi-ishitani/tvip-axi?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/taichi-ishitani/tvip-axi?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/taichi-ishitani/tvip-axi?style=flat-square) | - |
| [uvm_axi](https://github.com/universal-verification-methodology/uvm_axi) | uvm AXI BFM(bus functional model) | Verilog | ![GitHub stars](https://img.shields.io/github/stars/funningboy/uvm_axi?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/funningboy/uvm_axi?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/funningboy/uvm_axi?style=flat-square) | - |
| [AHB2](https://github.com/universal-verification-methodology/AHB2) | AMBA AHB 2.0 VIP in SystemVerilog UVM | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/GodelMachine/AHB2?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/GodelMachine/AHB2?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/GodelMachine/AHB2?style=flat-square) | - |
| [yuu_ahb](https://github.com/universal-verification-methodology/yuu_ahb) | UVM AHB VIP | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/seabeam/yuu_ahb?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/seabeam/yuu_ahb?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/seabeam/yuu_ahb?style=flat-square) | - |
| [yuu_apb](https://github.com/universal-verification-methodology/yuu_apb) | UVM APB VIP | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/seabeam/yuu_apb?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/seabeam/yuu_apb?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/seabeam/yuu_apb?style=flat-square) | - |
| [tvip-apb](https://github.com/universal-verification-methodology/tvip-apb) | Verification IP for AMBA APB Protocol | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/taichi-ishitani/tvip-apb?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/taichi-ishitani/tvip-apb?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/taichi-ishitani/tvip-apb?style=flat-square) | - |
| [AMBA_APB_SRAM](https://github.com/universal-verification-methodology/AMBA_APB_SRAM) | AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/courageheart/AMBA_APB_SRAM?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/courageheart/AMBA_APB_SRAM?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/courageheart/AMBA_APB_SRAM?style=flat-square) | - |
| [uvm_axi4lite](https://github.com/universal-verification-methodology/uvm_axi4lite) | uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/smartfoxdata/uvm_axi4lite?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/smartfoxdata/uvm_axi4lite?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/smartfoxdata/uvm_axi4lite?style=flat-square) | - |
| [ethernet_10ge_mac_SV_UVM_tb](https://github.com/universal-verification-methodology/ethernet_10ge_mac_SV_UVM_tb) | SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core | Verilog | ![GitHub stars](https://img.shields.io/github/stars/andres-mancera/ethernet_10ge_mac_SV_UVM_tb?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/andres-mancera/ethernet_10ge_mac_SV_UVM_tb?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/andres-mancera/ethernet_10ge_mac_SV_UVM_tb?style=flat-square) | - |
| [uvm_apb](https://github.com/universal-verification-methodology/uvm_apb) | uvm_apb is a uvm package for modeling and verifying APB (Advanced Peripheral Bus) protocol | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/smartfoxdata/uvm_apb?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/smartfoxdata/uvm_apb?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/smartfoxdata/uvm_apb?style=flat-square) | - |
| [uvm_axi](https://github.com/universal-verification-methodology/uvm_axi) | uvm_axi is a uvm package for modeling and verifying AXI protocol | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/smartfoxdata/uvm_axi?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/smartfoxdata/uvm_axi?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/smartfoxdata/uvm_axi?style=flat-square) | - |
| [apb_vip](https://github.com/universal-verification-methodology/apb_vip) | APB VIP (UVM) | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/asveske/apb_vip?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/asveske/apb_vip?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/asveske/apb_vip?style=flat-square) | - |
| [gpio_agent](https://github.com/universal-verification-methodology/gpio_agent) | General Purpose I/O agent written in UVM | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/imokanj/gpio_agent?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/imokanj/gpio_agent?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/imokanj/gpio_agent?style=flat-square) | - |
| [clk_rst_agent](https://github.com/universal-verification-methodology/clk_rst_agent) | UVM Clock and Reset Agent | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/imokanj/clk_rst_agent?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/imokanj/clk_rst_agent?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/imokanj/clk_rst_agent?style=flat-square) | - |
| [UVM-APB_RAL](https://github.com/universal-verification-methodology/UVM-APB_RAL) | Example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/JoseIuri/UVM-APB_RAL?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/JoseIuri/UVM-APB_RAL?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/JoseIuri/UVM-APB_RAL?style=flat-square) | - |
| [SPI-Interface](https://github.com/universal-verification-methodology/SPI-Interface) | UVM Testbench to verify serial transmission of data between SPI master and slave | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/Anjali-287/SPI-Interface?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/Anjali-287/SPI-Interface?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/Anjali-287/SPI-Interface?style=flat-square) | - |
| [UART](https://github.com/universal-verification-methodology/UART) | UART design in SV and verification using UVM and SV | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/darthsider/UART?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/darthsider/UART?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/darthsider/UART?style=flat-square) | - |
| [UVM_UART_Example](https://github.com/universal-verification-methodology/UVM_UART_Example) | An UVM example of UART | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/WeiChungWu/UVM_UART_Example?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/WeiChungWu/UVM_UART_Example?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/WeiChungWu/UVM_UART_Example?style=flat-square) | - |
| [Synchronous-FIFO-UVM-TB](https://github.com/universal-verification-methodology/Synchronous-FIFO-UVM-TB) | UVM Testbench for synchronus fifo | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/Anjali-287/Synchronous-FIFO-UVM-TB?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/Anjali-287/Synchronous-FIFO-UVM-TB?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/Anjali-287/Synchronous-FIFO-UVM-TB?style=flat-square) | - |
| [async_FIFO](https://github.com/universal-verification-methodology/async_FIFO) | Asynchronous FIFO design and UVM verification | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/dadongshangu/async_FIFO?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/dadongshangu/async_FIFO?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/dadongshangu/async_FIFO?style=flat-square) | - |
| [Async_FIFO_Verification](https://github.com/universal-verification-methodology/Async_FIFO_Verification) | Verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/akzare/Async_FIFO_Verification?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/akzare/Async_FIFO_Verification?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/akzare/Async_FIFO_Verification?style=flat-square) | - |
| [ahb2apb-bridge](https://github.com/universal-verification-methodology/ahb2apb-bridge) | An uvm verification env for ahb2apb bridge | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/Travissss/ahb2apb-bridge?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/Travissss/ahb2apb-bridge?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/Travissss/ahb2apb-bridge?style=flat-square) | - |
| [AHB-to-APB-Bridge-Verification](https://github.com/universal-verification-methodology/AHB-to-APB-Bridge-Verification) | Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/Siddhi-95/AHB-to-APB-Bridge-Verification?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/Siddhi-95/AHB-to-APB-Bridge-Verification?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/Siddhi-95/AHB-to-APB-Bridge-Verification?style=flat-square) | - |
| [ROUTER-1-3](https://github.com/universal-verification-methodology/ROUTER-1-3) | Verification of the basic router protocol with UVM testbench | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/kumarswamy12/ROUTER-1-3?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/kumarswamy12/ROUTER-1-3?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/kumarswamy12/ROUTER-1-3?style=flat-square) | - |
| [UVM_AXI4-Stream](https://github.com/universal-verification-methodology/UVM_AXI4-Stream) | AXI4-Stream VIP implementation | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/makararasi/UVM_AXI4-Stream?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/makararasi/UVM_AXI4-Stream?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/makararasi/UVM_AXI4-Stream?style=flat-square) | - |
| [I2C_UVM_APB](https://github.com/universal-verification-methodology/I2C_UVM_APB) | Formulated testbench using System Verilog and UVM and verified I2C bus controller with APB interface | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/Harshil1995/I2C_UVM_APB?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/Harshil1995/I2C_UVM_APB?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/Harshil1995/I2C_UVM_APB?style=flat-square) | - |
| [iic_uvm_tb](https://github.com/universal-verification-methodology/iic_uvm_tb) | I2C testbench using the UVM | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/lookwhoistalkinguvm/iic_uvm_tb?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/lookwhoistalkinguvm/iic_uvm_tb?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/lookwhoistalkinguvm/iic_uvm_tb?style=flat-square) | - |
| [PCIe_GEN5_Verification](https://github.com/universal-verification-methodology/PCIe_GEN5_Verification) | Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/MarwanMohamed12/PCIe_GEN5_Verification?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/MarwanMohamed12/PCIe_GEN5_Verification?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/MarwanMohamed12/PCIe_GEN5_Verification?style=flat-square) | - |
| [DDR3-controller-verification](https://github.com/universal-verification-methodology/DDR3-controller-verification) | DDR3 function verification environment in UVM | Verilog | ![GitHub stars](https://img.shields.io/github/stars/praveenkhemalapure/DDR3-controller-verification?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/praveenkhemalapure/DDR3-controller-verification?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/praveenkhemalapure/DDR3-controller-verification?style=flat-square) | - |
| [ddr5_phy](https://github.com/universal-verification-methodology/ddr5_phy) | DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/Shehab-Naga/ddr5_phy?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/Shehab-Naga/ddr5_phy?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/Shehab-Naga/ddr5_phy?style=flat-square) | - |

### Register Model & Code Generation Tools

| Repository | Description | Language | Stats | Documentation |
|------------|-------------|----------|-------|---------------|
| [rggen](https://github.com/universal-verification-methodology/rggen) | Code generation tool for control and status registers | Ruby | ![GitHub stars](https://img.shields.io/github/stars/rggen/rggen?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/rggen/rggen?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/rggen/rggen?style=flat-square) | - |
| [PeakRDL](https://github.com/universal-verification-methodology/PeakRDL) | Control and status register code generator toolchain | Python | ![GitHub stars](https://img.shields.io/github/stars/SystemRDL/PeakRDL?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/SystemRDL/PeakRDL?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/SystemRDL/PeakRDL?style=flat-square) | - |
| [PeakRDL-uvm](https://github.com/universal-verification-methodology/PeakRDL-uvm) | Generate UVM register model from compiled SystemRDL input | Python | ![GitHub stars](https://img.shields.io/github/stars/SystemRDL/PeakRDL-uvm?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/SystemRDL/PeakRDL-uvm?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/SystemRDL/PeakRDL-uvm?style=flat-square) | - |
| [open-register-design-tool](https://github.com/universal-verification-methodology/open-register-design-tool) | Tool to generate register RTL | Verilog | ![GitHub stars](https://img.shields.io/github/stars/Juniper/open-register-design-tool?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/Juniper/open-register-design-tool?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/Juniper/open-register-design-tool?style=flat-square) | - |
| [Open_RegModel](https://github.com/universal-verification-methodology/Open_RegModel) | Use ORDT and systemRDL tools to generate C/Verilog header files | Verilog | ![GitHub stars](https://img.shields.io/github/stars/zhajio1988/Open_RegModel?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/zhajio1988/Open_RegModel?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/zhajio1988/Open_RegModel?style=flat-square) | - |
| [uvm_code_gen](https://github.com/universal-verification-methodology/uvm_code_gen) | Simple template-based UVM code generator | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/antoinemadec/uvm_code_gen?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/antoinemadec/uvm_code_gen?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/antoinemadec/uvm_code_gen?style=flat-square) | - |
| [uvm_testbench_gen](https://github.com/universal-verification-methodology/uvm_testbench_gen) | Novel GUI Based UVM Testbench Template Builder | Python | ![GitHub stars](https://img.shields.io/github/stars/hellovimo/uvm_testbench_gen?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/hellovimo/uvm_testbench_gen?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/hellovimo/uvm_testbench_gen?style=flat-square) | - |
| [uvm_tb_gen](https://github.com/universal-verification-methodology/uvm_tb_gen) | Generate UVM testbench using python | Python | ![GitHub stars](https://img.shields.io/github/stars/dpc525/uvm_tb_gen?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/dpc525/uvm_tb_gen?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/dpc525/uvm_tb_gen?style=flat-square) | - |
| [EasierUVM](https://github.com/universal-verification-methodology/EasierUVM) | DOULOS Easier UVM Code Generator | Perl | ![GitHub stars](https://img.shields.io/github/stars/darwinbeing/EasierUVM?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/darwinbeing/EasierUVM?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/darwinbeing/EasierUVM?style=flat-square) | - |
| [uvm-generator](https://github.com/universal-verification-methodology/uvm-generator) | UVM Auto Generate; Verify Project Build; Verilog Instance | Python | ![GitHub stars](https://img.shields.io/github/stars/jiacaiyuan/uvm-generator?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/jiacaiyuan/uvm-generator?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/jiacaiyuan/uvm-generator?style=flat-square) | - |
| [simple_reg_model](https://github.com/universal-verification-methodology/simple_reg_model) | System verilog register model for uvm testbenches | Perl | ![GitHub stars](https://img.shields.io/github/stars/Juniper/simple_reg_model?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/Juniper/simple_reg_model?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/Juniper/simple_reg_model?style=flat-square) | - |
| [uvm_reg_to_ipxact](https://github.com/universal-verification-methodology/uvm_reg_to_ipxact) | UVM register model to IP-XACT converter | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/amiq-consulting/uvm_reg_to_ipxact?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/amiq-consulting/uvm_reg_to_ipxact?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/amiq-consulting/uvm_reg_to_ipxact?style=flat-square) | - |
| [excel2ralf](https://github.com/universal-verification-methodology/excel2ralf) | Excel file to UVM register model ralf file conversion tool | Python | ![GitHub stars](https://img.shields.io/github/stars/LitchiKnight/excel2ralf?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/LitchiKnight/excel2ralf?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/LitchiKnight/excel2ralf?style=flat-square) | - |
| [uvm_tb_arch_doc_py](https://github.com/universal-verification-methodology/uvm_tb_arch_doc_py) | A python project to automatically generate the UVM testbench document | Python | ![GitHub stars](https://img.shields.io/github/stars/muneeb-mbytes/uvm_tb_arch_doc_py?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/muneeb-mbytes/uvm_tb_arch_doc_py?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/muneeb-mbytes/uvm_tb_arch_doc_py?style=flat-square) | - |
| [yuu_vip_gen](https://github.com/universal-verification-methodology/yuu_vip_gen) | UVM VIP architecture generator | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/seabeam/yuu_vip_gen?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/seabeam/yuu_vip_gen?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/seabeam/yuu_vip_gen?style=flat-square) | - |
| [RTL2UVM](https://github.com/universal-verification-methodology/RTL2UVM) | Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/rpjayaraman/RTL2UVM?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/rpjayaraman/RTL2UVM?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/rpjayaraman/RTL2UVM?style=flat-square) | - |
| [gen_uvm](https://github.com/universal-verification-methodology/gen_uvm) | EasierUVM from Doulos now written in Python for easier UVM with framework and template generator | Python | ![GitHub stars](https://img.shields.io/github/stars/asicnet/gen_uvm?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/asicnet/gen_uvm?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/asicnet/gen_uvm?style=flat-square) | - |
| [uvm_tb_templates](https://github.com/universal-verification-methodology/uvm_tb_templates) | Repository containing generic UVM test environments to give a head start for your next RTL verification project | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/bhendi-boi/uvm_tb_templates?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/bhendi-boi/uvm_tb_templates?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/bhendi-boi/uvm_tb_templates?style=flat-square) | - |
| [uvmtb_template](https://github.com/universal-verification-methodology/uvmtb_template) | Simple UVM testbench development using the uvmtb_template files | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/paradigm-works/uvmtb_template?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/paradigm-works/uvmtb_template?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/paradigm-works/uvmtb_template?style=flat-square) | - |
| [TestbenchGenerator](https://github.com/universal-verification-methodology/TestbenchGenerator) | Generate SystemVerilog/UVM block level testbench setup with python script | Python | ![GitHub stars](https://img.shields.io/github/stars/MilanKubavat/TestbenchGenerator?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/MilanKubavat/TestbenchGenerator?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/MilanKubavat/TestbenchGenerator?style=flat-square) | - |
| [UVMCodeGen](https://github.com/universal-verification-methodology/UVMCodeGen) | UVM Base code generator using Mako Template library and Python script | Python | ![GitHub stars](https://img.shields.io/github/stars/thinkerdotlabs/UVMCodeGen?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/thinkerdotlabs/UVMCodeGen?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/thinkerdotlabs/UVMCodeGen?style=flat-square) | - |
| [prune_uvmg](https://github.com/universal-verification-methodology/prune_uvmg) | GUI based UVM Test Environment generation tool | Python | ![GitHub stars](https://img.shields.io/github/stars/PXVI/prune_uvmg?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/PXVI/prune_uvmg?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/PXVI/prune_uvmg?style=flat-square) | - |
| [uvm_auto](https://github.com/universal-verification-methodology/uvm_auto) | uvm auto generator | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/mingzhang952/uvm_auto?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/mingzhang952/uvm_auto?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/mingzhang952/uvm_auto?style=flat-square) | - |

### Hardware Verification Projects

| Repository | Description | Language | Stats | Documentation |
|------------|-------------|----------|-------|---------------|
| [core-v-verif](https://github.com/universal-verification-methodology/core-v-verif) | Functional verification project for the CORE-V family of RISC-V cores | Assembly, SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/openhwgroup/core-v-verif?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/openhwgroup/core-v-verif?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/openhwgroup/core-v-verif?style=flat-square) | - |
| [Processor-UVM-Verification](https://github.com/universal-verification-methodology/Processor-UVM-Verification) | System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment | Verilog | ![GitHub stars](https://img.shields.io/github/stars/gupta409/Processor-UVM-Verification?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/gupta409/Processor-UVM-Verification?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/gupta409/Processor-UVM-Verification?style=flat-square) | - |
| [Design-and-UVM-TB-of-RISC-V-Microprocessor](https://github.com/universal-verification-methodology/Design-and-UVM-TB-of-RISC-V-Microprocessor) | Design and UVM-TB of RISC-V Microprocessor | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/Youssefmdany/Design-and-UVM-TB-of-RISC-V-Microprocessor?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/Youssefmdany/Design-and-UVM-TB-of-RISC-V-Microprocessor?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/Youssefmdany/Design-and-UVM-TB-of-RISC-V-Microprocessor?style=flat-square) | - |
| [ISP_UVM](https://github.com/universal-verification-methodology/ISP_UVM) | A Framework for Design and Verification of Image Processing Applications using UVM | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/nelsoncsc/ISP_UVM?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/nelsoncsc/ISP_UVM?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/nelsoncsc/ISP_UVM?style=flat-square) | - |
| [INT_FP_MAC](https://github.com/universal-verification-methodology/INT_FP_MAC) | INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed | Verilog | ![GitHub stars](https://img.shields.io/github/stars/erihsu/INT_FP_MAC?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/erihsu/INT_FP_MAC?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/erihsu/INT_FP_MAC?style=flat-square) | - |
| [MPSoC-DV](https://github.com/universal-verification-methodology/MPSoC-DV) | Multi-Processor System on Chip verified with UVM/OSVVM/FV | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/PacoReinaCampo/MPSoC-DV?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/PacoReinaCampo/MPSoC-DV?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/PacoReinaCampo/MPSoC-DV?style=flat-square) | - |
| [SoC-DV](https://github.com/universal-verification-methodology/SoC-DV) | System on Chip verified with UVM/OSVVM/FV | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/PacoReinaCampo/SoC-DV?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/PacoReinaCampo/SoC-DV?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/PacoReinaCampo/SoC-DV?style=flat-square) | - |
| [tnoc](https://github.com/universal-verification-methodology/tnoc) | Network on Chip Implementation written in SystemVerilog | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/taichi-ishitani/tnoc?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/taichi-ishitani/tnoc?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/taichi-ishitani/tnoc?style=flat-square) | - |
| [simple-alu-uvm](https://github.com/universal-verification-methodology/simple-alu-uvm) | Full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/A-T-Kristensen/simple-alu-uvm?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/A-T-Kristensen/simple-alu-uvm?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/A-T-Kristensen/simple-alu-uvm?style=flat-square) | - |
| [RISC_VERIF_DEMO_0](https://github.com/universal-verification-methodology/RISC_VERIF_DEMO_0) | A very simple risc_cpu verification demo with uvm | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/MushroomZQ/RISC_VERIF_DEMO_0?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/MushroomZQ/RISC_VERIF_DEMO_0?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/MushroomZQ/RISC_VERIF_DEMO_0?style=flat-square) | - |
| [UvmEnvUartApb](https://github.com/universal-verification-methodology/UvmEnvUartApb) | UVM environment for UART-APB IP core with full UVM components | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/nguyenquanicd/UvmEnvUartApb?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/nguyenquanicd/UvmEnvUartApb?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/nguyenquanicd/UvmEnvUartApb?style=flat-square) | - |
| [pulpino_soc_uvm_testbench](https://github.com/universal-verification-methodology/pulpino_soc_uvm_testbench) | UVM testbench for verifying the Pulpino SoC | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/muneebullashariff/pulpino_soc_uvm_testbench?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/muneebullashariff/pulpino_soc_uvm_testbench?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/muneebullashariff/pulpino_soc_uvm_testbench?style=flat-square) | - |
| [MPSoC-NTM](https://github.com/universal-verification-methodology/MPSoC-NTM) | Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/PacoReinaCampo/MPSoC-NTM?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/PacoReinaCampo/MPSoC-NTM?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/PacoReinaCampo/MPSoC-NTM?style=flat-square) | - |
| [Pipelined-RISC-V-Verification-using-UVM](https://github.com/universal-verification-methodology/Pipelined-RISC-V-Verification-using-UVM) | Pipelined RISC-V Verification using UVM | HTML | ![GitHub stars](https://img.shields.io/github/stars/MohamedEhab13/Pipelined-RISC-V-Verification-using-UVM?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/MohamedEhab13/Pipelined-RISC-V-Verification-using-UVM?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/MohamedEhab13/Pipelined-RISC-V-Verification-using-UVM?style=flat-square) | - |
| [rocket-soc-tb](https://github.com/universal-verification-methodology/rocket-soc-tb) | A systemverilog/UVM/Makefile testbench for Rocket RISC-V SoCs | Verilog | ![GitHub stars](https://img.shields.io/github/stars/RedFlag2017/rocket-soc-tb?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/RedFlag2017/rocket-soc-tb?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/RedFlag2017/rocket-soc-tb?style=flat-square) | - |
| [NoC-UVM-Testbench](https://github.com/universal-verification-methodology/NoC-UVM-Testbench) | UVM testbench for the NoC component of OpenPiton | Verilog | ![GitHub stars](https://img.shields.io/github/stars/magicYang1573/NoC-UVM-Testbench?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/magicYang1573/NoC-UVM-Testbench?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/magicYang1573/NoC-UVM-Testbench?style=flat-square) | - |
| [10-Gigabit-Ethernet-MAC-Core-UVM-Verification-](https://github.com/universal-verification-methodology/10-Gigabit-Ethernet-MAC-Core-UVM-Verification-) | 10 Gigabit Ethernet MAC Core UVM Verification | Verilog | ![GitHub stars](https://img.shields.io/github/stars/Youssefmdany/10-Gigabit-Ethernet-MAC-Core-UVM-Verification-?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/Youssefmdany/10-Gigabit-Ethernet-MAC-Core-UVM-Verification-?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/Youssefmdany/10-Gigabit-Ethernet-MAC-Core-UVM-Verification-?style=flat-square) | - |
| [AXI-Ethernet-UVM](https://github.com/universal-verification-methodology/AXI-Ethernet-UVM) | A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/kkenshin1/AXI-Ethernet-UVM?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/kkenshin1/AXI-Ethernet-UVM?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/kkenshin1/AXI-Ethernet-UVM?style=flat-square) | - |
| [uvm-mcdf](https://github.com/universal-verification-methodology/uvm-mcdf) | Mirror of william_william/uvm-mcdf on Gitee | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/KafCoppelia/uvm-mcdf?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/KafCoppelia/uvm-mcdf?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/KafCoppelia/uvm-mcdf?style=flat-square) | - |
| [uvm_sin_cos_table](https://github.com/universal-verification-methodology/uvm_sin_cos_table) | Contains source code for sin/cos table verification using UVM | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/vlotnik/uvm_sin_cos_table?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/vlotnik/uvm_sin_cos_table?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/vlotnik/uvm_sin_cos_table?style=flat-square) | - |
| [UVM_TestBench_For_Single_Port_RAM](https://github.com/universal-verification-methodology/UVM_TestBench_For_Single_Port_RAM) | A complete UVM TB for verification of single port 64KB RAM | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM?style=flat-square) | - |
| [SRAM_UVM](https://github.com/universal-verification-methodology/SRAM_UVM) | UVM Testbench for a SRAM | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/kumarrishav14/SRAM_UVM?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/kumarrishav14/SRAM_UVM?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/kumarrishav14/SRAM_UVM?style=flat-square) | - |
| [arm_watchdog](https://github.com/universal-verification-methodology/arm_watchdog) | Verification IP for Watchdog | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/kumarrishav14/arm_watchdog?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/kumarrishav14/arm_watchdog?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/kumarrishav14/arm_watchdog?style=flat-square) | - |
| [jtag_vip_uvm](https://github.com/universal-verification-methodology/jtag_vip_uvm) | JTAG VIP for UVM | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/emmanouil-komninos/jtag_vip_uvm?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/emmanouil-komninos/jtag_vip_uvm?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/emmanouil-komninos/jtag_vip_uvm?style=flat-square) | - |
| [wishbone_uvc](https://github.com/universal-verification-methodology/wishbone_uvc) | Wishbone protocol open source universal verification component (UVC) | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/alexzhang007/wishbone_uvc?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/alexzhang007/wishbone_uvc?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/alexzhang007/wishbone_uvc?style=flat-square) | - |
| [AHB5](https://github.com/universal-verification-methodology/AHB5) | AMBA AHB 5.0 VIP in SystemVerilog based on UVM | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/aunics/AHB5?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/aunics/AHB5?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/aunics/AHB5?style=flat-square) | - |
| [ahb3_uvm_tb](https://github.com/universal-verification-methodology/ahb3_uvm_tb) | AMBA 3 AHB UVM TB | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/designsolver/ahb3_uvm_tb?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/designsolver/ahb3_uvm_tb?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/designsolver/ahb3_uvm_tb?style=flat-square) | - |

### Hardware Tools & Utilities

| Repository | Description | Language | Stats | Documentation |
|------------|-------------|----------|-------|---------------|
| [hwt](https://github.com/universal-verification-methodology/hwt) | VHDL/Verilog/SystemC code generator, simulator API written in python/c++ | Python, C++ | ![GitHub stars](https://img.shields.io/github/stars/Nic30/hwt?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/Nic30/hwt?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/Nic30/hwt?style=flat-square) | - |
| [Surelog](https://github.com/universal-verification-methodology/Surelog) | SystemVerilog 2017 Pre-processor | C++ | ![GitHub stars](https://img.shields.io/github/stars/chipsalliance/Surelog?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/chipsalliance/Surelog?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/chipsalliance/Surelog?style=flat-square) | - |
| [logic](https://github.com/universal-verification-methodology/logic) | CMake-based build system for SystemVerilog | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/tymonx/logic?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/tymonx/logic?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/tymonx/logic?style=flat-square) | - |
| [YASA](https://github.com/universal-verification-methodology/YASA) | Yet Another Simulation Architecture | Python | ![GitHub stars](https://img.shields.io/github/stars/zhajio1988/YASA?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/zhajio1988/YASA?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/zhajio1988/YASA?style=flat-square) | - |
| [verilator-uvm-example](https://github.com/universal-verification-methodology/verilator-uvm-example) | Example of how to use UVM with Verilator | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/antmicro/verilator-uvm-example?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/antmicro/verilator-uvm-example?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/antmicro/verilator-uvm-example?style=flat-square) | - |
| [uvm_debug](https://github.com/universal-verification-methodology/uvm_debug) | UVM interactive debug library | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/uvmdebug/uvm_debug?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/uvmdebug/uvm_debug?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/uvmdebug/uvm_debug?style=flat-square) | - |
| [svaunit](https://github.com/universal-verification-methodology/svaunit) | SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA) | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/amiq-consulting/svaunit?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/amiq-consulting/svaunit?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/amiq-consulting/svaunit?style=flat-square) | - |
| [yamm](https://github.com/universal-verification-methodology/yamm) | YAMM package repository | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/amiq-consulting/yamm?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/amiq-consulting/yamm?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/amiq-consulting/yamm?style=flat-square) | - |
| [verilog-support](https://github.com/universal-verification-methodology/verilog-support) | Edit SystemVerilog files (and UVM files) in Vim/gVim | Vim Script | ![GitHub stars](https://img.shields.io/github/stars/jmcneal/verilog-support?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/jmcneal/verilog-support?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/jmcneal/verilog-support?style=flat-square) | - |
| [go2uvm](https://github.com/universal-verification-methodology/go2uvm) | Main repo for Go2UVM source code | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/go2uvm/go2uvm?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/go2uvm/go2uvm?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/go2uvm/go2uvm?style=flat-square) | - |
| [uvm-systemc](https://github.com/universal-verification-methodology/uvm-systemc) | UVM SystemC implementation | C++ | ![GitHub stars](https://img.shields.io/github/stars/accellera-official/uvm-systemc?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/accellera-official/uvm-systemc?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/accellera-official/uvm-systemc?style=flat-square) | - |
| [uvmc](https://github.com/universal-verification-methodology/uvmc) | Connecting SystemC with SystemVerilog | C++ | ![GitHub stars](https://img.shields.io/github/stars/systemc/uvmc?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/systemc/uvmc?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/systemc/uvmc?style=flat-square) | - |
| [ivl_uvm](https://github.com/universal-verification-methodology/ivl_uvm) | Adding UVM support to Icarus Verilog (and Verilator in near future) | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/AsFigo/ivl_uvm?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/AsFigo/ivl_uvm?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/AsFigo/ivl_uvm?style=flat-square) | - |
| [VERILATOR_UVM](https://github.com/universal-verification-methodology/VERILATOR_UVM) | Automated shell script to set up a Verilator + UVM-based workflow | Shell | ![GitHub stars](https://img.shields.io/github/stars/rpjayaraman/VERILATOR_UVM?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/rpjayaraman/VERILATOR_UVM?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/rpjayaraman/VERILATOR_UVM?style=flat-square) | - |
| [GettingVerilatorStartedWithUVM](https://github.com/universal-verification-methodology/GettingVerilatorStartedWithUVM) | Simple UVM environment for experimenting with Verilator | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/MikeCovrado/GettingVerilatorStartedWithUVM?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/MikeCovrado/GettingVerilatorStartedWithUVM?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/MikeCovrado/GettingVerilatorStartedWithUVM?style=flat-square) | - |
| [sv_bfms](https://github.com/universal-verification-methodology/sv_bfms) | SystemVerilog BFMs with bindings for UVM | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/mballance/sv_bfms?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/mballance/sv_bfms?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/mballance/sv_bfms?style=flat-square) | - |
| [cagt](https://github.com/universal-verification-methodology/cagt) | Common Agent is a generic agent implemented in SystemVerilog | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/amiq-consulting/cagt?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/amiq-consulting/cagt?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/amiq-consulting/cagt?style=flat-square) | - |
| [uvm_starter](https://github.com/universal-verification-methodology/uvm_starter) | uvm_starter is a simple template for starting uvm projects | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/smartfoxdata/uvm_starter?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/smartfoxdata/uvm_starter?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/smartfoxdata/uvm_starter?style=flat-square) | - |
| [go.debug](https://github.com/universal-verification-methodology/go.debug) | Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/semify-eda/go.debug?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/semify-eda/go.debug?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/semify-eda/go.debug?style=flat-square) | - |
| [uvm-phase-jumping](https://github.com/universal-verification-methodology/uvm-phase-jumping) | Simple UVM phase jumping | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/PedroHSCavalcante/uvm-phase-jumping?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/PedroHSCavalcante/uvm-phase-jumping?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/PedroHSCavalcante/uvm-phase-jumping?style=flat-square) | - |
| [uvm_syoscb](https://github.com/universal-verification-methodology/uvm_syoscb) | A better UVM scoreboard framework | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/Dragon-Git/uvm_syoscb?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/Dragon-Git/uvm_syoscb?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/Dragon-Git/uvm_syoscb?style=flat-square) | - |
| [my_vimrc](https://github.com/universal-verification-methodology/my_vimrc) | Jude's vimrc for DV work(fine tuning for SV/UVM) | Vim script | ![GitHub stars](https://img.shields.io/github/stars/zhajio1988/my_vimrc?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/zhajio1988/my_vimrc?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/zhajio1988/my_vimrc?style=flat-square) | - |
| [uvm_vim_extras](https://github.com/universal-verification-methodology/uvm_vim_extras) | VIM files intended for VIM version 7.3 or later for UVM development | VimL | ![GitHub stars](https://img.shields.io/github/stars/dcblack/uvm_vim_extras?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/dcblack/uvm_vim_extras?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/dcblack/uvm_vim_extras?style=flat-square) | - |

### Educational & Learning Resources

| Repository | Description | Language | Stats | Documentation |
|------------|-------------|----------|-------|---------------|
| [uvmprimer](https://github.com/universal-verification-methodology/uvmprimer) | Contains the code examples from The UVM Primer Book sorted by chapters | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/raysalemi/uvmprimer?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/raysalemi/uvmprimer?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/raysalemi/uvmprimer?style=flat-square) | - |
| [UVMReference](https://github.com/universal-verification-methodology/UVMReference) | Reference examples and short projects using UVM Methodology | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/VerificationExcellence/UVMReference?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/VerificationExcellence/UVMReference?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/VerificationExcellence/UVMReference?style=flat-square) | - |
| [Practical-UVM-Step-By-Step](https://github.com/universal-verification-methodology/Practical-UVM-Step-By-Step) | This is the main repository for all the examples for the book Practical UVM | Verilog | ![GitHub stars](https://img.shields.io/github/stars/Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step?style=flat-square) | - |
| [uvm-tutorial-for-candy-lovers](https://github.com/universal-verification-methodology/uvm-tutorial-for-candy-lovers) | Source code repo for UVM Tutorial for Candy Lovers | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/cluelogic/uvm-tutorial-for-candy-lovers?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/cluelogic/uvm-tutorial-for-candy-lovers?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/cluelogic/uvm-tutorial-for-candy-lovers?style=flat-square) | - |
| [UVM-Examples](https://github.com/universal-verification-methodology/UVM-Examples) | UVM examples and projects | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/mayurkubavat/UVM-Examples?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/mayurkubavat/UVM-Examples?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/mayurkubavat/UVM-Examples?style=flat-square) | - |
| [uvm-testbench-tutorial-simple-adder](https://github.com/universal-verification-methodology/uvm-testbench-tutorial-simple-adder) | A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology | N/A | ![GitHub stars](https://img.shields.io/github/stars/naragece/uvm-testbench-tutorial-simple-adder?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/naragece/uvm-testbench-tutorial-simple-adder?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/naragece/uvm-testbench-tutorial-simple-adder?style=flat-square) | - |
| [UVMCourse](https://github.com/universal-verification-methodology/UVMCourse) | Structured UVM Course | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/mbits-mirafra/UVMCourse?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/mbits-mirafra/UVMCourse?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/mbits-mirafra/UVMCourse?style=flat-square) | - |
| [awesome-dv](https://github.com/universal-verification-methodology/awesome-dv) | Awesome ASIC design verification | N/A | ![GitHub stars](https://img.shields.io/github/stars/troyguo/awesome-dv?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/troyguo/awesome-dv?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/troyguo/awesome-dv?style=flat-square) | - |
| [uvm_book_examples](https://github.com/universal-verification-methodology/uvm_book_examples) | UVM Book Examples - A Practical Guide to Adopting the Universal Verification Methodology (UVM) Second Edition | Shell | ![GitHub stars](https://img.shields.io/github/stars/4get/uvm_book_examples?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/4get/uvm_book_examples?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/4get/uvm_book_examples?style=flat-square) | - |
| [second_edition](https://github.com/universal-verification-methodology/second_edition) | Code for the second edition of Advanced UVM | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/advanced-uvm/second_edition?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/advanced-uvm/second_edition?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/advanced-uvm/second_edition?style=flat-square) | - |
| [Practical-UVM-IEEE-Edition](https://github.com/universal-verification-methodology/Practical-UVM-IEEE-Edition) | Repository for the IEEE version of the book Practical UVM | Verilog | ![GitHub stars](https://img.shields.io/github/stars/Practical-UVM-Step-By-Step/Practical-UVM-IEEE-Edition?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/Practical-UVM-Step-By-Step/Practical-UVM-IEEE-Edition?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/Practical-UVM-Step-By-Step/Practical-UVM-IEEE-Edition?style=flat-square) | - |
| [example_uvm](https://github.com/universal-verification-methodology/example_uvm) | UVMå®žæˆ˜éšä¹¦æºç  | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/emwzq/example_uvm?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/emwzq/example_uvm?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/emwzq/example_uvm?style=flat-square) | - |
| [UVM-and-System-Verilog-Manual](https://github.com/universal-verification-methodology/UVM-and-System-Verilog-Manual) | UVM and System Verilog Manuals | N/A | ![GitHub stars](https://img.shields.io/github/stars/mitshine/UVM-and-System-Verilog-Manual?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/mitshine/UVM-and-System-Verilog-Manual?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/mitshine/UVM-and-System-Verilog-Manual?style=flat-square) | - |
| [easyUVM](https://github.com/universal-verification-methodology/easyUVM) | A simple UVM example with DPI | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/nelsoncsc/easyUVM?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/nelsoncsc/easyUVM?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/nelsoncsc/easyUVM?style=flat-square) | - |
| [uvm_example](https://github.com/universal-verification-methodology/uvm_example) | Example SystemVerilog UVM Environment | HTML | ![GitHub stars](https://img.shields.io/github/stars/SeanOBoyle/uvm_example?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/SeanOBoyle/uvm_example?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/SeanOBoyle/uvm_example?style=flat-square) | - |
| [uvm_study](https://github.com/universal-verification-methodology/uvm_study) | Study uvm step by step | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/kdurant/uvm_study?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/kdurant/uvm_study?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/kdurant/uvm_study?style=flat-square) | - |
| [uvmBasics](https://github.com/universal-verification-methodology/uvmBasics) | Basics of UVM via an APB slave | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/adibis/uvmBasics?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/adibis/uvmBasics?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/adibis/uvmBasics?style=flat-square) | - |
| [15DaysofUVM](https://github.com/universal-verification-methodology/15DaysofUVM) | 15 Days of UVM learning materials | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/Artityagi123456789/15DaysofUVM?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/Artityagi123456789/15DaysofUVM?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/Artityagi123456789/15DaysofUVM?style=flat-square) | - |
| [UVM](https://github.com/universal-verification-methodology/UVM) | Learn UVM by small projects | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/XinlueLiu/UVM?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/XinlueLiu/UVM?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/XinlueLiu/UVM?style=flat-square) | - |
| [UVM-example](https://github.com/universal-verification-methodology/UVM-example) | UVM examples | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/chenyangbing/UVM-example?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/chenyangbing/UVM-example?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/chenyangbing/UVM-example?style=flat-square) | - |
| [UVM-examples-and-source-code](https://github.com/universal-verification-methodology/UVM-examples-and-source-code) | uvm examples and source code | HTML | ![GitHub stars](https://img.shields.io/github/stars/jiru1997/UVM-examples-and-source-code?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/jiru1997/UVM-examples-and-source-code?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/jiru1997/UVM-examples-and-source-code?style=flat-square) | - |
| [Simple_UVM](https://github.com/universal-verification-methodology/Simple_UVM) | Implements a simple UVM based testbench for a simple memory DUT | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/JoseIuri/Simple_UVM?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/JoseIuri/Simple_UVM?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/JoseIuri/Simple_UVM?style=flat-square) | - |
| [UVM_Python](https://github.com/universal-verification-methodology/UVM_Python) | Example of the connection between an UVM Testbench and a Python reference model | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/JoseIuri/UVM_Python?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/JoseIuri/UVM_Python?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/JoseIuri/UVM_Python?style=flat-square) | - |
| [UVM_Python_UVMC](https://github.com/universal-verification-methodology/UVM_Python_UVMC) | Example of the connection between an UVM Testbench and a Python reference model using UVM Connect | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/JoseIuri/UVM_Python_UVMC?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/JoseIuri/UVM_Python_UVMC?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/JoseIuri/UVM_Python_UVMC?style=flat-square) | - |
| [uvm-python-verification-lib](https://github.com/universal-verification-methodology/uvm-python-verification-lib) | UVM Python Verification Agents Library | Python | ![GitHub stars](https://img.shields.io/github/stars/jg-fossh/uvm-python-verification-lib?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/jg-fossh/uvm-python-verification-lib?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/jg-fossh/uvm-python-verification-lib?style=flat-square) | - |
| [PY_UVM_Framework](https://github.com/universal-verification-methodology/PY_UVM_Framework) | PY-UVM Framework for different RISC-V Cores | Python | ![GitHub stars](https://img.shields.io/github/stars/merldsu/PY_UVM_Framework?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/merldsu/PY_UVM_Framework?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/merldsu/PY_UVM_Framework?style=flat-square) | - |
| [System-Verilog-bootcamp](https://github.com/universal-verification-methodology/System-Verilog-bootcamp) | System Verilog BootCamp | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/Suntrakanesh/System-Verilog-bootcamp?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/Suntrakanesh/System-Verilog-bootcamp?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/Suntrakanesh/System-Verilog-bootcamp?style=flat-square) | - |
| [sv_practice](https://github.com/universal-verification-methodology/sv_practice) | Practice exercises for SystemVerilog | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/harpreetbhatia/sv_practice?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/harpreetbhatia/sv_practice?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/harpreetbhatia/sv_practice?style=flat-square) | - |
| [digital_ic_verification](https://github.com/universal-verification-methodology/digital_ic_verification) | æ•°å­—ICéªŒè¯æ¡ˆä¾‹ï¼ˆSV and UVMï¼‰ | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/programer-guan/digital_ic_verification?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/programer-guan/digital_ic_verification?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/programer-guan/digital_ic_verification?style=flat-square) | - |
| [UVMInPracticesByZhangQiang](https://github.com/universal-verification-methodology/UVMInPracticesByZhangQiang) | ã€ŠUVMå®žæˆ˜ã€‹ä¹¦æœ¬æºä»£ç å’ŒUVM 1.1dæºç åŠDoc | HTML | ![GitHub stars](https://img.shields.io/github/stars/siyueyinghua/UVMInPracticesByZhangQiang?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/siyueyinghua/UVMInPracticesByZhangQiang?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/siyueyinghua/UVMInPracticesByZhangQiang?style=flat-square) | - |
| [uvm-1.2](https://github.com/universal-verification-methodology/uvm-1.2) | uvm-1.2 library files from Accellera | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/gchinna/uvm-1.2?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/gchinna/uvm-1.2?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/gchinna/uvm-1.2?style=flat-square) | - |
| [UVM](https://github.com/universal-verification-methodology/UVM) | Mirror of the Universal Verification Methodology from sourceforge | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/chiggs/UVM?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/chiggs/UVM?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/chiggs/UVM?style=flat-square) | - |
| [UVM](https://github.com/universal-verification-methodology/UVM) | Standard Universal Verification Methodology | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/PacoReinaCampo/UVM?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/PacoReinaCampo/UVM?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/PacoReinaCampo/UVM?style=flat-square) | - |
| [UVM](https://github.com/universal-verification-methodology/UVM) | UVM examples | Verilog | ![GitHub stars](https://img.shields.io/github/stars/jinz2014/UVM?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/jinz2014/UVM?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/jinz2014/UVM?style=flat-square) | - |
| [UVM-related-topics](https://github.com/universal-verification-methodology/UVM-related-topics) | UVM related topics and examples | Verilog | ![GitHub stars](https://img.shields.io/github/stars/syibin/UVM-related-topics?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/syibin/UVM-related-topics?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/syibin/UVM-related-topics?style=flat-square) | - |
| [UVM_Verification](https://github.com/universal-verification-methodology/UVM_Verification) | Advance UVM testbench with DPI integration | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/avashist003/UVM_Verification?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/avashist003/UVM_Verification?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/avashist003/UVM_Verification?style=flat-square) | - |
| [uvm-basics](https://github.com/universal-verification-methodology/uvm-basics) | UVM training projects | Verilog | ![GitHub stars](https://img.shields.io/github/stars/amamory-verification/uvm-basics?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/amamory-verification/uvm-basics?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/amamory-verification/uvm-basics?style=flat-square) | - |
| [uvm_tb_cross_bar](https://github.com/universal-verification-methodology/uvm_tb_cross_bar) | SystemVerilog UVM testbench example | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/yuravg/uvm_tb_cross_bar?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/yuravg/uvm_tb_cross_bar?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/yuravg/uvm_tb_cross_bar?style=flat-square) | - |
| [combinator-uvm](https://github.com/universal-verification-methodology/combinator-uvm) | UVM Testbench For SystemVerilog Combinator Implementation | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/doswellf/combinator-uvm?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/doswellf/combinator-uvm?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/doswellf/combinator-uvm?style=flat-square) | - |
| [uvm_example](https://github.com/universal-verification-methodology/uvm_example) | This is a uvm example | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/howard789/uvm_example?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/howard789/uvm_example?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/howard789/uvm_example?style=flat-square) | - |
| [uvm_gen](https://github.com/universal-verification-methodology/uvm_gen) | UVM Generator | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/hjking/uvm_gen?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/hjking/uvm_gen?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/hjking/uvm_gen?style=flat-square) | - |
| [uvm_candy_lover](https://github.com/universal-verification-methodology/uvm_candy_lover) | UVM candy lover testbench which uses YASA as simulation script | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/zhajio1988/uvm_candy_lover?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/zhajio1988/uvm_candy_lover?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/zhajio1988/uvm_candy_lover?style=flat-square) | - |
| [YasaUvk](https://github.com/universal-verification-methodology/YasaUvk) | UVM verification kits which uses YASA as simulation script | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/zhajio1988/YasaUvk?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/zhajio1988/YasaUvk?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/zhajio1988/YasaUvk?style=flat-square) | - |
| [ExtremeDV_UVM](https://github.com/universal-verification-methodology/ExtremeDV_UVM) | UVM resource from github | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/zhajio1988/ExtremeDV_UVM?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/zhajio1988/ExtremeDV_UVM?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/zhajio1988/ExtremeDV_UVM?style=flat-square) | - |
| [uvm_axi](https://github.com/universal-verification-methodology/uvm_axi) | VIP for AXI Protocol | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/kumarrishav14/AXI?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/kumarrishav14/AXI?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/kumarrishav14/AXI?style=flat-square) | - |
| [AMBA_APB](https://github.com/universal-verification-methodology/AMBA_APB) | To design test bench of the APB protocol | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/kumarrishav14/AMBA_APB?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/kumarrishav14/AMBA_APB?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/kumarrishav14/AMBA_APB?style=flat-square) | - |
| [ALU_UVM](https://github.com/universal-verification-methodology/ALU_UVM) | UVM Test bench for a 8-bit ALU | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/kumarrishav14/ALU_UVM?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/kumarrishav14/ALU_UVM?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/kumarrishav14/ALU_UVM?style=flat-square) | - |
| [axi-uvm](https://github.com/universal-verification-methodology/axi-uvm) | Yet another AXI testbench repo for UVM practice | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/marcoz001/axi-uvm?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/marcoz001/axi-uvm?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/marcoz001/axi-uvm?style=flat-square) | - |
| [axi_vip_master](https://github.com/universal-verification-methodology/axi_vip_master) | Sample UVM code for axi ram dut | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/nahidrn/axi_vip_master?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/nahidrn/axi_vip_master?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/nahidrn/axi_vip_master?style=flat-square) | - |
| [FIFO_UVM_Verification](https://github.com/universal-verification-methodology/FIFO_UVM_Verification) | Synchronous FIFO Testbench | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/ishfaqahmed29/FIFO_UVM_Verification?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/ishfaqahmed29/FIFO_UVM_Verification?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/ishfaqahmed29/FIFO_UVM_Verification?style=flat-square) | - |
| [UVM-Verification-Testbench-For-FIFO](https://github.com/universal-verification-methodology/UVM-Verification-Testbench-For-FIFO) | A complete UVM verification testbench for FIFO | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/rdou/UVM-Verification-Testbench-For-FIFO?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/rdou/UVM-Verification-Testbench-For-FIFO?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/rdou/UVM-Verification-Testbench-For-FIFO?style=flat-square) | - |
| [UART_UVM_Project](https://github.com/universal-verification-methodology/UART_UVM_Project) | Verification of UART design using UVM (Universal Verification Methodology) and SystemVerilog | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/mehaltalukder/UART_UVM_Project?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/mehaltalukder/UART_UVM_Project?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/mehaltalukder/UART_UVM_Project?style=flat-square) | - |
| [UART-IP-CORE16550A-Verification-UVM](https://github.com/universal-verification-methodology/UART-IP-CORE16550A-Verification-UVM) | The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities | Verilog | ![GitHub stars](https://img.shields.io/github/stars/techvinodreddy/UART-IP-CORE16550A-Verification-UVM?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/techvinodreddy/UART-IP-CORE16550A-Verification-UVM?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/techvinodreddy/UART-IP-CORE16550A-Verification-UVM?style=flat-square) | - |
| [UART-Verification-using-UVM](https://github.com/universal-verification-methodology/UART-Verification-using-UVM) | UART verification using UVM with functional coverage | Verilog | ![GitHub stars](https://img.shields.io/github/stars/Yashas2801/UART-Verification-using-UVM?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/Yashas2801/UART-Verification-using-UVM?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/Yashas2801/UART-Verification-using-UVM?style=flat-square) | - |
| [UART_Protocol](https://github.com/universal-verification-methodology/UART_Protocol) | Functional Verification of UART Protocol using UVM methodology | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/Kholoud-Ebrahim/UART_Protocol?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/Kholoud-Ebrahim/UART_Protocol?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/Kholoud-Ebrahim/UART_Protocol?style=flat-square) | - |
| [SPI-Interface](https://github.com/universal-verification-methodology/SPI-Interface) | UVM Testbench to verify serial transmission of data between SPI master and slave | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/Anjali-287/SPI-Interface?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/Anjali-287/SPI-Interface?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/Anjali-287/SPI-Interface?style=flat-square) | - |
| [SPI_Protocol](https://github.com/universal-verification-methodology/SPI_Protocol) | UVM based Verification of SPI_Protocol | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/Kholoud-Ebrahim/SPI_Protocol?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/Kholoud-Ebrahim/SPI_Protocol?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/Kholoud-Ebrahim/SPI_Protocol?style=flat-square) | - |
| [SPI-using-UVM](https://github.com/universal-verification-methodology/SPI-using-UVM) | Design and implementation of the Serial Peripheral Interface (SPI) communication protocol using SystemVerilog | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/AbanobEvram/SPI-using-UVM?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/AbanobEvram/SPI-using-UVM?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/AbanobEvram/SPI-using-UVM?style=flat-square) | - |
| [I2C](https://github.com/universal-verification-methodology/I2C) | UVM verification platform for DW_apb_i2c IP core(Master Mode) | Verilog | ![GitHub stars](https://img.shields.io/github/stars/kei-seu/I2C?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/kei-seu/I2C?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/kei-seu/I2C?style=flat-square) | - |
| [I2C_Master](https://github.com/universal-verification-methodology/I2C_Master) | Implementation and Functional Verification of I2C Master using UVM methodology | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/Kholoud-Ebrahim/I2C_Master?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/Kholoud-Ebrahim/I2C_Master?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/Kholoud-Ebrahim/I2C_Master?style=flat-square) | - |
| [Wishbone-to-I2C-bus-controller-IP-Verification](https://github.com/universal-verification-methodology/Wishbone-to-I2C-bus-controller-IP-Verification) | ASIC Verification at 2022 Spring using SystemVerilog | VHDL | ![GitHub stars](https://img.shields.io/github/stars/zli87/Wishbone-to-I2C-bus-controller-IP-Verification?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/zli87/Wishbone-to-I2C-bus-controller-IP-Verification?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/zli87/Wishbone-to-I2C-bus-controller-IP-Verification?style=flat-square) | - |
| [APB-SPI-Controller-Verification](https://github.com/universal-verification-methodology/APB-SPI-Controller-Verification) | UVM testbench environment consisting of an APB driver | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/VimfulDang/APB-SPI-Controller-Verification?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/VimfulDang/APB-SPI-Controller-Verification?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/VimfulDang/APB-SPI-Controller-Verification?style=flat-square) | - |
| [Verification-of-APB-Protocol-using-UVM](https://github.com/universal-verification-methodology/Verification-of-APB-Protocol-using-UVM) | Built a test environment using UVM Methodology to verify APB Protocol | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/gokulbalagopal/Verification-of-APB-Protocol-using-UVM?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/gokulbalagopal/Verification-of-APB-Protocol-using-UVM?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/gokulbalagopal/Verification-of-APB-Protocol-using-UVM?style=flat-square) | - |
| [APB-Protocol-Verification-using-UVM](https://github.com/universal-verification-methodology/APB-Protocol-Verification-using-UVM) | APB verification using UVM | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/PRADEEPCHANGAL/APB-Protocol-Verification-using-UVM?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/PRADEEPCHANGAL/APB-Protocol-Verification-using-UVM?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/PRADEEPCHANGAL/APB-Protocol-Verification-using-UVM?style=flat-square) | - |
| [UVM_based_Verification_of_APB_protocol](https://github.com/universal-verification-methodology/UVM_based_Verification_of_APB_protocol) | APB Protocol is designed and verified using System Verilog based UVM | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/Raghavi9860/UVM_based_Verification_of_APB_protocol?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/Raghavi9860/UVM_based_Verification_of_APB_protocol?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/Raghavi9860/UVM_based_Verification_of_APB_protocol?style=flat-square) | - |
| [AHB-to-APB-Bridge-Verification](https://github.com/universal-verification-methodology/AHB-to-APB-Bridge-Verification) | Verification of bridge between high speed AMBA AHB and low-power AMBA APB in UVM | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/VyshnaviChilukamukku/AHB-to-APB-Bridge-Verification?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/VyshnaviChilukamukku/AHB-to-APB-Bridge-Verification?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/VyshnaviChilukamukku/AHB-to-APB-Bridge-Verification?style=flat-square) | - |
| [AHB_APB-Bridge](https://github.com/universal-verification-methodology/AHB_APB-Bridge) | Normal basic UVM testbench for AMBA Bridge AHB_APB | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/Shivanagender123/AHB_APB-Bridge?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/Shivanagender123/AHB_APB-Bridge?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/Shivanagender123/AHB_APB-Bridge?style=flat-square) | - |
| [Pre_Silicon-AHB-to_APB-Verification](https://github.com/universal-verification-methodology/Pre_Silicon-AHB-to_APB-Verification) | Comprehensive verification suite for the AHB2APB Bridge design | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/Ghonimo/Pre_Silicon-AHB-to_APB-Verification?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/Ghonimo/Pre_Silicon-AHB-to_APB-Verification?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/Ghonimo/Pre_Silicon-AHB-to_APB-Verification?style=flat-square) | - |
| [UVM-Based-Verification-for-AHB-APB-Bridge](https://github.com/universal-verification-methodology/UVM-Based-Verification-for-AHB-APB-Bridge) | This project verifies an AHB-APB bridge using SystemVerilog UVM | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/MohamedEhab13/UVM-Based-Verification-for-AHB-APB-Bridge?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/MohamedEhab13/UVM-Based-Verification-for-AHB-APB-Bridge?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/MohamedEhab13/UVM-Based-Verification-for-AHB-APB-Bridge?style=flat-square) | - |
| [ahb2apb](https://github.com/universal-verification-methodology/ahb2apb) | An AHB to APB bridge with Synopsys VIP based test environment | Verilog | ![GitHub stars](https://img.shields.io/github/stars/fighter212/ahb2apb?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/fighter212/ahb2apb?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/fighter212/ahb2apb?style=flat-square) | - |
| [Formal-Verification-of-an-AHB2APB-Bridge](https://github.com/universal-verification-methodology/Formal-Verification-of-an-AHB2APB-Bridge) | Assertion-Based Formal Verification of an AHB2APB bridge | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/Ghonimo/Formal-Verification-of-an-AHB2APB-Bridge?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/Ghonimo/Formal-Verification-of-an-AHB2APB-Bridge?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/Ghonimo/Formal-Verification-of-an-AHB2APB-Bridge?style=flat-square) | - |
| [AXI-DMA-Verification](https://github.com/universal-verification-methodology/AXI-DMA-Verification) | Training Completion Project: Verification of AXI Direct Memory Access (DMA) using UVM | VHDL | ![GitHub stars](https://img.shields.io/github/stars/Noman-10xe/AXI-DMA-Verification?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/Noman-10xe/AXI-DMA-Verification?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/Noman-10xe/AXI-DMA-Verification?style=flat-square) | - |
| [AXI_UVM_Verification](https://github.com/universal-verification-methodology/AXI_UVM_Verification) | AXI Verification using UVM | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/prasannaprajapati/AXI_UVM_Verification?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/prasannaprajapati/AXI_UVM_Verification?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/prasannaprajapati/AXI_UVM_Verification?style=flat-square) | - |
| [AXI_VIP](https://github.com/universal-verification-methodology/AXI_VIP) | AXI Verification using UVM Testbench | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/ShravyaSamala/AXI_VIP?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/ShravyaSamala/AXI_VIP?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/ShravyaSamala/AXI_VIP?style=flat-square) | - |
| [AXI4-UVM-Verification-](https://github.com/universal-verification-methodology/AXI4-UVM-Verification-) | AXI4 UVM Verification | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/samarth-py/AXI4-UVM-Verification-?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/samarth-py/AXI4-UVM-Verification-?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/samarth-py/AXI4-UVM-Verification-?style=flat-square) | - |
| [AXI_Verification](https://github.com/universal-verification-methodology/AXI_Verification) | Verification AXI-4 bus standard using UVM and System Verilog | N/A | ![GitHub stars](https://img.shields.io/github/stars/muguang123/AXI_Verification?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/muguang123/AXI_Verification?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/muguang123/AXI_Verification?style=flat-square) | - |
| [AXI_to_SPI](https://github.com/universal-verification-methodology/AXI_to_SPI) | Designing means to communicate as an SPI master | Verilog | ![GitHub stars](https://img.shields.io/github/stars/rooinasuit/AXI_to_SPI?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/rooinasuit/AXI_to_SPI?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/rooinasuit/AXI_to_SPI?style=flat-square) | - |
| [UVM_RAL_DMA](https://github.com/universal-verification-methodology/UVM_RAL_DMA) | UVM RAL DMA verification | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/Nimausfi/UVM_RAL_DMA?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/Nimausfi/UVM_RAL_DMA?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/Nimausfi/UVM_RAL_DMA?style=flat-square) | - |
| [regModel](https://github.com/universal-verification-methodology/regModel) | This script builds the UVM register model | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/briandong/regModel?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/briandong/regModel?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/briandong/regModel?style=flat-square) | - |
| [UVM_AMBA3_APB_FUNCTIONAL-COVERAGE](https://github.com/universal-verification-methodology/UVM_AMBA3_APB_FUNCTIONAL-COVERAGE) | UVM AMBA3 APB Functional Coverage | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/adnanashraf17501/UVM_AMBA3_APB_FUNCTIONAL-COVERAGE?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/adnanashraf17501/UVM_AMBA3_APB_FUNCTIONAL-COVERAGE?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/adnanashraf17501/UVM_AMBA3_APB_FUNCTIONAL-COVERAGE?style=flat-square) | - |
| [A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM](https://github.com/universal-verification-methodology/A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM) | A UVM verification with a APB BFM (Bus functional model) | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/alice820621/A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/alice820621/A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/alice820621/A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM?style=flat-square) | - |
| [custom_uvm_report_server](https://github.com/universal-verification-methodology/custom_uvm_report_server) | Customized UVM Report Server | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/kaushalmodi/custom_uvm_report_server?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/kaushalmodi/custom_uvm_report_server?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/kaushalmodi/custom_uvm_report_server?style=flat-square) | - |
| [uvm_tb_gen](https://github.com/universal-verification-methodology/uvm_tb_gen) | This is for uvm_tb_gen | SystemVerilog | ![GitHub stars](https://img.shields.io/github/stars/brentwang-lab/uvm_tb_gen?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/brentwang-lab/uvm_tb_gen?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/brentwang-lab/uvm_tb_gen?style=flat-square) | - |
| [tbengy](https://github.com/universal-verification-methodology/tbengy) | Python Tool for UVM Testbench Generation | Python | ![GitHub stars](https://img.shields.io/github/stars/prasadp4009/tbengy?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/prasadp4009/tbengy?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/prasadp4009/tbengy?style=flat-square) | - |
| [uvm_tb_arch_doc_py](https://github.com/universal-verification-methodology/uvm_tb_arch_doc_py) | A python project to automatically generate the UVM testbench document | Python | ![GitHub stars](https://img.shields.io/github/stars/muneeb-mbytes/uvm_tb_arch_doc_py?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/muneeb-mbytes/uvm_tb_arch_doc_py?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/muneeb-mbytes/uvm_tb_arch_doc_py?style=flat-square) | - |

### Organization & Infrastructure

| Repository | Description | Language | Stats | Documentation |
|------------|-------------|----------|-------|---------------|
| [repo_analysis](https://github.com/universal-verification-methodology/repo_analysis) | Repository analysis and indexing | - | ![GitHub stars](https://img.shields.io/github/stars/universal-verification-methodology/repo_analysis?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/universal-verification-methodology/repo_analysis?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/universal-verification-methodology/repo_analysis?style=flat-square) | - |
| [.github](https://github.com/universal-verification-methodology/.github) | GitHub organization configuration and templates | Shell | ![GitHub stars](https://img.shields.io/github/stars/universal-verification-methodology/.github?style=flat-square) ![GitHub forks](https://img.shields.io/github/forks/universal-verification-methodology/.github?style=flat-square) ![GitHub last commit](https://img.shields.io/github/last-commit/universal-verification-methodology/.github?style=flat-square) | - |

> **Note**: The tables above list a **curated subset** of repositories from the organization for quick reference and documentation.  
> The Universal Verification Methodology Community currently maintains **70+ repositories**, covering many more VIPs, tools, and examples than are listed here.

## Repository Categories

### ðŸŽ“ Educational & Learning Resources
Repositories focused on teaching UVM concepts and providing examples:
- Example testbenches and verification environments
- Tutorial projects
- Best practice demonstrations

### ðŸ› ï¸ Tools & Utilities
Development tools and utilities for UVM workflows:
- Code generators
- Register model generators
- Simulator integrations
- Workflow automation

### ðŸ“¦ Verification IP (VIP)
Ready-to-use verification IP for common protocols:
- AXI, AHB, APB protocol VIPs
- UART, SPI, I2C interface VIPs
- Custom protocol implementations

### ðŸ—ï¸ Frameworks & Libraries
Core frameworks and libraries for UVM development:
- UVM implementations in various languages
- Base classes and utilities
- Verification methodologies

### ðŸ”¬ Research & Advanced Projects
Advanced verification projects and research implementations:
- RISC-V core verification
- Complex system verification
- Novel verification techniques

## Contributing

To add documentation for a repository:

1. Create a markdown file following the format of [`apb-uart-uvm-env.md`](./docs/apb-uart-uvm-env.md)
2. Include comprehensive details about:
   - Overview and purpose
   - Features and capabilities
   - Usage instructions
   - Architecture and components
   - Verification techniques
3. Update this README.md to include the repository in the appropriate category
4. Add a link to the documentation file in the "Documentation" column

## Quick Links

- **Organization**: [universal-verification-methodology](https://github.com/universal-verification-methodology/)
- **All Repositories (70+ list)**: [Organization Repositories](https://github.com/orgs/universal-verification-methodology/repositories)
- **Example Documentation**: [apb-uart-uvm-env.md](./docs/apb-uart-uvm-env.md)
- **UVM Standard**: [Accellera UVM](https://www.accellera.org/downloads/standards/uvm)
- **SystemVerilog Standard**: [IEEE 1800](https://ieeexplore.ieee.org/document/8299595)

## Statistics

- **Total Repositories**: 70+ (as of latest update)
- **Repositories Listed**: 150+ (curated selection from repos_to_fork.txt)
- **Primary Languages**: SystemVerilog, Python, Verilog, VHDL, Perl, Ruby, C++
- **Documented Repositories**: 1 (apb-uart-uvm-env)
- **Categories**: 7 (Frameworks, VIPs, Tools, Verification Projects, Educational Resources, Infrastructure)

## Notes

- This index is actively maintained and updated as new repositories are added to the organization
- Documentation files follow a consistent format for easy navigation and understanding
- For questions or contributions, please open an issue or submit a pull request
- Repository status (Active/Archived) is based on recent commit activity

---

**Last Updated**: January 2026

**Maintained by**: Universal Verification Methodology Community
