{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679640163089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679640163090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 02:42:42 2023 " "Processing started: Fri Mar 24 02:42:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679640163090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679640163090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ThirtyTwoBitToSevenSeg -c ThirtyTwoBitToSevenSeg " "Command: quartus_map --read_settings_files=on --write_settings_files=off ThirtyTwoBitToSevenSeg -c ThirtyTwoBitToSevenSeg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679640163090 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1679640163373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwobittosevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file thirtytwobittosevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ThirtyTwoBitToSevenSeg-behave " "Found design unit 1: ThirtyTwoBitToSevenSeg-behave" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679640163710 ""} { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoBitToSevenSeg " "Found entity 1: ThirtyTwoBitToSevenSeg" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679640163710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679640163710 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ThirtyTwoBitToSevenSeg " "Elaborating entity \"ThirtyTwoBitToSevenSeg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1679640163734 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hex1 ThirtyTwoBitToSevenSeg.vhd(14) " "VHDL Signal Declaration warning at ThirtyTwoBitToSevenSeg.vhd(14): used implicit default value for signal \"hex1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1679640163735 "|ThirtyTwoBitToSevenSeg"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hex2 ThirtyTwoBitToSevenSeg.vhd(14) " "VHDL Signal Declaration warning at ThirtyTwoBitToSevenSeg.vhd(14): used implicit default value for signal \"hex2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1679640163736 "|ThirtyTwoBitToSevenSeg"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hex3 ThirtyTwoBitToSevenSeg.vhd(14) " "VHDL Signal Declaration warning at ThirtyTwoBitToSevenSeg.vhd(14): used implicit default value for signal \"hex3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1679640163736 "|ThirtyTwoBitToSevenSeg"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hex4 ThirtyTwoBitToSevenSeg.vhd(14) " "VHDL Signal Declaration warning at ThirtyTwoBitToSevenSeg.vhd(14): used implicit default value for signal \"hex4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1679640163736 "|ThirtyTwoBitToSevenSeg"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hex5 ThirtyTwoBitToSevenSeg.vhd(14) " "VHDL Signal Declaration warning at ThirtyTwoBitToSevenSeg.vhd(14): used implicit default value for signal \"hex5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1679640163736 "|ThirtyTwoBitToSevenSeg"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hex6 ThirtyTwoBitToSevenSeg.vhd(14) " "VHDL Signal Declaration warning at ThirtyTwoBitToSevenSeg.vhd(14): used implicit default value for signal \"hex6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1679640163736 "|ThirtyTwoBitToSevenSeg"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hex7 ThirtyTwoBitToSevenSeg.vhd(14) " "VHDL Signal Declaration warning at ThirtyTwoBitToSevenSeg.vhd(14): used implicit default value for signal \"hex7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1679640163736 "|ThirtyTwoBitToSevenSeg"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hex8 ThirtyTwoBitToSevenSeg.vhd(14) " "VHDL Signal Declaration warning at ThirtyTwoBitToSevenSeg.vhd(14): used implicit default value for signal \"hex8\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1679640163736 "|ThirtyTwoBitToSevenSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bin1 ThirtyTwoBitToSevenSeg.vhd(52) " "VHDL Process Statement warning at ThirtyTwoBitToSevenSeg.vhd(52): signal \"bin1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679640163736 "|ThirtyTwoBitToSevenSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bin2 ThirtyTwoBitToSevenSeg.vhd(53) " "VHDL Process Statement warning at ThirtyTwoBitToSevenSeg.vhd(53): signal \"bin2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679640163737 "|ThirtyTwoBitToSevenSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex1 ThirtyTwoBitToSevenSeg.vhd(61) " "VHDL Process Statement warning at ThirtyTwoBitToSevenSeg.vhd(61): signal \"hex1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679640163737 "|ThirtyTwoBitToSevenSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex2 ThirtyTwoBitToSevenSeg.vhd(62) " "VHDL Process Statement warning at ThirtyTwoBitToSevenSeg.vhd(62): signal \"hex2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679640163738 "|ThirtyTwoBitToSevenSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex3 ThirtyTwoBitToSevenSeg.vhd(63) " "VHDL Process Statement warning at ThirtyTwoBitToSevenSeg.vhd(63): signal \"hex3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679640163738 "|ThirtyTwoBitToSevenSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex4 ThirtyTwoBitToSevenSeg.vhd(64) " "VHDL Process Statement warning at ThirtyTwoBitToSevenSeg.vhd(64): signal \"hex4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679640163738 "|ThirtyTwoBitToSevenSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex5 ThirtyTwoBitToSevenSeg.vhd(65) " "VHDL Process Statement warning at ThirtyTwoBitToSevenSeg.vhd(65): signal \"hex5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679640163739 "|ThirtyTwoBitToSevenSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex6 ThirtyTwoBitToSevenSeg.vhd(66) " "VHDL Process Statement warning at ThirtyTwoBitToSevenSeg.vhd(66): signal \"hex6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679640163739 "|ThirtyTwoBitToSevenSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex7 ThirtyTwoBitToSevenSeg.vhd(67) " "VHDL Process Statement warning at ThirtyTwoBitToSevenSeg.vhd(67): signal \"hex7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679640163739 "|ThirtyTwoBitToSevenSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex8 ThirtyTwoBitToSevenSeg.vhd(68) " "VHDL Process Statement warning at ThirtyTwoBitToSevenSeg.vhd(68): signal \"hex8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679640163740 "|ThirtyTwoBitToSevenSeg"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_display1\[0\] VCC " "Pin \"o_display1\[0\]\" is stuck at VCC" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display1\[2\] GND " "Pin \"o_display1\[2\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display1\[3\] GND " "Pin \"o_display1\[3\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display2\[0\] VCC " "Pin \"o_display2\[0\]\" is stuck at VCC" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display2\[5\] GND " "Pin \"o_display2\[5\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display3\[0\] VCC " "Pin \"o_display3\[0\]\" is stuck at VCC" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display3\[1\] GND " "Pin \"o_display3\[1\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display3\[2\] GND " "Pin \"o_display3\[2\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display3\[3\] GND " "Pin \"o_display3\[3\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display3\[4\] GND " "Pin \"o_display3\[4\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display3\[5\] GND " "Pin \"o_display3\[5\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display3\[6\] GND " "Pin \"o_display3\[6\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display4\[0\] VCC " "Pin \"o_display4\[0\]\" is stuck at VCC" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display4\[1\] GND " "Pin \"o_display4\[1\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display4\[2\] GND " "Pin \"o_display4\[2\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display4\[3\] GND " "Pin \"o_display4\[3\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display4\[4\] GND " "Pin \"o_display4\[4\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display4\[5\] GND " "Pin \"o_display4\[5\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display4\[6\] GND " "Pin \"o_display4\[6\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display5\[0\] VCC " "Pin \"o_display5\[0\]\" is stuck at VCC" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display5\[1\] GND " "Pin \"o_display5\[1\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display5\[2\] GND " "Pin \"o_display5\[2\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display5\[3\] GND " "Pin \"o_display5\[3\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display5\[4\] GND " "Pin \"o_display5\[4\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display5\[5\] GND " "Pin \"o_display5\[5\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display5\[6\] GND " "Pin \"o_display5\[6\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display6\[0\] VCC " "Pin \"o_display6\[0\]\" is stuck at VCC" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display6\[1\] GND " "Pin \"o_display6\[1\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display6\[2\] GND " "Pin \"o_display6\[2\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display6\[3\] GND " "Pin \"o_display6\[3\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display6\[4\] GND " "Pin \"o_display6\[4\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display6\[5\] GND " "Pin \"o_display6\[5\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display6\[6\] GND " "Pin \"o_display6\[6\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display7\[0\] VCC " "Pin \"o_display7\[0\]\" is stuck at VCC" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display7\[1\] GND " "Pin \"o_display7\[1\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display7\[2\] GND " "Pin \"o_display7\[2\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display7\[3\] GND " "Pin \"o_display7\[3\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display7\[4\] GND " "Pin \"o_display7\[4\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display7\[5\] GND " "Pin \"o_display7\[5\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display7\[6\] GND " "Pin \"o_display7\[6\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display8\[0\] VCC " "Pin \"o_display8\[0\]\" is stuck at VCC" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display8\[1\] GND " "Pin \"o_display8\[1\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display8\[2\] GND " "Pin \"o_display8\[2\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display8\[3\] GND " "Pin \"o_display8\[3\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display8\[4\] GND " "Pin \"o_display8\[4\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display8\[5\] GND " "Pin \"o_display8\[5\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display8\[6\] GND " "Pin \"o_display8\[6\]\" is stuck at GND" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679640163939 "|ThirtyTwoBitToSevenSeg|o_display8[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1679640163939 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1679640164076 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164076 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "40 " "Design contains 40 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_MuxOut\[0\] " "No output dependent on input pin \"i_MuxOut\[0\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_MuxOut[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_MuxOut\[1\] " "No output dependent on input pin \"i_MuxOut\[1\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_MuxOut[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_MuxOut\[2\] " "No output dependent on input pin \"i_MuxOut\[2\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_MuxOut[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_MuxOut\[3\] " "No output dependent on input pin \"i_MuxOut\[3\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_MuxOut[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_MuxOut\[4\] " "No output dependent on input pin \"i_MuxOut\[4\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_MuxOut[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_MuxOut\[5\] " "No output dependent on input pin \"i_MuxOut\[5\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_MuxOut[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_MuxOut\[6\] " "No output dependent on input pin \"i_MuxOut\[6\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_MuxOut[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_MuxOut\[7\] " "No output dependent on input pin \"i_MuxOut\[7\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_MuxOut[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instOut\[0\] " "No output dependent on input pin \"i_instOut\[0\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_instOut[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instOut\[1\] " "No output dependent on input pin \"i_instOut\[1\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_instOut[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instOut\[2\] " "No output dependent on input pin \"i_instOut\[2\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_instOut[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instOut\[3\] " "No output dependent on input pin \"i_instOut\[3\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_instOut[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instOut\[4\] " "No output dependent on input pin \"i_instOut\[4\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_instOut[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instOut\[5\] " "No output dependent on input pin \"i_instOut\[5\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_instOut[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instOut\[6\] " "No output dependent on input pin \"i_instOut\[6\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_instOut[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instOut\[7\] " "No output dependent on input pin \"i_instOut\[7\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_instOut[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instOut\[8\] " "No output dependent on input pin \"i_instOut\[8\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_instOut[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instOut\[9\] " "No output dependent on input pin \"i_instOut\[9\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_instOut[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instOut\[10\] " "No output dependent on input pin \"i_instOut\[10\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_instOut[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instOut\[11\] " "No output dependent on input pin \"i_instOut\[11\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_instOut[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instOut\[12\] " "No output dependent on input pin \"i_instOut\[12\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_instOut[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instOut\[13\] " "No output dependent on input pin \"i_instOut\[13\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_instOut[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instOut\[14\] " "No output dependent on input pin \"i_instOut\[14\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_instOut[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instOut\[15\] " "No output dependent on input pin \"i_instOut\[15\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_instOut[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instOut\[16\] " "No output dependent on input pin \"i_instOut\[16\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_instOut[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instOut\[17\] " "No output dependent on input pin \"i_instOut\[17\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_instOut[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instOut\[18\] " "No output dependent on input pin \"i_instOut\[18\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_instOut[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instOut\[19\] " "No output dependent on input pin \"i_instOut\[19\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_instOut[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instOut\[20\] " "No output dependent on input pin \"i_instOut\[20\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_instOut[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instOut\[21\] " "No output dependent on input pin \"i_instOut\[21\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_instOut[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instOut\[22\] " "No output dependent on input pin \"i_instOut\[22\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_instOut[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instOut\[23\] " "No output dependent on input pin \"i_instOut\[23\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_instOut[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instOut\[24\] " "No output dependent on input pin \"i_instOut\[24\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_instOut[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instOut\[25\] " "No output dependent on input pin \"i_instOut\[25\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_instOut[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instOut\[26\] " "No output dependent on input pin \"i_instOut\[26\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_instOut[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instOut\[27\] " "No output dependent on input pin \"i_instOut\[27\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_instOut[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instOut\[28\] " "No output dependent on input pin \"i_instOut\[28\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_instOut[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instOut\[29\] " "No output dependent on input pin \"i_instOut\[29\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_instOut[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instOut\[30\] " "No output dependent on input pin \"i_instOut\[30\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_instOut[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instOut\[31\] " "No output dependent on input pin \"i_instOut\[31\]\"" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679640164099 "|ThirtyTwoBitToSevenSeg|i_instOut[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1679640164099 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "41 " "Implemented 41 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1679640164102 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1679640164102 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1679640164102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679640164126 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 02:42:44 2023 " "Processing ended: Fri Mar 24 02:42:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679640164126 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679640164126 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679640164126 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679640164126 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679640165056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679640165056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 02:42:44 2023 " "Processing started: Fri Mar 24 02:42:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679640165056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1679640165056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ThirtyTwoBitToSevenSeg -c ThirtyTwoBitToSevenSeg " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ThirtyTwoBitToSevenSeg -c ThirtyTwoBitToSevenSeg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1679640165056 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1679640165123 ""}
{ "Info" "0" "" "Project  = ThirtyTwoBitToSevenSeg" {  } {  } 0 0 "Project  = ThirtyTwoBitToSevenSeg" 0 0 "Fitter" 0 0 1679640165124 ""}
{ "Info" "0" "" "Revision = ThirtyTwoBitToSevenSeg" {  } {  } 0 0 "Revision = ThirtyTwoBitToSevenSeg" 0 0 "Fitter" 0 0 1679640165124 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1679640165170 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ThirtyTwoBitToSevenSeg EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"ThirtyTwoBitToSevenSeg\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1679640165175 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679640165196 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679640165196 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1679640165237 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1679640165245 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679640165642 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679640165642 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1679640165642 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679640165644 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679640165644 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679640165644 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1679640165644 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "97 97 " "No exact pin location assignment(s) for 97 pins of 97 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_MuxOut\[0\] " "Pin i_MuxOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_MuxOut[0] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_MuxOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_MuxOut\[1\] " "Pin i_MuxOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_MuxOut[1] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_MuxOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_MuxOut\[2\] " "Pin i_MuxOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_MuxOut[2] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_MuxOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_MuxOut\[3\] " "Pin i_MuxOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_MuxOut[3] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_MuxOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_MuxOut\[4\] " "Pin i_MuxOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_MuxOut[4] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_MuxOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_MuxOut\[5\] " "Pin i_MuxOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_MuxOut[5] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_MuxOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_MuxOut\[6\] " "Pin i_MuxOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_MuxOut[6] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_MuxOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_MuxOut\[7\] " "Pin i_MuxOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_MuxOut[7] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_MuxOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_instOut\[0\] " "Pin i_instOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_instOut[0] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_instOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_instOut\[1\] " "Pin i_instOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_instOut[1] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_instOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_instOut\[2\] " "Pin i_instOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_instOut[2] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_instOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_instOut\[3\] " "Pin i_instOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_instOut[3] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_instOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_instOut\[4\] " "Pin i_instOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_instOut[4] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_instOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_instOut\[5\] " "Pin i_instOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_instOut[5] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_instOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_instOut\[6\] " "Pin i_instOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_instOut[6] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_instOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_instOut\[7\] " "Pin i_instOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_instOut[7] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_instOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_instOut\[8\] " "Pin i_instOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_instOut[8] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_instOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_instOut\[9\] " "Pin i_instOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_instOut[9] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_instOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_instOut\[10\] " "Pin i_instOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_instOut[10] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_instOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_instOut\[11\] " "Pin i_instOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_instOut[11] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_instOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_instOut\[12\] " "Pin i_instOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_instOut[12] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_instOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_instOut\[13\] " "Pin i_instOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_instOut[13] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_instOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_instOut\[14\] " "Pin i_instOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_instOut[14] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_instOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_instOut\[15\] " "Pin i_instOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_instOut[15] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_instOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_instOut\[16\] " "Pin i_instOut\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_instOut[16] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_instOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_instOut\[17\] " "Pin i_instOut\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_instOut[17] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_instOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_instOut\[18\] " "Pin i_instOut\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_instOut[18] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_instOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_instOut\[19\] " "Pin i_instOut\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_instOut[19] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_instOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_instOut\[20\] " "Pin i_instOut\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_instOut[20] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_instOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_instOut\[21\] " "Pin i_instOut\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_instOut[21] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_instOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_instOut\[22\] " "Pin i_instOut\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_instOut[22] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_instOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_instOut\[23\] " "Pin i_instOut\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_instOut[23] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_instOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_instOut\[24\] " "Pin i_instOut\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_instOut[24] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_instOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_instOut\[25\] " "Pin i_instOut\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_instOut[25] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_instOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_instOut\[26\] " "Pin i_instOut\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_instOut[26] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_instOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_instOut\[27\] " "Pin i_instOut\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_instOut[27] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_instOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_instOut\[28\] " "Pin i_instOut\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_instOut[28] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_instOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_instOut\[29\] " "Pin i_instOut\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_instOut[29] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_instOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_instOut\[30\] " "Pin i_instOut\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_instOut[30] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_instOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_instOut\[31\] " "Pin i_instOut\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_instOut[31] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_instOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display1\[0\] " "Pin o_display1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display1[0] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display1\[1\] " "Pin o_display1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display1[1] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display1\[2\] " "Pin o_display1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display1[2] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display1\[3\] " "Pin o_display1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display1[3] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display1\[4\] " "Pin o_display1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display1[4] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display1\[5\] " "Pin o_display1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display1[5] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display1\[6\] " "Pin o_display1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display1[6] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display2\[0\] " "Pin o_display2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display2[0] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display2\[1\] " "Pin o_display2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display2[1] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display2\[2\] " "Pin o_display2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display2[2] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display2\[3\] " "Pin o_display2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display2[3] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display2\[4\] " "Pin o_display2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display2[4] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display2\[5\] " "Pin o_display2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display2[5] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display2\[6\] " "Pin o_display2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display2[6] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display3\[0\] " "Pin o_display3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display3[0] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display3\[1\] " "Pin o_display3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display3[1] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display3\[2\] " "Pin o_display3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display3[2] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display3\[3\] " "Pin o_display3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display3[3] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display3\[4\] " "Pin o_display3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display3[4] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display3\[5\] " "Pin o_display3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display3[5] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display3\[6\] " "Pin o_display3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display3[6] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display4\[0\] " "Pin o_display4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display4[0] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display4\[1\] " "Pin o_display4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display4[1] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display4\[2\] " "Pin o_display4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display4[2] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display4\[3\] " "Pin o_display4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display4[3] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display4\[4\] " "Pin o_display4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display4[4] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display4\[5\] " "Pin o_display4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display4[5] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display4\[6\] " "Pin o_display4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display4[6] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display5\[0\] " "Pin o_display5\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display5[0] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display5\[1\] " "Pin o_display5\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display5[1] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display5\[2\] " "Pin o_display5\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display5[2] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display5\[3\] " "Pin o_display5\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display5[3] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display5\[4\] " "Pin o_display5\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display5[4] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display5\[5\] " "Pin o_display5\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display5[5] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display5\[6\] " "Pin o_display5\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display5[6] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display6\[0\] " "Pin o_display6\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display6[0] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display6\[1\] " "Pin o_display6\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display6[1] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display6\[2\] " "Pin o_display6\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display6[2] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display6\[3\] " "Pin o_display6\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display6[3] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display6\[4\] " "Pin o_display6\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display6[4] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display6\[5\] " "Pin o_display6\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display6[5] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display6\[6\] " "Pin o_display6\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display6[6] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display7\[0\] " "Pin o_display7\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display7[0] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display7\[1\] " "Pin o_display7\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display7[1] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display7\[2\] " "Pin o_display7\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display7[2] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display7\[3\] " "Pin o_display7\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display7[3] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display7\[4\] " "Pin o_display7\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display7[4] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display7\[5\] " "Pin o_display7\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display7[5] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display7\[6\] " "Pin o_display7\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display7[6] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display8\[0\] " "Pin o_display8\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display8[0] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display8\[1\] " "Pin o_display8\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display8[1] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display8\[2\] " "Pin o_display8\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display8[2] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display8\[3\] " "Pin o_display8\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display8[3] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display8\[4\] " "Pin o_display8\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display8[4] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display8\[5\] " "Pin o_display8\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display8[5] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_display8\[6\] " "Pin o_display8\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { o_display8[6] } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_display8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_swapButton " "Pin i_swapButton not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { i_swapButton } } } { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_swapButton } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679640165724 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1679640165724 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ThirtyTwoBitToSevenSeg.sdc " "Synopsys Design Constraints File file not found: 'ThirtyTwoBitToSevenSeg.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1679640165809 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1679640165809 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1679640165810 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1679640165810 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1679640165810 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1679640165811 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679640165811 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679640165811 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679640165812 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679640165812 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1679640165812 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1679640165812 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1679640165812 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1679640165813 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1679640165813 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1679640165813 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "97 unused 3.3V 41 56 0 " "Number of I/O pins in group: 97 (unused VREF, 3.3V VCCIO, 41 input, 56 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1679640165814 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1679640165814 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1679640165814 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679640165815 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679640165815 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679640165815 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679640165815 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679640165815 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679640165815 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679640165815 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679640165815 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1679640165815 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1679640165815 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679640165843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1679640167264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679640167308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1679640167313 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1679640167435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679640167435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1679640167467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X44_Y0 X54_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y0 to location X54_Y11" {  } { { "loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y0 to location X54_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y0 to location X54_Y11"} 44 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1679640169011 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1679640169011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679640169154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1679640169156 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1679640169156 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1679640169156 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1679640169160 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679640169162 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "56 " "Found 56 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display1\[0\] 0 " "Pin \"o_display1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display1\[1\] 0 " "Pin \"o_display1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display1\[2\] 0 " "Pin \"o_display1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display1\[3\] 0 " "Pin \"o_display1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display1\[4\] 0 " "Pin \"o_display1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display1\[5\] 0 " "Pin \"o_display1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display1\[6\] 0 " "Pin \"o_display1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display2\[0\] 0 " "Pin \"o_display2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display2\[1\] 0 " "Pin \"o_display2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display2\[2\] 0 " "Pin \"o_display2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display2\[3\] 0 " "Pin \"o_display2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display2\[4\] 0 " "Pin \"o_display2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display2\[5\] 0 " "Pin \"o_display2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display2\[6\] 0 " "Pin \"o_display2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display3\[0\] 0 " "Pin \"o_display3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display3\[1\] 0 " "Pin \"o_display3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display3\[2\] 0 " "Pin \"o_display3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display3\[3\] 0 " "Pin \"o_display3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display3\[4\] 0 " "Pin \"o_display3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display3\[5\] 0 " "Pin \"o_display3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display3\[6\] 0 " "Pin \"o_display3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display4\[0\] 0 " "Pin \"o_display4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display4\[1\] 0 " "Pin \"o_display4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display4\[2\] 0 " "Pin \"o_display4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display4\[3\] 0 " "Pin \"o_display4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display4\[4\] 0 " "Pin \"o_display4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display4\[5\] 0 " "Pin \"o_display4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display4\[6\] 0 " "Pin \"o_display4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display5\[0\] 0 " "Pin \"o_display5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display5\[1\] 0 " "Pin \"o_display5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display5\[2\] 0 " "Pin \"o_display5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display5\[3\] 0 " "Pin \"o_display5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display5\[4\] 0 " "Pin \"o_display5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display5\[5\] 0 " "Pin \"o_display5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display5\[6\] 0 " "Pin \"o_display5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display6\[0\] 0 " "Pin \"o_display6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display6\[1\] 0 " "Pin \"o_display6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display6\[2\] 0 " "Pin \"o_display6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display6\[3\] 0 " "Pin \"o_display6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display6\[4\] 0 " "Pin \"o_display6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display6\[5\] 0 " "Pin \"o_display6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display6\[6\] 0 " "Pin \"o_display6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display7\[0\] 0 " "Pin \"o_display7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display7\[1\] 0 " "Pin \"o_display7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display7\[2\] 0 " "Pin \"o_display7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display7\[3\] 0 " "Pin \"o_display7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display7\[4\] 0 " "Pin \"o_display7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display7\[5\] 0 " "Pin \"o_display7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display7\[6\] 0 " "Pin \"o_display7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display8\[0\] 0 " "Pin \"o_display8\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display8\[1\] 0 " "Pin \"o_display8\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display8\[2\] 0 " "Pin \"o_display8\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display8\[3\] 0 " "Pin \"o_display8\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display8\[4\] 0 " "Pin \"o_display8\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display8\[5\] 0 " "Pin \"o_display8\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display8\[6\] 0 " "Pin \"o_display8\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1679640169163 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1679640169163 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679640169216 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679640169223 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679640169274 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679640169480 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1679640169560 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/output_files/ThirtyTwoBitToSevenSeg.fit.smsg " "Generated suppressed messages file C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/output_files/ThirtyTwoBitToSevenSeg.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1679640169625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679640169707 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 02:42:49 2023 " "Processing ended: Fri Mar 24 02:42:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679640169707 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679640169707 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679640169707 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1679640169707 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1679640170527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679640170527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 02:42:50 2023 " "Processing started: Fri Mar 24 02:42:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679640170527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1679640170527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ThirtyTwoBitToSevenSeg -c ThirtyTwoBitToSevenSeg " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ThirtyTwoBitToSevenSeg -c ThirtyTwoBitToSevenSeg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1679640170527 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1679640171437 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1679640171474 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4553 " "Peak virtual memory: 4553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679640171865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 02:42:51 2023 " "Processing ended: Fri Mar 24 02:42:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679640171865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679640171865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679640171865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1679640171865 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1679640172427 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1679640172781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679640172782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 02:42:52 2023 " "Processing started: Fri Mar 24 02:42:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679640172782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679640172782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ThirtyTwoBitToSevenSeg -c ThirtyTwoBitToSevenSeg " "Command: quartus_sta ThirtyTwoBitToSevenSeg -c ThirtyTwoBitToSevenSeg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679640172782 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1679640172855 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1679640172965 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1679640172989 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1679640172989 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ThirtyTwoBitToSevenSeg.sdc " "Synopsys Design Constraints File file not found: 'ThirtyTwoBitToSevenSeg.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1679640173044 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1679640173044 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1679640173044 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1679640173044 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1679640173045 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1679640173050 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1679640173052 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679640173052 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679640173056 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679640173058 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679640173060 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679640173061 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679640173063 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1679640173066 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1679640173067 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1679640173072 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1679640173072 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1679640173072 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679640173074 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679640173080 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679640173082 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679640173086 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679640173089 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1679640173092 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1679640173105 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1679640173105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4537 " "Peak virtual memory: 4537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679640173135 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 02:42:53 2023 " "Processing ended: Fri Mar 24 02:42:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679640173135 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679640173135 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679640173135 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679640173135 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679640173958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679640173959 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 02:42:53 2023 " "Processing started: Fri Mar 24 02:42:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679640173959 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679640173959 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ThirtyTwoBitToSevenSeg -c ThirtyTwoBitToSevenSeg " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ThirtyTwoBitToSevenSeg -c ThirtyTwoBitToSevenSeg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679640173959 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "ThirtyTwoBitToSevenSeg.vho\", \"ThirtyTwoBitToSevenSeg_fast.vho ThirtyTwoBitToSevenSeg_vhd.sdo ThirtyTwoBitToSevenSeg_vhd_fast.sdo C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/simulation/modelsim/ simulation " "Generated files \"ThirtyTwoBitToSevenSeg.vho\", \"ThirtyTwoBitToSevenSeg_fast.vho\", \"ThirtyTwoBitToSevenSeg_vhd.sdo\" and \"ThirtyTwoBitToSevenSeg_vhd_fast.sdo\" in directory \"C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1679640174192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4520 " "Peak virtual memory: 4520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679640174217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 02:42:54 2023 " "Processing ended: Fri Mar 24 02:42:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679640174217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679640174217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679640174217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679640174217 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 119 s " "Quartus II Full Compilation was successful. 0 errors, 119 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679640174782 ""}
