--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml i2c_via_uart.twx i2c_via_uart.ncd -o i2c_via_uart.twr
i2c_via_uart.pcf -ucf system_pins.ucf

Design file:              i2c_via_uart.ncd
Physical constraint file: i2c_via_uart.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock iCLK
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
iBAUD_SW<0>     |    0.934(R)|      SLOW  |    1.082(R)|      SLOW  |sCLK              |   0.000|
iBAUD_SW<1>     |   -0.548(R)|      FAST  |    3.083(R)|      SLOW  |sCLK              |   0.000|
iBAUD_SW<2>     |    1.061(R)|      SLOW  |    0.866(R)|      SLOW  |sCLK              |   0.000|
iCTS            |    2.795(R)|      SLOW  |   -0.911(R)|      SLOW  |sCLK              |   0.000|
iDATA_BIT_SW<0> |    0.936(R)|      SLOW  |    1.511(R)|      SLOW  |sCLK              |   0.000|
iDATA_BIT_SW<1> |    0.361(R)|      FAST  |    1.573(R)|      SLOW  |sCLK              |   0.000|
iHANDSHAKE_EN_SW|    2.750(R)|      SLOW  |   -0.328(R)|      SLOW  |sCLK              |   0.000|
iPARITY_EN_SW   |    2.779(R)|      SLOW  |    2.600(R)|      SLOW  |sCLK              |   0.000|
iPARITY_SW      |    4.640(R)|      SLOW  |   -0.659(R)|      SLOW  |sCLK              |   0.000|
iRX             |    3.366(R)|      SLOW  |   -1.423(R)|      SLOW  |sCLK              |   0.000|
inRST           |   10.467(R)|      SLOW  |   -1.538(R)|      SLOW  |sCLK              |   0.000|
ioLCD_D<3>      |    3.521(R)|      SLOW  |   -0.113(R)|      SLOW  |sCLK              |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock iCLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
ioLCD_D<0>  |        22.306(R)|      SLOW  |         7.390(R)|      FAST  |sCLK              |   0.000|
ioLCD_D<1>  |        21.611(R)|      SLOW  |         7.204(R)|      FAST  |sCLK              |   0.000|
ioLCD_D<2>  |        22.042(R)|      SLOW  |         6.544(R)|      FAST  |sCLK              |   0.000|
ioLCD_D<3>  |        19.904(R)|      SLOW  |         6.736(R)|      FAST  |sCLK              |   0.000|
oLCD_E      |        18.639(R)|      SLOW  |         6.968(R)|      FAST  |sCLK              |   0.000|
oLCD_RS     |        16.184(R)|      SLOW  |         6.667(R)|      FAST  |sCLK              |   0.000|
oLCD_RW     |        16.894(R)|      SLOW  |         7.026(R)|      FAST  |sCLK              |   0.000|
oLED<0>     |        13.701(R)|      SLOW  |         5.959(R)|      FAST  |sCLK              |   0.000|
oLED<1>     |        12.377(R)|      SLOW  |         5.205(R)|      FAST  |sCLK              |   0.000|
oLED<2>     |        14.959(R)|      SLOW  |         6.634(R)|      FAST  |sCLK              |   0.000|
oLED<3>     |        14.294(R)|      SLOW  |         6.272(R)|      FAST  |sCLK              |   0.000|
oLED<4>     |        13.211(R)|      SLOW  |         5.677(R)|      FAST  |sCLK              |   0.000|
oLED<5>     |        14.200(R)|      SLOW  |         6.225(R)|      FAST  |sCLK              |   0.000|
oLED<6>     |        14.624(R)|      SLOW  |         6.455(R)|      FAST  |sCLK              |   0.000|
oRTS        |        17.574(R)|      SLOW  |         8.209(R)|      FAST  |sCLK              |   0.000|
oTX         |        18.826(R)|      SLOW  |         7.358(R)|      FAST  |sCLK              |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    6.414|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
iPARITY_SW     |oTX            |   16.786|
---------------+---------------+---------+


Analysis completed Fri Jun 22 18:49:34 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



