
autolauncher_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000029d0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08002adc  08002adc  00012adc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b54  08002b54  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  08002b54  08002b54  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002b54  08002b54  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b54  08002b54  00012b54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002b58  08002b58  00012b58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08002b5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001fc  2000005c  08002bb8  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000258  08002bb8  00020258  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ac5f  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001881  00000000  00000000  0002ad27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b68  00000000  00000000  0002c5a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000008f3  00000000  00000000  0002d110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017830  00000000  00000000  0002da03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ca42  00000000  00000000  00045233  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008a29a  00000000  00000000  00051c75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000034f0  00000000  00000000  000dbf10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  000df400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002ac4 	.word	0x08002ac4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08002ac4 	.word	0x08002ac4

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b590      	push	{r4, r7, lr}
 800014e:	b089      	sub	sp, #36	; 0x24
 8000150:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000152:	f000 fb4b 	bl	80007ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000156:	f000 f8b3 	bl	80002c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015a:	f000 f971 	bl	8000440 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800015e:	f000 f945 	bl	80003ec <MX_USART1_UART_Init>
  MX_TIM3_Init();
 8000162:	f000 f8e9 	bl	8000338 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /* UART MAX232*/
  // Send hello world to terminal
  HAL_GPIO_WritePin(MUX_SELECT_GPIO_Port, MUX_SELECT_Pin, SET); // SET = UART-tx / RESET = Din from GPS
 8000166:	2201      	movs	r2, #1
 8000168:	2104      	movs	r1, #4
 800016a:	484e      	ldr	r0, [pc, #312]	; (80002a4 <main+0x158>)
 800016c:	f000 fe2c 	bl	8000dc8 <HAL_GPIO_WritePin>
  char text[] = "Hello World!\r\n";
 8000170:	4b4d      	ldr	r3, [pc, #308]	; (80002a8 <main+0x15c>)
 8000172:	f107 040c 	add.w	r4, r7, #12
 8000176:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000178:	c407      	stmia	r4!, {r0, r1, r2}
 800017a:	8023      	strh	r3, [r4, #0]
 800017c:	3402      	adds	r4, #2
 800017e:	0c1b      	lsrs	r3, r3, #16
 8000180:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart1, text, sizeof(text)/sizeof(text[0]), 1000);
 8000182:	f107 010c 	add.w	r1, r7, #12
 8000186:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800018a:	220f      	movs	r2, #15
 800018c:	4847      	ldr	r0, [pc, #284]	; (80002ac <main+0x160>)
 800018e:	f001 fe67 	bl	8001e60 <HAL_UART_Transmit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  // Start counting up to send over UART
  uint8_t count = 0;
 8000192:	2300      	movs	r3, #0
 8000194:	77fb      	strb	r3, [r7, #31]
  char buffer[10];

  // relay flag
  uint8_t relayFlag = 0;
 8000196:	2300      	movs	r3, #0
 8000198:	77bb      	strb	r3, [r7, #30]
  // Initialize relay in reset state
  HAL_GPIO_WritePin(RESET_RELAY_GPIO_Port, RESET_RELAY_Pin, SET); // reset relay
 800019a:	2201      	movs	r2, #1
 800019c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001a0:	4843      	ldr	r0, [pc, #268]	; (80002b0 <main+0x164>)
 80001a2:	f000 fe11 	bl	8000dc8 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 80001a6:	200a      	movs	r0, #10
 80001a8:	f000 fb82 	bl	80008b0 <HAL_Delay>
  HAL_GPIO_WritePin(RESET_RELAY_GPIO_Port, RESET_RELAY_Pin, RESET); // release reset coil
 80001ac:	2200      	movs	r2, #0
 80001ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001b2:	483f      	ldr	r0, [pc, #252]	; (80002b0 <main+0x164>)
 80001b4:	f000 fe08 	bl	8000dc8 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 80001b8:	2005      	movs	r0, #5
 80001ba:	f000 fb79 	bl	80008b0 <HAL_Delay>

  // Start timer for STEP signal
  HAL_TIM_OC_Start(&htim3, TIM_CHANNEL_3 ); // Start STEP signal >> counter toggle to toggle every 20/1000 sec = 50hz
 80001be:	2108      	movs	r1, #8
 80001c0:	483c      	ldr	r0, [pc, #240]	; (80002b4 <main+0x168>)
 80001c2:	f001 fa93 	bl	80016ec <HAL_TIM_OC_Start>
  HAL_GPIO_WritePin(ENABLE_M1_GPIO_Port, ENABLE_M1_Pin, SET); // Active low >> start disabled
 80001c6:	2201      	movs	r2, #1
 80001c8:	2104      	movs	r1, #4
 80001ca:	483b      	ldr	r0, [pc, #236]	; (80002b8 <main+0x16c>)
 80001cc:	f000 fdfc 	bl	8000dc8 <HAL_GPIO_WritePin>


  while (1)
  {
	  // Toggle green led
	  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80001d0:	2102      	movs	r1, #2
 80001d2:	4837      	ldr	r0, [pc, #220]	; (80002b0 <main+0x164>)
 80001d4:	f000 fe10 	bl	8000df8 <HAL_GPIO_TogglePin>

	  // Send count number to terminal
	  sprintf(buffer, "> %d\r\n", count);
 80001d8:	7ffa      	ldrb	r2, [r7, #31]
 80001da:	463b      	mov	r3, r7
 80001dc:	4937      	ldr	r1, [pc, #220]	; (80002bc <main+0x170>)
 80001de:	4618      	mov	r0, r3
 80001e0:	f001 ffbe 	bl	8002160 <siprintf>
	  HAL_UART_Transmit(&huart1, buffer, 10, 1000);
 80001e4:	4639      	mov	r1, r7
 80001e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80001ea:	220a      	movs	r2, #10
 80001ec:	482f      	ldr	r0, [pc, #188]	; (80002ac <main+0x160>)
 80001ee:	f001 fe37 	bl	8001e60 <HAL_UART_Transmit>
	  count++;
 80001f2:	7ffb      	ldrb	r3, [r7, #31]
 80001f4:	3301      	adds	r3, #1
 80001f6:	77fb      	strb	r3, [r7, #31]

	  // Toggle relay K1 XBT1
	  // for future security read reset pin state to ensure set and reset coils are not energized simultaneously
	  if(0 == relayFlag){
 80001f8:	7fbb      	ldrb	r3, [r7, #30]
 80001fa:	2b00      	cmp	r3, #0
 80001fc:	d126      	bne.n	800024c <main+0x100>
		  // SET relay k1
		  HAL_GPIO_WritePin(RELAY_K1_GPIO_Port, RELAY_K1_Pin, SET); // set relay
 80001fe:	2201      	movs	r2, #1
 8000200:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000204:	482c      	ldr	r0, [pc, #176]	; (80002b8 <main+0x16c>)
 8000206:	f000 fddf 	bl	8000dc8 <HAL_GPIO_WritePin>
		  HAL_Delay(10);
 800020a:	200a      	movs	r0, #10
 800020c:	f000 fb50 	bl	80008b0 <HAL_Delay>
		  HAL_GPIO_WritePin(RELAY_K1_GPIO_Port, RELAY_K1_Pin, RESET); // release coil
 8000210:	2200      	movs	r2, #0
 8000212:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000216:	4828      	ldr	r0, [pc, #160]	; (80002b8 <main+0x16c>)
 8000218:	f000 fdd6 	bl	8000dc8 <HAL_GPIO_WritePin>
		  HAL_Delay(5);
 800021c:	2005      	movs	r0, #5
 800021e:	f000 fb47 	bl	80008b0 <HAL_Delay>
		  // SET SSR1 XBT1
		  HAL_GPIO_WritePin(SSR_XBT1_GPIO_Port, SSR_XBT1_Pin, SET); // set SSR latch
 8000222:	2201      	movs	r2, #1
 8000224:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000228:	4823      	ldr	r0, [pc, #140]	; (80002b8 <main+0x16c>)
 800022a:	f000 fdcd 	bl	8000dc8 <HAL_GPIO_WritePin>
		  HAL_Delay(10);
 800022e:	200a      	movs	r0, #10
 8000230:	f000 fb3e 	bl	80008b0 <HAL_Delay>
		  HAL_GPIO_WritePin(SSR_XBT1_GPIO_Port, SSR_XBT1_Pin, RESET); // release SSR latch
 8000234:	2200      	movs	r2, #0
 8000236:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800023a:	481f      	ldr	r0, [pc, #124]	; (80002b8 <main+0x16c>)
 800023c:	f000 fdc4 	bl	8000dc8 <HAL_GPIO_WritePin>
		  HAL_Delay(5);
 8000240:	2005      	movs	r0, #5
 8000242:	f000 fb35 	bl	80008b0 <HAL_Delay>

		  relayFlag = 1;
 8000246:	2301      	movs	r3, #1
 8000248:	77bb      	strb	r3, [r7, #30]
 800024a:	e013      	b.n	8000274 <main+0x128>
	  } else {
		  // RESET relay k1
		  HAL_GPIO_WritePin(RESET_RELAY_GPIO_Port, RESET_RELAY_Pin, SET); // reset relay and SSR
 800024c:	2201      	movs	r2, #1
 800024e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000252:	4817      	ldr	r0, [pc, #92]	; (80002b0 <main+0x164>)
 8000254:	f000 fdb8 	bl	8000dc8 <HAL_GPIO_WritePin>
		  HAL_Delay(10);
 8000258:	200a      	movs	r0, #10
 800025a:	f000 fb29 	bl	80008b0 <HAL_Delay>
		  HAL_GPIO_WritePin(RESET_RELAY_GPIO_Port, RESET_RELAY_Pin, RESET); // release reset coil
 800025e:	2200      	movs	r2, #0
 8000260:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000264:	4812      	ldr	r0, [pc, #72]	; (80002b0 <main+0x164>)
 8000266:	f000 fdaf 	bl	8000dc8 <HAL_GPIO_WritePin>
		  HAL_Delay(5);
 800026a:	2005      	movs	r0, #5
 800026c:	f000 fb20 	bl	80008b0 <HAL_Delay>
		  relayFlag = 0;
 8000270:	2300      	movs	r3, #0
 8000272:	77bb      	strb	r3, [r7, #30]
	  }

	  // motor
	  HAL_GPIO_WritePin(ENABLE_M1_GPIO_Port, ENABLE_M1_Pin, SET); // disable driver
 8000274:	2201      	movs	r2, #1
 8000276:	2104      	movs	r1, #4
 8000278:	480f      	ldr	r0, [pc, #60]	; (80002b8 <main+0x16c>)
 800027a:	f000 fda5 	bl	8000dc8 <HAL_GPIO_WritePin>
	  HAL_Delay(500); // wait for the motor to stop
 800027e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000282:	f000 fb15 	bl	80008b0 <HAL_Delay>
	  HAL_GPIO_TogglePin(DIR_GPIO_Port, DIR_Pin); // change direction
 8000286:	2110      	movs	r1, #16
 8000288:	480b      	ldr	r0, [pc, #44]	; (80002b8 <main+0x16c>)
 800028a:	f000 fdb5 	bl	8000df8 <HAL_GPIO_TogglePin>
	  HAL_GPIO_WritePin(ENABLE_M1_GPIO_Port, ENABLE_M1_Pin, RESET); // enable driver
 800028e:	2200      	movs	r2, #0
 8000290:	2104      	movs	r1, #4
 8000292:	4809      	ldr	r0, [pc, #36]	; (80002b8 <main+0x16c>)
 8000294:	f000 fd98 	bl	8000dc8 <HAL_GPIO_WritePin>


	  HAL_Delay(2000); // wait 10 seconds and toggle all
 8000298:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800029c:	f000 fb08 	bl	80008b0 <HAL_Delay>
	  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80002a0:	e796      	b.n	80001d0 <main+0x84>
 80002a2:	bf00      	nop
 80002a4:	40010800 	.word	0x40010800
 80002a8:	08002ae4 	.word	0x08002ae4
 80002ac:	200000c0 	.word	0x200000c0
 80002b0:	40010c00 	.word	0x40010c00
 80002b4:	20000078 	.word	0x20000078
 80002b8:	40011000 	.word	0x40011000
 80002bc:	08002adc 	.word	0x08002adc

080002c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b090      	sub	sp, #64	; 0x40
 80002c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002c6:	f107 0318 	add.w	r3, r7, #24
 80002ca:	2228      	movs	r2, #40	; 0x28
 80002cc:	2100      	movs	r1, #0
 80002ce:	4618      	mov	r0, r3
 80002d0:	f001 ff66 	bl	80021a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002d4:	1d3b      	adds	r3, r7, #4
 80002d6:	2200      	movs	r2, #0
 80002d8:	601a      	str	r2, [r3, #0]
 80002da:	605a      	str	r2, [r3, #4]
 80002dc:	609a      	str	r2, [r3, #8]
 80002de:	60da      	str	r2, [r3, #12]
 80002e0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002e2:	2302      	movs	r3, #2
 80002e4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002e6:	2301      	movs	r3, #1
 80002e8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002ea:	2310      	movs	r3, #16
 80002ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002ee:	2300      	movs	r3, #0
 80002f0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002f2:	f107 0318 	add.w	r3, r7, #24
 80002f6:	4618      	mov	r0, r3
 80002f8:	f000 fd98 	bl	8000e2c <HAL_RCC_OscConfig>
 80002fc:	4603      	mov	r3, r0
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d001      	beq.n	8000306 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000302:	f000 f915 	bl	8000530 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000306:	230f      	movs	r3, #15
 8000308:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800030a:	2300      	movs	r3, #0
 800030c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800030e:	2300      	movs	r3, #0
 8000310:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000312:	2300      	movs	r3, #0
 8000314:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000316:	2300      	movs	r3, #0
 8000318:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800031a:	1d3b      	adds	r3, r7, #4
 800031c:	2100      	movs	r1, #0
 800031e:	4618      	mov	r0, r3
 8000320:	f001 f806 	bl	8001330 <HAL_RCC_ClockConfig>
 8000324:	4603      	mov	r3, r0
 8000326:	2b00      	cmp	r3, #0
 8000328:	d001      	beq.n	800032e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800032a:	f000 f901 	bl	8000530 <Error_Handler>
  }
}
 800032e:	bf00      	nop
 8000330:	3740      	adds	r7, #64	; 0x40
 8000332:	46bd      	mov	sp, r7
 8000334:	bd80      	pop	{r7, pc}
	...

08000338 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000338:	b580      	push	{r7, lr}
 800033a:	b08a      	sub	sp, #40	; 0x28
 800033c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800033e:	f107 0320 	add.w	r3, r7, #32
 8000342:	2200      	movs	r2, #0
 8000344:	601a      	str	r2, [r3, #0]
 8000346:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000348:	1d3b      	adds	r3, r7, #4
 800034a:	2200      	movs	r2, #0
 800034c:	601a      	str	r2, [r3, #0]
 800034e:	605a      	str	r2, [r3, #4]
 8000350:	609a      	str	r2, [r3, #8]
 8000352:	60da      	str	r2, [r3, #12]
 8000354:	611a      	str	r2, [r3, #16]
 8000356:	615a      	str	r2, [r3, #20]
 8000358:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800035a:	4b22      	ldr	r3, [pc, #136]	; (80003e4 <MX_TIM3_Init+0xac>)
 800035c:	4a22      	ldr	r2, [pc, #136]	; (80003e8 <MX_TIM3_Init+0xb0>)
 800035e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1000-1;
 8000360:	4b20      	ldr	r3, [pc, #128]	; (80003e4 <MX_TIM3_Init+0xac>)
 8000362:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000366:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000368:	4b1e      	ldr	r3, [pc, #120]	; (80003e4 <MX_TIM3_Init+0xac>)
 800036a:	2200      	movs	r2, #0
 800036c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 15-1;
 800036e:	4b1d      	ldr	r3, [pc, #116]	; (80003e4 <MX_TIM3_Init+0xac>)
 8000370:	220e      	movs	r2, #14
 8000372:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000374:	4b1b      	ldr	r3, [pc, #108]	; (80003e4 <MX_TIM3_Init+0xac>)
 8000376:	2200      	movs	r2, #0
 8000378:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800037a:	4b1a      	ldr	r3, [pc, #104]	; (80003e4 <MX_TIM3_Init+0xac>)
 800037c:	2280      	movs	r2, #128	; 0x80
 800037e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8000380:	4818      	ldr	r0, [pc, #96]	; (80003e4 <MX_TIM3_Init+0xac>)
 8000382:	f001 f963 	bl	800164c <HAL_TIM_OC_Init>
 8000386:	4603      	mov	r3, r0
 8000388:	2b00      	cmp	r3, #0
 800038a:	d001      	beq.n	8000390 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800038c:	f000 f8d0 	bl	8000530 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000390:	2300      	movs	r3, #0
 8000392:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000394:	2300      	movs	r3, #0
 8000396:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000398:	f107 0320 	add.w	r3, r7, #32
 800039c:	4619      	mov	r1, r3
 800039e:	4811      	ldr	r0, [pc, #68]	; (80003e4 <MX_TIM3_Init+0xac>)
 80003a0:	f001 fcb0 	bl	8001d04 <HAL_TIMEx_MasterConfigSynchronization>
 80003a4:	4603      	mov	r3, r0
 80003a6:	2b00      	cmp	r3, #0
 80003a8:	d001      	beq.n	80003ae <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80003aa:	f000 f8c1 	bl	8000530 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80003ae:	2330      	movs	r3, #48	; 0x30
 80003b0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80003b2:	2300      	movs	r3, #0
 80003b4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80003b6:	2300      	movs	r3, #0
 80003b8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80003ba:	2300      	movs	r3, #0
 80003bc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80003be:	1d3b      	adds	r3, r7, #4
 80003c0:	2208      	movs	r2, #8
 80003c2:	4619      	mov	r1, r3
 80003c4:	4807      	ldr	r0, [pc, #28]	; (80003e4 <MX_TIM3_Init+0xac>)
 80003c6:	f001 fa33 	bl	8001830 <HAL_TIM_OC_ConfigChannel>
 80003ca:	4603      	mov	r3, r0
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d001      	beq.n	80003d4 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80003d0:	f000 f8ae 	bl	8000530 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80003d4:	4803      	ldr	r0, [pc, #12]	; (80003e4 <MX_TIM3_Init+0xac>)
 80003d6:	f000 f901 	bl	80005dc <HAL_TIM_MspPostInit>

}
 80003da:	bf00      	nop
 80003dc:	3728      	adds	r7, #40	; 0x28
 80003de:	46bd      	mov	sp, r7
 80003e0:	bd80      	pop	{r7, pc}
 80003e2:	bf00      	nop
 80003e4:	20000078 	.word	0x20000078
 80003e8:	40000400 	.word	0x40000400

080003ec <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80003f0:	4b11      	ldr	r3, [pc, #68]	; (8000438 <MX_USART1_UART_Init+0x4c>)
 80003f2:	4a12      	ldr	r2, [pc, #72]	; (800043c <MX_USART1_UART_Init+0x50>)
 80003f4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80003f6:	4b10      	ldr	r3, [pc, #64]	; (8000438 <MX_USART1_UART_Init+0x4c>)
 80003f8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80003fc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80003fe:	4b0e      	ldr	r3, [pc, #56]	; (8000438 <MX_USART1_UART_Init+0x4c>)
 8000400:	2200      	movs	r2, #0
 8000402:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000404:	4b0c      	ldr	r3, [pc, #48]	; (8000438 <MX_USART1_UART_Init+0x4c>)
 8000406:	2200      	movs	r2, #0
 8000408:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800040a:	4b0b      	ldr	r3, [pc, #44]	; (8000438 <MX_USART1_UART_Init+0x4c>)
 800040c:	2200      	movs	r2, #0
 800040e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000410:	4b09      	ldr	r3, [pc, #36]	; (8000438 <MX_USART1_UART_Init+0x4c>)
 8000412:	220c      	movs	r2, #12
 8000414:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000416:	4b08      	ldr	r3, [pc, #32]	; (8000438 <MX_USART1_UART_Init+0x4c>)
 8000418:	2200      	movs	r2, #0
 800041a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800041c:	4b06      	ldr	r3, [pc, #24]	; (8000438 <MX_USART1_UART_Init+0x4c>)
 800041e:	2200      	movs	r2, #0
 8000420:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000422:	4805      	ldr	r0, [pc, #20]	; (8000438 <MX_USART1_UART_Init+0x4c>)
 8000424:	f001 fccc 	bl	8001dc0 <HAL_UART_Init>
 8000428:	4603      	mov	r3, r0
 800042a:	2b00      	cmp	r3, #0
 800042c:	d001      	beq.n	8000432 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800042e:	f000 f87f 	bl	8000530 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000432:	bf00      	nop
 8000434:	bd80      	pop	{r7, pc}
 8000436:	bf00      	nop
 8000438:	200000c0 	.word	0x200000c0
 800043c:	40013800 	.word	0x40013800

08000440 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000440:	b580      	push	{r7, lr}
 8000442:	b088      	sub	sp, #32
 8000444:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000446:	f107 0310 	add.w	r3, r7, #16
 800044a:	2200      	movs	r2, #0
 800044c:	601a      	str	r2, [r3, #0]
 800044e:	605a      	str	r2, [r3, #4]
 8000450:	609a      	str	r2, [r3, #8]
 8000452:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000454:	4b32      	ldr	r3, [pc, #200]	; (8000520 <MX_GPIO_Init+0xe0>)
 8000456:	699b      	ldr	r3, [r3, #24]
 8000458:	4a31      	ldr	r2, [pc, #196]	; (8000520 <MX_GPIO_Init+0xe0>)
 800045a:	f043 0310 	orr.w	r3, r3, #16
 800045e:	6193      	str	r3, [r2, #24]
 8000460:	4b2f      	ldr	r3, [pc, #188]	; (8000520 <MX_GPIO_Init+0xe0>)
 8000462:	699b      	ldr	r3, [r3, #24]
 8000464:	f003 0310 	and.w	r3, r3, #16
 8000468:	60fb      	str	r3, [r7, #12]
 800046a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800046c:	4b2c      	ldr	r3, [pc, #176]	; (8000520 <MX_GPIO_Init+0xe0>)
 800046e:	699b      	ldr	r3, [r3, #24]
 8000470:	4a2b      	ldr	r2, [pc, #172]	; (8000520 <MX_GPIO_Init+0xe0>)
 8000472:	f043 0304 	orr.w	r3, r3, #4
 8000476:	6193      	str	r3, [r2, #24]
 8000478:	4b29      	ldr	r3, [pc, #164]	; (8000520 <MX_GPIO_Init+0xe0>)
 800047a:	699b      	ldr	r3, [r3, #24]
 800047c:	f003 0304 	and.w	r3, r3, #4
 8000480:	60bb      	str	r3, [r7, #8]
 8000482:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000484:	4b26      	ldr	r3, [pc, #152]	; (8000520 <MX_GPIO_Init+0xe0>)
 8000486:	699b      	ldr	r3, [r3, #24]
 8000488:	4a25      	ldr	r2, [pc, #148]	; (8000520 <MX_GPIO_Init+0xe0>)
 800048a:	f043 0308 	orr.w	r3, r3, #8
 800048e:	6193      	str	r3, [r2, #24]
 8000490:	4b23      	ldr	r3, [pc, #140]	; (8000520 <MX_GPIO_Init+0xe0>)
 8000492:	699b      	ldr	r3, [r3, #24]
 8000494:	f003 0308 	and.w	r3, r3, #8
 8000498:	607b      	str	r3, [r7, #4]
 800049a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SSR_XBT1_Pin|ENABLE_M1_Pin|DIR_Pin|RELAY_K1_Pin, GPIO_PIN_RESET);
 800049c:	2200      	movs	r2, #0
 800049e:	f648 0114 	movw	r1, #34836	; 0x8814
 80004a2:	4820      	ldr	r0, [pc, #128]	; (8000524 <MX_GPIO_Init+0xe4>)
 80004a4:	f000 fc90 	bl	8000dc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MUX_SELECT_GPIO_Port, MUX_SELECT_Pin, GPIO_PIN_RESET);
 80004a8:	2200      	movs	r2, #0
 80004aa:	2104      	movs	r1, #4
 80004ac:	481e      	ldr	r0, [pc, #120]	; (8000528 <MX_GPIO_Init+0xe8>)
 80004ae:	f000 fc8b 	bl	8000dc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Pin|RESET_RELAY_Pin, GPIO_PIN_RESET);
 80004b2:	2200      	movs	r2, #0
 80004b4:	f44f 7181 	mov.w	r1, #258	; 0x102
 80004b8:	481c      	ldr	r0, [pc, #112]	; (800052c <MX_GPIO_Init+0xec>)
 80004ba:	f000 fc85 	bl	8000dc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SSR_XBT1_Pin ENABLE_M1_Pin DIR_Pin RELAY_K1_Pin */
  GPIO_InitStruct.Pin = SSR_XBT1_Pin|ENABLE_M1_Pin|DIR_Pin|RELAY_K1_Pin;
 80004be:	f648 0314 	movw	r3, #34836	; 0x8814
 80004c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004c4:	2301      	movs	r3, #1
 80004c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004c8:	2300      	movs	r3, #0
 80004ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004cc:	2302      	movs	r3, #2
 80004ce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004d0:	f107 0310 	add.w	r3, r7, #16
 80004d4:	4619      	mov	r1, r3
 80004d6:	4813      	ldr	r0, [pc, #76]	; (8000524 <MX_GPIO_Init+0xe4>)
 80004d8:	f000 faf2 	bl	8000ac0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MUX_SELECT_Pin */
  GPIO_InitStruct.Pin = MUX_SELECT_Pin;
 80004dc:	2304      	movs	r3, #4
 80004de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004e0:	2301      	movs	r3, #1
 80004e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004e4:	2300      	movs	r3, #0
 80004e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004e8:	2302      	movs	r3, #2
 80004ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MUX_SELECT_GPIO_Port, &GPIO_InitStruct);
 80004ec:	f107 0310 	add.w	r3, r7, #16
 80004f0:	4619      	mov	r1, r3
 80004f2:	480d      	ldr	r0, [pc, #52]	; (8000528 <MX_GPIO_Init+0xe8>)
 80004f4:	f000 fae4 	bl	8000ac0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin RESET_RELAY_Pin */
  GPIO_InitStruct.Pin = LED_Pin|RESET_RELAY_Pin;
 80004f8:	f44f 7381 	mov.w	r3, #258	; 0x102
 80004fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004fe:	2301      	movs	r3, #1
 8000500:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000502:	2300      	movs	r3, #0
 8000504:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000506:	2302      	movs	r3, #2
 8000508:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800050a:	f107 0310 	add.w	r3, r7, #16
 800050e:	4619      	mov	r1, r3
 8000510:	4806      	ldr	r0, [pc, #24]	; (800052c <MX_GPIO_Init+0xec>)
 8000512:	f000 fad5 	bl	8000ac0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000516:	bf00      	nop
 8000518:	3720      	adds	r7, #32
 800051a:	46bd      	mov	sp, r7
 800051c:	bd80      	pop	{r7, pc}
 800051e:	bf00      	nop
 8000520:	40021000 	.word	0x40021000
 8000524:	40011000 	.word	0x40011000
 8000528:	40010800 	.word	0x40010800
 800052c:	40010c00 	.word	0x40010c00

08000530 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000530:	b480      	push	{r7}
 8000532:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000534:	b672      	cpsid	i
}
 8000536:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000538:	e7fe      	b.n	8000538 <Error_Handler+0x8>
	...

0800053c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800053c:	b480      	push	{r7}
 800053e:	b085      	sub	sp, #20
 8000540:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000542:	4b15      	ldr	r3, [pc, #84]	; (8000598 <HAL_MspInit+0x5c>)
 8000544:	699b      	ldr	r3, [r3, #24]
 8000546:	4a14      	ldr	r2, [pc, #80]	; (8000598 <HAL_MspInit+0x5c>)
 8000548:	f043 0301 	orr.w	r3, r3, #1
 800054c:	6193      	str	r3, [r2, #24]
 800054e:	4b12      	ldr	r3, [pc, #72]	; (8000598 <HAL_MspInit+0x5c>)
 8000550:	699b      	ldr	r3, [r3, #24]
 8000552:	f003 0301 	and.w	r3, r3, #1
 8000556:	60bb      	str	r3, [r7, #8]
 8000558:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800055a:	4b0f      	ldr	r3, [pc, #60]	; (8000598 <HAL_MspInit+0x5c>)
 800055c:	69db      	ldr	r3, [r3, #28]
 800055e:	4a0e      	ldr	r2, [pc, #56]	; (8000598 <HAL_MspInit+0x5c>)
 8000560:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000564:	61d3      	str	r3, [r2, #28]
 8000566:	4b0c      	ldr	r3, [pc, #48]	; (8000598 <HAL_MspInit+0x5c>)
 8000568:	69db      	ldr	r3, [r3, #28]
 800056a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800056e:	607b      	str	r3, [r7, #4]
 8000570:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000572:	4b0a      	ldr	r3, [pc, #40]	; (800059c <HAL_MspInit+0x60>)
 8000574:	685b      	ldr	r3, [r3, #4]
 8000576:	60fb      	str	r3, [r7, #12]
 8000578:	68fb      	ldr	r3, [r7, #12]
 800057a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800057e:	60fb      	str	r3, [r7, #12]
 8000580:	68fb      	ldr	r3, [r7, #12]
 8000582:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000586:	60fb      	str	r3, [r7, #12]
 8000588:	4a04      	ldr	r2, [pc, #16]	; (800059c <HAL_MspInit+0x60>)
 800058a:	68fb      	ldr	r3, [r7, #12]
 800058c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800058e:	bf00      	nop
 8000590:	3714      	adds	r7, #20
 8000592:	46bd      	mov	sp, r7
 8000594:	bc80      	pop	{r7}
 8000596:	4770      	bx	lr
 8000598:	40021000 	.word	0x40021000
 800059c:	40010000 	.word	0x40010000

080005a0 <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 80005a0:	b480      	push	{r7}
 80005a2:	b085      	sub	sp, #20
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM3)
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	4a09      	ldr	r2, [pc, #36]	; (80005d4 <HAL_TIM_OC_MspInit+0x34>)
 80005ae:	4293      	cmp	r3, r2
 80005b0:	d10b      	bne.n	80005ca <HAL_TIM_OC_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80005b2:	4b09      	ldr	r3, [pc, #36]	; (80005d8 <HAL_TIM_OC_MspInit+0x38>)
 80005b4:	69db      	ldr	r3, [r3, #28]
 80005b6:	4a08      	ldr	r2, [pc, #32]	; (80005d8 <HAL_TIM_OC_MspInit+0x38>)
 80005b8:	f043 0302 	orr.w	r3, r3, #2
 80005bc:	61d3      	str	r3, [r2, #28]
 80005be:	4b06      	ldr	r3, [pc, #24]	; (80005d8 <HAL_TIM_OC_MspInit+0x38>)
 80005c0:	69db      	ldr	r3, [r3, #28]
 80005c2:	f003 0302 	and.w	r3, r3, #2
 80005c6:	60fb      	str	r3, [r7, #12]
 80005c8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80005ca:	bf00      	nop
 80005cc:	3714      	adds	r7, #20
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bc80      	pop	{r7}
 80005d2:	4770      	bx	lr
 80005d4:	40000400 	.word	0x40000400
 80005d8:	40021000 	.word	0x40021000

080005dc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b088      	sub	sp, #32
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e4:	f107 0310 	add.w	r3, r7, #16
 80005e8:	2200      	movs	r2, #0
 80005ea:	601a      	str	r2, [r3, #0]
 80005ec:	605a      	str	r2, [r3, #4]
 80005ee:	609a      	str	r2, [r3, #8]
 80005f0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	4a0f      	ldr	r2, [pc, #60]	; (8000634 <HAL_TIM_MspPostInit+0x58>)
 80005f8:	4293      	cmp	r3, r2
 80005fa:	d117      	bne.n	800062c <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005fc:	4b0e      	ldr	r3, [pc, #56]	; (8000638 <HAL_TIM_MspPostInit+0x5c>)
 80005fe:	699b      	ldr	r3, [r3, #24]
 8000600:	4a0d      	ldr	r2, [pc, #52]	; (8000638 <HAL_TIM_MspPostInit+0x5c>)
 8000602:	f043 0308 	orr.w	r3, r3, #8
 8000606:	6193      	str	r3, [r2, #24]
 8000608:	4b0b      	ldr	r3, [pc, #44]	; (8000638 <HAL_TIM_MspPostInit+0x5c>)
 800060a:	699b      	ldr	r3, [r3, #24]
 800060c:	f003 0308 	and.w	r3, r3, #8
 8000610:	60fb      	str	r3, [r7, #12]
 8000612:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = STEP_Pin;
 8000614:	2301      	movs	r3, #1
 8000616:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000618:	2302      	movs	r3, #2
 800061a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800061c:	2302      	movs	r3, #2
 800061e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(STEP_GPIO_Port, &GPIO_InitStruct);
 8000620:	f107 0310 	add.w	r3, r7, #16
 8000624:	4619      	mov	r1, r3
 8000626:	4805      	ldr	r0, [pc, #20]	; (800063c <HAL_TIM_MspPostInit+0x60>)
 8000628:	f000 fa4a 	bl	8000ac0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800062c:	bf00      	nop
 800062e:	3720      	adds	r7, #32
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	40000400 	.word	0x40000400
 8000638:	40021000 	.word	0x40021000
 800063c:	40010c00 	.word	0x40010c00

08000640 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b088      	sub	sp, #32
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000648:	f107 0310 	add.w	r3, r7, #16
 800064c:	2200      	movs	r2, #0
 800064e:	601a      	str	r2, [r3, #0]
 8000650:	605a      	str	r2, [r3, #4]
 8000652:	609a      	str	r2, [r3, #8]
 8000654:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	4a1c      	ldr	r2, [pc, #112]	; (80006cc <HAL_UART_MspInit+0x8c>)
 800065c:	4293      	cmp	r3, r2
 800065e:	d131      	bne.n	80006c4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000660:	4b1b      	ldr	r3, [pc, #108]	; (80006d0 <HAL_UART_MspInit+0x90>)
 8000662:	699b      	ldr	r3, [r3, #24]
 8000664:	4a1a      	ldr	r2, [pc, #104]	; (80006d0 <HAL_UART_MspInit+0x90>)
 8000666:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800066a:	6193      	str	r3, [r2, #24]
 800066c:	4b18      	ldr	r3, [pc, #96]	; (80006d0 <HAL_UART_MspInit+0x90>)
 800066e:	699b      	ldr	r3, [r3, #24]
 8000670:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000674:	60fb      	str	r3, [r7, #12]
 8000676:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000678:	4b15      	ldr	r3, [pc, #84]	; (80006d0 <HAL_UART_MspInit+0x90>)
 800067a:	699b      	ldr	r3, [r3, #24]
 800067c:	4a14      	ldr	r2, [pc, #80]	; (80006d0 <HAL_UART_MspInit+0x90>)
 800067e:	f043 0304 	orr.w	r3, r3, #4
 8000682:	6193      	str	r3, [r2, #24]
 8000684:	4b12      	ldr	r3, [pc, #72]	; (80006d0 <HAL_UART_MspInit+0x90>)
 8000686:	699b      	ldr	r3, [r3, #24]
 8000688:	f003 0304 	and.w	r3, r3, #4
 800068c:	60bb      	str	r3, [r7, #8]
 800068e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000690:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000694:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000696:	2302      	movs	r3, #2
 8000698:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800069a:	2303      	movs	r3, #3
 800069c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800069e:	f107 0310 	add.w	r3, r7, #16
 80006a2:	4619      	mov	r1, r3
 80006a4:	480b      	ldr	r0, [pc, #44]	; (80006d4 <HAL_UART_MspInit+0x94>)
 80006a6:	f000 fa0b 	bl	8000ac0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80006aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80006ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006b0:	2300      	movs	r3, #0
 80006b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b4:	2300      	movs	r3, #0
 80006b6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006b8:	f107 0310 	add.w	r3, r7, #16
 80006bc:	4619      	mov	r1, r3
 80006be:	4805      	ldr	r0, [pc, #20]	; (80006d4 <HAL_UART_MspInit+0x94>)
 80006c0:	f000 f9fe 	bl	8000ac0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80006c4:	bf00      	nop
 80006c6:	3720      	adds	r7, #32
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	40013800 	.word	0x40013800
 80006d0:	40021000 	.word	0x40021000
 80006d4:	40010800 	.word	0x40010800

080006d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006d8:	b480      	push	{r7}
 80006da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006dc:	e7fe      	b.n	80006dc <NMI_Handler+0x4>

080006de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006de:	b480      	push	{r7}
 80006e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006e2:	e7fe      	b.n	80006e2 <HardFault_Handler+0x4>

080006e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006e4:	b480      	push	{r7}
 80006e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006e8:	e7fe      	b.n	80006e8 <MemManage_Handler+0x4>

080006ea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006ea:	b480      	push	{r7}
 80006ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006ee:	e7fe      	b.n	80006ee <BusFault_Handler+0x4>

080006f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006f4:	e7fe      	b.n	80006f4 <UsageFault_Handler+0x4>

080006f6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006f6:	b480      	push	{r7}
 80006f8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80006fa:	bf00      	nop
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bc80      	pop	{r7}
 8000700:	4770      	bx	lr

08000702 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000702:	b480      	push	{r7}
 8000704:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000706:	bf00      	nop
 8000708:	46bd      	mov	sp, r7
 800070a:	bc80      	pop	{r7}
 800070c:	4770      	bx	lr

0800070e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800070e:	b480      	push	{r7}
 8000710:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000712:	bf00      	nop
 8000714:	46bd      	mov	sp, r7
 8000716:	bc80      	pop	{r7}
 8000718:	4770      	bx	lr

0800071a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800071a:	b580      	push	{r7, lr}
 800071c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800071e:	f000 f8ab 	bl	8000878 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000722:	bf00      	nop
 8000724:	bd80      	pop	{r7, pc}
	...

08000728 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b086      	sub	sp, #24
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000730:	4a14      	ldr	r2, [pc, #80]	; (8000784 <_sbrk+0x5c>)
 8000732:	4b15      	ldr	r3, [pc, #84]	; (8000788 <_sbrk+0x60>)
 8000734:	1ad3      	subs	r3, r2, r3
 8000736:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000738:	697b      	ldr	r3, [r7, #20]
 800073a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800073c:	4b13      	ldr	r3, [pc, #76]	; (800078c <_sbrk+0x64>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	2b00      	cmp	r3, #0
 8000742:	d102      	bne.n	800074a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000744:	4b11      	ldr	r3, [pc, #68]	; (800078c <_sbrk+0x64>)
 8000746:	4a12      	ldr	r2, [pc, #72]	; (8000790 <_sbrk+0x68>)
 8000748:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800074a:	4b10      	ldr	r3, [pc, #64]	; (800078c <_sbrk+0x64>)
 800074c:	681a      	ldr	r2, [r3, #0]
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	4413      	add	r3, r2
 8000752:	693a      	ldr	r2, [r7, #16]
 8000754:	429a      	cmp	r2, r3
 8000756:	d207      	bcs.n	8000768 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000758:	f001 fd2a 	bl	80021b0 <__errno>
 800075c:	4603      	mov	r3, r0
 800075e:	220c      	movs	r2, #12
 8000760:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000762:	f04f 33ff 	mov.w	r3, #4294967295
 8000766:	e009      	b.n	800077c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000768:	4b08      	ldr	r3, [pc, #32]	; (800078c <_sbrk+0x64>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800076e:	4b07      	ldr	r3, [pc, #28]	; (800078c <_sbrk+0x64>)
 8000770:	681a      	ldr	r2, [r3, #0]
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	4413      	add	r3, r2
 8000776:	4a05      	ldr	r2, [pc, #20]	; (800078c <_sbrk+0x64>)
 8000778:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800077a:	68fb      	ldr	r3, [r7, #12]
}
 800077c:	4618      	mov	r0, r3
 800077e:	3718      	adds	r7, #24
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}
 8000784:	20005000 	.word	0x20005000
 8000788:	00000400 	.word	0x00000400
 800078c:	20000108 	.word	0x20000108
 8000790:	20000258 	.word	0x20000258

08000794 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000794:	b480      	push	{r7}
 8000796:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000798:	bf00      	nop
 800079a:	46bd      	mov	sp, r7
 800079c:	bc80      	pop	{r7}
 800079e:	4770      	bx	lr

080007a0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80007a0:	f7ff fff8 	bl	8000794 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007a4:	480b      	ldr	r0, [pc, #44]	; (80007d4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80007a6:	490c      	ldr	r1, [pc, #48]	; (80007d8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80007a8:	4a0c      	ldr	r2, [pc, #48]	; (80007dc <LoopFillZerobss+0x16>)
  movs r3, #0
 80007aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007ac:	e002      	b.n	80007b4 <LoopCopyDataInit>

080007ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007b2:	3304      	adds	r3, #4

080007b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007b8:	d3f9      	bcc.n	80007ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007ba:	4a09      	ldr	r2, [pc, #36]	; (80007e0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80007bc:	4c09      	ldr	r4, [pc, #36]	; (80007e4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80007be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007c0:	e001      	b.n	80007c6 <LoopFillZerobss>

080007c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007c4:	3204      	adds	r2, #4

080007c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007c8:	d3fb      	bcc.n	80007c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007ca:	f001 fcf7 	bl	80021bc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007ce:	f7ff fcbd 	bl	800014c <main>
  bx lr
 80007d2:	4770      	bx	lr
  ldr r0, =_sdata
 80007d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007d8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80007dc:	08002b5c 	.word	0x08002b5c
  ldr r2, =_sbss
 80007e0:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80007e4:	20000258 	.word	0x20000258

080007e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007e8:	e7fe      	b.n	80007e8 <ADC1_2_IRQHandler>
	...

080007ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007f0:	4b08      	ldr	r3, [pc, #32]	; (8000814 <HAL_Init+0x28>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	4a07      	ldr	r2, [pc, #28]	; (8000814 <HAL_Init+0x28>)
 80007f6:	f043 0310 	orr.w	r3, r3, #16
 80007fa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007fc:	2003      	movs	r0, #3
 80007fe:	f000 f92b 	bl	8000a58 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000802:	200f      	movs	r0, #15
 8000804:	f000 f808 	bl	8000818 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000808:	f7ff fe98 	bl	800053c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800080c:	2300      	movs	r3, #0
}
 800080e:	4618      	mov	r0, r3
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	40022000 	.word	0x40022000

08000818 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b082      	sub	sp, #8
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000820:	4b12      	ldr	r3, [pc, #72]	; (800086c <HAL_InitTick+0x54>)
 8000822:	681a      	ldr	r2, [r3, #0]
 8000824:	4b12      	ldr	r3, [pc, #72]	; (8000870 <HAL_InitTick+0x58>)
 8000826:	781b      	ldrb	r3, [r3, #0]
 8000828:	4619      	mov	r1, r3
 800082a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800082e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000832:	fbb2 f3f3 	udiv	r3, r2, r3
 8000836:	4618      	mov	r0, r3
 8000838:	f000 f935 	bl	8000aa6 <HAL_SYSTICK_Config>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d001      	beq.n	8000846 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000842:	2301      	movs	r3, #1
 8000844:	e00e      	b.n	8000864 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	2b0f      	cmp	r3, #15
 800084a:	d80a      	bhi.n	8000862 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800084c:	2200      	movs	r2, #0
 800084e:	6879      	ldr	r1, [r7, #4]
 8000850:	f04f 30ff 	mov.w	r0, #4294967295
 8000854:	f000 f90b 	bl	8000a6e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000858:	4a06      	ldr	r2, [pc, #24]	; (8000874 <HAL_InitTick+0x5c>)
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800085e:	2300      	movs	r3, #0
 8000860:	e000      	b.n	8000864 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000862:	2301      	movs	r3, #1
}
 8000864:	4618      	mov	r0, r3
 8000866:	3708      	adds	r7, #8
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}
 800086c:	20000000 	.word	0x20000000
 8000870:	20000008 	.word	0x20000008
 8000874:	20000004 	.word	0x20000004

08000878 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000878:	b480      	push	{r7}
 800087a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800087c:	4b05      	ldr	r3, [pc, #20]	; (8000894 <HAL_IncTick+0x1c>)
 800087e:	781b      	ldrb	r3, [r3, #0]
 8000880:	461a      	mov	r2, r3
 8000882:	4b05      	ldr	r3, [pc, #20]	; (8000898 <HAL_IncTick+0x20>)
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	4413      	add	r3, r2
 8000888:	4a03      	ldr	r2, [pc, #12]	; (8000898 <HAL_IncTick+0x20>)
 800088a:	6013      	str	r3, [r2, #0]
}
 800088c:	bf00      	nop
 800088e:	46bd      	mov	sp, r7
 8000890:	bc80      	pop	{r7}
 8000892:	4770      	bx	lr
 8000894:	20000008 	.word	0x20000008
 8000898:	2000010c 	.word	0x2000010c

0800089c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800089c:	b480      	push	{r7}
 800089e:	af00      	add	r7, sp, #0
  return uwTick;
 80008a0:	4b02      	ldr	r3, [pc, #8]	; (80008ac <HAL_GetTick+0x10>)
 80008a2:	681b      	ldr	r3, [r3, #0]
}
 80008a4:	4618      	mov	r0, r3
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bc80      	pop	{r7}
 80008aa:	4770      	bx	lr
 80008ac:	2000010c 	.word	0x2000010c

080008b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b084      	sub	sp, #16
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80008b8:	f7ff fff0 	bl	800089c <HAL_GetTick>
 80008bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008c2:	68fb      	ldr	r3, [r7, #12]
 80008c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008c8:	d005      	beq.n	80008d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80008ca:	4b0a      	ldr	r3, [pc, #40]	; (80008f4 <HAL_Delay+0x44>)
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	461a      	mov	r2, r3
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	4413      	add	r3, r2
 80008d4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80008d6:	bf00      	nop
 80008d8:	f7ff ffe0 	bl	800089c <HAL_GetTick>
 80008dc:	4602      	mov	r2, r0
 80008de:	68bb      	ldr	r3, [r7, #8]
 80008e0:	1ad3      	subs	r3, r2, r3
 80008e2:	68fa      	ldr	r2, [r7, #12]
 80008e4:	429a      	cmp	r2, r3
 80008e6:	d8f7      	bhi.n	80008d8 <HAL_Delay+0x28>
  {
  }
}
 80008e8:	bf00      	nop
 80008ea:	bf00      	nop
 80008ec:	3710      	adds	r7, #16
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	20000008 	.word	0x20000008

080008f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008f8:	b480      	push	{r7}
 80008fa:	b085      	sub	sp, #20
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	f003 0307 	and.w	r3, r3, #7
 8000906:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000908:	4b0c      	ldr	r3, [pc, #48]	; (800093c <__NVIC_SetPriorityGrouping+0x44>)
 800090a:	68db      	ldr	r3, [r3, #12]
 800090c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800090e:	68ba      	ldr	r2, [r7, #8]
 8000910:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000914:	4013      	ands	r3, r2
 8000916:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000918:	68fb      	ldr	r3, [r7, #12]
 800091a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800091c:	68bb      	ldr	r3, [r7, #8]
 800091e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000920:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000924:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000928:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800092a:	4a04      	ldr	r2, [pc, #16]	; (800093c <__NVIC_SetPriorityGrouping+0x44>)
 800092c:	68bb      	ldr	r3, [r7, #8]
 800092e:	60d3      	str	r3, [r2, #12]
}
 8000930:	bf00      	nop
 8000932:	3714      	adds	r7, #20
 8000934:	46bd      	mov	sp, r7
 8000936:	bc80      	pop	{r7}
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop
 800093c:	e000ed00 	.word	0xe000ed00

08000940 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000944:	4b04      	ldr	r3, [pc, #16]	; (8000958 <__NVIC_GetPriorityGrouping+0x18>)
 8000946:	68db      	ldr	r3, [r3, #12]
 8000948:	0a1b      	lsrs	r3, r3, #8
 800094a:	f003 0307 	and.w	r3, r3, #7
}
 800094e:	4618      	mov	r0, r3
 8000950:	46bd      	mov	sp, r7
 8000952:	bc80      	pop	{r7}
 8000954:	4770      	bx	lr
 8000956:	bf00      	nop
 8000958:	e000ed00 	.word	0xe000ed00

0800095c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800095c:	b480      	push	{r7}
 800095e:	b083      	sub	sp, #12
 8000960:	af00      	add	r7, sp, #0
 8000962:	4603      	mov	r3, r0
 8000964:	6039      	str	r1, [r7, #0]
 8000966:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000968:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800096c:	2b00      	cmp	r3, #0
 800096e:	db0a      	blt.n	8000986 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000970:	683b      	ldr	r3, [r7, #0]
 8000972:	b2da      	uxtb	r2, r3
 8000974:	490c      	ldr	r1, [pc, #48]	; (80009a8 <__NVIC_SetPriority+0x4c>)
 8000976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800097a:	0112      	lsls	r2, r2, #4
 800097c:	b2d2      	uxtb	r2, r2
 800097e:	440b      	add	r3, r1
 8000980:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000984:	e00a      	b.n	800099c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000986:	683b      	ldr	r3, [r7, #0]
 8000988:	b2da      	uxtb	r2, r3
 800098a:	4908      	ldr	r1, [pc, #32]	; (80009ac <__NVIC_SetPriority+0x50>)
 800098c:	79fb      	ldrb	r3, [r7, #7]
 800098e:	f003 030f 	and.w	r3, r3, #15
 8000992:	3b04      	subs	r3, #4
 8000994:	0112      	lsls	r2, r2, #4
 8000996:	b2d2      	uxtb	r2, r2
 8000998:	440b      	add	r3, r1
 800099a:	761a      	strb	r2, [r3, #24]
}
 800099c:	bf00      	nop
 800099e:	370c      	adds	r7, #12
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bc80      	pop	{r7}
 80009a4:	4770      	bx	lr
 80009a6:	bf00      	nop
 80009a8:	e000e100 	.word	0xe000e100
 80009ac:	e000ed00 	.word	0xe000ed00

080009b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b089      	sub	sp, #36	; 0x24
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	60f8      	str	r0, [r7, #12]
 80009b8:	60b9      	str	r1, [r7, #8]
 80009ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	f003 0307 	and.w	r3, r3, #7
 80009c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009c4:	69fb      	ldr	r3, [r7, #28]
 80009c6:	f1c3 0307 	rsb	r3, r3, #7
 80009ca:	2b04      	cmp	r3, #4
 80009cc:	bf28      	it	cs
 80009ce:	2304      	movcs	r3, #4
 80009d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009d2:	69fb      	ldr	r3, [r7, #28]
 80009d4:	3304      	adds	r3, #4
 80009d6:	2b06      	cmp	r3, #6
 80009d8:	d902      	bls.n	80009e0 <NVIC_EncodePriority+0x30>
 80009da:	69fb      	ldr	r3, [r7, #28]
 80009dc:	3b03      	subs	r3, #3
 80009de:	e000      	b.n	80009e2 <NVIC_EncodePriority+0x32>
 80009e0:	2300      	movs	r3, #0
 80009e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009e4:	f04f 32ff 	mov.w	r2, #4294967295
 80009e8:	69bb      	ldr	r3, [r7, #24]
 80009ea:	fa02 f303 	lsl.w	r3, r2, r3
 80009ee:	43da      	mvns	r2, r3
 80009f0:	68bb      	ldr	r3, [r7, #8]
 80009f2:	401a      	ands	r2, r3
 80009f4:	697b      	ldr	r3, [r7, #20]
 80009f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009f8:	f04f 31ff 	mov.w	r1, #4294967295
 80009fc:	697b      	ldr	r3, [r7, #20]
 80009fe:	fa01 f303 	lsl.w	r3, r1, r3
 8000a02:	43d9      	mvns	r1, r3
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a08:	4313      	orrs	r3, r2
         );
}
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	3724      	adds	r7, #36	; 0x24
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bc80      	pop	{r7}
 8000a12:	4770      	bx	lr

08000a14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b082      	sub	sp, #8
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	3b01      	subs	r3, #1
 8000a20:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000a24:	d301      	bcc.n	8000a2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a26:	2301      	movs	r3, #1
 8000a28:	e00f      	b.n	8000a4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a2a:	4a0a      	ldr	r2, [pc, #40]	; (8000a54 <SysTick_Config+0x40>)
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	3b01      	subs	r3, #1
 8000a30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a32:	210f      	movs	r1, #15
 8000a34:	f04f 30ff 	mov.w	r0, #4294967295
 8000a38:	f7ff ff90 	bl	800095c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a3c:	4b05      	ldr	r3, [pc, #20]	; (8000a54 <SysTick_Config+0x40>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a42:	4b04      	ldr	r3, [pc, #16]	; (8000a54 <SysTick_Config+0x40>)
 8000a44:	2207      	movs	r2, #7
 8000a46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a48:	2300      	movs	r3, #0
}
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	3708      	adds	r7, #8
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	e000e010 	.word	0xe000e010

08000a58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b082      	sub	sp, #8
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a60:	6878      	ldr	r0, [r7, #4]
 8000a62:	f7ff ff49 	bl	80008f8 <__NVIC_SetPriorityGrouping>
}
 8000a66:	bf00      	nop
 8000a68:	3708      	adds	r7, #8
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}

08000a6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a6e:	b580      	push	{r7, lr}
 8000a70:	b086      	sub	sp, #24
 8000a72:	af00      	add	r7, sp, #0
 8000a74:	4603      	mov	r3, r0
 8000a76:	60b9      	str	r1, [r7, #8]
 8000a78:	607a      	str	r2, [r7, #4]
 8000a7a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a80:	f7ff ff5e 	bl	8000940 <__NVIC_GetPriorityGrouping>
 8000a84:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a86:	687a      	ldr	r2, [r7, #4]
 8000a88:	68b9      	ldr	r1, [r7, #8]
 8000a8a:	6978      	ldr	r0, [r7, #20]
 8000a8c:	f7ff ff90 	bl	80009b0 <NVIC_EncodePriority>
 8000a90:	4602      	mov	r2, r0
 8000a92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a96:	4611      	mov	r1, r2
 8000a98:	4618      	mov	r0, r3
 8000a9a:	f7ff ff5f 	bl	800095c <__NVIC_SetPriority>
}
 8000a9e:	bf00      	nop
 8000aa0:	3718      	adds	r7, #24
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}

08000aa6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000aa6:	b580      	push	{r7, lr}
 8000aa8:	b082      	sub	sp, #8
 8000aaa:	af00      	add	r7, sp, #0
 8000aac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000aae:	6878      	ldr	r0, [r7, #4]
 8000ab0:	f7ff ffb0 	bl	8000a14 <SysTick_Config>
 8000ab4:	4603      	mov	r3, r0
}
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	3708      	adds	r7, #8
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
	...

08000ac0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	b08b      	sub	sp, #44	; 0x2c
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
 8000ac8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000aca:	2300      	movs	r3, #0
 8000acc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ad2:	e169      	b.n	8000da8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000ad4:	2201      	movs	r2, #1
 8000ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8000adc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	69fa      	ldr	r2, [r7, #28]
 8000ae4:	4013      	ands	r3, r2
 8000ae6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000ae8:	69ba      	ldr	r2, [r7, #24]
 8000aea:	69fb      	ldr	r3, [r7, #28]
 8000aec:	429a      	cmp	r2, r3
 8000aee:	f040 8158 	bne.w	8000da2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000af2:	683b      	ldr	r3, [r7, #0]
 8000af4:	685b      	ldr	r3, [r3, #4]
 8000af6:	4a9a      	ldr	r2, [pc, #616]	; (8000d60 <HAL_GPIO_Init+0x2a0>)
 8000af8:	4293      	cmp	r3, r2
 8000afa:	d05e      	beq.n	8000bba <HAL_GPIO_Init+0xfa>
 8000afc:	4a98      	ldr	r2, [pc, #608]	; (8000d60 <HAL_GPIO_Init+0x2a0>)
 8000afe:	4293      	cmp	r3, r2
 8000b00:	d875      	bhi.n	8000bee <HAL_GPIO_Init+0x12e>
 8000b02:	4a98      	ldr	r2, [pc, #608]	; (8000d64 <HAL_GPIO_Init+0x2a4>)
 8000b04:	4293      	cmp	r3, r2
 8000b06:	d058      	beq.n	8000bba <HAL_GPIO_Init+0xfa>
 8000b08:	4a96      	ldr	r2, [pc, #600]	; (8000d64 <HAL_GPIO_Init+0x2a4>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d86f      	bhi.n	8000bee <HAL_GPIO_Init+0x12e>
 8000b0e:	4a96      	ldr	r2, [pc, #600]	; (8000d68 <HAL_GPIO_Init+0x2a8>)
 8000b10:	4293      	cmp	r3, r2
 8000b12:	d052      	beq.n	8000bba <HAL_GPIO_Init+0xfa>
 8000b14:	4a94      	ldr	r2, [pc, #592]	; (8000d68 <HAL_GPIO_Init+0x2a8>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d869      	bhi.n	8000bee <HAL_GPIO_Init+0x12e>
 8000b1a:	4a94      	ldr	r2, [pc, #592]	; (8000d6c <HAL_GPIO_Init+0x2ac>)
 8000b1c:	4293      	cmp	r3, r2
 8000b1e:	d04c      	beq.n	8000bba <HAL_GPIO_Init+0xfa>
 8000b20:	4a92      	ldr	r2, [pc, #584]	; (8000d6c <HAL_GPIO_Init+0x2ac>)
 8000b22:	4293      	cmp	r3, r2
 8000b24:	d863      	bhi.n	8000bee <HAL_GPIO_Init+0x12e>
 8000b26:	4a92      	ldr	r2, [pc, #584]	; (8000d70 <HAL_GPIO_Init+0x2b0>)
 8000b28:	4293      	cmp	r3, r2
 8000b2a:	d046      	beq.n	8000bba <HAL_GPIO_Init+0xfa>
 8000b2c:	4a90      	ldr	r2, [pc, #576]	; (8000d70 <HAL_GPIO_Init+0x2b0>)
 8000b2e:	4293      	cmp	r3, r2
 8000b30:	d85d      	bhi.n	8000bee <HAL_GPIO_Init+0x12e>
 8000b32:	2b12      	cmp	r3, #18
 8000b34:	d82a      	bhi.n	8000b8c <HAL_GPIO_Init+0xcc>
 8000b36:	2b12      	cmp	r3, #18
 8000b38:	d859      	bhi.n	8000bee <HAL_GPIO_Init+0x12e>
 8000b3a:	a201      	add	r2, pc, #4	; (adr r2, 8000b40 <HAL_GPIO_Init+0x80>)
 8000b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b40:	08000bbb 	.word	0x08000bbb
 8000b44:	08000b95 	.word	0x08000b95
 8000b48:	08000ba7 	.word	0x08000ba7
 8000b4c:	08000be9 	.word	0x08000be9
 8000b50:	08000bef 	.word	0x08000bef
 8000b54:	08000bef 	.word	0x08000bef
 8000b58:	08000bef 	.word	0x08000bef
 8000b5c:	08000bef 	.word	0x08000bef
 8000b60:	08000bef 	.word	0x08000bef
 8000b64:	08000bef 	.word	0x08000bef
 8000b68:	08000bef 	.word	0x08000bef
 8000b6c:	08000bef 	.word	0x08000bef
 8000b70:	08000bef 	.word	0x08000bef
 8000b74:	08000bef 	.word	0x08000bef
 8000b78:	08000bef 	.word	0x08000bef
 8000b7c:	08000bef 	.word	0x08000bef
 8000b80:	08000bef 	.word	0x08000bef
 8000b84:	08000b9d 	.word	0x08000b9d
 8000b88:	08000bb1 	.word	0x08000bb1
 8000b8c:	4a79      	ldr	r2, [pc, #484]	; (8000d74 <HAL_GPIO_Init+0x2b4>)
 8000b8e:	4293      	cmp	r3, r2
 8000b90:	d013      	beq.n	8000bba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000b92:	e02c      	b.n	8000bee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000b94:	683b      	ldr	r3, [r7, #0]
 8000b96:	68db      	ldr	r3, [r3, #12]
 8000b98:	623b      	str	r3, [r7, #32]
          break;
 8000b9a:	e029      	b.n	8000bf0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	68db      	ldr	r3, [r3, #12]
 8000ba0:	3304      	adds	r3, #4
 8000ba2:	623b      	str	r3, [r7, #32]
          break;
 8000ba4:	e024      	b.n	8000bf0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	68db      	ldr	r3, [r3, #12]
 8000baa:	3308      	adds	r3, #8
 8000bac:	623b      	str	r3, [r7, #32]
          break;
 8000bae:	e01f      	b.n	8000bf0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	68db      	ldr	r3, [r3, #12]
 8000bb4:	330c      	adds	r3, #12
 8000bb6:	623b      	str	r3, [r7, #32]
          break;
 8000bb8:	e01a      	b.n	8000bf0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	689b      	ldr	r3, [r3, #8]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d102      	bne.n	8000bc8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000bc2:	2304      	movs	r3, #4
 8000bc4:	623b      	str	r3, [r7, #32]
          break;
 8000bc6:	e013      	b.n	8000bf0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	689b      	ldr	r3, [r3, #8]
 8000bcc:	2b01      	cmp	r3, #1
 8000bce:	d105      	bne.n	8000bdc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000bd0:	2308      	movs	r3, #8
 8000bd2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	69fa      	ldr	r2, [r7, #28]
 8000bd8:	611a      	str	r2, [r3, #16]
          break;
 8000bda:	e009      	b.n	8000bf0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000bdc:	2308      	movs	r3, #8
 8000bde:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	69fa      	ldr	r2, [r7, #28]
 8000be4:	615a      	str	r2, [r3, #20]
          break;
 8000be6:	e003      	b.n	8000bf0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000be8:	2300      	movs	r3, #0
 8000bea:	623b      	str	r3, [r7, #32]
          break;
 8000bec:	e000      	b.n	8000bf0 <HAL_GPIO_Init+0x130>
          break;
 8000bee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000bf0:	69bb      	ldr	r3, [r7, #24]
 8000bf2:	2bff      	cmp	r3, #255	; 0xff
 8000bf4:	d801      	bhi.n	8000bfa <HAL_GPIO_Init+0x13a>
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	e001      	b.n	8000bfe <HAL_GPIO_Init+0x13e>
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	3304      	adds	r3, #4
 8000bfe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000c00:	69bb      	ldr	r3, [r7, #24]
 8000c02:	2bff      	cmp	r3, #255	; 0xff
 8000c04:	d802      	bhi.n	8000c0c <HAL_GPIO_Init+0x14c>
 8000c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c08:	009b      	lsls	r3, r3, #2
 8000c0a:	e002      	b.n	8000c12 <HAL_GPIO_Init+0x152>
 8000c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c0e:	3b08      	subs	r3, #8
 8000c10:	009b      	lsls	r3, r3, #2
 8000c12:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	681a      	ldr	r2, [r3, #0]
 8000c18:	210f      	movs	r1, #15
 8000c1a:	693b      	ldr	r3, [r7, #16]
 8000c1c:	fa01 f303 	lsl.w	r3, r1, r3
 8000c20:	43db      	mvns	r3, r3
 8000c22:	401a      	ands	r2, r3
 8000c24:	6a39      	ldr	r1, [r7, #32]
 8000c26:	693b      	ldr	r3, [r7, #16]
 8000c28:	fa01 f303 	lsl.w	r3, r1, r3
 8000c2c:	431a      	orrs	r2, r3
 8000c2e:	697b      	ldr	r3, [r7, #20]
 8000c30:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000c32:	683b      	ldr	r3, [r7, #0]
 8000c34:	685b      	ldr	r3, [r3, #4]
 8000c36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	f000 80b1 	beq.w	8000da2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000c40:	4b4d      	ldr	r3, [pc, #308]	; (8000d78 <HAL_GPIO_Init+0x2b8>)
 8000c42:	699b      	ldr	r3, [r3, #24]
 8000c44:	4a4c      	ldr	r2, [pc, #304]	; (8000d78 <HAL_GPIO_Init+0x2b8>)
 8000c46:	f043 0301 	orr.w	r3, r3, #1
 8000c4a:	6193      	str	r3, [r2, #24]
 8000c4c:	4b4a      	ldr	r3, [pc, #296]	; (8000d78 <HAL_GPIO_Init+0x2b8>)
 8000c4e:	699b      	ldr	r3, [r3, #24]
 8000c50:	f003 0301 	and.w	r3, r3, #1
 8000c54:	60bb      	str	r3, [r7, #8]
 8000c56:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000c58:	4a48      	ldr	r2, [pc, #288]	; (8000d7c <HAL_GPIO_Init+0x2bc>)
 8000c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c5c:	089b      	lsrs	r3, r3, #2
 8000c5e:	3302      	adds	r3, #2
 8000c60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c64:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c68:	f003 0303 	and.w	r3, r3, #3
 8000c6c:	009b      	lsls	r3, r3, #2
 8000c6e:	220f      	movs	r2, #15
 8000c70:	fa02 f303 	lsl.w	r3, r2, r3
 8000c74:	43db      	mvns	r3, r3
 8000c76:	68fa      	ldr	r2, [r7, #12]
 8000c78:	4013      	ands	r3, r2
 8000c7a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	4a40      	ldr	r2, [pc, #256]	; (8000d80 <HAL_GPIO_Init+0x2c0>)
 8000c80:	4293      	cmp	r3, r2
 8000c82:	d013      	beq.n	8000cac <HAL_GPIO_Init+0x1ec>
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	4a3f      	ldr	r2, [pc, #252]	; (8000d84 <HAL_GPIO_Init+0x2c4>)
 8000c88:	4293      	cmp	r3, r2
 8000c8a:	d00d      	beq.n	8000ca8 <HAL_GPIO_Init+0x1e8>
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	4a3e      	ldr	r2, [pc, #248]	; (8000d88 <HAL_GPIO_Init+0x2c8>)
 8000c90:	4293      	cmp	r3, r2
 8000c92:	d007      	beq.n	8000ca4 <HAL_GPIO_Init+0x1e4>
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	4a3d      	ldr	r2, [pc, #244]	; (8000d8c <HAL_GPIO_Init+0x2cc>)
 8000c98:	4293      	cmp	r3, r2
 8000c9a:	d101      	bne.n	8000ca0 <HAL_GPIO_Init+0x1e0>
 8000c9c:	2303      	movs	r3, #3
 8000c9e:	e006      	b.n	8000cae <HAL_GPIO_Init+0x1ee>
 8000ca0:	2304      	movs	r3, #4
 8000ca2:	e004      	b.n	8000cae <HAL_GPIO_Init+0x1ee>
 8000ca4:	2302      	movs	r3, #2
 8000ca6:	e002      	b.n	8000cae <HAL_GPIO_Init+0x1ee>
 8000ca8:	2301      	movs	r3, #1
 8000caa:	e000      	b.n	8000cae <HAL_GPIO_Init+0x1ee>
 8000cac:	2300      	movs	r3, #0
 8000cae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000cb0:	f002 0203 	and.w	r2, r2, #3
 8000cb4:	0092      	lsls	r2, r2, #2
 8000cb6:	4093      	lsls	r3, r2
 8000cb8:	68fa      	ldr	r2, [r7, #12]
 8000cba:	4313      	orrs	r3, r2
 8000cbc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000cbe:	492f      	ldr	r1, [pc, #188]	; (8000d7c <HAL_GPIO_Init+0x2bc>)
 8000cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cc2:	089b      	lsrs	r3, r3, #2
 8000cc4:	3302      	adds	r3, #2
 8000cc6:	68fa      	ldr	r2, [r7, #12]
 8000cc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	685b      	ldr	r3, [r3, #4]
 8000cd0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d006      	beq.n	8000ce6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000cd8:	4b2d      	ldr	r3, [pc, #180]	; (8000d90 <HAL_GPIO_Init+0x2d0>)
 8000cda:	689a      	ldr	r2, [r3, #8]
 8000cdc:	492c      	ldr	r1, [pc, #176]	; (8000d90 <HAL_GPIO_Init+0x2d0>)
 8000cde:	69bb      	ldr	r3, [r7, #24]
 8000ce0:	4313      	orrs	r3, r2
 8000ce2:	608b      	str	r3, [r1, #8]
 8000ce4:	e006      	b.n	8000cf4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000ce6:	4b2a      	ldr	r3, [pc, #168]	; (8000d90 <HAL_GPIO_Init+0x2d0>)
 8000ce8:	689a      	ldr	r2, [r3, #8]
 8000cea:	69bb      	ldr	r3, [r7, #24]
 8000cec:	43db      	mvns	r3, r3
 8000cee:	4928      	ldr	r1, [pc, #160]	; (8000d90 <HAL_GPIO_Init+0x2d0>)
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	685b      	ldr	r3, [r3, #4]
 8000cf8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d006      	beq.n	8000d0e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000d00:	4b23      	ldr	r3, [pc, #140]	; (8000d90 <HAL_GPIO_Init+0x2d0>)
 8000d02:	68da      	ldr	r2, [r3, #12]
 8000d04:	4922      	ldr	r1, [pc, #136]	; (8000d90 <HAL_GPIO_Init+0x2d0>)
 8000d06:	69bb      	ldr	r3, [r7, #24]
 8000d08:	4313      	orrs	r3, r2
 8000d0a:	60cb      	str	r3, [r1, #12]
 8000d0c:	e006      	b.n	8000d1c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000d0e:	4b20      	ldr	r3, [pc, #128]	; (8000d90 <HAL_GPIO_Init+0x2d0>)
 8000d10:	68da      	ldr	r2, [r3, #12]
 8000d12:	69bb      	ldr	r3, [r7, #24]
 8000d14:	43db      	mvns	r3, r3
 8000d16:	491e      	ldr	r1, [pc, #120]	; (8000d90 <HAL_GPIO_Init+0x2d0>)
 8000d18:	4013      	ands	r3, r2
 8000d1a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	685b      	ldr	r3, [r3, #4]
 8000d20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d006      	beq.n	8000d36 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000d28:	4b19      	ldr	r3, [pc, #100]	; (8000d90 <HAL_GPIO_Init+0x2d0>)
 8000d2a:	685a      	ldr	r2, [r3, #4]
 8000d2c:	4918      	ldr	r1, [pc, #96]	; (8000d90 <HAL_GPIO_Init+0x2d0>)
 8000d2e:	69bb      	ldr	r3, [r7, #24]
 8000d30:	4313      	orrs	r3, r2
 8000d32:	604b      	str	r3, [r1, #4]
 8000d34:	e006      	b.n	8000d44 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000d36:	4b16      	ldr	r3, [pc, #88]	; (8000d90 <HAL_GPIO_Init+0x2d0>)
 8000d38:	685a      	ldr	r2, [r3, #4]
 8000d3a:	69bb      	ldr	r3, [r7, #24]
 8000d3c:	43db      	mvns	r3, r3
 8000d3e:	4914      	ldr	r1, [pc, #80]	; (8000d90 <HAL_GPIO_Init+0x2d0>)
 8000d40:	4013      	ands	r3, r2
 8000d42:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d44:	683b      	ldr	r3, [r7, #0]
 8000d46:	685b      	ldr	r3, [r3, #4]
 8000d48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d021      	beq.n	8000d94 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000d50:	4b0f      	ldr	r3, [pc, #60]	; (8000d90 <HAL_GPIO_Init+0x2d0>)
 8000d52:	681a      	ldr	r2, [r3, #0]
 8000d54:	490e      	ldr	r1, [pc, #56]	; (8000d90 <HAL_GPIO_Init+0x2d0>)
 8000d56:	69bb      	ldr	r3, [r7, #24]
 8000d58:	4313      	orrs	r3, r2
 8000d5a:	600b      	str	r3, [r1, #0]
 8000d5c:	e021      	b.n	8000da2 <HAL_GPIO_Init+0x2e2>
 8000d5e:	bf00      	nop
 8000d60:	10320000 	.word	0x10320000
 8000d64:	10310000 	.word	0x10310000
 8000d68:	10220000 	.word	0x10220000
 8000d6c:	10210000 	.word	0x10210000
 8000d70:	10120000 	.word	0x10120000
 8000d74:	10110000 	.word	0x10110000
 8000d78:	40021000 	.word	0x40021000
 8000d7c:	40010000 	.word	0x40010000
 8000d80:	40010800 	.word	0x40010800
 8000d84:	40010c00 	.word	0x40010c00
 8000d88:	40011000 	.word	0x40011000
 8000d8c:	40011400 	.word	0x40011400
 8000d90:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000d94:	4b0b      	ldr	r3, [pc, #44]	; (8000dc4 <HAL_GPIO_Init+0x304>)
 8000d96:	681a      	ldr	r2, [r3, #0]
 8000d98:	69bb      	ldr	r3, [r7, #24]
 8000d9a:	43db      	mvns	r3, r3
 8000d9c:	4909      	ldr	r1, [pc, #36]	; (8000dc4 <HAL_GPIO_Init+0x304>)
 8000d9e:	4013      	ands	r3, r2
 8000da0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000da4:	3301      	adds	r3, #1
 8000da6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dae:	fa22 f303 	lsr.w	r3, r2, r3
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	f47f ae8e 	bne.w	8000ad4 <HAL_GPIO_Init+0x14>
  }
}
 8000db8:	bf00      	nop
 8000dba:	bf00      	nop
 8000dbc:	372c      	adds	r7, #44	; 0x2c
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bc80      	pop	{r7}
 8000dc2:	4770      	bx	lr
 8000dc4:	40010400 	.word	0x40010400

08000dc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b083      	sub	sp, #12
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
 8000dd0:	460b      	mov	r3, r1
 8000dd2:	807b      	strh	r3, [r7, #2]
 8000dd4:	4613      	mov	r3, r2
 8000dd6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000dd8:	787b      	ldrb	r3, [r7, #1]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d003      	beq.n	8000de6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000dde:	887a      	ldrh	r2, [r7, #2]
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000de4:	e003      	b.n	8000dee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000de6:	887b      	ldrh	r3, [r7, #2]
 8000de8:	041a      	lsls	r2, r3, #16
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	611a      	str	r2, [r3, #16]
}
 8000dee:	bf00      	nop
 8000df0:	370c      	adds	r7, #12
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bc80      	pop	{r7}
 8000df6:	4770      	bx	lr

08000df8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	b085      	sub	sp, #20
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
 8000e00:	460b      	mov	r3, r1
 8000e02:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	68db      	ldr	r3, [r3, #12]
 8000e08:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000e0a:	887a      	ldrh	r2, [r7, #2]
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	4013      	ands	r3, r2
 8000e10:	041a      	lsls	r2, r3, #16
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	43d9      	mvns	r1, r3
 8000e16:	887b      	ldrh	r3, [r7, #2]
 8000e18:	400b      	ands	r3, r1
 8000e1a:	431a      	orrs	r2, r3
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	611a      	str	r2, [r3, #16]
}
 8000e20:	bf00      	nop
 8000e22:	3714      	adds	r7, #20
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bc80      	pop	{r7}
 8000e28:	4770      	bx	lr
	...

08000e2c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b086      	sub	sp, #24
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d101      	bne.n	8000e3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	e272      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	f003 0301 	and.w	r3, r3, #1
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	f000 8087 	beq.w	8000f5a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e4c:	4b92      	ldr	r3, [pc, #584]	; (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	f003 030c 	and.w	r3, r3, #12
 8000e54:	2b04      	cmp	r3, #4
 8000e56:	d00c      	beq.n	8000e72 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e58:	4b8f      	ldr	r3, [pc, #572]	; (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	f003 030c 	and.w	r3, r3, #12
 8000e60:	2b08      	cmp	r3, #8
 8000e62:	d112      	bne.n	8000e8a <HAL_RCC_OscConfig+0x5e>
 8000e64:	4b8c      	ldr	r3, [pc, #560]	; (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e70:	d10b      	bne.n	8000e8a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e72:	4b89      	ldr	r3, [pc, #548]	; (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d06c      	beq.n	8000f58 <HAL_RCC_OscConfig+0x12c>
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	685b      	ldr	r3, [r3, #4]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d168      	bne.n	8000f58 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000e86:	2301      	movs	r3, #1
 8000e88:	e24c      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	685b      	ldr	r3, [r3, #4]
 8000e8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e92:	d106      	bne.n	8000ea2 <HAL_RCC_OscConfig+0x76>
 8000e94:	4b80      	ldr	r3, [pc, #512]	; (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4a7f      	ldr	r2, [pc, #508]	; (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000e9a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e9e:	6013      	str	r3, [r2, #0]
 8000ea0:	e02e      	b.n	8000f00 <HAL_RCC_OscConfig+0xd4>
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	685b      	ldr	r3, [r3, #4]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d10c      	bne.n	8000ec4 <HAL_RCC_OscConfig+0x98>
 8000eaa:	4b7b      	ldr	r3, [pc, #492]	; (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	4a7a      	ldr	r2, [pc, #488]	; (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000eb0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000eb4:	6013      	str	r3, [r2, #0]
 8000eb6:	4b78      	ldr	r3, [pc, #480]	; (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	4a77      	ldr	r2, [pc, #476]	; (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000ebc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ec0:	6013      	str	r3, [r2, #0]
 8000ec2:	e01d      	b.n	8000f00 <HAL_RCC_OscConfig+0xd4>
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000ecc:	d10c      	bne.n	8000ee8 <HAL_RCC_OscConfig+0xbc>
 8000ece:	4b72      	ldr	r3, [pc, #456]	; (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	4a71      	ldr	r2, [pc, #452]	; (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000ed4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ed8:	6013      	str	r3, [r2, #0]
 8000eda:	4b6f      	ldr	r3, [pc, #444]	; (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	4a6e      	ldr	r2, [pc, #440]	; (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000ee0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ee4:	6013      	str	r3, [r2, #0]
 8000ee6:	e00b      	b.n	8000f00 <HAL_RCC_OscConfig+0xd4>
 8000ee8:	4b6b      	ldr	r3, [pc, #428]	; (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4a6a      	ldr	r2, [pc, #424]	; (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000eee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ef2:	6013      	str	r3, [r2, #0]
 8000ef4:	4b68      	ldr	r3, [pc, #416]	; (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	4a67      	ldr	r2, [pc, #412]	; (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000efa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000efe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	685b      	ldr	r3, [r3, #4]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d013      	beq.n	8000f30 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f08:	f7ff fcc8 	bl	800089c <HAL_GetTick>
 8000f0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f0e:	e008      	b.n	8000f22 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f10:	f7ff fcc4 	bl	800089c <HAL_GetTick>
 8000f14:	4602      	mov	r2, r0
 8000f16:	693b      	ldr	r3, [r7, #16]
 8000f18:	1ad3      	subs	r3, r2, r3
 8000f1a:	2b64      	cmp	r3, #100	; 0x64
 8000f1c:	d901      	bls.n	8000f22 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000f1e:	2303      	movs	r3, #3
 8000f20:	e200      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f22:	4b5d      	ldr	r3, [pc, #372]	; (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d0f0      	beq.n	8000f10 <HAL_RCC_OscConfig+0xe4>
 8000f2e:	e014      	b.n	8000f5a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f30:	f7ff fcb4 	bl	800089c <HAL_GetTick>
 8000f34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f36:	e008      	b.n	8000f4a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f38:	f7ff fcb0 	bl	800089c <HAL_GetTick>
 8000f3c:	4602      	mov	r2, r0
 8000f3e:	693b      	ldr	r3, [r7, #16]
 8000f40:	1ad3      	subs	r3, r2, r3
 8000f42:	2b64      	cmp	r3, #100	; 0x64
 8000f44:	d901      	bls.n	8000f4a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000f46:	2303      	movs	r3, #3
 8000f48:	e1ec      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f4a:	4b53      	ldr	r3, [pc, #332]	; (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d1f0      	bne.n	8000f38 <HAL_RCC_OscConfig+0x10c>
 8000f56:	e000      	b.n	8000f5a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f003 0302 	and.w	r3, r3, #2
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d063      	beq.n	800102e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f66:	4b4c      	ldr	r3, [pc, #304]	; (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	f003 030c 	and.w	r3, r3, #12
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d00b      	beq.n	8000f8a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000f72:	4b49      	ldr	r3, [pc, #292]	; (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	f003 030c 	and.w	r3, r3, #12
 8000f7a:	2b08      	cmp	r3, #8
 8000f7c:	d11c      	bne.n	8000fb8 <HAL_RCC_OscConfig+0x18c>
 8000f7e:	4b46      	ldr	r3, [pc, #280]	; (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d116      	bne.n	8000fb8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f8a:	4b43      	ldr	r3, [pc, #268]	; (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f003 0302 	and.w	r3, r3, #2
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d005      	beq.n	8000fa2 <HAL_RCC_OscConfig+0x176>
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	691b      	ldr	r3, [r3, #16]
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	d001      	beq.n	8000fa2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	e1c0      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fa2:	4b3d      	ldr	r3, [pc, #244]	; (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	695b      	ldr	r3, [r3, #20]
 8000fae:	00db      	lsls	r3, r3, #3
 8000fb0:	4939      	ldr	r1, [pc, #228]	; (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000fb2:	4313      	orrs	r3, r2
 8000fb4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fb6:	e03a      	b.n	800102e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	691b      	ldr	r3, [r3, #16]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d020      	beq.n	8001002 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000fc0:	4b36      	ldr	r3, [pc, #216]	; (800109c <HAL_RCC_OscConfig+0x270>)
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fc6:	f7ff fc69 	bl	800089c <HAL_GetTick>
 8000fca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fcc:	e008      	b.n	8000fe0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fce:	f7ff fc65 	bl	800089c <HAL_GetTick>
 8000fd2:	4602      	mov	r2, r0
 8000fd4:	693b      	ldr	r3, [r7, #16]
 8000fd6:	1ad3      	subs	r3, r2, r3
 8000fd8:	2b02      	cmp	r3, #2
 8000fda:	d901      	bls.n	8000fe0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000fdc:	2303      	movs	r3, #3
 8000fde:	e1a1      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fe0:	4b2d      	ldr	r3, [pc, #180]	; (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f003 0302 	and.w	r3, r3, #2
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d0f0      	beq.n	8000fce <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fec:	4b2a      	ldr	r3, [pc, #168]	; (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	695b      	ldr	r3, [r3, #20]
 8000ff8:	00db      	lsls	r3, r3, #3
 8000ffa:	4927      	ldr	r1, [pc, #156]	; (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	600b      	str	r3, [r1, #0]
 8001000:	e015      	b.n	800102e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001002:	4b26      	ldr	r3, [pc, #152]	; (800109c <HAL_RCC_OscConfig+0x270>)
 8001004:	2200      	movs	r2, #0
 8001006:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001008:	f7ff fc48 	bl	800089c <HAL_GetTick>
 800100c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800100e:	e008      	b.n	8001022 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001010:	f7ff fc44 	bl	800089c <HAL_GetTick>
 8001014:	4602      	mov	r2, r0
 8001016:	693b      	ldr	r3, [r7, #16]
 8001018:	1ad3      	subs	r3, r2, r3
 800101a:	2b02      	cmp	r3, #2
 800101c:	d901      	bls.n	8001022 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800101e:	2303      	movs	r3, #3
 8001020:	e180      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001022:	4b1d      	ldr	r3, [pc, #116]	; (8001098 <HAL_RCC_OscConfig+0x26c>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	f003 0302 	and.w	r3, r3, #2
 800102a:	2b00      	cmp	r3, #0
 800102c:	d1f0      	bne.n	8001010 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f003 0308 	and.w	r3, r3, #8
 8001036:	2b00      	cmp	r3, #0
 8001038:	d03a      	beq.n	80010b0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	699b      	ldr	r3, [r3, #24]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d019      	beq.n	8001076 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001042:	4b17      	ldr	r3, [pc, #92]	; (80010a0 <HAL_RCC_OscConfig+0x274>)
 8001044:	2201      	movs	r2, #1
 8001046:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001048:	f7ff fc28 	bl	800089c <HAL_GetTick>
 800104c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800104e:	e008      	b.n	8001062 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001050:	f7ff fc24 	bl	800089c <HAL_GetTick>
 8001054:	4602      	mov	r2, r0
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	1ad3      	subs	r3, r2, r3
 800105a:	2b02      	cmp	r3, #2
 800105c:	d901      	bls.n	8001062 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800105e:	2303      	movs	r3, #3
 8001060:	e160      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001062:	4b0d      	ldr	r3, [pc, #52]	; (8001098 <HAL_RCC_OscConfig+0x26c>)
 8001064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001066:	f003 0302 	and.w	r3, r3, #2
 800106a:	2b00      	cmp	r3, #0
 800106c:	d0f0      	beq.n	8001050 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800106e:	2001      	movs	r0, #1
 8001070:	f000 face 	bl	8001610 <RCC_Delay>
 8001074:	e01c      	b.n	80010b0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001076:	4b0a      	ldr	r3, [pc, #40]	; (80010a0 <HAL_RCC_OscConfig+0x274>)
 8001078:	2200      	movs	r2, #0
 800107a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800107c:	f7ff fc0e 	bl	800089c <HAL_GetTick>
 8001080:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001082:	e00f      	b.n	80010a4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001084:	f7ff fc0a 	bl	800089c <HAL_GetTick>
 8001088:	4602      	mov	r2, r0
 800108a:	693b      	ldr	r3, [r7, #16]
 800108c:	1ad3      	subs	r3, r2, r3
 800108e:	2b02      	cmp	r3, #2
 8001090:	d908      	bls.n	80010a4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001092:	2303      	movs	r3, #3
 8001094:	e146      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>
 8001096:	bf00      	nop
 8001098:	40021000 	.word	0x40021000
 800109c:	42420000 	.word	0x42420000
 80010a0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010a4:	4b92      	ldr	r3, [pc, #584]	; (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 80010a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010a8:	f003 0302 	and.w	r3, r3, #2
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d1e9      	bne.n	8001084 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f003 0304 	and.w	r3, r3, #4
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	f000 80a6 	beq.w	800120a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80010be:	2300      	movs	r3, #0
 80010c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010c2:	4b8b      	ldr	r3, [pc, #556]	; (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 80010c4:	69db      	ldr	r3, [r3, #28]
 80010c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d10d      	bne.n	80010ea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010ce:	4b88      	ldr	r3, [pc, #544]	; (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 80010d0:	69db      	ldr	r3, [r3, #28]
 80010d2:	4a87      	ldr	r2, [pc, #540]	; (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 80010d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010d8:	61d3      	str	r3, [r2, #28]
 80010da:	4b85      	ldr	r3, [pc, #532]	; (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 80010dc:	69db      	ldr	r3, [r3, #28]
 80010de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010e2:	60bb      	str	r3, [r7, #8]
 80010e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80010e6:	2301      	movs	r3, #1
 80010e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010ea:	4b82      	ldr	r3, [pc, #520]	; (80012f4 <HAL_RCC_OscConfig+0x4c8>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d118      	bne.n	8001128 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80010f6:	4b7f      	ldr	r3, [pc, #508]	; (80012f4 <HAL_RCC_OscConfig+0x4c8>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4a7e      	ldr	r2, [pc, #504]	; (80012f4 <HAL_RCC_OscConfig+0x4c8>)
 80010fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001100:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001102:	f7ff fbcb 	bl	800089c <HAL_GetTick>
 8001106:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001108:	e008      	b.n	800111c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800110a:	f7ff fbc7 	bl	800089c <HAL_GetTick>
 800110e:	4602      	mov	r2, r0
 8001110:	693b      	ldr	r3, [r7, #16]
 8001112:	1ad3      	subs	r3, r2, r3
 8001114:	2b64      	cmp	r3, #100	; 0x64
 8001116:	d901      	bls.n	800111c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001118:	2303      	movs	r3, #3
 800111a:	e103      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800111c:	4b75      	ldr	r3, [pc, #468]	; (80012f4 <HAL_RCC_OscConfig+0x4c8>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001124:	2b00      	cmp	r3, #0
 8001126:	d0f0      	beq.n	800110a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	68db      	ldr	r3, [r3, #12]
 800112c:	2b01      	cmp	r3, #1
 800112e:	d106      	bne.n	800113e <HAL_RCC_OscConfig+0x312>
 8001130:	4b6f      	ldr	r3, [pc, #444]	; (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 8001132:	6a1b      	ldr	r3, [r3, #32]
 8001134:	4a6e      	ldr	r2, [pc, #440]	; (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 8001136:	f043 0301 	orr.w	r3, r3, #1
 800113a:	6213      	str	r3, [r2, #32]
 800113c:	e02d      	b.n	800119a <HAL_RCC_OscConfig+0x36e>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	68db      	ldr	r3, [r3, #12]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d10c      	bne.n	8001160 <HAL_RCC_OscConfig+0x334>
 8001146:	4b6a      	ldr	r3, [pc, #424]	; (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 8001148:	6a1b      	ldr	r3, [r3, #32]
 800114a:	4a69      	ldr	r2, [pc, #420]	; (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 800114c:	f023 0301 	bic.w	r3, r3, #1
 8001150:	6213      	str	r3, [r2, #32]
 8001152:	4b67      	ldr	r3, [pc, #412]	; (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 8001154:	6a1b      	ldr	r3, [r3, #32]
 8001156:	4a66      	ldr	r2, [pc, #408]	; (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 8001158:	f023 0304 	bic.w	r3, r3, #4
 800115c:	6213      	str	r3, [r2, #32]
 800115e:	e01c      	b.n	800119a <HAL_RCC_OscConfig+0x36e>
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	68db      	ldr	r3, [r3, #12]
 8001164:	2b05      	cmp	r3, #5
 8001166:	d10c      	bne.n	8001182 <HAL_RCC_OscConfig+0x356>
 8001168:	4b61      	ldr	r3, [pc, #388]	; (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 800116a:	6a1b      	ldr	r3, [r3, #32]
 800116c:	4a60      	ldr	r2, [pc, #384]	; (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 800116e:	f043 0304 	orr.w	r3, r3, #4
 8001172:	6213      	str	r3, [r2, #32]
 8001174:	4b5e      	ldr	r3, [pc, #376]	; (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 8001176:	6a1b      	ldr	r3, [r3, #32]
 8001178:	4a5d      	ldr	r2, [pc, #372]	; (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 800117a:	f043 0301 	orr.w	r3, r3, #1
 800117e:	6213      	str	r3, [r2, #32]
 8001180:	e00b      	b.n	800119a <HAL_RCC_OscConfig+0x36e>
 8001182:	4b5b      	ldr	r3, [pc, #364]	; (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 8001184:	6a1b      	ldr	r3, [r3, #32]
 8001186:	4a5a      	ldr	r2, [pc, #360]	; (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 8001188:	f023 0301 	bic.w	r3, r3, #1
 800118c:	6213      	str	r3, [r2, #32]
 800118e:	4b58      	ldr	r3, [pc, #352]	; (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 8001190:	6a1b      	ldr	r3, [r3, #32]
 8001192:	4a57      	ldr	r2, [pc, #348]	; (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 8001194:	f023 0304 	bic.w	r3, r3, #4
 8001198:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	68db      	ldr	r3, [r3, #12]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d015      	beq.n	80011ce <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011a2:	f7ff fb7b 	bl	800089c <HAL_GetTick>
 80011a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011a8:	e00a      	b.n	80011c0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011aa:	f7ff fb77 	bl	800089c <HAL_GetTick>
 80011ae:	4602      	mov	r2, r0
 80011b0:	693b      	ldr	r3, [r7, #16]
 80011b2:	1ad3      	subs	r3, r2, r3
 80011b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80011b8:	4293      	cmp	r3, r2
 80011ba:	d901      	bls.n	80011c0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80011bc:	2303      	movs	r3, #3
 80011be:	e0b1      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011c0:	4b4b      	ldr	r3, [pc, #300]	; (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 80011c2:	6a1b      	ldr	r3, [r3, #32]
 80011c4:	f003 0302 	and.w	r3, r3, #2
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d0ee      	beq.n	80011aa <HAL_RCC_OscConfig+0x37e>
 80011cc:	e014      	b.n	80011f8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011ce:	f7ff fb65 	bl	800089c <HAL_GetTick>
 80011d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011d4:	e00a      	b.n	80011ec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011d6:	f7ff fb61 	bl	800089c <HAL_GetTick>
 80011da:	4602      	mov	r2, r0
 80011dc:	693b      	ldr	r3, [r7, #16]
 80011de:	1ad3      	subs	r3, r2, r3
 80011e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80011e4:	4293      	cmp	r3, r2
 80011e6:	d901      	bls.n	80011ec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80011e8:	2303      	movs	r3, #3
 80011ea:	e09b      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011ec:	4b40      	ldr	r3, [pc, #256]	; (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 80011ee:	6a1b      	ldr	r3, [r3, #32]
 80011f0:	f003 0302 	and.w	r3, r3, #2
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d1ee      	bne.n	80011d6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80011f8:	7dfb      	ldrb	r3, [r7, #23]
 80011fa:	2b01      	cmp	r3, #1
 80011fc:	d105      	bne.n	800120a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011fe:	4b3c      	ldr	r3, [pc, #240]	; (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 8001200:	69db      	ldr	r3, [r3, #28]
 8001202:	4a3b      	ldr	r2, [pc, #236]	; (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 8001204:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001208:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	69db      	ldr	r3, [r3, #28]
 800120e:	2b00      	cmp	r3, #0
 8001210:	f000 8087 	beq.w	8001322 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001214:	4b36      	ldr	r3, [pc, #216]	; (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	f003 030c 	and.w	r3, r3, #12
 800121c:	2b08      	cmp	r3, #8
 800121e:	d061      	beq.n	80012e4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	69db      	ldr	r3, [r3, #28]
 8001224:	2b02      	cmp	r3, #2
 8001226:	d146      	bne.n	80012b6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001228:	4b33      	ldr	r3, [pc, #204]	; (80012f8 <HAL_RCC_OscConfig+0x4cc>)
 800122a:	2200      	movs	r2, #0
 800122c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800122e:	f7ff fb35 	bl	800089c <HAL_GetTick>
 8001232:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001234:	e008      	b.n	8001248 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001236:	f7ff fb31 	bl	800089c <HAL_GetTick>
 800123a:	4602      	mov	r2, r0
 800123c:	693b      	ldr	r3, [r7, #16]
 800123e:	1ad3      	subs	r3, r2, r3
 8001240:	2b02      	cmp	r3, #2
 8001242:	d901      	bls.n	8001248 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001244:	2303      	movs	r3, #3
 8001246:	e06d      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001248:	4b29      	ldr	r3, [pc, #164]	; (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001250:	2b00      	cmp	r3, #0
 8001252:	d1f0      	bne.n	8001236 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6a1b      	ldr	r3, [r3, #32]
 8001258:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800125c:	d108      	bne.n	8001270 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800125e:	4b24      	ldr	r3, [pc, #144]	; (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	689b      	ldr	r3, [r3, #8]
 800126a:	4921      	ldr	r1, [pc, #132]	; (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 800126c:	4313      	orrs	r3, r2
 800126e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001270:	4b1f      	ldr	r3, [pc, #124]	; (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	6a19      	ldr	r1, [r3, #32]
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001280:	430b      	orrs	r3, r1
 8001282:	491b      	ldr	r1, [pc, #108]	; (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 8001284:	4313      	orrs	r3, r2
 8001286:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001288:	4b1b      	ldr	r3, [pc, #108]	; (80012f8 <HAL_RCC_OscConfig+0x4cc>)
 800128a:	2201      	movs	r2, #1
 800128c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800128e:	f7ff fb05 	bl	800089c <HAL_GetTick>
 8001292:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001294:	e008      	b.n	80012a8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001296:	f7ff fb01 	bl	800089c <HAL_GetTick>
 800129a:	4602      	mov	r2, r0
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	1ad3      	subs	r3, r2, r3
 80012a0:	2b02      	cmp	r3, #2
 80012a2:	d901      	bls.n	80012a8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80012a4:	2303      	movs	r3, #3
 80012a6:	e03d      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012a8:	4b11      	ldr	r3, [pc, #68]	; (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d0f0      	beq.n	8001296 <HAL_RCC_OscConfig+0x46a>
 80012b4:	e035      	b.n	8001322 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012b6:	4b10      	ldr	r3, [pc, #64]	; (80012f8 <HAL_RCC_OscConfig+0x4cc>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012bc:	f7ff faee 	bl	800089c <HAL_GetTick>
 80012c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012c2:	e008      	b.n	80012d6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012c4:	f7ff faea 	bl	800089c <HAL_GetTick>
 80012c8:	4602      	mov	r2, r0
 80012ca:	693b      	ldr	r3, [r7, #16]
 80012cc:	1ad3      	subs	r3, r2, r3
 80012ce:	2b02      	cmp	r3, #2
 80012d0:	d901      	bls.n	80012d6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80012d2:	2303      	movs	r3, #3
 80012d4:	e026      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012d6:	4b06      	ldr	r3, [pc, #24]	; (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d1f0      	bne.n	80012c4 <HAL_RCC_OscConfig+0x498>
 80012e2:	e01e      	b.n	8001322 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	69db      	ldr	r3, [r3, #28]
 80012e8:	2b01      	cmp	r3, #1
 80012ea:	d107      	bne.n	80012fc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80012ec:	2301      	movs	r3, #1
 80012ee:	e019      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>
 80012f0:	40021000 	.word	0x40021000
 80012f4:	40007000 	.word	0x40007000
 80012f8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80012fc:	4b0b      	ldr	r3, [pc, #44]	; (800132c <HAL_RCC_OscConfig+0x500>)
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6a1b      	ldr	r3, [r3, #32]
 800130c:	429a      	cmp	r2, r3
 800130e:	d106      	bne.n	800131e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800131a:	429a      	cmp	r2, r3
 800131c:	d001      	beq.n	8001322 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800131e:	2301      	movs	r3, #1
 8001320:	e000      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001322:	2300      	movs	r3, #0
}
 8001324:	4618      	mov	r0, r3
 8001326:	3718      	adds	r7, #24
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	40021000 	.word	0x40021000

08001330 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
 8001338:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d101      	bne.n	8001344 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001340:	2301      	movs	r3, #1
 8001342:	e0d0      	b.n	80014e6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001344:	4b6a      	ldr	r3, [pc, #424]	; (80014f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f003 0307 	and.w	r3, r3, #7
 800134c:	683a      	ldr	r2, [r7, #0]
 800134e:	429a      	cmp	r2, r3
 8001350:	d910      	bls.n	8001374 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001352:	4b67      	ldr	r3, [pc, #412]	; (80014f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f023 0207 	bic.w	r2, r3, #7
 800135a:	4965      	ldr	r1, [pc, #404]	; (80014f0 <HAL_RCC_ClockConfig+0x1c0>)
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	4313      	orrs	r3, r2
 8001360:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001362:	4b63      	ldr	r3, [pc, #396]	; (80014f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f003 0307 	and.w	r3, r3, #7
 800136a:	683a      	ldr	r2, [r7, #0]
 800136c:	429a      	cmp	r2, r3
 800136e:	d001      	beq.n	8001374 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001370:	2301      	movs	r3, #1
 8001372:	e0b8      	b.n	80014e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f003 0302 	and.w	r3, r3, #2
 800137c:	2b00      	cmp	r3, #0
 800137e:	d020      	beq.n	80013c2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f003 0304 	and.w	r3, r3, #4
 8001388:	2b00      	cmp	r3, #0
 800138a:	d005      	beq.n	8001398 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800138c:	4b59      	ldr	r3, [pc, #356]	; (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	4a58      	ldr	r2, [pc, #352]	; (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001392:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001396:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f003 0308 	and.w	r3, r3, #8
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d005      	beq.n	80013b0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80013a4:	4b53      	ldr	r3, [pc, #332]	; (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	4a52      	ldr	r2, [pc, #328]	; (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 80013aa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80013ae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013b0:	4b50      	ldr	r3, [pc, #320]	; (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	689b      	ldr	r3, [r3, #8]
 80013bc:	494d      	ldr	r1, [pc, #308]	; (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 80013be:	4313      	orrs	r3, r2
 80013c0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f003 0301 	and.w	r3, r3, #1
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d040      	beq.n	8001450 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	685b      	ldr	r3, [r3, #4]
 80013d2:	2b01      	cmp	r3, #1
 80013d4:	d107      	bne.n	80013e6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013d6:	4b47      	ldr	r3, [pc, #284]	; (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d115      	bne.n	800140e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013e2:	2301      	movs	r3, #1
 80013e4:	e07f      	b.n	80014e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	2b02      	cmp	r3, #2
 80013ec:	d107      	bne.n	80013fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013ee:	4b41      	ldr	r3, [pc, #260]	; (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d109      	bne.n	800140e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013fa:	2301      	movs	r3, #1
 80013fc:	e073      	b.n	80014e6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013fe:	4b3d      	ldr	r3, [pc, #244]	; (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f003 0302 	and.w	r3, r3, #2
 8001406:	2b00      	cmp	r3, #0
 8001408:	d101      	bne.n	800140e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800140a:	2301      	movs	r3, #1
 800140c:	e06b      	b.n	80014e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800140e:	4b39      	ldr	r3, [pc, #228]	; (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	f023 0203 	bic.w	r2, r3, #3
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	4936      	ldr	r1, [pc, #216]	; (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 800141c:	4313      	orrs	r3, r2
 800141e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001420:	f7ff fa3c 	bl	800089c <HAL_GetTick>
 8001424:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001426:	e00a      	b.n	800143e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001428:	f7ff fa38 	bl	800089c <HAL_GetTick>
 800142c:	4602      	mov	r2, r0
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	1ad3      	subs	r3, r2, r3
 8001432:	f241 3288 	movw	r2, #5000	; 0x1388
 8001436:	4293      	cmp	r3, r2
 8001438:	d901      	bls.n	800143e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800143a:	2303      	movs	r3, #3
 800143c:	e053      	b.n	80014e6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800143e:	4b2d      	ldr	r3, [pc, #180]	; (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	f003 020c 	and.w	r2, r3, #12
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	009b      	lsls	r3, r3, #2
 800144c:	429a      	cmp	r2, r3
 800144e:	d1eb      	bne.n	8001428 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001450:	4b27      	ldr	r3, [pc, #156]	; (80014f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f003 0307 	and.w	r3, r3, #7
 8001458:	683a      	ldr	r2, [r7, #0]
 800145a:	429a      	cmp	r2, r3
 800145c:	d210      	bcs.n	8001480 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800145e:	4b24      	ldr	r3, [pc, #144]	; (80014f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f023 0207 	bic.w	r2, r3, #7
 8001466:	4922      	ldr	r1, [pc, #136]	; (80014f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	4313      	orrs	r3, r2
 800146c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800146e:	4b20      	ldr	r3, [pc, #128]	; (80014f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f003 0307 	and.w	r3, r3, #7
 8001476:	683a      	ldr	r2, [r7, #0]
 8001478:	429a      	cmp	r2, r3
 800147a:	d001      	beq.n	8001480 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800147c:	2301      	movs	r3, #1
 800147e:	e032      	b.n	80014e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f003 0304 	and.w	r3, r3, #4
 8001488:	2b00      	cmp	r3, #0
 800148a:	d008      	beq.n	800149e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800148c:	4b19      	ldr	r3, [pc, #100]	; (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	68db      	ldr	r3, [r3, #12]
 8001498:	4916      	ldr	r1, [pc, #88]	; (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 800149a:	4313      	orrs	r3, r2
 800149c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f003 0308 	and.w	r3, r3, #8
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d009      	beq.n	80014be <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80014aa:	4b12      	ldr	r3, [pc, #72]	; (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	691b      	ldr	r3, [r3, #16]
 80014b6:	00db      	lsls	r3, r3, #3
 80014b8:	490e      	ldr	r1, [pc, #56]	; (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 80014ba:	4313      	orrs	r3, r2
 80014bc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80014be:	f000 f821 	bl	8001504 <HAL_RCC_GetSysClockFreq>
 80014c2:	4602      	mov	r2, r0
 80014c4:	4b0b      	ldr	r3, [pc, #44]	; (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	091b      	lsrs	r3, r3, #4
 80014ca:	f003 030f 	and.w	r3, r3, #15
 80014ce:	490a      	ldr	r1, [pc, #40]	; (80014f8 <HAL_RCC_ClockConfig+0x1c8>)
 80014d0:	5ccb      	ldrb	r3, [r1, r3]
 80014d2:	fa22 f303 	lsr.w	r3, r2, r3
 80014d6:	4a09      	ldr	r2, [pc, #36]	; (80014fc <HAL_RCC_ClockConfig+0x1cc>)
 80014d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80014da:	4b09      	ldr	r3, [pc, #36]	; (8001500 <HAL_RCC_ClockConfig+0x1d0>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4618      	mov	r0, r3
 80014e0:	f7ff f99a 	bl	8000818 <HAL_InitTick>

  return HAL_OK;
 80014e4:	2300      	movs	r3, #0
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	3710      	adds	r7, #16
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	40022000 	.word	0x40022000
 80014f4:	40021000 	.word	0x40021000
 80014f8:	08002af4 	.word	0x08002af4
 80014fc:	20000000 	.word	0x20000000
 8001500:	20000004 	.word	0x20000004

08001504 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001504:	b480      	push	{r7}
 8001506:	b087      	sub	sp, #28
 8001508:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800150a:	2300      	movs	r3, #0
 800150c:	60fb      	str	r3, [r7, #12]
 800150e:	2300      	movs	r3, #0
 8001510:	60bb      	str	r3, [r7, #8]
 8001512:	2300      	movs	r3, #0
 8001514:	617b      	str	r3, [r7, #20]
 8001516:	2300      	movs	r3, #0
 8001518:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800151a:	2300      	movs	r3, #0
 800151c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800151e:	4b1e      	ldr	r3, [pc, #120]	; (8001598 <HAL_RCC_GetSysClockFreq+0x94>)
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	f003 030c 	and.w	r3, r3, #12
 800152a:	2b04      	cmp	r3, #4
 800152c:	d002      	beq.n	8001534 <HAL_RCC_GetSysClockFreq+0x30>
 800152e:	2b08      	cmp	r3, #8
 8001530:	d003      	beq.n	800153a <HAL_RCC_GetSysClockFreq+0x36>
 8001532:	e027      	b.n	8001584 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001534:	4b19      	ldr	r3, [pc, #100]	; (800159c <HAL_RCC_GetSysClockFreq+0x98>)
 8001536:	613b      	str	r3, [r7, #16]
      break;
 8001538:	e027      	b.n	800158a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	0c9b      	lsrs	r3, r3, #18
 800153e:	f003 030f 	and.w	r3, r3, #15
 8001542:	4a17      	ldr	r2, [pc, #92]	; (80015a0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001544:	5cd3      	ldrb	r3, [r2, r3]
 8001546:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800154e:	2b00      	cmp	r3, #0
 8001550:	d010      	beq.n	8001574 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001552:	4b11      	ldr	r3, [pc, #68]	; (8001598 <HAL_RCC_GetSysClockFreq+0x94>)
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	0c5b      	lsrs	r3, r3, #17
 8001558:	f003 0301 	and.w	r3, r3, #1
 800155c:	4a11      	ldr	r2, [pc, #68]	; (80015a4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800155e:	5cd3      	ldrb	r3, [r2, r3]
 8001560:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	4a0d      	ldr	r2, [pc, #52]	; (800159c <HAL_RCC_GetSysClockFreq+0x98>)
 8001566:	fb03 f202 	mul.w	r2, r3, r2
 800156a:	68bb      	ldr	r3, [r7, #8]
 800156c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001570:	617b      	str	r3, [r7, #20]
 8001572:	e004      	b.n	800157e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	4a0c      	ldr	r2, [pc, #48]	; (80015a8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001578:	fb02 f303 	mul.w	r3, r2, r3
 800157c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800157e:	697b      	ldr	r3, [r7, #20]
 8001580:	613b      	str	r3, [r7, #16]
      break;
 8001582:	e002      	b.n	800158a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001584:	4b05      	ldr	r3, [pc, #20]	; (800159c <HAL_RCC_GetSysClockFreq+0x98>)
 8001586:	613b      	str	r3, [r7, #16]
      break;
 8001588:	bf00      	nop
    }
  }
  return sysclockfreq;
 800158a:	693b      	ldr	r3, [r7, #16]
}
 800158c:	4618      	mov	r0, r3
 800158e:	371c      	adds	r7, #28
 8001590:	46bd      	mov	sp, r7
 8001592:	bc80      	pop	{r7}
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	40021000 	.word	0x40021000
 800159c:	007a1200 	.word	0x007a1200
 80015a0:	08002b0c 	.word	0x08002b0c
 80015a4:	08002b1c 	.word	0x08002b1c
 80015a8:	003d0900 	.word	0x003d0900

080015ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80015b0:	4b02      	ldr	r3, [pc, #8]	; (80015bc <HAL_RCC_GetHCLKFreq+0x10>)
 80015b2:	681b      	ldr	r3, [r3, #0]
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bc80      	pop	{r7}
 80015ba:	4770      	bx	lr
 80015bc:	20000000 	.word	0x20000000

080015c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80015c4:	f7ff fff2 	bl	80015ac <HAL_RCC_GetHCLKFreq>
 80015c8:	4602      	mov	r2, r0
 80015ca:	4b05      	ldr	r3, [pc, #20]	; (80015e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	0a1b      	lsrs	r3, r3, #8
 80015d0:	f003 0307 	and.w	r3, r3, #7
 80015d4:	4903      	ldr	r1, [pc, #12]	; (80015e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80015d6:	5ccb      	ldrb	r3, [r1, r3]
 80015d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80015dc:	4618      	mov	r0, r3
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	40021000 	.word	0x40021000
 80015e4:	08002b04 	.word	0x08002b04

080015e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80015ec:	f7ff ffde 	bl	80015ac <HAL_RCC_GetHCLKFreq>
 80015f0:	4602      	mov	r2, r0
 80015f2:	4b05      	ldr	r3, [pc, #20]	; (8001608 <HAL_RCC_GetPCLK2Freq+0x20>)
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	0adb      	lsrs	r3, r3, #11
 80015f8:	f003 0307 	and.w	r3, r3, #7
 80015fc:	4903      	ldr	r1, [pc, #12]	; (800160c <HAL_RCC_GetPCLK2Freq+0x24>)
 80015fe:	5ccb      	ldrb	r3, [r1, r3]
 8001600:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001604:	4618      	mov	r0, r3
 8001606:	bd80      	pop	{r7, pc}
 8001608:	40021000 	.word	0x40021000
 800160c:	08002b04 	.word	0x08002b04

08001610 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001610:	b480      	push	{r7}
 8001612:	b085      	sub	sp, #20
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001618:	4b0a      	ldr	r3, [pc, #40]	; (8001644 <RCC_Delay+0x34>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a0a      	ldr	r2, [pc, #40]	; (8001648 <RCC_Delay+0x38>)
 800161e:	fba2 2303 	umull	r2, r3, r2, r3
 8001622:	0a5b      	lsrs	r3, r3, #9
 8001624:	687a      	ldr	r2, [r7, #4]
 8001626:	fb02 f303 	mul.w	r3, r2, r3
 800162a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800162c:	bf00      	nop
  }
  while (Delay --);
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	1e5a      	subs	r2, r3, #1
 8001632:	60fa      	str	r2, [r7, #12]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d1f9      	bne.n	800162c <RCC_Delay+0x1c>
}
 8001638:	bf00      	nop
 800163a:	bf00      	nop
 800163c:	3714      	adds	r7, #20
 800163e:	46bd      	mov	sp, r7
 8001640:	bc80      	pop	{r7}
 8001642:	4770      	bx	lr
 8001644:	20000000 	.word	0x20000000
 8001648:	10624dd3 	.word	0x10624dd3

0800164c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d101      	bne.n	800165e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800165a:	2301      	movs	r3, #1
 800165c:	e041      	b.n	80016e2 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001664:	b2db      	uxtb	r3, r3
 8001666:	2b00      	cmp	r3, #0
 8001668:	d106      	bne.n	8001678 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	2200      	movs	r2, #0
 800166e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8001672:	6878      	ldr	r0, [r7, #4]
 8001674:	f7fe ff94 	bl	80005a0 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2202      	movs	r2, #2
 800167c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	3304      	adds	r3, #4
 8001688:	4619      	mov	r1, r3
 800168a:	4610      	mov	r0, r2
 800168c:	f000 f92c 	bl	80018e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	2201      	movs	r2, #1
 8001694:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2201      	movs	r2, #1
 800169c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2201      	movs	r2, #1
 80016a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	2201      	movs	r2, #1
 80016ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2201      	movs	r2, #1
 80016b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2201      	movs	r2, #1
 80016bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2201      	movs	r2, #1
 80016c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2201      	movs	r2, #1
 80016cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2201      	movs	r2, #1
 80016d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2201      	movs	r2, #1
 80016dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80016e0:	2300      	movs	r3, #0
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
	...

080016ec <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b084      	sub	sp, #16
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
 80016f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d109      	bne.n	8001710 <HAL_TIM_OC_Start+0x24>
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001702:	b2db      	uxtb	r3, r3
 8001704:	2b01      	cmp	r3, #1
 8001706:	bf14      	ite	ne
 8001708:	2301      	movne	r3, #1
 800170a:	2300      	moveq	r3, #0
 800170c:	b2db      	uxtb	r3, r3
 800170e:	e022      	b.n	8001756 <HAL_TIM_OC_Start+0x6a>
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	2b04      	cmp	r3, #4
 8001714:	d109      	bne.n	800172a <HAL_TIM_OC_Start+0x3e>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800171c:	b2db      	uxtb	r3, r3
 800171e:	2b01      	cmp	r3, #1
 8001720:	bf14      	ite	ne
 8001722:	2301      	movne	r3, #1
 8001724:	2300      	moveq	r3, #0
 8001726:	b2db      	uxtb	r3, r3
 8001728:	e015      	b.n	8001756 <HAL_TIM_OC_Start+0x6a>
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	2b08      	cmp	r3, #8
 800172e:	d109      	bne.n	8001744 <HAL_TIM_OC_Start+0x58>
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001736:	b2db      	uxtb	r3, r3
 8001738:	2b01      	cmp	r3, #1
 800173a:	bf14      	ite	ne
 800173c:	2301      	movne	r3, #1
 800173e:	2300      	moveq	r3, #0
 8001740:	b2db      	uxtb	r3, r3
 8001742:	e008      	b.n	8001756 <HAL_TIM_OC_Start+0x6a>
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800174a:	b2db      	uxtb	r3, r3
 800174c:	2b01      	cmp	r3, #1
 800174e:	bf14      	ite	ne
 8001750:	2301      	movne	r3, #1
 8001752:	2300      	moveq	r3, #0
 8001754:	b2db      	uxtb	r3, r3
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <HAL_TIM_OC_Start+0x72>
  {
    return HAL_ERROR;
 800175a:	2301      	movs	r3, #1
 800175c:	e05e      	b.n	800181c <HAL_TIM_OC_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d104      	bne.n	800176e <HAL_TIM_OC_Start+0x82>
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2202      	movs	r2, #2
 8001768:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800176c:	e013      	b.n	8001796 <HAL_TIM_OC_Start+0xaa>
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	2b04      	cmp	r3, #4
 8001772:	d104      	bne.n	800177e <HAL_TIM_OC_Start+0x92>
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	2202      	movs	r2, #2
 8001778:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800177c:	e00b      	b.n	8001796 <HAL_TIM_OC_Start+0xaa>
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	2b08      	cmp	r3, #8
 8001782:	d104      	bne.n	800178e <HAL_TIM_OC_Start+0xa2>
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2202      	movs	r2, #2
 8001788:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800178c:	e003      	b.n	8001796 <HAL_TIM_OC_Start+0xaa>
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	2202      	movs	r2, #2
 8001792:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	2201      	movs	r2, #1
 800179c:	6839      	ldr	r1, [r7, #0]
 800179e:	4618      	mov	r0, r3
 80017a0:	f000 fa8c 	bl	8001cbc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a1e      	ldr	r2, [pc, #120]	; (8001824 <HAL_TIM_OC_Start+0x138>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d107      	bne.n	80017be <HAL_TIM_OC_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80017bc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4a18      	ldr	r2, [pc, #96]	; (8001824 <HAL_TIM_OC_Start+0x138>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d00e      	beq.n	80017e6 <HAL_TIM_OC_Start+0xfa>
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017d0:	d009      	beq.n	80017e6 <HAL_TIM_OC_Start+0xfa>
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4a14      	ldr	r2, [pc, #80]	; (8001828 <HAL_TIM_OC_Start+0x13c>)
 80017d8:	4293      	cmp	r3, r2
 80017da:	d004      	beq.n	80017e6 <HAL_TIM_OC_Start+0xfa>
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a12      	ldr	r2, [pc, #72]	; (800182c <HAL_TIM_OC_Start+0x140>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d111      	bne.n	800180a <HAL_TIM_OC_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	689b      	ldr	r3, [r3, #8]
 80017ec:	f003 0307 	and.w	r3, r3, #7
 80017f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	2b06      	cmp	r3, #6
 80017f6:	d010      	beq.n	800181a <HAL_TIM_OC_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	681a      	ldr	r2, [r3, #0]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f042 0201 	orr.w	r2, r2, #1
 8001806:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001808:	e007      	b.n	800181a <HAL_TIM_OC_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	681a      	ldr	r2, [r3, #0]
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f042 0201 	orr.w	r2, r2, #1
 8001818:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800181a:	2300      	movs	r3, #0
}
 800181c:	4618      	mov	r0, r3
 800181e:	3710      	adds	r7, #16
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	40012c00 	.word	0x40012c00
 8001828:	40000400 	.word	0x40000400
 800182c:	40000800 	.word	0x40000800

08001830 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b086      	sub	sp, #24
 8001834:	af00      	add	r7, sp, #0
 8001836:	60f8      	str	r0, [r7, #12]
 8001838:	60b9      	str	r1, [r7, #8]
 800183a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800183c:	2300      	movs	r3, #0
 800183e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001846:	2b01      	cmp	r3, #1
 8001848:	d101      	bne.n	800184e <HAL_TIM_OC_ConfigChannel+0x1e>
 800184a:	2302      	movs	r3, #2
 800184c:	e048      	b.n	80018e0 <HAL_TIM_OC_ConfigChannel+0xb0>
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	2201      	movs	r2, #1
 8001852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2b0c      	cmp	r3, #12
 800185a:	d839      	bhi.n	80018d0 <HAL_TIM_OC_ConfigChannel+0xa0>
 800185c:	a201      	add	r2, pc, #4	; (adr r2, 8001864 <HAL_TIM_OC_ConfigChannel+0x34>)
 800185e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001862:	bf00      	nop
 8001864:	08001899 	.word	0x08001899
 8001868:	080018d1 	.word	0x080018d1
 800186c:	080018d1 	.word	0x080018d1
 8001870:	080018d1 	.word	0x080018d1
 8001874:	080018a7 	.word	0x080018a7
 8001878:	080018d1 	.word	0x080018d1
 800187c:	080018d1 	.word	0x080018d1
 8001880:	080018d1 	.word	0x080018d1
 8001884:	080018b5 	.word	0x080018b5
 8001888:	080018d1 	.word	0x080018d1
 800188c:	080018d1 	.word	0x080018d1
 8001890:	080018d1 	.word	0x080018d1
 8001894:	080018c3 	.word	0x080018c3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	68b9      	ldr	r1, [r7, #8]
 800189e:	4618      	mov	r0, r3
 80018a0:	f000 f884 	bl	80019ac <TIM_OC1_SetConfig>
      break;
 80018a4:	e017      	b.n	80018d6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	68b9      	ldr	r1, [r7, #8]
 80018ac:	4618      	mov	r0, r3
 80018ae:	f000 f8e3 	bl	8001a78 <TIM_OC2_SetConfig>
      break;
 80018b2:	e010      	b.n	80018d6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	68b9      	ldr	r1, [r7, #8]
 80018ba:	4618      	mov	r0, r3
 80018bc:	f000 f946 	bl	8001b4c <TIM_OC3_SetConfig>
      break;
 80018c0:	e009      	b.n	80018d6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	68b9      	ldr	r1, [r7, #8]
 80018c8:	4618      	mov	r0, r3
 80018ca:	f000 f9a9 	bl	8001c20 <TIM_OC4_SetConfig>
      break;
 80018ce:	e002      	b.n	80018d6 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80018d0:	2301      	movs	r3, #1
 80018d2:	75fb      	strb	r3, [r7, #23]
      break;
 80018d4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	2200      	movs	r2, #0
 80018da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80018de:	7dfb      	ldrb	r3, [r7, #23]
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	3718      	adds	r7, #24
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}

080018e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b085      	sub	sp, #20
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
 80018f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	4a29      	ldr	r2, [pc, #164]	; (80019a0 <TIM_Base_SetConfig+0xb8>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d00b      	beq.n	8001918 <TIM_Base_SetConfig+0x30>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001906:	d007      	beq.n	8001918 <TIM_Base_SetConfig+0x30>
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	4a26      	ldr	r2, [pc, #152]	; (80019a4 <TIM_Base_SetConfig+0xbc>)
 800190c:	4293      	cmp	r3, r2
 800190e:	d003      	beq.n	8001918 <TIM_Base_SetConfig+0x30>
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	4a25      	ldr	r2, [pc, #148]	; (80019a8 <TIM_Base_SetConfig+0xc0>)
 8001914:	4293      	cmp	r3, r2
 8001916:	d108      	bne.n	800192a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800191e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	68fa      	ldr	r2, [r7, #12]
 8001926:	4313      	orrs	r3, r2
 8001928:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4a1c      	ldr	r2, [pc, #112]	; (80019a0 <TIM_Base_SetConfig+0xb8>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d00b      	beq.n	800194a <TIM_Base_SetConfig+0x62>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001938:	d007      	beq.n	800194a <TIM_Base_SetConfig+0x62>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	4a19      	ldr	r2, [pc, #100]	; (80019a4 <TIM_Base_SetConfig+0xbc>)
 800193e:	4293      	cmp	r3, r2
 8001940:	d003      	beq.n	800194a <TIM_Base_SetConfig+0x62>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4a18      	ldr	r2, [pc, #96]	; (80019a8 <TIM_Base_SetConfig+0xc0>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d108      	bne.n	800195c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001950:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	68db      	ldr	r3, [r3, #12]
 8001956:	68fa      	ldr	r2, [r7, #12]
 8001958:	4313      	orrs	r3, r2
 800195a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	695b      	ldr	r3, [r3, #20]
 8001966:	4313      	orrs	r3, r2
 8001968:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	68fa      	ldr	r2, [r7, #12]
 800196e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	689a      	ldr	r2, [r3, #8]
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	4a07      	ldr	r2, [pc, #28]	; (80019a0 <TIM_Base_SetConfig+0xb8>)
 8001984:	4293      	cmp	r3, r2
 8001986:	d103      	bne.n	8001990 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	691a      	ldr	r2, [r3, #16]
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2201      	movs	r2, #1
 8001994:	615a      	str	r2, [r3, #20]
}
 8001996:	bf00      	nop
 8001998:	3714      	adds	r7, #20
 800199a:	46bd      	mov	sp, r7
 800199c:	bc80      	pop	{r7}
 800199e:	4770      	bx	lr
 80019a0:	40012c00 	.word	0x40012c00
 80019a4:	40000400 	.word	0x40000400
 80019a8:	40000800 	.word	0x40000800

080019ac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b087      	sub	sp, #28
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
 80019b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6a1b      	ldr	r3, [r3, #32]
 80019ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6a1b      	ldr	r3, [r3, #32]
 80019c0:	f023 0201 	bic.w	r2, r3, #1
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	699b      	ldr	r3, [r3, #24]
 80019d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80019da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	f023 0303 	bic.w	r3, r3, #3
 80019e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	68fa      	ldr	r2, [r7, #12]
 80019ea:	4313      	orrs	r3, r2
 80019ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80019ee:	697b      	ldr	r3, [r7, #20]
 80019f0:	f023 0302 	bic.w	r3, r3, #2
 80019f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	689b      	ldr	r3, [r3, #8]
 80019fa:	697a      	ldr	r2, [r7, #20]
 80019fc:	4313      	orrs	r3, r2
 80019fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	4a1c      	ldr	r2, [pc, #112]	; (8001a74 <TIM_OC1_SetConfig+0xc8>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d10c      	bne.n	8001a22 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	f023 0308 	bic.w	r3, r3, #8
 8001a0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	697a      	ldr	r2, [r7, #20]
 8001a16:	4313      	orrs	r3, r2
 8001a18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8001a1a:	697b      	ldr	r3, [r7, #20]
 8001a1c:	f023 0304 	bic.w	r3, r3, #4
 8001a20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	4a13      	ldr	r2, [pc, #76]	; (8001a74 <TIM_OC1_SetConfig+0xc8>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d111      	bne.n	8001a4e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8001a2a:	693b      	ldr	r3, [r7, #16]
 8001a2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001a30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001a32:	693b      	ldr	r3, [r7, #16]
 8001a34:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001a38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	695b      	ldr	r3, [r3, #20]
 8001a3e:	693a      	ldr	r2, [r7, #16]
 8001a40:	4313      	orrs	r3, r2
 8001a42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	699b      	ldr	r3, [r3, #24]
 8001a48:	693a      	ldr	r2, [r7, #16]
 8001a4a:	4313      	orrs	r3, r2
 8001a4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	693a      	ldr	r2, [r7, #16]
 8001a52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	68fa      	ldr	r2, [r7, #12]
 8001a58:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	685a      	ldr	r2, [r3, #4]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	697a      	ldr	r2, [r7, #20]
 8001a66:	621a      	str	r2, [r3, #32]
}
 8001a68:	bf00      	nop
 8001a6a:	371c      	adds	r7, #28
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bc80      	pop	{r7}
 8001a70:	4770      	bx	lr
 8001a72:	bf00      	nop
 8001a74:	40012c00 	.word	0x40012c00

08001a78 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b087      	sub	sp, #28
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6a1b      	ldr	r3, [r3, #32]
 8001a86:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	6a1b      	ldr	r3, [r3, #32]
 8001a8c:	f023 0210 	bic.w	r2, r3, #16
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	699b      	ldr	r3, [r3, #24]
 8001a9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001aa6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001aae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	021b      	lsls	r3, r3, #8
 8001ab6:	68fa      	ldr	r2, [r7, #12]
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	f023 0320 	bic.w	r3, r3, #32
 8001ac2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	689b      	ldr	r3, [r3, #8]
 8001ac8:	011b      	lsls	r3, r3, #4
 8001aca:	697a      	ldr	r2, [r7, #20]
 8001acc:	4313      	orrs	r3, r2
 8001ace:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	4a1d      	ldr	r2, [pc, #116]	; (8001b48 <TIM_OC2_SetConfig+0xd0>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d10d      	bne.n	8001af4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8001ad8:	697b      	ldr	r3, [r7, #20]
 8001ada:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001ade:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	68db      	ldr	r3, [r3, #12]
 8001ae4:	011b      	lsls	r3, r3, #4
 8001ae6:	697a      	ldr	r2, [r7, #20]
 8001ae8:	4313      	orrs	r3, r2
 8001aea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001af2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	4a14      	ldr	r2, [pc, #80]	; (8001b48 <TIM_OC2_SetConfig+0xd0>)
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d113      	bne.n	8001b24 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001b02:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001b04:	693b      	ldr	r3, [r7, #16]
 8001b06:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001b0a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	695b      	ldr	r3, [r3, #20]
 8001b10:	009b      	lsls	r3, r3, #2
 8001b12:	693a      	ldr	r2, [r7, #16]
 8001b14:	4313      	orrs	r3, r2
 8001b16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	699b      	ldr	r3, [r3, #24]
 8001b1c:	009b      	lsls	r3, r3, #2
 8001b1e:	693a      	ldr	r2, [r7, #16]
 8001b20:	4313      	orrs	r3, r2
 8001b22:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	693a      	ldr	r2, [r7, #16]
 8001b28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	68fa      	ldr	r2, [r7, #12]
 8001b2e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	685a      	ldr	r2, [r3, #4]
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	697a      	ldr	r2, [r7, #20]
 8001b3c:	621a      	str	r2, [r3, #32]
}
 8001b3e:	bf00      	nop
 8001b40:	371c      	adds	r7, #28
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bc80      	pop	{r7}
 8001b46:	4770      	bx	lr
 8001b48:	40012c00 	.word	0x40012c00

08001b4c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b087      	sub	sp, #28
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
 8001b54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6a1b      	ldr	r3, [r3, #32]
 8001b5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6a1b      	ldr	r3, [r3, #32]
 8001b60:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	69db      	ldr	r3, [r3, #28]
 8001b72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001b7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	f023 0303 	bic.w	r3, r3, #3
 8001b82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	68fa      	ldr	r2, [r7, #12]
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001b94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	689b      	ldr	r3, [r3, #8]
 8001b9a:	021b      	lsls	r3, r3, #8
 8001b9c:	697a      	ldr	r2, [r7, #20]
 8001b9e:	4313      	orrs	r3, r2
 8001ba0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	4a1d      	ldr	r2, [pc, #116]	; (8001c1c <TIM_OC3_SetConfig+0xd0>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d10d      	bne.n	8001bc6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001bb0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	68db      	ldr	r3, [r3, #12]
 8001bb6:	021b      	lsls	r3, r3, #8
 8001bb8:	697a      	ldr	r2, [r7, #20]
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001bc4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4a14      	ldr	r2, [pc, #80]	; (8001c1c <TIM_OC3_SetConfig+0xd0>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d113      	bne.n	8001bf6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001bd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001bd6:	693b      	ldr	r3, [r7, #16]
 8001bd8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001bdc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	695b      	ldr	r3, [r3, #20]
 8001be2:	011b      	lsls	r3, r3, #4
 8001be4:	693a      	ldr	r2, [r7, #16]
 8001be6:	4313      	orrs	r3, r2
 8001be8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	699b      	ldr	r3, [r3, #24]
 8001bee:	011b      	lsls	r3, r3, #4
 8001bf0:	693a      	ldr	r2, [r7, #16]
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	693a      	ldr	r2, [r7, #16]
 8001bfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	68fa      	ldr	r2, [r7, #12]
 8001c00:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	685a      	ldr	r2, [r3, #4]
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	697a      	ldr	r2, [r7, #20]
 8001c0e:	621a      	str	r2, [r3, #32]
}
 8001c10:	bf00      	nop
 8001c12:	371c      	adds	r7, #28
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bc80      	pop	{r7}
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	40012c00 	.word	0x40012c00

08001c20 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b087      	sub	sp, #28
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
 8001c28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6a1b      	ldr	r3, [r3, #32]
 8001c2e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6a1b      	ldr	r3, [r3, #32]
 8001c34:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	69db      	ldr	r3, [r3, #28]
 8001c46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001c4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	021b      	lsls	r3, r3, #8
 8001c5e:	68fa      	ldr	r2, [r7, #12]
 8001c60:	4313      	orrs	r3, r2
 8001c62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8001c64:	693b      	ldr	r3, [r7, #16]
 8001c66:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001c6a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	689b      	ldr	r3, [r3, #8]
 8001c70:	031b      	lsls	r3, r3, #12
 8001c72:	693a      	ldr	r2, [r7, #16]
 8001c74:	4313      	orrs	r3, r2
 8001c76:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	4a0f      	ldr	r2, [pc, #60]	; (8001cb8 <TIM_OC4_SetConfig+0x98>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d109      	bne.n	8001c94 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001c86:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	695b      	ldr	r3, [r3, #20]
 8001c8c:	019b      	lsls	r3, r3, #6
 8001c8e:	697a      	ldr	r2, [r7, #20]
 8001c90:	4313      	orrs	r3, r2
 8001c92:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	697a      	ldr	r2, [r7, #20]
 8001c98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	68fa      	ldr	r2, [r7, #12]
 8001c9e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	685a      	ldr	r2, [r3, #4]
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	693a      	ldr	r2, [r7, #16]
 8001cac:	621a      	str	r2, [r3, #32]
}
 8001cae:	bf00      	nop
 8001cb0:	371c      	adds	r7, #28
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bc80      	pop	{r7}
 8001cb6:	4770      	bx	lr
 8001cb8:	40012c00 	.word	0x40012c00

08001cbc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b087      	sub	sp, #28
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	60f8      	str	r0, [r7, #12]
 8001cc4:	60b9      	str	r1, [r7, #8]
 8001cc6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	f003 031f 	and.w	r3, r3, #31
 8001cce:	2201      	movs	r2, #1
 8001cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	6a1a      	ldr	r2, [r3, #32]
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	43db      	mvns	r3, r3
 8001cde:	401a      	ands	r2, r3
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	6a1a      	ldr	r2, [r3, #32]
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	f003 031f 	and.w	r3, r3, #31
 8001cee:	6879      	ldr	r1, [r7, #4]
 8001cf0:	fa01 f303 	lsl.w	r3, r1, r3
 8001cf4:	431a      	orrs	r2, r3
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	621a      	str	r2, [r3, #32]
}
 8001cfa:	bf00      	nop
 8001cfc:	371c      	adds	r7, #28
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bc80      	pop	{r7}
 8001d02:	4770      	bx	lr

08001d04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b085      	sub	sp, #20
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
 8001d0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d14:	2b01      	cmp	r3, #1
 8001d16:	d101      	bne.n	8001d1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001d18:	2302      	movs	r3, #2
 8001d1a:	e046      	b.n	8001daa <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2201      	movs	r2, #1
 8001d20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2202      	movs	r2, #2
 8001d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	689b      	ldr	r3, [r3, #8]
 8001d3a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001d42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	68fa      	ldr	r2, [r7, #12]
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	68fa      	ldr	r2, [r7, #12]
 8001d54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4a16      	ldr	r2, [pc, #88]	; (8001db4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d00e      	beq.n	8001d7e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d68:	d009      	beq.n	8001d7e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	4a12      	ldr	r2, [pc, #72]	; (8001db8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d004      	beq.n	8001d7e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a10      	ldr	r2, [pc, #64]	; (8001dbc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d10c      	bne.n	8001d98 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001d7e:	68bb      	ldr	r3, [r7, #8]
 8001d80:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001d84:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	68ba      	ldr	r2, [r7, #8]
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	68ba      	ldr	r2, [r7, #8]
 8001d96:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2200      	movs	r2, #0
 8001da4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001da8:	2300      	movs	r3, #0
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	3714      	adds	r7, #20
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bc80      	pop	{r7}
 8001db2:	4770      	bx	lr
 8001db4:	40012c00 	.word	0x40012c00
 8001db8:	40000400 	.word	0x40000400
 8001dbc:	40000800 	.word	0x40000800

08001dc0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d101      	bne.n	8001dd2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	e042      	b.n	8001e58 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d106      	bne.n	8001dec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2200      	movs	r2, #0
 8001de2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001de6:	6878      	ldr	r0, [r7, #4]
 8001de8:	f7fe fc2a 	bl	8000640 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2224      	movs	r2, #36	; 0x24
 8001df0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	68da      	ldr	r2, [r3, #12]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001e02:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001e04:	6878      	ldr	r0, [r7, #4]
 8001e06:	f000 f91d 	bl	8002044 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	691a      	ldr	r2, [r3, #16]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001e18:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	695a      	ldr	r2, [r3, #20]
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001e28:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	68da      	ldr	r2, [r3, #12]
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001e38:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2220      	movs	r2, #32
 8001e44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2220      	movs	r2, #32
 8001e4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2200      	movs	r2, #0
 8001e54:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001e56:	2300      	movs	r3, #0
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	3708      	adds	r7, #8
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}

08001e60 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b08a      	sub	sp, #40	; 0x28
 8001e64:	af02      	add	r7, sp, #8
 8001e66:	60f8      	str	r0, [r7, #12]
 8001e68:	60b9      	str	r1, [r7, #8]
 8001e6a:	603b      	str	r3, [r7, #0]
 8001e6c:	4613      	mov	r3, r2
 8001e6e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001e70:	2300      	movs	r3, #0
 8001e72:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e7a:	b2db      	uxtb	r3, r3
 8001e7c:	2b20      	cmp	r3, #32
 8001e7e:	d16d      	bne.n	8001f5c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8001e80:	68bb      	ldr	r3, [r7, #8]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d002      	beq.n	8001e8c <HAL_UART_Transmit+0x2c>
 8001e86:	88fb      	ldrh	r3, [r7, #6]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d101      	bne.n	8001e90 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	e066      	b.n	8001f5e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	2200      	movs	r2, #0
 8001e94:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	2221      	movs	r2, #33	; 0x21
 8001e9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001e9e:	f7fe fcfd 	bl	800089c <HAL_GetTick>
 8001ea2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	88fa      	ldrh	r2, [r7, #6]
 8001ea8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	88fa      	ldrh	r2, [r7, #6]
 8001eae:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001eb8:	d108      	bne.n	8001ecc <HAL_UART_Transmit+0x6c>
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	691b      	ldr	r3, [r3, #16]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d104      	bne.n	8001ecc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001ec6:	68bb      	ldr	r3, [r7, #8]
 8001ec8:	61bb      	str	r3, [r7, #24]
 8001eca:	e003      	b.n	8001ed4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001ecc:	68bb      	ldr	r3, [r7, #8]
 8001ece:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001ed4:	e02a      	b.n	8001f2c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	9300      	str	r3, [sp, #0]
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	2200      	movs	r2, #0
 8001ede:	2180      	movs	r1, #128	; 0x80
 8001ee0:	68f8      	ldr	r0, [r7, #12]
 8001ee2:	f000 f840 	bl	8001f66 <UART_WaitOnFlagUntilTimeout>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d001      	beq.n	8001ef0 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8001eec:	2303      	movs	r3, #3
 8001eee:	e036      	b.n	8001f5e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8001ef0:	69fb      	ldr	r3, [r7, #28]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d10b      	bne.n	8001f0e <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001ef6:	69bb      	ldr	r3, [r7, #24]
 8001ef8:	881b      	ldrh	r3, [r3, #0]
 8001efa:	461a      	mov	r2, r3
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001f04:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001f06:	69bb      	ldr	r3, [r7, #24]
 8001f08:	3302      	adds	r3, #2
 8001f0a:	61bb      	str	r3, [r7, #24]
 8001f0c:	e007      	b.n	8001f1e <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001f0e:	69fb      	ldr	r3, [r7, #28]
 8001f10:	781a      	ldrb	r2, [r3, #0]
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001f18:	69fb      	ldr	r3, [r7, #28]
 8001f1a:	3301      	adds	r3, #1
 8001f1c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001f22:	b29b      	uxth	r3, r3
 8001f24:	3b01      	subs	r3, #1
 8001f26:	b29a      	uxth	r2, r3
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001f30:	b29b      	uxth	r3, r3
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d1cf      	bne.n	8001ed6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	9300      	str	r3, [sp, #0]
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	2140      	movs	r1, #64	; 0x40
 8001f40:	68f8      	ldr	r0, [r7, #12]
 8001f42:	f000 f810 	bl	8001f66 <UART_WaitOnFlagUntilTimeout>
 8001f46:	4603      	mov	r3, r0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d001      	beq.n	8001f50 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8001f4c:	2303      	movs	r3, #3
 8001f4e:	e006      	b.n	8001f5e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	2220      	movs	r2, #32
 8001f54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	e000      	b.n	8001f5e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8001f5c:	2302      	movs	r3, #2
  }
}
 8001f5e:	4618      	mov	r0, r3
 8001f60:	3720      	adds	r7, #32
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}

08001f66 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001f66:	b580      	push	{r7, lr}
 8001f68:	b090      	sub	sp, #64	; 0x40
 8001f6a:	af00      	add	r7, sp, #0
 8001f6c:	60f8      	str	r0, [r7, #12]
 8001f6e:	60b9      	str	r1, [r7, #8]
 8001f70:	603b      	str	r3, [r7, #0]
 8001f72:	4613      	mov	r3, r2
 8001f74:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001f76:	e050      	b.n	800201a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f78:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f7e:	d04c      	beq.n	800201a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001f80:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d007      	beq.n	8001f96 <UART_WaitOnFlagUntilTimeout+0x30>
 8001f86:	f7fe fc89 	bl	800089c <HAL_GetTick>
 8001f8a:	4602      	mov	r2, r0
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	1ad3      	subs	r3, r2, r3
 8001f90:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001f92:	429a      	cmp	r2, r3
 8001f94:	d241      	bcs.n	800201a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	330c      	adds	r3, #12
 8001f9c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fa0:	e853 3f00 	ldrex	r3, [r3]
 8001fa4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fa8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001fac:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	330c      	adds	r3, #12
 8001fb4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001fb6:	637a      	str	r2, [r7, #52]	; 0x34
 8001fb8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001fba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001fbc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001fbe:	e841 2300 	strex	r3, r2, [r1]
 8001fc2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001fc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d1e5      	bne.n	8001f96 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	3314      	adds	r3, #20
 8001fd0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	e853 3f00 	ldrex	r3, [r3]
 8001fd8:	613b      	str	r3, [r7, #16]
   return(result);
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	f023 0301 	bic.w	r3, r3, #1
 8001fe0:	63bb      	str	r3, [r7, #56]	; 0x38
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	3314      	adds	r3, #20
 8001fe8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001fea:	623a      	str	r2, [r7, #32]
 8001fec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001fee:	69f9      	ldr	r1, [r7, #28]
 8001ff0:	6a3a      	ldr	r2, [r7, #32]
 8001ff2:	e841 2300 	strex	r3, r2, [r1]
 8001ff6:	61bb      	str	r3, [r7, #24]
   return(result);
 8001ff8:	69bb      	ldr	r3, [r7, #24]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d1e5      	bne.n	8001fca <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	2220      	movs	r2, #32
 8002002:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	2220      	movs	r2, #32
 800200a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	2200      	movs	r2, #0
 8002012:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8002016:	2303      	movs	r3, #3
 8002018:	e00f      	b.n	800203a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	68bb      	ldr	r3, [r7, #8]
 8002022:	4013      	ands	r3, r2
 8002024:	68ba      	ldr	r2, [r7, #8]
 8002026:	429a      	cmp	r2, r3
 8002028:	bf0c      	ite	eq
 800202a:	2301      	moveq	r3, #1
 800202c:	2300      	movne	r3, #0
 800202e:	b2db      	uxtb	r3, r3
 8002030:	461a      	mov	r2, r3
 8002032:	79fb      	ldrb	r3, [r7, #7]
 8002034:	429a      	cmp	r2, r3
 8002036:	d09f      	beq.n	8001f78 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002038:	2300      	movs	r3, #0
}
 800203a:	4618      	mov	r0, r3
 800203c:	3740      	adds	r7, #64	; 0x40
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}
	...

08002044 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b084      	sub	sp, #16
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	691b      	ldr	r3, [r3, #16]
 8002052:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	68da      	ldr	r2, [r3, #12]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	430a      	orrs	r2, r1
 8002060:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	689a      	ldr	r2, [r3, #8]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	691b      	ldr	r3, [r3, #16]
 800206a:	431a      	orrs	r2, r3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	695b      	ldr	r3, [r3, #20]
 8002070:	4313      	orrs	r3, r2
 8002072:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	68db      	ldr	r3, [r3, #12]
 800207a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800207e:	f023 030c 	bic.w	r3, r3, #12
 8002082:	687a      	ldr	r2, [r7, #4]
 8002084:	6812      	ldr	r2, [r2, #0]
 8002086:	68b9      	ldr	r1, [r7, #8]
 8002088:	430b      	orrs	r3, r1
 800208a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	695b      	ldr	r3, [r3, #20]
 8002092:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	699a      	ldr	r2, [r3, #24]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	430a      	orrs	r2, r1
 80020a0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4a2c      	ldr	r2, [pc, #176]	; (8002158 <UART_SetConfig+0x114>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d103      	bne.n	80020b4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80020ac:	f7ff fa9c 	bl	80015e8 <HAL_RCC_GetPCLK2Freq>
 80020b0:	60f8      	str	r0, [r7, #12]
 80020b2:	e002      	b.n	80020ba <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80020b4:	f7ff fa84 	bl	80015c0 <HAL_RCC_GetPCLK1Freq>
 80020b8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80020ba:	68fa      	ldr	r2, [r7, #12]
 80020bc:	4613      	mov	r3, r2
 80020be:	009b      	lsls	r3, r3, #2
 80020c0:	4413      	add	r3, r2
 80020c2:	009a      	lsls	r2, r3, #2
 80020c4:	441a      	add	r2, r3
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	009b      	lsls	r3, r3, #2
 80020cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80020d0:	4a22      	ldr	r2, [pc, #136]	; (800215c <UART_SetConfig+0x118>)
 80020d2:	fba2 2303 	umull	r2, r3, r2, r3
 80020d6:	095b      	lsrs	r3, r3, #5
 80020d8:	0119      	lsls	r1, r3, #4
 80020da:	68fa      	ldr	r2, [r7, #12]
 80020dc:	4613      	mov	r3, r2
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	4413      	add	r3, r2
 80020e2:	009a      	lsls	r2, r3, #2
 80020e4:	441a      	add	r2, r3
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80020f0:	4b1a      	ldr	r3, [pc, #104]	; (800215c <UART_SetConfig+0x118>)
 80020f2:	fba3 0302 	umull	r0, r3, r3, r2
 80020f6:	095b      	lsrs	r3, r3, #5
 80020f8:	2064      	movs	r0, #100	; 0x64
 80020fa:	fb00 f303 	mul.w	r3, r0, r3
 80020fe:	1ad3      	subs	r3, r2, r3
 8002100:	011b      	lsls	r3, r3, #4
 8002102:	3332      	adds	r3, #50	; 0x32
 8002104:	4a15      	ldr	r2, [pc, #84]	; (800215c <UART_SetConfig+0x118>)
 8002106:	fba2 2303 	umull	r2, r3, r2, r3
 800210a:	095b      	lsrs	r3, r3, #5
 800210c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002110:	4419      	add	r1, r3
 8002112:	68fa      	ldr	r2, [r7, #12]
 8002114:	4613      	mov	r3, r2
 8002116:	009b      	lsls	r3, r3, #2
 8002118:	4413      	add	r3, r2
 800211a:	009a      	lsls	r2, r3, #2
 800211c:	441a      	add	r2, r3
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	009b      	lsls	r3, r3, #2
 8002124:	fbb2 f2f3 	udiv	r2, r2, r3
 8002128:	4b0c      	ldr	r3, [pc, #48]	; (800215c <UART_SetConfig+0x118>)
 800212a:	fba3 0302 	umull	r0, r3, r3, r2
 800212e:	095b      	lsrs	r3, r3, #5
 8002130:	2064      	movs	r0, #100	; 0x64
 8002132:	fb00 f303 	mul.w	r3, r0, r3
 8002136:	1ad3      	subs	r3, r2, r3
 8002138:	011b      	lsls	r3, r3, #4
 800213a:	3332      	adds	r3, #50	; 0x32
 800213c:	4a07      	ldr	r2, [pc, #28]	; (800215c <UART_SetConfig+0x118>)
 800213e:	fba2 2303 	umull	r2, r3, r2, r3
 8002142:	095b      	lsrs	r3, r3, #5
 8002144:	f003 020f 	and.w	r2, r3, #15
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	440a      	add	r2, r1
 800214e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002150:	bf00      	nop
 8002152:	3710      	adds	r7, #16
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	40013800 	.word	0x40013800
 800215c:	51eb851f 	.word	0x51eb851f

08002160 <siprintf>:
 8002160:	b40e      	push	{r1, r2, r3}
 8002162:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002166:	b500      	push	{lr}
 8002168:	b09c      	sub	sp, #112	; 0x70
 800216a:	ab1d      	add	r3, sp, #116	; 0x74
 800216c:	9002      	str	r0, [sp, #8]
 800216e:	9006      	str	r0, [sp, #24]
 8002170:	9107      	str	r1, [sp, #28]
 8002172:	9104      	str	r1, [sp, #16]
 8002174:	4808      	ldr	r0, [pc, #32]	; (8002198 <siprintf+0x38>)
 8002176:	4909      	ldr	r1, [pc, #36]	; (800219c <siprintf+0x3c>)
 8002178:	f853 2b04 	ldr.w	r2, [r3], #4
 800217c:	9105      	str	r1, [sp, #20]
 800217e:	6800      	ldr	r0, [r0, #0]
 8002180:	a902      	add	r1, sp, #8
 8002182:	9301      	str	r3, [sp, #4]
 8002184:	f000 f98e 	bl	80024a4 <_svfiprintf_r>
 8002188:	2200      	movs	r2, #0
 800218a:	9b02      	ldr	r3, [sp, #8]
 800218c:	701a      	strb	r2, [r3, #0]
 800218e:	b01c      	add	sp, #112	; 0x70
 8002190:	f85d eb04 	ldr.w	lr, [sp], #4
 8002194:	b003      	add	sp, #12
 8002196:	4770      	bx	lr
 8002198:	20000058 	.word	0x20000058
 800219c:	ffff0208 	.word	0xffff0208

080021a0 <memset>:
 80021a0:	4603      	mov	r3, r0
 80021a2:	4402      	add	r2, r0
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d100      	bne.n	80021aa <memset+0xa>
 80021a8:	4770      	bx	lr
 80021aa:	f803 1b01 	strb.w	r1, [r3], #1
 80021ae:	e7f9      	b.n	80021a4 <memset+0x4>

080021b0 <__errno>:
 80021b0:	4b01      	ldr	r3, [pc, #4]	; (80021b8 <__errno+0x8>)
 80021b2:	6818      	ldr	r0, [r3, #0]
 80021b4:	4770      	bx	lr
 80021b6:	bf00      	nop
 80021b8:	20000058 	.word	0x20000058

080021bc <__libc_init_array>:
 80021bc:	b570      	push	{r4, r5, r6, lr}
 80021be:	2600      	movs	r6, #0
 80021c0:	4d0c      	ldr	r5, [pc, #48]	; (80021f4 <__libc_init_array+0x38>)
 80021c2:	4c0d      	ldr	r4, [pc, #52]	; (80021f8 <__libc_init_array+0x3c>)
 80021c4:	1b64      	subs	r4, r4, r5
 80021c6:	10a4      	asrs	r4, r4, #2
 80021c8:	42a6      	cmp	r6, r4
 80021ca:	d109      	bne.n	80021e0 <__libc_init_array+0x24>
 80021cc:	f000 fc7a 	bl	8002ac4 <_init>
 80021d0:	2600      	movs	r6, #0
 80021d2:	4d0a      	ldr	r5, [pc, #40]	; (80021fc <__libc_init_array+0x40>)
 80021d4:	4c0a      	ldr	r4, [pc, #40]	; (8002200 <__libc_init_array+0x44>)
 80021d6:	1b64      	subs	r4, r4, r5
 80021d8:	10a4      	asrs	r4, r4, #2
 80021da:	42a6      	cmp	r6, r4
 80021dc:	d105      	bne.n	80021ea <__libc_init_array+0x2e>
 80021de:	bd70      	pop	{r4, r5, r6, pc}
 80021e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80021e4:	4798      	blx	r3
 80021e6:	3601      	adds	r6, #1
 80021e8:	e7ee      	b.n	80021c8 <__libc_init_array+0xc>
 80021ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80021ee:	4798      	blx	r3
 80021f0:	3601      	adds	r6, #1
 80021f2:	e7f2      	b.n	80021da <__libc_init_array+0x1e>
 80021f4:	08002b54 	.word	0x08002b54
 80021f8:	08002b54 	.word	0x08002b54
 80021fc:	08002b54 	.word	0x08002b54
 8002200:	08002b58 	.word	0x08002b58

08002204 <__retarget_lock_acquire_recursive>:
 8002204:	4770      	bx	lr

08002206 <__retarget_lock_release_recursive>:
 8002206:	4770      	bx	lr

08002208 <_free_r>:
 8002208:	b538      	push	{r3, r4, r5, lr}
 800220a:	4605      	mov	r5, r0
 800220c:	2900      	cmp	r1, #0
 800220e:	d040      	beq.n	8002292 <_free_r+0x8a>
 8002210:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002214:	1f0c      	subs	r4, r1, #4
 8002216:	2b00      	cmp	r3, #0
 8002218:	bfb8      	it	lt
 800221a:	18e4      	addlt	r4, r4, r3
 800221c:	f000 f8dc 	bl	80023d8 <__malloc_lock>
 8002220:	4a1c      	ldr	r2, [pc, #112]	; (8002294 <_free_r+0x8c>)
 8002222:	6813      	ldr	r3, [r2, #0]
 8002224:	b933      	cbnz	r3, 8002234 <_free_r+0x2c>
 8002226:	6063      	str	r3, [r4, #4]
 8002228:	6014      	str	r4, [r2, #0]
 800222a:	4628      	mov	r0, r5
 800222c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002230:	f000 b8d8 	b.w	80023e4 <__malloc_unlock>
 8002234:	42a3      	cmp	r3, r4
 8002236:	d908      	bls.n	800224a <_free_r+0x42>
 8002238:	6820      	ldr	r0, [r4, #0]
 800223a:	1821      	adds	r1, r4, r0
 800223c:	428b      	cmp	r3, r1
 800223e:	bf01      	itttt	eq
 8002240:	6819      	ldreq	r1, [r3, #0]
 8002242:	685b      	ldreq	r3, [r3, #4]
 8002244:	1809      	addeq	r1, r1, r0
 8002246:	6021      	streq	r1, [r4, #0]
 8002248:	e7ed      	b.n	8002226 <_free_r+0x1e>
 800224a:	461a      	mov	r2, r3
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	b10b      	cbz	r3, 8002254 <_free_r+0x4c>
 8002250:	42a3      	cmp	r3, r4
 8002252:	d9fa      	bls.n	800224a <_free_r+0x42>
 8002254:	6811      	ldr	r1, [r2, #0]
 8002256:	1850      	adds	r0, r2, r1
 8002258:	42a0      	cmp	r0, r4
 800225a:	d10b      	bne.n	8002274 <_free_r+0x6c>
 800225c:	6820      	ldr	r0, [r4, #0]
 800225e:	4401      	add	r1, r0
 8002260:	1850      	adds	r0, r2, r1
 8002262:	4283      	cmp	r3, r0
 8002264:	6011      	str	r1, [r2, #0]
 8002266:	d1e0      	bne.n	800222a <_free_r+0x22>
 8002268:	6818      	ldr	r0, [r3, #0]
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	4408      	add	r0, r1
 800226e:	6010      	str	r0, [r2, #0]
 8002270:	6053      	str	r3, [r2, #4]
 8002272:	e7da      	b.n	800222a <_free_r+0x22>
 8002274:	d902      	bls.n	800227c <_free_r+0x74>
 8002276:	230c      	movs	r3, #12
 8002278:	602b      	str	r3, [r5, #0]
 800227a:	e7d6      	b.n	800222a <_free_r+0x22>
 800227c:	6820      	ldr	r0, [r4, #0]
 800227e:	1821      	adds	r1, r4, r0
 8002280:	428b      	cmp	r3, r1
 8002282:	bf01      	itttt	eq
 8002284:	6819      	ldreq	r1, [r3, #0]
 8002286:	685b      	ldreq	r3, [r3, #4]
 8002288:	1809      	addeq	r1, r1, r0
 800228a:	6021      	streq	r1, [r4, #0]
 800228c:	6063      	str	r3, [r4, #4]
 800228e:	6054      	str	r4, [r2, #4]
 8002290:	e7cb      	b.n	800222a <_free_r+0x22>
 8002292:	bd38      	pop	{r3, r4, r5, pc}
 8002294:	20000250 	.word	0x20000250

08002298 <sbrk_aligned>:
 8002298:	b570      	push	{r4, r5, r6, lr}
 800229a:	4e0e      	ldr	r6, [pc, #56]	; (80022d4 <sbrk_aligned+0x3c>)
 800229c:	460c      	mov	r4, r1
 800229e:	6831      	ldr	r1, [r6, #0]
 80022a0:	4605      	mov	r5, r0
 80022a2:	b911      	cbnz	r1, 80022aa <sbrk_aligned+0x12>
 80022a4:	f000 fbaa 	bl	80029fc <_sbrk_r>
 80022a8:	6030      	str	r0, [r6, #0]
 80022aa:	4621      	mov	r1, r4
 80022ac:	4628      	mov	r0, r5
 80022ae:	f000 fba5 	bl	80029fc <_sbrk_r>
 80022b2:	1c43      	adds	r3, r0, #1
 80022b4:	d00a      	beq.n	80022cc <sbrk_aligned+0x34>
 80022b6:	1cc4      	adds	r4, r0, #3
 80022b8:	f024 0403 	bic.w	r4, r4, #3
 80022bc:	42a0      	cmp	r0, r4
 80022be:	d007      	beq.n	80022d0 <sbrk_aligned+0x38>
 80022c0:	1a21      	subs	r1, r4, r0
 80022c2:	4628      	mov	r0, r5
 80022c4:	f000 fb9a 	bl	80029fc <_sbrk_r>
 80022c8:	3001      	adds	r0, #1
 80022ca:	d101      	bne.n	80022d0 <sbrk_aligned+0x38>
 80022cc:	f04f 34ff 	mov.w	r4, #4294967295
 80022d0:	4620      	mov	r0, r4
 80022d2:	bd70      	pop	{r4, r5, r6, pc}
 80022d4:	20000254 	.word	0x20000254

080022d8 <_malloc_r>:
 80022d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80022dc:	1ccd      	adds	r5, r1, #3
 80022de:	f025 0503 	bic.w	r5, r5, #3
 80022e2:	3508      	adds	r5, #8
 80022e4:	2d0c      	cmp	r5, #12
 80022e6:	bf38      	it	cc
 80022e8:	250c      	movcc	r5, #12
 80022ea:	2d00      	cmp	r5, #0
 80022ec:	4607      	mov	r7, r0
 80022ee:	db01      	blt.n	80022f4 <_malloc_r+0x1c>
 80022f0:	42a9      	cmp	r1, r5
 80022f2:	d905      	bls.n	8002300 <_malloc_r+0x28>
 80022f4:	230c      	movs	r3, #12
 80022f6:	2600      	movs	r6, #0
 80022f8:	603b      	str	r3, [r7, #0]
 80022fa:	4630      	mov	r0, r6
 80022fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002300:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80023d4 <_malloc_r+0xfc>
 8002304:	f000 f868 	bl	80023d8 <__malloc_lock>
 8002308:	f8d8 3000 	ldr.w	r3, [r8]
 800230c:	461c      	mov	r4, r3
 800230e:	bb5c      	cbnz	r4, 8002368 <_malloc_r+0x90>
 8002310:	4629      	mov	r1, r5
 8002312:	4638      	mov	r0, r7
 8002314:	f7ff ffc0 	bl	8002298 <sbrk_aligned>
 8002318:	1c43      	adds	r3, r0, #1
 800231a:	4604      	mov	r4, r0
 800231c:	d155      	bne.n	80023ca <_malloc_r+0xf2>
 800231e:	f8d8 4000 	ldr.w	r4, [r8]
 8002322:	4626      	mov	r6, r4
 8002324:	2e00      	cmp	r6, #0
 8002326:	d145      	bne.n	80023b4 <_malloc_r+0xdc>
 8002328:	2c00      	cmp	r4, #0
 800232a:	d048      	beq.n	80023be <_malloc_r+0xe6>
 800232c:	6823      	ldr	r3, [r4, #0]
 800232e:	4631      	mov	r1, r6
 8002330:	4638      	mov	r0, r7
 8002332:	eb04 0903 	add.w	r9, r4, r3
 8002336:	f000 fb61 	bl	80029fc <_sbrk_r>
 800233a:	4581      	cmp	r9, r0
 800233c:	d13f      	bne.n	80023be <_malloc_r+0xe6>
 800233e:	6821      	ldr	r1, [r4, #0]
 8002340:	4638      	mov	r0, r7
 8002342:	1a6d      	subs	r5, r5, r1
 8002344:	4629      	mov	r1, r5
 8002346:	f7ff ffa7 	bl	8002298 <sbrk_aligned>
 800234a:	3001      	adds	r0, #1
 800234c:	d037      	beq.n	80023be <_malloc_r+0xe6>
 800234e:	6823      	ldr	r3, [r4, #0]
 8002350:	442b      	add	r3, r5
 8002352:	6023      	str	r3, [r4, #0]
 8002354:	f8d8 3000 	ldr.w	r3, [r8]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d038      	beq.n	80023ce <_malloc_r+0xf6>
 800235c:	685a      	ldr	r2, [r3, #4]
 800235e:	42a2      	cmp	r2, r4
 8002360:	d12b      	bne.n	80023ba <_malloc_r+0xe2>
 8002362:	2200      	movs	r2, #0
 8002364:	605a      	str	r2, [r3, #4]
 8002366:	e00f      	b.n	8002388 <_malloc_r+0xb0>
 8002368:	6822      	ldr	r2, [r4, #0]
 800236a:	1b52      	subs	r2, r2, r5
 800236c:	d41f      	bmi.n	80023ae <_malloc_r+0xd6>
 800236e:	2a0b      	cmp	r2, #11
 8002370:	d917      	bls.n	80023a2 <_malloc_r+0xca>
 8002372:	1961      	adds	r1, r4, r5
 8002374:	42a3      	cmp	r3, r4
 8002376:	6025      	str	r5, [r4, #0]
 8002378:	bf18      	it	ne
 800237a:	6059      	strne	r1, [r3, #4]
 800237c:	6863      	ldr	r3, [r4, #4]
 800237e:	bf08      	it	eq
 8002380:	f8c8 1000 	streq.w	r1, [r8]
 8002384:	5162      	str	r2, [r4, r5]
 8002386:	604b      	str	r3, [r1, #4]
 8002388:	4638      	mov	r0, r7
 800238a:	f104 060b 	add.w	r6, r4, #11
 800238e:	f000 f829 	bl	80023e4 <__malloc_unlock>
 8002392:	f026 0607 	bic.w	r6, r6, #7
 8002396:	1d23      	adds	r3, r4, #4
 8002398:	1af2      	subs	r2, r6, r3
 800239a:	d0ae      	beq.n	80022fa <_malloc_r+0x22>
 800239c:	1b9b      	subs	r3, r3, r6
 800239e:	50a3      	str	r3, [r4, r2]
 80023a0:	e7ab      	b.n	80022fa <_malloc_r+0x22>
 80023a2:	42a3      	cmp	r3, r4
 80023a4:	6862      	ldr	r2, [r4, #4]
 80023a6:	d1dd      	bne.n	8002364 <_malloc_r+0x8c>
 80023a8:	f8c8 2000 	str.w	r2, [r8]
 80023ac:	e7ec      	b.n	8002388 <_malloc_r+0xb0>
 80023ae:	4623      	mov	r3, r4
 80023b0:	6864      	ldr	r4, [r4, #4]
 80023b2:	e7ac      	b.n	800230e <_malloc_r+0x36>
 80023b4:	4634      	mov	r4, r6
 80023b6:	6876      	ldr	r6, [r6, #4]
 80023b8:	e7b4      	b.n	8002324 <_malloc_r+0x4c>
 80023ba:	4613      	mov	r3, r2
 80023bc:	e7cc      	b.n	8002358 <_malloc_r+0x80>
 80023be:	230c      	movs	r3, #12
 80023c0:	4638      	mov	r0, r7
 80023c2:	603b      	str	r3, [r7, #0]
 80023c4:	f000 f80e 	bl	80023e4 <__malloc_unlock>
 80023c8:	e797      	b.n	80022fa <_malloc_r+0x22>
 80023ca:	6025      	str	r5, [r4, #0]
 80023cc:	e7dc      	b.n	8002388 <_malloc_r+0xb0>
 80023ce:	605b      	str	r3, [r3, #4]
 80023d0:	deff      	udf	#255	; 0xff
 80023d2:	bf00      	nop
 80023d4:	20000250 	.word	0x20000250

080023d8 <__malloc_lock>:
 80023d8:	4801      	ldr	r0, [pc, #4]	; (80023e0 <__malloc_lock+0x8>)
 80023da:	f7ff bf13 	b.w	8002204 <__retarget_lock_acquire_recursive>
 80023de:	bf00      	nop
 80023e0:	2000024c 	.word	0x2000024c

080023e4 <__malloc_unlock>:
 80023e4:	4801      	ldr	r0, [pc, #4]	; (80023ec <__malloc_unlock+0x8>)
 80023e6:	f7ff bf0e 	b.w	8002206 <__retarget_lock_release_recursive>
 80023ea:	bf00      	nop
 80023ec:	2000024c 	.word	0x2000024c

080023f0 <__ssputs_r>:
 80023f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80023f4:	461f      	mov	r7, r3
 80023f6:	688e      	ldr	r6, [r1, #8]
 80023f8:	4682      	mov	sl, r0
 80023fa:	42be      	cmp	r6, r7
 80023fc:	460c      	mov	r4, r1
 80023fe:	4690      	mov	r8, r2
 8002400:	680b      	ldr	r3, [r1, #0]
 8002402:	d82c      	bhi.n	800245e <__ssputs_r+0x6e>
 8002404:	898a      	ldrh	r2, [r1, #12]
 8002406:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800240a:	d026      	beq.n	800245a <__ssputs_r+0x6a>
 800240c:	6965      	ldr	r5, [r4, #20]
 800240e:	6909      	ldr	r1, [r1, #16]
 8002410:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002414:	eba3 0901 	sub.w	r9, r3, r1
 8002418:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800241c:	1c7b      	adds	r3, r7, #1
 800241e:	444b      	add	r3, r9
 8002420:	106d      	asrs	r5, r5, #1
 8002422:	429d      	cmp	r5, r3
 8002424:	bf38      	it	cc
 8002426:	461d      	movcc	r5, r3
 8002428:	0553      	lsls	r3, r2, #21
 800242a:	d527      	bpl.n	800247c <__ssputs_r+0x8c>
 800242c:	4629      	mov	r1, r5
 800242e:	f7ff ff53 	bl	80022d8 <_malloc_r>
 8002432:	4606      	mov	r6, r0
 8002434:	b360      	cbz	r0, 8002490 <__ssputs_r+0xa0>
 8002436:	464a      	mov	r2, r9
 8002438:	6921      	ldr	r1, [r4, #16]
 800243a:	f000 fafd 	bl	8002a38 <memcpy>
 800243e:	89a3      	ldrh	r3, [r4, #12]
 8002440:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002444:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002448:	81a3      	strh	r3, [r4, #12]
 800244a:	6126      	str	r6, [r4, #16]
 800244c:	444e      	add	r6, r9
 800244e:	6026      	str	r6, [r4, #0]
 8002450:	463e      	mov	r6, r7
 8002452:	6165      	str	r5, [r4, #20]
 8002454:	eba5 0509 	sub.w	r5, r5, r9
 8002458:	60a5      	str	r5, [r4, #8]
 800245a:	42be      	cmp	r6, r7
 800245c:	d900      	bls.n	8002460 <__ssputs_r+0x70>
 800245e:	463e      	mov	r6, r7
 8002460:	4632      	mov	r2, r6
 8002462:	4641      	mov	r1, r8
 8002464:	6820      	ldr	r0, [r4, #0]
 8002466:	f000 faaf 	bl	80029c8 <memmove>
 800246a:	2000      	movs	r0, #0
 800246c:	68a3      	ldr	r3, [r4, #8]
 800246e:	1b9b      	subs	r3, r3, r6
 8002470:	60a3      	str	r3, [r4, #8]
 8002472:	6823      	ldr	r3, [r4, #0]
 8002474:	4433      	add	r3, r6
 8002476:	6023      	str	r3, [r4, #0]
 8002478:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800247c:	462a      	mov	r2, r5
 800247e:	f000 fae9 	bl	8002a54 <_realloc_r>
 8002482:	4606      	mov	r6, r0
 8002484:	2800      	cmp	r0, #0
 8002486:	d1e0      	bne.n	800244a <__ssputs_r+0x5a>
 8002488:	4650      	mov	r0, sl
 800248a:	6921      	ldr	r1, [r4, #16]
 800248c:	f7ff febc 	bl	8002208 <_free_r>
 8002490:	230c      	movs	r3, #12
 8002492:	f8ca 3000 	str.w	r3, [sl]
 8002496:	89a3      	ldrh	r3, [r4, #12]
 8002498:	f04f 30ff 	mov.w	r0, #4294967295
 800249c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80024a0:	81a3      	strh	r3, [r4, #12]
 80024a2:	e7e9      	b.n	8002478 <__ssputs_r+0x88>

080024a4 <_svfiprintf_r>:
 80024a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80024a8:	4698      	mov	r8, r3
 80024aa:	898b      	ldrh	r3, [r1, #12]
 80024ac:	4607      	mov	r7, r0
 80024ae:	061b      	lsls	r3, r3, #24
 80024b0:	460d      	mov	r5, r1
 80024b2:	4614      	mov	r4, r2
 80024b4:	b09d      	sub	sp, #116	; 0x74
 80024b6:	d50e      	bpl.n	80024d6 <_svfiprintf_r+0x32>
 80024b8:	690b      	ldr	r3, [r1, #16]
 80024ba:	b963      	cbnz	r3, 80024d6 <_svfiprintf_r+0x32>
 80024bc:	2140      	movs	r1, #64	; 0x40
 80024be:	f7ff ff0b 	bl	80022d8 <_malloc_r>
 80024c2:	6028      	str	r0, [r5, #0]
 80024c4:	6128      	str	r0, [r5, #16]
 80024c6:	b920      	cbnz	r0, 80024d2 <_svfiprintf_r+0x2e>
 80024c8:	230c      	movs	r3, #12
 80024ca:	603b      	str	r3, [r7, #0]
 80024cc:	f04f 30ff 	mov.w	r0, #4294967295
 80024d0:	e0d0      	b.n	8002674 <_svfiprintf_r+0x1d0>
 80024d2:	2340      	movs	r3, #64	; 0x40
 80024d4:	616b      	str	r3, [r5, #20]
 80024d6:	2300      	movs	r3, #0
 80024d8:	9309      	str	r3, [sp, #36]	; 0x24
 80024da:	2320      	movs	r3, #32
 80024dc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80024e0:	2330      	movs	r3, #48	; 0x30
 80024e2:	f04f 0901 	mov.w	r9, #1
 80024e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80024ea:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800268c <_svfiprintf_r+0x1e8>
 80024ee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80024f2:	4623      	mov	r3, r4
 80024f4:	469a      	mov	sl, r3
 80024f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80024fa:	b10a      	cbz	r2, 8002500 <_svfiprintf_r+0x5c>
 80024fc:	2a25      	cmp	r2, #37	; 0x25
 80024fe:	d1f9      	bne.n	80024f4 <_svfiprintf_r+0x50>
 8002500:	ebba 0b04 	subs.w	fp, sl, r4
 8002504:	d00b      	beq.n	800251e <_svfiprintf_r+0x7a>
 8002506:	465b      	mov	r3, fp
 8002508:	4622      	mov	r2, r4
 800250a:	4629      	mov	r1, r5
 800250c:	4638      	mov	r0, r7
 800250e:	f7ff ff6f 	bl	80023f0 <__ssputs_r>
 8002512:	3001      	adds	r0, #1
 8002514:	f000 80a9 	beq.w	800266a <_svfiprintf_r+0x1c6>
 8002518:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800251a:	445a      	add	r2, fp
 800251c:	9209      	str	r2, [sp, #36]	; 0x24
 800251e:	f89a 3000 	ldrb.w	r3, [sl]
 8002522:	2b00      	cmp	r3, #0
 8002524:	f000 80a1 	beq.w	800266a <_svfiprintf_r+0x1c6>
 8002528:	2300      	movs	r3, #0
 800252a:	f04f 32ff 	mov.w	r2, #4294967295
 800252e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002532:	f10a 0a01 	add.w	sl, sl, #1
 8002536:	9304      	str	r3, [sp, #16]
 8002538:	9307      	str	r3, [sp, #28]
 800253a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800253e:	931a      	str	r3, [sp, #104]	; 0x68
 8002540:	4654      	mov	r4, sl
 8002542:	2205      	movs	r2, #5
 8002544:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002548:	4850      	ldr	r0, [pc, #320]	; (800268c <_svfiprintf_r+0x1e8>)
 800254a:	f000 fa67 	bl	8002a1c <memchr>
 800254e:	9a04      	ldr	r2, [sp, #16]
 8002550:	b9d8      	cbnz	r0, 800258a <_svfiprintf_r+0xe6>
 8002552:	06d0      	lsls	r0, r2, #27
 8002554:	bf44      	itt	mi
 8002556:	2320      	movmi	r3, #32
 8002558:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800255c:	0711      	lsls	r1, r2, #28
 800255e:	bf44      	itt	mi
 8002560:	232b      	movmi	r3, #43	; 0x2b
 8002562:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002566:	f89a 3000 	ldrb.w	r3, [sl]
 800256a:	2b2a      	cmp	r3, #42	; 0x2a
 800256c:	d015      	beq.n	800259a <_svfiprintf_r+0xf6>
 800256e:	4654      	mov	r4, sl
 8002570:	2000      	movs	r0, #0
 8002572:	f04f 0c0a 	mov.w	ip, #10
 8002576:	9a07      	ldr	r2, [sp, #28]
 8002578:	4621      	mov	r1, r4
 800257a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800257e:	3b30      	subs	r3, #48	; 0x30
 8002580:	2b09      	cmp	r3, #9
 8002582:	d94d      	bls.n	8002620 <_svfiprintf_r+0x17c>
 8002584:	b1b0      	cbz	r0, 80025b4 <_svfiprintf_r+0x110>
 8002586:	9207      	str	r2, [sp, #28]
 8002588:	e014      	b.n	80025b4 <_svfiprintf_r+0x110>
 800258a:	eba0 0308 	sub.w	r3, r0, r8
 800258e:	fa09 f303 	lsl.w	r3, r9, r3
 8002592:	4313      	orrs	r3, r2
 8002594:	46a2      	mov	sl, r4
 8002596:	9304      	str	r3, [sp, #16]
 8002598:	e7d2      	b.n	8002540 <_svfiprintf_r+0x9c>
 800259a:	9b03      	ldr	r3, [sp, #12]
 800259c:	1d19      	adds	r1, r3, #4
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	9103      	str	r1, [sp, #12]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	bfbb      	ittet	lt
 80025a6:	425b      	neglt	r3, r3
 80025a8:	f042 0202 	orrlt.w	r2, r2, #2
 80025ac:	9307      	strge	r3, [sp, #28]
 80025ae:	9307      	strlt	r3, [sp, #28]
 80025b0:	bfb8      	it	lt
 80025b2:	9204      	strlt	r2, [sp, #16]
 80025b4:	7823      	ldrb	r3, [r4, #0]
 80025b6:	2b2e      	cmp	r3, #46	; 0x2e
 80025b8:	d10c      	bne.n	80025d4 <_svfiprintf_r+0x130>
 80025ba:	7863      	ldrb	r3, [r4, #1]
 80025bc:	2b2a      	cmp	r3, #42	; 0x2a
 80025be:	d134      	bne.n	800262a <_svfiprintf_r+0x186>
 80025c0:	9b03      	ldr	r3, [sp, #12]
 80025c2:	3402      	adds	r4, #2
 80025c4:	1d1a      	adds	r2, r3, #4
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	9203      	str	r2, [sp, #12]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	bfb8      	it	lt
 80025ce:	f04f 33ff 	movlt.w	r3, #4294967295
 80025d2:	9305      	str	r3, [sp, #20]
 80025d4:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8002690 <_svfiprintf_r+0x1ec>
 80025d8:	2203      	movs	r2, #3
 80025da:	4650      	mov	r0, sl
 80025dc:	7821      	ldrb	r1, [r4, #0]
 80025de:	f000 fa1d 	bl	8002a1c <memchr>
 80025e2:	b138      	cbz	r0, 80025f4 <_svfiprintf_r+0x150>
 80025e4:	2240      	movs	r2, #64	; 0x40
 80025e6:	9b04      	ldr	r3, [sp, #16]
 80025e8:	eba0 000a 	sub.w	r0, r0, sl
 80025ec:	4082      	lsls	r2, r0
 80025ee:	4313      	orrs	r3, r2
 80025f0:	3401      	adds	r4, #1
 80025f2:	9304      	str	r3, [sp, #16]
 80025f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80025f8:	2206      	movs	r2, #6
 80025fa:	4826      	ldr	r0, [pc, #152]	; (8002694 <_svfiprintf_r+0x1f0>)
 80025fc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002600:	f000 fa0c 	bl	8002a1c <memchr>
 8002604:	2800      	cmp	r0, #0
 8002606:	d038      	beq.n	800267a <_svfiprintf_r+0x1d6>
 8002608:	4b23      	ldr	r3, [pc, #140]	; (8002698 <_svfiprintf_r+0x1f4>)
 800260a:	bb1b      	cbnz	r3, 8002654 <_svfiprintf_r+0x1b0>
 800260c:	9b03      	ldr	r3, [sp, #12]
 800260e:	3307      	adds	r3, #7
 8002610:	f023 0307 	bic.w	r3, r3, #7
 8002614:	3308      	adds	r3, #8
 8002616:	9303      	str	r3, [sp, #12]
 8002618:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800261a:	4433      	add	r3, r6
 800261c:	9309      	str	r3, [sp, #36]	; 0x24
 800261e:	e768      	b.n	80024f2 <_svfiprintf_r+0x4e>
 8002620:	460c      	mov	r4, r1
 8002622:	2001      	movs	r0, #1
 8002624:	fb0c 3202 	mla	r2, ip, r2, r3
 8002628:	e7a6      	b.n	8002578 <_svfiprintf_r+0xd4>
 800262a:	2300      	movs	r3, #0
 800262c:	f04f 0c0a 	mov.w	ip, #10
 8002630:	4619      	mov	r1, r3
 8002632:	3401      	adds	r4, #1
 8002634:	9305      	str	r3, [sp, #20]
 8002636:	4620      	mov	r0, r4
 8002638:	f810 2b01 	ldrb.w	r2, [r0], #1
 800263c:	3a30      	subs	r2, #48	; 0x30
 800263e:	2a09      	cmp	r2, #9
 8002640:	d903      	bls.n	800264a <_svfiprintf_r+0x1a6>
 8002642:	2b00      	cmp	r3, #0
 8002644:	d0c6      	beq.n	80025d4 <_svfiprintf_r+0x130>
 8002646:	9105      	str	r1, [sp, #20]
 8002648:	e7c4      	b.n	80025d4 <_svfiprintf_r+0x130>
 800264a:	4604      	mov	r4, r0
 800264c:	2301      	movs	r3, #1
 800264e:	fb0c 2101 	mla	r1, ip, r1, r2
 8002652:	e7f0      	b.n	8002636 <_svfiprintf_r+0x192>
 8002654:	ab03      	add	r3, sp, #12
 8002656:	9300      	str	r3, [sp, #0]
 8002658:	462a      	mov	r2, r5
 800265a:	4638      	mov	r0, r7
 800265c:	4b0f      	ldr	r3, [pc, #60]	; (800269c <_svfiprintf_r+0x1f8>)
 800265e:	a904      	add	r1, sp, #16
 8002660:	f3af 8000 	nop.w
 8002664:	1c42      	adds	r2, r0, #1
 8002666:	4606      	mov	r6, r0
 8002668:	d1d6      	bne.n	8002618 <_svfiprintf_r+0x174>
 800266a:	89ab      	ldrh	r3, [r5, #12]
 800266c:	065b      	lsls	r3, r3, #25
 800266e:	f53f af2d 	bmi.w	80024cc <_svfiprintf_r+0x28>
 8002672:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002674:	b01d      	add	sp, #116	; 0x74
 8002676:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800267a:	ab03      	add	r3, sp, #12
 800267c:	9300      	str	r3, [sp, #0]
 800267e:	462a      	mov	r2, r5
 8002680:	4638      	mov	r0, r7
 8002682:	4b06      	ldr	r3, [pc, #24]	; (800269c <_svfiprintf_r+0x1f8>)
 8002684:	a904      	add	r1, sp, #16
 8002686:	f000 f87d 	bl	8002784 <_printf_i>
 800268a:	e7eb      	b.n	8002664 <_svfiprintf_r+0x1c0>
 800268c:	08002b1e 	.word	0x08002b1e
 8002690:	08002b24 	.word	0x08002b24
 8002694:	08002b28 	.word	0x08002b28
 8002698:	00000000 	.word	0x00000000
 800269c:	080023f1 	.word	0x080023f1

080026a0 <_printf_common>:
 80026a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80026a4:	4616      	mov	r6, r2
 80026a6:	4699      	mov	r9, r3
 80026a8:	688a      	ldr	r2, [r1, #8]
 80026aa:	690b      	ldr	r3, [r1, #16]
 80026ac:	4607      	mov	r7, r0
 80026ae:	4293      	cmp	r3, r2
 80026b0:	bfb8      	it	lt
 80026b2:	4613      	movlt	r3, r2
 80026b4:	6033      	str	r3, [r6, #0]
 80026b6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80026ba:	460c      	mov	r4, r1
 80026bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80026c0:	b10a      	cbz	r2, 80026c6 <_printf_common+0x26>
 80026c2:	3301      	adds	r3, #1
 80026c4:	6033      	str	r3, [r6, #0]
 80026c6:	6823      	ldr	r3, [r4, #0]
 80026c8:	0699      	lsls	r1, r3, #26
 80026ca:	bf42      	ittt	mi
 80026cc:	6833      	ldrmi	r3, [r6, #0]
 80026ce:	3302      	addmi	r3, #2
 80026d0:	6033      	strmi	r3, [r6, #0]
 80026d2:	6825      	ldr	r5, [r4, #0]
 80026d4:	f015 0506 	ands.w	r5, r5, #6
 80026d8:	d106      	bne.n	80026e8 <_printf_common+0x48>
 80026da:	f104 0a19 	add.w	sl, r4, #25
 80026de:	68e3      	ldr	r3, [r4, #12]
 80026e0:	6832      	ldr	r2, [r6, #0]
 80026e2:	1a9b      	subs	r3, r3, r2
 80026e4:	42ab      	cmp	r3, r5
 80026e6:	dc2b      	bgt.n	8002740 <_printf_common+0xa0>
 80026e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80026ec:	1e13      	subs	r3, r2, #0
 80026ee:	6822      	ldr	r2, [r4, #0]
 80026f0:	bf18      	it	ne
 80026f2:	2301      	movne	r3, #1
 80026f4:	0692      	lsls	r2, r2, #26
 80026f6:	d430      	bmi.n	800275a <_printf_common+0xba>
 80026f8:	4649      	mov	r1, r9
 80026fa:	4638      	mov	r0, r7
 80026fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002700:	47c0      	blx	r8
 8002702:	3001      	adds	r0, #1
 8002704:	d023      	beq.n	800274e <_printf_common+0xae>
 8002706:	6823      	ldr	r3, [r4, #0]
 8002708:	6922      	ldr	r2, [r4, #16]
 800270a:	f003 0306 	and.w	r3, r3, #6
 800270e:	2b04      	cmp	r3, #4
 8002710:	bf14      	ite	ne
 8002712:	2500      	movne	r5, #0
 8002714:	6833      	ldreq	r3, [r6, #0]
 8002716:	f04f 0600 	mov.w	r6, #0
 800271a:	bf08      	it	eq
 800271c:	68e5      	ldreq	r5, [r4, #12]
 800271e:	f104 041a 	add.w	r4, r4, #26
 8002722:	bf08      	it	eq
 8002724:	1aed      	subeq	r5, r5, r3
 8002726:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800272a:	bf08      	it	eq
 800272c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002730:	4293      	cmp	r3, r2
 8002732:	bfc4      	itt	gt
 8002734:	1a9b      	subgt	r3, r3, r2
 8002736:	18ed      	addgt	r5, r5, r3
 8002738:	42b5      	cmp	r5, r6
 800273a:	d11a      	bne.n	8002772 <_printf_common+0xd2>
 800273c:	2000      	movs	r0, #0
 800273e:	e008      	b.n	8002752 <_printf_common+0xb2>
 8002740:	2301      	movs	r3, #1
 8002742:	4652      	mov	r2, sl
 8002744:	4649      	mov	r1, r9
 8002746:	4638      	mov	r0, r7
 8002748:	47c0      	blx	r8
 800274a:	3001      	adds	r0, #1
 800274c:	d103      	bne.n	8002756 <_printf_common+0xb6>
 800274e:	f04f 30ff 	mov.w	r0, #4294967295
 8002752:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002756:	3501      	adds	r5, #1
 8002758:	e7c1      	b.n	80026de <_printf_common+0x3e>
 800275a:	2030      	movs	r0, #48	; 0x30
 800275c:	18e1      	adds	r1, r4, r3
 800275e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002762:	1c5a      	adds	r2, r3, #1
 8002764:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002768:	4422      	add	r2, r4
 800276a:	3302      	adds	r3, #2
 800276c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002770:	e7c2      	b.n	80026f8 <_printf_common+0x58>
 8002772:	2301      	movs	r3, #1
 8002774:	4622      	mov	r2, r4
 8002776:	4649      	mov	r1, r9
 8002778:	4638      	mov	r0, r7
 800277a:	47c0      	blx	r8
 800277c:	3001      	adds	r0, #1
 800277e:	d0e6      	beq.n	800274e <_printf_common+0xae>
 8002780:	3601      	adds	r6, #1
 8002782:	e7d9      	b.n	8002738 <_printf_common+0x98>

08002784 <_printf_i>:
 8002784:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002788:	7e0f      	ldrb	r7, [r1, #24]
 800278a:	4691      	mov	r9, r2
 800278c:	2f78      	cmp	r7, #120	; 0x78
 800278e:	4680      	mov	r8, r0
 8002790:	460c      	mov	r4, r1
 8002792:	469a      	mov	sl, r3
 8002794:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002796:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800279a:	d807      	bhi.n	80027ac <_printf_i+0x28>
 800279c:	2f62      	cmp	r7, #98	; 0x62
 800279e:	d80a      	bhi.n	80027b6 <_printf_i+0x32>
 80027a0:	2f00      	cmp	r7, #0
 80027a2:	f000 80d5 	beq.w	8002950 <_printf_i+0x1cc>
 80027a6:	2f58      	cmp	r7, #88	; 0x58
 80027a8:	f000 80c1 	beq.w	800292e <_printf_i+0x1aa>
 80027ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80027b0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80027b4:	e03a      	b.n	800282c <_printf_i+0xa8>
 80027b6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80027ba:	2b15      	cmp	r3, #21
 80027bc:	d8f6      	bhi.n	80027ac <_printf_i+0x28>
 80027be:	a101      	add	r1, pc, #4	; (adr r1, 80027c4 <_printf_i+0x40>)
 80027c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80027c4:	0800281d 	.word	0x0800281d
 80027c8:	08002831 	.word	0x08002831
 80027cc:	080027ad 	.word	0x080027ad
 80027d0:	080027ad 	.word	0x080027ad
 80027d4:	080027ad 	.word	0x080027ad
 80027d8:	080027ad 	.word	0x080027ad
 80027dc:	08002831 	.word	0x08002831
 80027e0:	080027ad 	.word	0x080027ad
 80027e4:	080027ad 	.word	0x080027ad
 80027e8:	080027ad 	.word	0x080027ad
 80027ec:	080027ad 	.word	0x080027ad
 80027f0:	08002937 	.word	0x08002937
 80027f4:	0800285d 	.word	0x0800285d
 80027f8:	080028f1 	.word	0x080028f1
 80027fc:	080027ad 	.word	0x080027ad
 8002800:	080027ad 	.word	0x080027ad
 8002804:	08002959 	.word	0x08002959
 8002808:	080027ad 	.word	0x080027ad
 800280c:	0800285d 	.word	0x0800285d
 8002810:	080027ad 	.word	0x080027ad
 8002814:	080027ad 	.word	0x080027ad
 8002818:	080028f9 	.word	0x080028f9
 800281c:	682b      	ldr	r3, [r5, #0]
 800281e:	1d1a      	adds	r2, r3, #4
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	602a      	str	r2, [r5, #0]
 8002824:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002828:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800282c:	2301      	movs	r3, #1
 800282e:	e0a0      	b.n	8002972 <_printf_i+0x1ee>
 8002830:	6820      	ldr	r0, [r4, #0]
 8002832:	682b      	ldr	r3, [r5, #0]
 8002834:	0607      	lsls	r7, r0, #24
 8002836:	f103 0104 	add.w	r1, r3, #4
 800283a:	6029      	str	r1, [r5, #0]
 800283c:	d501      	bpl.n	8002842 <_printf_i+0xbe>
 800283e:	681e      	ldr	r6, [r3, #0]
 8002840:	e003      	b.n	800284a <_printf_i+0xc6>
 8002842:	0646      	lsls	r6, r0, #25
 8002844:	d5fb      	bpl.n	800283e <_printf_i+0xba>
 8002846:	f9b3 6000 	ldrsh.w	r6, [r3]
 800284a:	2e00      	cmp	r6, #0
 800284c:	da03      	bge.n	8002856 <_printf_i+0xd2>
 800284e:	232d      	movs	r3, #45	; 0x2d
 8002850:	4276      	negs	r6, r6
 8002852:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002856:	230a      	movs	r3, #10
 8002858:	4859      	ldr	r0, [pc, #356]	; (80029c0 <_printf_i+0x23c>)
 800285a:	e012      	b.n	8002882 <_printf_i+0xfe>
 800285c:	682b      	ldr	r3, [r5, #0]
 800285e:	6820      	ldr	r0, [r4, #0]
 8002860:	1d19      	adds	r1, r3, #4
 8002862:	6029      	str	r1, [r5, #0]
 8002864:	0605      	lsls	r5, r0, #24
 8002866:	d501      	bpl.n	800286c <_printf_i+0xe8>
 8002868:	681e      	ldr	r6, [r3, #0]
 800286a:	e002      	b.n	8002872 <_printf_i+0xee>
 800286c:	0641      	lsls	r1, r0, #25
 800286e:	d5fb      	bpl.n	8002868 <_printf_i+0xe4>
 8002870:	881e      	ldrh	r6, [r3, #0]
 8002872:	2f6f      	cmp	r7, #111	; 0x6f
 8002874:	bf0c      	ite	eq
 8002876:	2308      	moveq	r3, #8
 8002878:	230a      	movne	r3, #10
 800287a:	4851      	ldr	r0, [pc, #324]	; (80029c0 <_printf_i+0x23c>)
 800287c:	2100      	movs	r1, #0
 800287e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002882:	6865      	ldr	r5, [r4, #4]
 8002884:	2d00      	cmp	r5, #0
 8002886:	bfa8      	it	ge
 8002888:	6821      	ldrge	r1, [r4, #0]
 800288a:	60a5      	str	r5, [r4, #8]
 800288c:	bfa4      	itt	ge
 800288e:	f021 0104 	bicge.w	r1, r1, #4
 8002892:	6021      	strge	r1, [r4, #0]
 8002894:	b90e      	cbnz	r6, 800289a <_printf_i+0x116>
 8002896:	2d00      	cmp	r5, #0
 8002898:	d04b      	beq.n	8002932 <_printf_i+0x1ae>
 800289a:	4615      	mov	r5, r2
 800289c:	fbb6 f1f3 	udiv	r1, r6, r3
 80028a0:	fb03 6711 	mls	r7, r3, r1, r6
 80028a4:	5dc7      	ldrb	r7, [r0, r7]
 80028a6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80028aa:	4637      	mov	r7, r6
 80028ac:	42bb      	cmp	r3, r7
 80028ae:	460e      	mov	r6, r1
 80028b0:	d9f4      	bls.n	800289c <_printf_i+0x118>
 80028b2:	2b08      	cmp	r3, #8
 80028b4:	d10b      	bne.n	80028ce <_printf_i+0x14a>
 80028b6:	6823      	ldr	r3, [r4, #0]
 80028b8:	07de      	lsls	r6, r3, #31
 80028ba:	d508      	bpl.n	80028ce <_printf_i+0x14a>
 80028bc:	6923      	ldr	r3, [r4, #16]
 80028be:	6861      	ldr	r1, [r4, #4]
 80028c0:	4299      	cmp	r1, r3
 80028c2:	bfde      	ittt	le
 80028c4:	2330      	movle	r3, #48	; 0x30
 80028c6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80028ca:	f105 35ff 	addle.w	r5, r5, #4294967295
 80028ce:	1b52      	subs	r2, r2, r5
 80028d0:	6122      	str	r2, [r4, #16]
 80028d2:	464b      	mov	r3, r9
 80028d4:	4621      	mov	r1, r4
 80028d6:	4640      	mov	r0, r8
 80028d8:	f8cd a000 	str.w	sl, [sp]
 80028dc:	aa03      	add	r2, sp, #12
 80028de:	f7ff fedf 	bl	80026a0 <_printf_common>
 80028e2:	3001      	adds	r0, #1
 80028e4:	d14a      	bne.n	800297c <_printf_i+0x1f8>
 80028e6:	f04f 30ff 	mov.w	r0, #4294967295
 80028ea:	b004      	add	sp, #16
 80028ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80028f0:	6823      	ldr	r3, [r4, #0]
 80028f2:	f043 0320 	orr.w	r3, r3, #32
 80028f6:	6023      	str	r3, [r4, #0]
 80028f8:	2778      	movs	r7, #120	; 0x78
 80028fa:	4832      	ldr	r0, [pc, #200]	; (80029c4 <_printf_i+0x240>)
 80028fc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002900:	6823      	ldr	r3, [r4, #0]
 8002902:	6829      	ldr	r1, [r5, #0]
 8002904:	061f      	lsls	r7, r3, #24
 8002906:	f851 6b04 	ldr.w	r6, [r1], #4
 800290a:	d402      	bmi.n	8002912 <_printf_i+0x18e>
 800290c:	065f      	lsls	r7, r3, #25
 800290e:	bf48      	it	mi
 8002910:	b2b6      	uxthmi	r6, r6
 8002912:	07df      	lsls	r7, r3, #31
 8002914:	bf48      	it	mi
 8002916:	f043 0320 	orrmi.w	r3, r3, #32
 800291a:	6029      	str	r1, [r5, #0]
 800291c:	bf48      	it	mi
 800291e:	6023      	strmi	r3, [r4, #0]
 8002920:	b91e      	cbnz	r6, 800292a <_printf_i+0x1a6>
 8002922:	6823      	ldr	r3, [r4, #0]
 8002924:	f023 0320 	bic.w	r3, r3, #32
 8002928:	6023      	str	r3, [r4, #0]
 800292a:	2310      	movs	r3, #16
 800292c:	e7a6      	b.n	800287c <_printf_i+0xf8>
 800292e:	4824      	ldr	r0, [pc, #144]	; (80029c0 <_printf_i+0x23c>)
 8002930:	e7e4      	b.n	80028fc <_printf_i+0x178>
 8002932:	4615      	mov	r5, r2
 8002934:	e7bd      	b.n	80028b2 <_printf_i+0x12e>
 8002936:	682b      	ldr	r3, [r5, #0]
 8002938:	6826      	ldr	r6, [r4, #0]
 800293a:	1d18      	adds	r0, r3, #4
 800293c:	6961      	ldr	r1, [r4, #20]
 800293e:	6028      	str	r0, [r5, #0]
 8002940:	0635      	lsls	r5, r6, #24
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	d501      	bpl.n	800294a <_printf_i+0x1c6>
 8002946:	6019      	str	r1, [r3, #0]
 8002948:	e002      	b.n	8002950 <_printf_i+0x1cc>
 800294a:	0670      	lsls	r0, r6, #25
 800294c:	d5fb      	bpl.n	8002946 <_printf_i+0x1c2>
 800294e:	8019      	strh	r1, [r3, #0]
 8002950:	2300      	movs	r3, #0
 8002952:	4615      	mov	r5, r2
 8002954:	6123      	str	r3, [r4, #16]
 8002956:	e7bc      	b.n	80028d2 <_printf_i+0x14e>
 8002958:	682b      	ldr	r3, [r5, #0]
 800295a:	2100      	movs	r1, #0
 800295c:	1d1a      	adds	r2, r3, #4
 800295e:	602a      	str	r2, [r5, #0]
 8002960:	681d      	ldr	r5, [r3, #0]
 8002962:	6862      	ldr	r2, [r4, #4]
 8002964:	4628      	mov	r0, r5
 8002966:	f000 f859 	bl	8002a1c <memchr>
 800296a:	b108      	cbz	r0, 8002970 <_printf_i+0x1ec>
 800296c:	1b40      	subs	r0, r0, r5
 800296e:	6060      	str	r0, [r4, #4]
 8002970:	6863      	ldr	r3, [r4, #4]
 8002972:	6123      	str	r3, [r4, #16]
 8002974:	2300      	movs	r3, #0
 8002976:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800297a:	e7aa      	b.n	80028d2 <_printf_i+0x14e>
 800297c:	462a      	mov	r2, r5
 800297e:	4649      	mov	r1, r9
 8002980:	4640      	mov	r0, r8
 8002982:	6923      	ldr	r3, [r4, #16]
 8002984:	47d0      	blx	sl
 8002986:	3001      	adds	r0, #1
 8002988:	d0ad      	beq.n	80028e6 <_printf_i+0x162>
 800298a:	6823      	ldr	r3, [r4, #0]
 800298c:	079b      	lsls	r3, r3, #30
 800298e:	d413      	bmi.n	80029b8 <_printf_i+0x234>
 8002990:	68e0      	ldr	r0, [r4, #12]
 8002992:	9b03      	ldr	r3, [sp, #12]
 8002994:	4298      	cmp	r0, r3
 8002996:	bfb8      	it	lt
 8002998:	4618      	movlt	r0, r3
 800299a:	e7a6      	b.n	80028ea <_printf_i+0x166>
 800299c:	2301      	movs	r3, #1
 800299e:	4632      	mov	r2, r6
 80029a0:	4649      	mov	r1, r9
 80029a2:	4640      	mov	r0, r8
 80029a4:	47d0      	blx	sl
 80029a6:	3001      	adds	r0, #1
 80029a8:	d09d      	beq.n	80028e6 <_printf_i+0x162>
 80029aa:	3501      	adds	r5, #1
 80029ac:	68e3      	ldr	r3, [r4, #12]
 80029ae:	9903      	ldr	r1, [sp, #12]
 80029b0:	1a5b      	subs	r3, r3, r1
 80029b2:	42ab      	cmp	r3, r5
 80029b4:	dcf2      	bgt.n	800299c <_printf_i+0x218>
 80029b6:	e7eb      	b.n	8002990 <_printf_i+0x20c>
 80029b8:	2500      	movs	r5, #0
 80029ba:	f104 0619 	add.w	r6, r4, #25
 80029be:	e7f5      	b.n	80029ac <_printf_i+0x228>
 80029c0:	08002b2f 	.word	0x08002b2f
 80029c4:	08002b40 	.word	0x08002b40

080029c8 <memmove>:
 80029c8:	4288      	cmp	r0, r1
 80029ca:	b510      	push	{r4, lr}
 80029cc:	eb01 0402 	add.w	r4, r1, r2
 80029d0:	d902      	bls.n	80029d8 <memmove+0x10>
 80029d2:	4284      	cmp	r4, r0
 80029d4:	4623      	mov	r3, r4
 80029d6:	d807      	bhi.n	80029e8 <memmove+0x20>
 80029d8:	1e43      	subs	r3, r0, #1
 80029da:	42a1      	cmp	r1, r4
 80029dc:	d008      	beq.n	80029f0 <memmove+0x28>
 80029de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80029e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80029e6:	e7f8      	b.n	80029da <memmove+0x12>
 80029e8:	4601      	mov	r1, r0
 80029ea:	4402      	add	r2, r0
 80029ec:	428a      	cmp	r2, r1
 80029ee:	d100      	bne.n	80029f2 <memmove+0x2a>
 80029f0:	bd10      	pop	{r4, pc}
 80029f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80029f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80029fa:	e7f7      	b.n	80029ec <memmove+0x24>

080029fc <_sbrk_r>:
 80029fc:	b538      	push	{r3, r4, r5, lr}
 80029fe:	2300      	movs	r3, #0
 8002a00:	4d05      	ldr	r5, [pc, #20]	; (8002a18 <_sbrk_r+0x1c>)
 8002a02:	4604      	mov	r4, r0
 8002a04:	4608      	mov	r0, r1
 8002a06:	602b      	str	r3, [r5, #0]
 8002a08:	f7fd fe8e 	bl	8000728 <_sbrk>
 8002a0c:	1c43      	adds	r3, r0, #1
 8002a0e:	d102      	bne.n	8002a16 <_sbrk_r+0x1a>
 8002a10:	682b      	ldr	r3, [r5, #0]
 8002a12:	b103      	cbz	r3, 8002a16 <_sbrk_r+0x1a>
 8002a14:	6023      	str	r3, [r4, #0]
 8002a16:	bd38      	pop	{r3, r4, r5, pc}
 8002a18:	20000248 	.word	0x20000248

08002a1c <memchr>:
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	b510      	push	{r4, lr}
 8002a20:	b2c9      	uxtb	r1, r1
 8002a22:	4402      	add	r2, r0
 8002a24:	4293      	cmp	r3, r2
 8002a26:	4618      	mov	r0, r3
 8002a28:	d101      	bne.n	8002a2e <memchr+0x12>
 8002a2a:	2000      	movs	r0, #0
 8002a2c:	e003      	b.n	8002a36 <memchr+0x1a>
 8002a2e:	7804      	ldrb	r4, [r0, #0]
 8002a30:	3301      	adds	r3, #1
 8002a32:	428c      	cmp	r4, r1
 8002a34:	d1f6      	bne.n	8002a24 <memchr+0x8>
 8002a36:	bd10      	pop	{r4, pc}

08002a38 <memcpy>:
 8002a38:	440a      	add	r2, r1
 8002a3a:	4291      	cmp	r1, r2
 8002a3c:	f100 33ff 	add.w	r3, r0, #4294967295
 8002a40:	d100      	bne.n	8002a44 <memcpy+0xc>
 8002a42:	4770      	bx	lr
 8002a44:	b510      	push	{r4, lr}
 8002a46:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002a4a:	4291      	cmp	r1, r2
 8002a4c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002a50:	d1f9      	bne.n	8002a46 <memcpy+0xe>
 8002a52:	bd10      	pop	{r4, pc}

08002a54 <_realloc_r>:
 8002a54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002a58:	4680      	mov	r8, r0
 8002a5a:	4614      	mov	r4, r2
 8002a5c:	460e      	mov	r6, r1
 8002a5e:	b921      	cbnz	r1, 8002a6a <_realloc_r+0x16>
 8002a60:	4611      	mov	r1, r2
 8002a62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002a66:	f7ff bc37 	b.w	80022d8 <_malloc_r>
 8002a6a:	b92a      	cbnz	r2, 8002a78 <_realloc_r+0x24>
 8002a6c:	f7ff fbcc 	bl	8002208 <_free_r>
 8002a70:	4625      	mov	r5, r4
 8002a72:	4628      	mov	r0, r5
 8002a74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002a78:	f000 f81b 	bl	8002ab2 <_malloc_usable_size_r>
 8002a7c:	4284      	cmp	r4, r0
 8002a7e:	4607      	mov	r7, r0
 8002a80:	d802      	bhi.n	8002a88 <_realloc_r+0x34>
 8002a82:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002a86:	d812      	bhi.n	8002aae <_realloc_r+0x5a>
 8002a88:	4621      	mov	r1, r4
 8002a8a:	4640      	mov	r0, r8
 8002a8c:	f7ff fc24 	bl	80022d8 <_malloc_r>
 8002a90:	4605      	mov	r5, r0
 8002a92:	2800      	cmp	r0, #0
 8002a94:	d0ed      	beq.n	8002a72 <_realloc_r+0x1e>
 8002a96:	42bc      	cmp	r4, r7
 8002a98:	4622      	mov	r2, r4
 8002a9a:	4631      	mov	r1, r6
 8002a9c:	bf28      	it	cs
 8002a9e:	463a      	movcs	r2, r7
 8002aa0:	f7ff ffca 	bl	8002a38 <memcpy>
 8002aa4:	4631      	mov	r1, r6
 8002aa6:	4640      	mov	r0, r8
 8002aa8:	f7ff fbae 	bl	8002208 <_free_r>
 8002aac:	e7e1      	b.n	8002a72 <_realloc_r+0x1e>
 8002aae:	4635      	mov	r5, r6
 8002ab0:	e7df      	b.n	8002a72 <_realloc_r+0x1e>

08002ab2 <_malloc_usable_size_r>:
 8002ab2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002ab6:	1f18      	subs	r0, r3, #4
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	bfbc      	itt	lt
 8002abc:	580b      	ldrlt	r3, [r1, r0]
 8002abe:	18c0      	addlt	r0, r0, r3
 8002ac0:	4770      	bx	lr
	...

08002ac4 <_init>:
 8002ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ac6:	bf00      	nop
 8002ac8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002aca:	bc08      	pop	{r3}
 8002acc:	469e      	mov	lr, r3
 8002ace:	4770      	bx	lr

08002ad0 <_fini>:
 8002ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ad2:	bf00      	nop
 8002ad4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ad6:	bc08      	pop	{r3}
 8002ad8:	469e      	mov	lr, r3
 8002ada:	4770      	bx	lr
