<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PDS-2025: arch Architecture Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">PDS-2025
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="classmem__ctrl.html">mem_ctrl</a></li><li class="navelem"><a class="el" href="classmem__ctrl_1_1arch.html">arch</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Processes">Processes</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Types">Types</a>  </div>
  <div class="headertitle"><div class="title">arch Architecture Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Architecture implementing the memory controller logic.  
 <a href="classmem__ctrl_1_1arch.html#details">More...</a></p>
<b>Architecture &gt;&gt; </b><a class="el" href="classmem__ctrl_1_1arch.html">arch</a><br />
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Processes" name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:a9075ca6ba4bf5f20e57438932cc29662"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmem__ctrl_1_1arch.html#a9075ca6ba4bf5f20e57438932cc29662">PROCESS_11</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classmem__ctrl.html#ae8d3e5458b0e3cd523d6461463e36fe8">clk_i</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classmem__ctrl.html#ab86c7a8eec3a8327e506892977f85708">rst_i</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memdesc:a9075ca6ba4bf5f20e57438932cc29662"><td class="mdescLeft">&#160;</td><td class="mdescRight">State register process that implements logic of generating clock signal.  <a href="#a9075ca6ba4bf5f20e57438932cc29662"></a><br /></td></tr>
<tr class="memitem:a16df22ef7dba372d0f6a5c10ead9ce65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmem__ctrl_1_1arch.html#a16df22ef7dba372d0f6a5c10ead9ce65">PROCESS_12</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classmem__ctrl_1_1arch.html#a60b8ce072a921a2d81848a58496ae98a">state_reg</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classmem__ctrl.html#aa7d84cfc134c75e16d2331759267158d">mem_i</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classmem__ctrl.html#ad92f4c30f64488d3a4dc5b98804e4fa1">rw_i</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classmem__ctrl.html#a885e4ca53b89e6899e56a6e9154e0d43">burst_i</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memdesc:a16df22ef7dba372d0f6a5c10ead9ce65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change of state happens on rising edge of CLK.  <a href="#a16df22ef7dba372d0f6a5c10ead9ce65"></a><br /></td></tr>
<tr class="memitem:a18ef5ef873a048c871ef09df6fd08995"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmem__ctrl_1_1arch.html#a18ef5ef873a048c871ef09df6fd08995">PROCESS_13</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classmem__ctrl_1_1arch.html#a60b8ce072a921a2d81848a58496ae98a">state_reg</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memdesc:a18ef5ef873a048c871ef09df6fd08995"><td class="mdescLeft">&#160;</td><td class="mdescRight">Burst read operation.  <a href="#a18ef5ef873a048c871ef09df6fd08995"></a><br /></td></tr>
<tr class="memitem:a2175bcb288d8fbcc10d4f0e39863bb17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmem__ctrl_1_1arch.html#a2175bcb288d8fbcc10d4f0e39863bb17">PROCESS_14</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classmem__ctrl_1_1arch.html#a60b8ce072a921a2d81848a58496ae98a">state_reg</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classmem__ctrl.html#aa7d84cfc134c75e16d2331759267158d">mem_i</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classmem__ctrl.html#ad92f4c30f64488d3a4dc5b98804e4fa1">rw_i</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memdesc:a2175bcb288d8fbcc10d4f0e39863bb17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default value.  <a href="#a2175bcb288d8fbcc10d4f0e39863bb17"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Types" name="Types"></a>
Types</h2></td></tr>
 <tr class="memitem:a98bd44e266a902af4e91a691f300fa75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmem__ctrl_1_1arch.html#a98bd44e266a902af4e91a691f300fa75">t_mc_sm_type</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">idle</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">read1</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">read_burst_1</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">read2</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">read3</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">read4</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">write</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a98bd44e266a902af4e91a691f300fa75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type that represents possible states of memory controller (based on FSM).  <a href="#a98bd44e266a902af4e91a691f300fa75"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Signals" name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a60b8ce072a921a2d81848a58496ae98a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmem__ctrl_1_1arch.html#a60b8ce072a921a2d81848a58496ae98a">state_reg</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classmem__ctrl_1_1arch.html#a98bd44e266a902af4e91a691f300fa75">t_mc_sm_type</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a60b8ce072a921a2d81848a58496ae98a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Registers for current and next states of the FSM.  <a href="#a60b8ce072a921a2d81848a58496ae98a"></a><br /></td></tr>
<tr class="memitem:a8c07484210646baeb10c3b11d73e73ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmem__ctrl_1_1arch.html#a8c07484210646baeb10c3b11d73e73ef">state_next</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classmem__ctrl_1_1arch.html#a98bd44e266a902af4e91a691f300fa75">t_mc_sm_type</a></b> <span class="vhdlchar"> </span></b></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Architecture implementing the memory controller logic. </p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="a9075ca6ba4bf5f20e57438932cc29662" name="a9075ca6ba4bf5f20e57438932cc29662"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9075ca6ba4bf5f20e57438932cc29662">&#9670;&#160;</a></span>PROCESS_11()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> PROCESS_11</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classmem__ctrl.html#ae8d3e5458b0e3cd523d6461463e36fe8">clk_i</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classmem__ctrl.html#ab86c7a8eec3a8327e506892977f85708">rst_i</a></b> <span class="vhdlchar"> </span></b> <em></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>State register process that implements logic of generating clock signal. </p>

</div>
</div>
<a id="a16df22ef7dba372d0f6a5c10ead9ce65" name="a16df22ef7dba372d0f6a5c10ead9ce65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16df22ef7dba372d0f6a5c10ead9ce65">&#9670;&#160;</a></span>PROCESS_12()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> PROCESS_12</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classmem__ctrl_1_1arch.html#a60b8ce072a921a2d81848a58496ae98a">state_reg</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classmem__ctrl.html#aa7d84cfc134c75e16d2331759267158d">mem_i</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classmem__ctrl.html#ad92f4c30f64488d3a4dc5b98804e4fa1">rw_i</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classmem__ctrl.html#a885e4ca53b89e6899e56a6e9154e0d43">burst_i</a></b> <span class="vhdlchar"> </span></b> <em></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Change of state happens on rising edge of CLK. </p>

</div>
</div>
<a id="a18ef5ef873a048c871ef09df6fd08995" name="a18ef5ef873a048c871ef09df6fd08995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18ef5ef873a048c871ef09df6fd08995">&#9670;&#160;</a></span>PROCESS_13()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> PROCESS_13</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classmem__ctrl_1_1arch.html#a60b8ce072a921a2d81848a58496ae98a">state_reg</a></b> <span class="vhdlchar"> </span></b> <em></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Burst read operation. </p>

</div>
</div>
<a id="a2175bcb288d8fbcc10d4f0e39863bb17" name="a2175bcb288d8fbcc10d4f0e39863bb17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2175bcb288d8fbcc10d4f0e39863bb17">&#9670;&#160;</a></span>PROCESS_14()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> PROCESS_14</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classmem__ctrl_1_1arch.html#a60b8ce072a921a2d81848a58496ae98a">state_reg</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classmem__ctrl.html#aa7d84cfc134c75e16d2331759267158d">mem_i</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classmem__ctrl.html#ad92f4c30f64488d3a4dc5b98804e4fa1">rw_i</a></b> <span class="vhdlchar"> </span></b> <em></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Default value. </p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a8c07484210646baeb10c3b11d73e73ef" name="a8c07484210646baeb10c3b11d73e73ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c07484210646baeb10c3b11d73e73ef">&#9670;&#160;</a></span>state_next</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmem__ctrl_1_1arch.html#a8c07484210646baeb10c3b11d73e73ef">state_next</a> <b><b><a class="el" href="classmem__ctrl_1_1arch.html#a98bd44e266a902af4e91a691f300fa75">t_mc_sm_type</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a60b8ce072a921a2d81848a58496ae98a" name="a60b8ce072a921a2d81848a58496ae98a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60b8ce072a921a2d81848a58496ae98a">&#9670;&#160;</a></span>state_reg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmem__ctrl_1_1arch.html#a60b8ce072a921a2d81848a58496ae98a">state_reg</a> <b><b><a class="el" href="classmem__ctrl_1_1arch.html#a98bd44e266a902af4e91a691f300fa75">t_mc_sm_type</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Registers for current and next states of the FSM. </p>

</div>
</div>
<a id="a98bd44e266a902af4e91a691f300fa75" name="a98bd44e266a902af4e91a691f300fa75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98bd44e266a902af4e91a691f300fa75">&#9670;&#160;</a></span>t_mc_sm_type</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmem__ctrl_1_1arch.html#a98bd44e266a902af4e91a691f300fa75">t_mc_sm_type</a> <b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">idle</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">read1</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">read_burst_1</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">read2</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">read3</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">read4</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">write</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Type</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Type that represents possible states of memory controller (based on FSM). </p>

</div>
</div>
<hr/>The documentation for this design unit was generated from the following file:<ul>
<li>73/<a class="el" href="mem__ctrl_8vhd.html">mem_ctrl.vhd</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
