$date
	Fri Sep 26 21:01:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module decoder_tb $end
$var wire 1 ! output_led8_0_11 $end
$var wire 1 " output_led7_0_10 $end
$var wire 1 # output_led6_0_9 $end
$var wire 1 $ output_led5_0_8 $end
$var wire 1 % output_led4_0_7 $end
$var wire 1 & output_led3_0_6 $end
$var wire 1 ' output_led2_0_5 $end
$var wire 1 ( output_led1_0_4 $end
$var reg 8 ) expected_output [7:0] $end
$var reg 1 * input_input_switch1_1 $end
$var reg 1 + input_input_switch2_2 $end
$var reg 1 , input_input_switch3_3 $end
$var reg 3 - input_value [2:0] $end
$var reg 8 . output_value [7:0] $end
$var integer 32 / pass_count [31:0] $end
$var integer 32 0 test_count [31:0] $end
$scope module dut $end
$var wire 1 1 and_42 $end
$var wire 1 2 and_43 $end
$var wire 1 3 and_44 $end
$var wire 1 4 and_45 $end
$var wire 1 5 and_46 $end
$var wire 1 6 and_47 $end
$var wire 1 7 and_48 $end
$var wire 1 8 and_49 $end
$var wire 1 * input_input_switch1_1 $end
$var wire 1 + input_input_switch2_2 $end
$var wire 1 , input_input_switch3_3 $end
$var wire 1 9 node_12 $end
$var wire 1 : node_13 $end
$var wire 1 ; node_14 $end
$var wire 1 < node_18 $end
$var wire 1 = node_19 $end
$var wire 1 > node_20 $end
$var wire 1 ? node_21 $end
$var wire 1 @ node_22 $end
$var wire 1 A node_23 $end
$var wire 1 B node_24 $end
$var wire 1 C node_25 $end
$var wire 1 D node_26 $end
$var wire 1 E node_27 $end
$var wire 1 F node_28 $end
$var wire 1 G node_29 $end
$var wire 1 H node_30 $end
$var wire 1 I node_31 $end
$var wire 1 J node_32 $end
$var wire 1 K node_33 $end
$var wire 1 L node_34 $end
$var wire 1 M node_35 $end
$var wire 1 N node_36 $end
$var wire 1 O node_37 $end
$var wire 1 P node_38 $end
$var wire 1 Q node_39 $end
$var wire 1 R node_40 $end
$var wire 1 S node_41 $end
$var wire 1 T not_15 $end
$var wire 1 U not_16 $end
$var wire 1 V not_17 $end
$var wire 1 ( output_led1_0_4 $end
$var wire 1 ' output_led2_0_5 $end
$var wire 1 & output_led3_0_6 $end
$var wire 1 % output_led4_0_7 $end
$var wire 1 $ output_led5_0_8 $end
$var wire 1 # output_led6_0_9 $end
$var wire 1 " output_led7_0_10 $end
$var wire 1 ! output_led8_0_11 $end
$upscope $end
$scope task test_decoder $end
$var reg 3 W inputs [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx W
1V
1U
1T
0S
0R
0Q
1P
1O
1N
0M
0L
0K
1J
1I
1H
0G
0F
0E
1D
1C
1B
0A
0@
0?
1>
1=
1<
0;
0:
09
08
07
06
05
04
03
02
11
b0 0
b0 /
b10000000 .
bx -
0,
0+
0*
bx )
0(
0'
0&
0%
0$
0#
0"
1!
$end
#50000
b1 )
b0 -
b1 0
b0 W
#60000
0!
01
b100000 .
1#
13
0O
0I
0B
0=
0U
b10 )
b1 -
1R
1L
1F
1@
1:
1*
b10 0
b1 W
#70000
1"
12
b1000000 .
0#
03
0P
0J
0D
0>
0V
1O
1I
1B
1=
1U
b100 )
b10 -
1Q
1K
1E
1?
1;
1+
0R
0L
0F
0@
0:
0*
b11 0
b10 W
#80000
0"
02
b10000 .
1$
14
0O
0I
0B
0=
0U
b1000 )
b11 -
1R
1L
1F
1@
1:
1*
b100 0
b11 W
#90000
1%
15
b1000 .
0N
0H
0C
0<
0T
1P
1J
1D
1>
1V
0$
04
1O
1I
1B
1=
1U
b10000 )
b100 -
1S
1M
1G
1A
19
1,
0Q
0K
0E
0?
0;
0+
0R
0L
0F
0@
0:
0*
b101 0
b100 W
#100000
0%
05
b10 .
1'
17
0O
0I
0B
0=
0U
b100000 )
b101 -
1R
1L
1F
1@
1:
1*
b110 0
b101 W
#110000
1&
16
b100 .
0'
07
0P
0J
0D
0>
0V
1O
1I
1B
1=
1U
b1000000 )
b110 -
1Q
1K
1E
1?
1;
1+
0R
0L
0F
0@
0:
0*
b111 0
b110 W
#120000
0&
06
b1 .
1(
18
0O
0I
0B
0=
0U
b10000000 )
b111 -
1R
1L
1F
1@
1:
1*
b1000 0
b111 W
#130000
