(window.webpackJsonp=window.webpackJsonp||[]).push([[11],{224:function(n,e,i){"use strict";i.r(e);var o=i(0),a=Object(o.a)({},(function(){var n=this,e=n.$createElement,i=n._self._c||e;return i("ContentSlotsDistributor",{attrs:{"slot-key":n.$parent.slotKey}},[i("h1",{attrs:{id:"publication-list"}},[n._v("Publication List")]),n._v(" "),i("link",{attrs:{rel:"stylesheet",href:"https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.5.1/katex.min.css"}}),n._v(" "),i("link",{attrs:{rel:"stylesheet",href:"https://cdn.jsdelivr.net/github-markdown-css/2.2.1/github-markdown.css"}}),n._v(" "),i("h2",{attrs:{id:"book-chapters"}},[n._v("Book Chapters")]),n._v(" "),i("ul",[i("li",[n._v("Hayden Kwok-Hay So and "),i("strong",[n._v("Cheng Liu")]),n._v(". FPGA overlays. In FPGAs for Software\nProgrammers, pp. 285-305. Springer, Cham, 2016.")])]),n._v(" "),i("h2",{attrs:{id:"journals"}},[n._v("Journals")]),n._v(" "),i("ol",[i("li",[i("p",[n._v("Yuquan He, Long Zhang, "),i("strong",[n._v("Cheng Liu")]),n._v(', Lei Zhang, Ying Wang, "S2Loop: a Lightweight Spectral-Spatio Loop Closure Detector for Resource-Constrained Platforms", IEEE Robotics and Automation Letters, 2023 (accepted).')])]),n._v(" "),i("li",[i("p",[n._v("Xiandong Zhao, Ying Wang, "),i("strong",[n._v("Cheng Liu")]),n._v(', Cong Shi, Kaijie Tu, Lei Zhang, "Network Pruning for Bit-Serial Accelerators", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2022.')])]),n._v(" "),i("li",[i("p",[n._v("Hao Lv, Bing Li, Lei Zhang, "),i("strong",[n._v("Cheng Liu")]),n._v(', Ying Wang, "Variation Enhanced Attacks Against RRAM-based Neuromorphic Computing System", IEEE Transactions on Co mputer-Aided Design of Integrated Circuits and Systems (TCAD), 2022.')])]),n._v(" "),i("li",[i("p",[n._v("Weiwei Chen, Ying Wang, Ying Xu, Chengsi Gao, "),i("strong",[n._v("Cheng Liu")]),n._v(', Lei Zhang, "A Framework for Neural Network Architecture and Compiler Co-Optimization", in ACM Transactions on Embedded Computing Systems (TECS), 2022.')])]),n._v(" "),i("li",[i("p",[n._v("Benjamin Chen Ming Choong, Tao Luo, "),i("strong",[n._v("Cheng Liu")]),n._v(', Bingsheng He, Wei Zhang and Joey Tianyi Zhou, "Hardware-software co-exploration with racetrack memory based in-memory computing for CNN inference in embedded systems", in Journal of System Architecture (JSA), 2022.')])]),n._v(" "),i("li",[i("p",[n._v("Wen Li, Ying Wang*, "),i("strong",[n._v("Cheng Liu")]),n._v(", Yintao He, Lian Liu, Huawei Li, Xiaowei Li, “On-line Fault Protection for ReRAM-based Neural Networks,” in IEEE Transactions on Computers, 2022")])]),n._v(" "),i("li",[i("p",[n._v("Dawen Xu, Zhuangyu Feng, "),i("strong",[n._v("Cheng Liu")]),n._v('*, Li Li, Ying Wang, Huawei Li, Xiaowei Li, "Taming Process Variations in CNFET for Efficient Last Level Cache Design", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2021.')])]),n._v(" "),i("li",[i("p",[i("strong",[n._v("Cheng Liu")]),n._v(', Cheng Chu, Dawen Xu*, Ying Wang, Qianlong Wang, Huawei Li, Xiaowei Li, Kwang-Ting Cheng, "HyCA: A Hybrid Computing Architecture for Fault Tolerant Deep Learning", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2021')])]),n._v(" "),i("li",[i("p",[n._v("Dawen Xu, Meng He, "),i("strong",[n._v("Cheng Liu")]),n._v('*, Ying Wang, Long Cheng, Huawei Li, Xiaowei Li, Kwang-Ting Cheng, "R2F: A Remote Retraining Framework for AIoT Processors with Computing Errors", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2021.')])]),n._v(" "),i("li",[i("p",[n._v("L. Cheng, Ying Wang, Qingzhi Liu, Dick H.J.Epema, "),i("strong",[n._v("Cheng Liu")]),n._v(', Ying Mao, John Murphy, "Network-Aware Locality Scheduling for Distributed Data Operators in Data Centers," in IEEE Transactions on Parallel and Distributed Systems, doi: 10.1109/TPDS.2021.3053241, 2021.')])]),n._v(" "),i("li",[i("p",[n._v("Dawen Xu, Ziyang Zhu, "),i("strong",[n._v("Cheng Liu")]),n._v('*, Ying Wang, Shuang Zhao, Lei Zhang, Huaguo Liang, Huawei Li, Kwang-Ting Cheng, "Reliability Evaluation and Analysis of FPGA-based Neural Network Acceleration System", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2021')])]),n._v(" "),i("li",[i("p",[n._v("Shengwen Liang, Ying Wang, "),i("strong",[n._v("Cheng Liu")]),n._v(', Lei He, Huawei Li, Dawen Xu, Xiaowei Li. "EnGN: A High-Throughput and Energy-Efficient Accelerator for Large Graph Neural Networks", IEEE Transactions on Computers (2020) ('),i("strong",[n._v("Featured Paper of the Month")]),n._v(")")])]),n._v(" "),i("li",[i("p",[n._v("Dawen Xu#, "),i("strong",[n._v("Cheng Liu")]),n._v('#, Ying Wang, Kaijie Tu, Bingsheng He, and Lei Zhang. "Accelerating Generative Neural Networks on Unmodified Deep Learning Processors-A Software Approach." IEEE Transactions on Computers (2020). (# Equal contribution)')])]),n._v(" "),i("li",[i("p",[n._v("Chuangyi Gui, Long Zheng, Bingsheng He, "),i("strong",[n._v("Cheng Liu")]),n._v(", Xinyu Chen, Xiaofei Liao, and Hai Jin. A Survey on Graph Processing Accelerators: Challenges and Opportunities. Journal of Computer Science and Technology (JCST), Vol.34, no. 2 (2019): 339-371.")])]),n._v(" "),i("li",[i("p",[n._v("Yin-He Han, "),i("strong",[n._v("Cheng Liu")]),n._v(", Hang Lu, Wen-Bo Li, Lei Zhang, and Xiao-Wei Li. RevivePath: Resilient network-on-chip design through data path salvaging of router. Journal of Computer Science and Technology (JCST), Vol. 28, no. 6 (2013): 1045-1053.")])]),n._v(" "),i("li",[i("p",[n._v("Ying Wang, Yin-He Han, Lei Zhang, Bin-Zhang Fu, "),i("strong",[n._v("Cheng Liu")]),n._v(", Hua-Wei Li, and Xiaowei Li. Economizing TSV resources in 3-D network-on-chip design. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, no. 3(2015):493-506.")])]),n._v(" "),i("li",[i("p",[n._v("Qingli Zhang, "),i("strong",[n._v("Cheng Liu")]),n._v(", Liyi Xiao, Fangfa Fu, Low Latency Router Design Supporting both Deterministic Routing and Adaptive Routing, Journal of Computer-Aided Design & Computer Graphics (JCAD), 2009, 21(12):1706-1714(in Chinese).")])])]),n._v(" "),i("h2",{attrs:{id:"conferences"}},[n._v("Conferences")]),n._v(" "),i("ol",[i("li",[i("p",[n._v("Neo Wei Ming, Zhehui_Wang, "),i("strong",[n._v("Cheng Liu")]),n._v(', Rick Siow Mong Goh, Tao Luo, "MA-BERT: Towards Matrix Arithmetic-only BERT Inference by Eliminating Complex Non-linear Functions", ICLR, 2023 (accepted).')])]),n._v(" "),i("li",[i("p",[n._v("Lei Dai, Ying Wang, "),i("strong",[n._v("Cheng Liu")]),n._v(', Fuping Li, Huawei Li and Xiaowei Li, "Reexamining the CGRA Memory Sub-system for Higher Memory Utilization and Performance", The 40th IEEE International Conference on Computer Design(ICCD), October, 2022.')])]),n._v(" "),i("li",[i("p",[i("strong",[n._v("Cheng Liu")]),n._v(', Zhen Gao, Siting Liu, Xuefei Ning, Huawei Li, and Xiaowei Li, "Fault-Tolerant Deep Learning: A Hierarchical Perspective", in The 40th IEEE VLSI Test Symposium (VTS), 2022.')])]),n._v(" "),i("li",[i("p",[n._v("Xinghua Xue, Haitong Huang, "),i("strong",[n._v("Cheng Liu")]),n._v('*, Ying Wang, Tao Luo, Huawei Li, Xiaowei Li, "Winograd Convolution: A Perspective from Fault Tolerance", In proceedings of ACM/IEEE Design Automation Conference (DAC), 2022.')])]),n._v(" "),i("li",[i("p",[n._v("Yuquan He, Songyun Qu, Gangliang Lin, Ying Wang*, "),i("strong",[n._v("Cheng Liu")]),n._v(' and Lei Zhang, "Processing-in-SRAM Acceleration for Ultra-Low Power Visual 3D Perception", In proceedings of ACM/IEEE Design Automation Conference (DAC), 2022.')])]),n._v(" "),i("li",[i("p",[n._v("Shengwen Liang, Ziming Yuan, Ying Wang*, "),i("strong",[n._v("Cheng Liu")]),n._v(', Huawei Li and Xiaowei Li, "VStore: In-Storage Graph Based Vector Search Accelerator", In proceedings of ACM/IEEE Design Automation Conference (DAC), 2022.')])]),n._v(" "),i("li",[i("p",[n._v("Fuping Li, Ying Wang*, "),i("strong",[n._v("Cheng Liu")]),n._v(', Huawei Li and Xiaowei Li, "NoCeption: A Fast PPA Prediction Framework for Network-on-Chips Using Graph Neural Network," IEEE/ACM Proceedings of Design, Automation and Test in Europe conference (DATE), 2022.')])]),n._v(" "),i("li",[i("p",[n._v("Cangyuan Li, Ying Wang*, "),i("strong",[n._v("Cheng Liu")]),n._v('*, Shengwen Liang, Huawei Li, Xiaowei Li, "GLIST: Towards In-Storage Graph Learning", USENIX Annual Technical Conference(ATC), 2021.')])]),n._v(" "),i("li",[i("p",[n._v("Weiwei Chen, Ying Wang, Gangliang Lin, Chengsi Gao, "),i("strong",[n._v("Cheng Liu")]),n._v(', Lei Zhang, "CHaNAS: Coordinated Search for Network Architecture and Scheduling Policy", Language, Compilers, Tools and Theory of Embedded Systems (LCTES), 2021.')])]),n._v(" "),i("li",[i("p",[n._v("Mengdi Wang, Bing Li, Ying Wang, "),i("strong",[n._v("Cheng Liu")]),n._v(", Lei Zhang, “MT-DLA: An Efficient Multi-Task Deep Learning Accelerator Design,” in IEEE GLVLSI, 2021.("),i("strong",[n._v("Best Paper Award")]),n._v(")")])]),n._v(" "),i("li",[i("p",[n._v("Xiaohan Ma, Chang Si, Ying Wang, "),i("strong",[n._v("Cheng Liu")]),n._v(', Lei Zhang, "NASA: Accelerating Neural Network Design with a NAS Processor", In The 48th IEEE/ACM International Symposium on Computer Architecture (ISCA), 2021.')])]),n._v(" "),i("li",[i("p",[n._v("Lei He#, "),i("strong",[n._v("Cheng Liu")]),n._v('#, Ying Wang, Shengwen Liang, Huawei Li, and Xiaowei Li, "GCiM: A Near-Data Processing Accelerator for Graph Construction",In proceedings of ACM/IEEE Design Automation Conference (DAC), 2021.(# Equal Contribution)')])]),n._v(" "),i("li",[i("p",[n._v("Mengdi Wang and Ying Wang and "),i("strong",[n._v("Cheng Liu")]),n._v(' and Lei Zhang, "Network-on-Interposer Design for Agile Neural-Network Processor Chip Customization",In proceedings of ACM/IEEE Design Automation Conference (DAC), 2021.')])]),n._v(" "),i("li",[i("p",[n._v("Yintao He, Ying Wang, "),i("strong",[n._v("Cheng Liu")]),n._v(', Huawei Li, and Xiaowei Li, "TARe: Task-Adaptive in-situ ReRAM Computing for Graph Learning", In proceedings of ACM/IEEE Design Automation Conference (DAC), 2021.')])]),n._v(" "),i("li",[i("p",[n._v("Yuquan He, Ying Wang*, "),i("strong",[n._v("Cheng Liu")]),n._v('*, and Lei Zhang, "PicoVO: A Lightweight RGB-D Visual Odometry Targeting Resource-Constrained IoT Devices", In The 2021 IEEE International Conference on Robotics and Automation (ICRA), 2021.')])]),n._v(" "),i("li",[i("p",[n._v("Hao Lv, Bing Li, Ying Wang, "),i("strong",[n._v("Cheng Liu")]),n._v(', Lei Zhang, "VADER: Leveraging the Natural Variation of Hardware to Enhance Adversarial Attack", In Proceedings of the 25th Asia and South Pacific Design Automation Conference (ASP-DAC), IEEE, 2020.')])]),n._v(" "),i("li",[i("p",[n._v("Tao Luo, Wei Zhang, Bingsheng He, "),i("strong",[n._v("Cheng Liu")]),n._v(', Douglas Maskell, "Energy Efficient In-memory Integer Multiplication Based on Racetrack Memory", IEEE 40th International Conference on Distributed Computing Systems (ICDCS), IEEE, 2020.')])]),n._v(" "),i("li",[i("p",[n._v("Dawen Xu, Cheng Chu, "),i("strong",[n._v("Cheng Liu")]),n._v("*, Qianlong Wang, Ying Wang, Lei Zhang, Huaguo Liang and Kwang-Ting Tim Cheng, A Hybrid Computing Architecture for Fault-tolerant Deep Learning Accelerators, The 38th IEEE International Conference on Computer Design(ICCD), October, 2020.")])]),n._v(" "),i("li",[i("p",[n._v("Shengwen Liang#, "),i("strong",[n._v("Cheng Liu")]),n._v("#, Ying Wang, Huawei Li, Xiaowei Li, DeepBurning-GL: an Automated Framework for Generating Graph Neural Network Accelerators, IEEE/ACM International Conference on Computer-Aided Design (ICCAD'20), November, 2020(# Equal contribution).")])]),n._v(" "),i("li",[i("p",[n._v("Dawen Xu, Ziyang Zhu, "),i("strong",[n._v("Cheng Liu")]),n._v("*, Ying Wang, Huawei Li, Lei Zhang, Kwang-Ting Cheng, Persistent Fault Analysis of Neural Networks on FPGA-based Acceleration System, The 31th IEEE International Conference on Application-specific Systems,\nArchitectures and Processors (ASAP), July, 2020")])]),n._v(" "),i("li",[i("p",[n._v("Xiandong Zhao, Ying Wang, "),i("strong",[n._v("Cheng Liu")]),n._v(", Cong Shi, Lei Zhang, BitPruner: Network\nPruning for Bit-Serial Accelerators, In IEEE/ACM Proceedings of Design,\nAutomation Conference (DAC), 2020.")])]),n._v(" "),i("li",[i("p",[n._v("Dawen Xu, Cheng Chu, "),i("strong",[n._v("Cheng Liu")]),n._v("*, Ying Wang, Xianzhong Zhou, Lei Zhang,\nHuawei Li, Huaguo Liang, Multi-task Scheduling for PIM-based Heterogeneous\nComputing System, In IEEE Great Lakes Symposium on VLSI (GLVLSI), 2020.")])]),n._v(" "),i("li",[i("p",[n._v("Xiandong Zhao, Ying Wang, Xuyi Cai, "),i("strong",[n._v("Cheng Liu")]),n._v(", Lei Zhang, Linear Symmetric\nQuantization of Neural Networks for Low-precision Integer Hardware , In\nInternational Conference on Learning Representations(ICLR), 2020")])]),n._v(" "),i("li",[i("p",[n._v("Dawen Xu, Xinke Chu, "),i("strong",[n._v("Cheng Liu")]),n._v("*, Ying Wang, Huawei Li, Lei Zhang, CNT-Cache:\nan Energy-Efficient Carbon Nanotube Cache with Adaptive Encoding , IEEE/ACM\nProceedings of Design, Automation and Test in Europe conference (DATE), 2020")])]),n._v(" "),i("li",[i("p",[n._v("Weiwei Chen, Ying Wang, Shuang Yang, "),i("strong",[n._v("Cheng Liu")]),n._v(", Lei Zhang, You Only Search\nOnce: A Fast Automation Framework for Single-Stage DNN/Accelerator Codesign,\nIEEE/ACM Proceedings of Design, Automation and Test in Europe\nconference (DATE), 2020")])]),n._v(" "),i("li",[i("p",[n._v("Weiwei Chen, Ying Wang, Shuang Yang, Lei Zhang, "),i("strong",[n._v("Cheng Liu")]),n._v(", Towards Besteffort\nApproximation: Applying NAS to General-purpose Approximate\nComputing, IEEE/ACM Proceedings of Design, Automation and Test in Europe\nconference (DATE), 2020")])]),n._v(" "),i("li",[i("p",[i("strong",[n._v("Cheng Liu")]),n._v(", Xinyu Chen, Bingsheng He, Ying Wang, Xiaofei Liao, Lei Zhang, OBFS:\nOpenCL Based BFS Optimization on Software Programmable FPGAs, In 2019\nInternational Conference on Field Programmable Technology (FPT), Dec 11-13,\n2019")])]),n._v(" "),i("li",[i("p",[n._v("Shengwen Liang, Ying Wang, "),i("strong",[n._v("Cheng Liu")]),n._v(", Huawei Li and Xiaowei Li, InS-DLA: An\nIn-SSD Deep Learning Accelerator for Near-Data Processing, The International\nConference on Field-Programmable Logic and Applications (FPL), Sep 9-11, 2019")])]),n._v(" "),i("li",[i("p",[n._v("Dawen Xu, Kouzi Xing, "),i("strong",[n._v("Cheng Liu")]),n._v("*, Ying Wang, Yulin Dai, Long Cheng, Huawei Li,\nLei Zhang, Resilient Neural Network Training for Accelerators with Computing\nErrors, The 30th IEEE International Conference on Application-specific Systems,\nArchitectures and Processors (ASAP), July 15-17, 2019")])]),n._v(" "),i("li",[i("p",[n._v("Kouzi Xing, Dawen Xu, "),i("strong",[n._v("Cheng Liu")]),n._v("*, Ying Wang, Huawei Li and Xiaowei Li,\nSqueezing the Last MHz for CNN Acceleration on FPGAs , The 3rd International\nTest Conference in Asia (ITC-Asia), 2019")])]),n._v(" "),i("li",[i("p",[n._v("Dawen Xu, Li Li, Ying Wang, "),i("strong",[n._v("Cheng Liu")]),n._v(", and Huawei Li. Exploring emerging\nCNFET for efficient last level cache design. In Proceedings of the 24th Asia and\nSouth Pacific Design Automation Conference (ASP-DAC). ACM, New York, NY,\nUSA, 426-431, 2019")])]),n._v(" "),i("li",[i("p",[n._v("Dawen Xu, Kaijie Tu, Ying Wang, "),i("strong",[n._v("Cheng Liu")]),n._v(", Bingsheng He, and Huawei Li. FCNengine:\naccelerating deconvolutional layers in classic CNN processors. In\nProceedings of the International Conference on Computer-Aided Design (ICCAD),\np.22. ACM, 2018.")])]),n._v(" "),i("li",[i("p",[n._v("Ho-Cheung Ng, "),i("strong",[n._v("Cheng Liu")]),n._v(", and Hayden Kwok-Hay So. A soft processor overlay\nwith tightly-coupled FPGA accelerator. The 2nd International Workshop on\nOverlay Architectures for FPGAs (OLAF), 2016.")])]),n._v(" "),i("li",[i("p",[i("strong",[n._v("Cheng Liu")]),n._v(", Ho-Cheung Ng, and Hayden Kwok-Hay So. QuickDough: a rapid\nFPGA loop accelerator design framework using soft CGRA overlay . In\nInternational Conference on Field Programmable Technology (FPT), pp. 56-63.\nIEEE, 2015.")])]),n._v(" "),i("li",[i("p",[i("strong",[n._v("Cheng Liu")]),n._v(", Ho-Cheung Ng, Hayden Kwok-Hay So, Automatic nested loop\nacceleration on fpgas using soft CGRA overlay, The Second International\nworkshop of FPGAs for Software Programmers (FSP), 2015")])]),n._v(" "),i("li",[i("p",[i("strong",[n._v("Cheng Liu")]),n._v(", and Hayden Kwok-Hay So. Automatic soft cgra overlay customization\nfor high-productivity nested loop acceleration on fpgas . In 2015 IEEE 23rd Annual\nInternational Symposium on Field-Programmable Custom Computing Machines\n(FCCM), pp. 101-101. IEEE, 2015 (poster)")])]),n._v(" "),i("li",[i("p",[i("strong",[n._v("Cheng Liu")]),n._v(", Colin Lin Yu, and Hayden Kwok-Hay So. A soft coarse-grained\nreconfigurable array based high-level synthesis methodology: Promoting design\nproductivity and exploring extreme FPGA frequency. In 2013 IEEE 21st Annual\nInternational Symposium on Field-Programmable Custom Computing Machines\n(FCCM), pp. 228-228. IEEE, 2013 (poster)")])]),n._v(" "),i("li",[i("p",[i("strong",[n._v("Cheng Liu")]),n._v(", Hayden Kwok-Hay So, QuickDough: A Rapid FPGA Accelerator\nGeneration Framework using Soft Coarse-Grained Reconfigurable Array Overla,y\nThe 1st International Workshop on Overlay Architectures for FPGAs (OLAF), 2013.")])]),n._v(" "),i("li",[i("p",[i("strong",[n._v("Cheng Liu")]),n._v(", Lei Zhang, Yinhe Han, and Xiaowei Li. Vertical interconnects\nsqueezing in symmetric 3D mesh network-on-chip. In Proceedings of the 16th\nAsia and South Pacific Design Automation Conference (ASP-DAC), pp. 357-362.\nIEEE Press, 2011.")])]),n._v(" "),i("li",[i("p",[i("strong",[n._v("Cheng Liu")]),n._v(", Lei Zhang, Yinhe Han, and Xiaowei Li. A resilient on-chip router\ndesign through data path salvaging. In Proceedings of the 16th Asia and South\nPacific Design Automation Conference (ASP-DAC), pp.437-442. 2011.")])]),n._v(" "),i("li",[i("p",[i("strong",[n._v("Cheng Liu")]),n._v(", Lei Zhang, Yinhe Han, and Xiaowei Li. Dynamic Buffer Regulator for\n3D Mesh Network-on-Chip. 3D Integration Workshop in conjunction with\nACM/IEEE Design, Automation and Test in Europe (DATE), Grenoble, France,\nMarch 18, 2011 (poster)")])])])])}),[],!1,null,null,null);e.default=a.exports}}]);