design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect,adc_clkgen_with_edgedetect,kaiserschmarrn,flow completed,0h2m0s0ms,0h1m12s0ms,-2.0,0.011136,-1,62.42,519.93,-1,0,0,0,0,0,0,0,-1,-1,-1,-1,15908,2754,0.0,0.0,-1,0.0,-1,0.0,0.0,-1,0.0,-1,1987720.0,0.0,37.43,51.27,6.28,7.97,-1,76,607,74,605,0,0,0,313,0,0,1,1,0,0,0,0,5,2,2,42,126,0,168,9459.072000000002,1.61e-06,2.85e-06,1.1e-06,1.92e-06,3.58e-06,3.31e-09,2.11e-06,4.2e-06,3.51e-09,0.3799999999999999,11.0,90.9090909090909,10.0,AREA 0,10,50,1,24,24,0.90,0.3,sky130_fd_sc_hd,3
