// Chrys Sean T. Sevilla
// Group 4 CPE 3101L 10:30AM - 1:30PM
// Verilog HDL code for a half adder circuit
//
module Problem1D (A, B, C, D, E, F, G, Z);

	input		A, B, C, D, E, F, G;
	output	Z;
	
	xor		X1 (S, x, y);
	and		A1 (C, x, y);
	
endmodule