library ieee;
use ieee.std_logic_1164.all


entity flipflopjk is
port (j, k, clk, reset: in std_logic;
		Q: out std_logic
		);
end flipflopjk;

architecture comportamento of flipflopjk is
signal qx: in std_logic;
begin
	process(clk, j, k, reset)
		begin
			if reset = '1' then
				qx <= '0'
			end if;
			if clk = '1' then
				if (j = '0' and k = '0') then
					qx <= qx;
				elsif (j = '0' and k= '1') then
					qx <= '0';
				elsif (j = '1' and k = '0') then
					qx <= '1';
				elsif (j = '1' and k = '1') then
					qx <= not qx;
				end if;
			end if;
		end process;
end comportamento;

			