--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/h/o/hollands/6.111-final-project/Rectilinearizer/Rectilinearizer.ise
-intstyle ise -v 3 -s 4 -xml zbt_6111_sample zbt_6111_sample.ncd -o
zbt_6111_sample.twr zbt_6111_sample.pcf -ucf labkit.ucf

Design file:              zbt_6111_sample.ncd
Physical constraint file: zbt_6111_sample.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
-------------+------------+------------+------------------+--------+
             |  Setup to  |  Hold to   |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
button0      |    4.186(R)|    1.199(R)|clk               |   0.000|
button1      |   -0.718(R)|    2.141(R)|clk               |   0.000|
button2      |    3.077(R)|    1.069(R)|clk               |   0.000|
button3      |    0.648(R)|    1.777(R)|clk               |   0.000|
button_down  |   -0.021(R)|    2.194(R)|clk               |   0.000|
button_enter |    3.609(R)|   -0.791(R)|clk               |   0.000|
button_left  |   -1.070(R)|    2.538(R)|clk               |   0.000|
button_right |   -0.210(R)|    2.152(R)|clk               |   0.000|
button_up    |   -0.098(R)|    2.239(R)|clk               |   0.000|
ram0_data<0> |    2.568(R)|   -2.296(R)|clk               |   0.000|
ram0_data<1> |    1.713(R)|   -1.441(R)|clk               |   0.000|
ram0_data<2> |    2.057(R)|   -1.785(R)|clk               |   0.000|
ram0_data<3> |    2.239(R)|   -1.967(R)|clk               |   0.000|
ram0_data<4> |    2.216(R)|   -1.944(R)|clk               |   0.000|
ram0_data<5> |    2.373(R)|   -2.101(R)|clk               |   0.000|
ram0_data<6> |    2.461(R)|   -2.189(R)|clk               |   0.000|
ram0_data<7> |    1.221(R)|   -0.949(R)|clk               |   0.000|
ram0_data<8> |    1.455(R)|   -1.183(R)|clk               |   0.000|
ram0_data<9> |    5.014(R)|   -4.777(R)|clk               |   0.000|
ram0_data<10>|    2.321(R)|   -2.049(R)|clk               |   0.000|
ram0_data<11>|    2.673(R)|   -2.401(R)|clk               |   0.000|
ram0_data<12>|    2.257(R)|   -1.985(R)|clk               |   0.000|
ram0_data<13>|    2.312(R)|   -2.040(R)|clk               |   0.000|
ram0_data<14>|    1.476(R)|   -1.204(R)|clk               |   0.000|
ram0_data<15>|    2.010(R)|   -1.738(R)|clk               |   0.000|
ram0_data<16>|    1.760(R)|   -1.488(R)|clk               |   0.000|
ram0_data<17>|    1.140(R)|   -0.868(R)|clk               |   0.000|
ram0_data<18>|    1.707(R)|   -1.435(R)|clk               |   0.000|
ram0_data<19>|    2.303(R)|   -2.066(R)|clk               |   0.000|
ram0_data<20>|    4.074(R)|   -1.516(R)|clk               |   0.000|
ram0_data<21>|    4.367(R)|   -1.092(R)|clk               |   0.000|
ram0_data<22>|    4.924(R)|   -2.422(R)|clk               |   0.000|
ram0_data<23>|    4.936(R)|   -1.861(R)|clk               |   0.000|
ram0_data<24>|    3.421(R)|   -2.733(R)|clk               |   0.000|
ram0_data<25>|    7.097(R)|   -2.077(R)|clk               |   0.000|
ram0_data<26>|    3.942(R)|   -1.555(R)|clk               |   0.000|
ram0_data<27>|    8.777(R)|   -1.803(R)|clk               |   0.000|
ram0_data<28>|    4.090(R)|   -1.759(R)|clk               |   0.000|
ram0_data<29>|    4.987(R)|   -2.539(R)|clk               |   0.000|
ram1_data<0> |    2.553(R)|   -2.281(R)|clk               |   0.000|
ram1_data<1> |    2.252(R)|   -1.980(R)|clk               |   0.000|
ram1_data<2> |    1.569(R)|   -1.297(R)|clk               |   0.000|
ram1_data<3> |    1.561(R)|   -1.289(R)|clk               |   0.000|
ram1_data<4> |    1.441(R)|   -1.169(R)|clk               |   0.000|
ram1_data<5> |    2.171(R)|   -1.899(R)|clk               |   0.000|
ram1_data<6> |    1.724(R)|   -1.452(R)|clk               |   0.000|
ram1_data<7> |    1.191(R)|   -0.919(R)|clk               |   0.000|
ram1_data<8> |    2.781(R)|   -2.509(R)|clk               |   0.000|
ram1_data<9> |    4.134(R)|   -3.897(R)|clk               |   0.000|
ram1_data<10>|    1.598(R)|   -1.326(R)|clk               |   0.000|
ram1_data<11>|    1.222(R)|   -0.950(R)|clk               |   0.000|
ram1_data<12>|    2.402(R)|   -2.130(R)|clk               |   0.000|
ram1_data<13>|    1.259(R)|   -0.987(R)|clk               |   0.000|
ram1_data<14>|    0.580(R)|   -0.308(R)|clk               |   0.000|
ram1_data<15>|    1.499(R)|   -1.227(R)|clk               |   0.000|
ram1_data<16>|    0.977(R)|   -0.705(R)|clk               |   0.000|
ram1_data<17>|    6.305(R)|   -6.033(R)|clk               |   0.000|
ram1_data<18>|    2.192(R)|   -1.920(R)|clk               |   0.000|
ram1_data<19>|    3.202(R)|   -2.965(R)|clk               |   0.000|
ram1_data<20>|    1.032(R)|   -0.126(R)|clk               |   0.000|
ram1_data<21>|    1.140(R)|   -0.277(R)|clk               |   0.000|
ram1_data<22>|    1.197(R)|    0.774(R)|clk               |   0.000|
ram1_data<23>|    1.128(R)|    0.759(R)|clk               |   0.000|
ram1_data<24>|    2.758(R)|    0.255(R)|clk               |   0.000|
ram1_data<25>|    1.634(R)|    0.200(R)|clk               |   0.000|
ram1_data<26>|    1.997(R)|    0.185(R)|clk               |   0.000|
ram1_data<27>|    1.829(R)|    0.484(R)|clk               |   0.000|
ram1_data<28>|    2.054(R)|    0.396(R)|clk               |   0.000|
ram1_data<29>|    2.320(R)|   -0.917(R)|clk               |   0.000|
switch<0>    |    2.709(R)|   -2.302(R)|clk               |   0.000|
switch<1>    |    2.245(R)|   -1.838(R)|clk               |   0.000|
switch<2>    |    2.264(R)|   -1.857(R)|clk               |   0.000|
switch<3>    |    2.166(R)|   -1.759(R)|clk               |   0.000|
switch<4>    |    3.899(R)|   -3.492(R)|clk               |   0.000|
switch<5>    |    2.297(R)|   -1.890(R)|clk               |   0.000|
switch<6>    |    2.274(R)|   -1.867(R)|clk               |   0.000|
switch<7>    |    4.448(R)|   -0.914(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock tv_in_line_clock1
---------------+------------+------------+-----------------------+--------+
               |  Setup to  |  Hold to   |                       | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s)      | Phase  |
---------------+------------+------------+-----------------------+--------+
tv_in_ycrcb<10>|    6.377(R)|   -0.673(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<11>|    6.452(R)|   -0.586(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<12>|    5.038(R)|    1.001(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<13>|    4.813(R)|   -0.987(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<14>|    3.313(R)|    0.514(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<15>|    3.262(R)|    0.209(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<16>|    3.819(R)|   -0.246(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<17>|    6.326(R)|   -0.679(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<18>|    3.819(R)|   -0.045(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<19>|    6.203(R)|   -0.370(R)|tv_in_line_clock1_BUFGP|   0.000|
---------------+------------+------------+-----------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
clock_feedback_out|   12.563(R)|rc/ram_clock      |   0.000|
                  |   12.563(F)|rc/ram_clock      |   0.000|
disp_ce_b         |    9.886(R)|clk               |   0.000|
disp_clock        |   11.307(R)|clk               |   0.000|
disp_data_out     |   10.349(R)|clk               |   0.000|
disp_reset_b      |   10.353(R)|clk               |   0.000|
disp_rs           |    9.485(R)|clk               |   0.000|
led<1>            |   17.410(R)|clk               |   0.000|
led<2>            |   19.703(R)|clk               |   0.000|
led<3>            |   20.759(R)|clk               |   0.000|
led<4>            |   19.278(R)|clk               |   0.000|
led<5>            |   19.043(R)|clk               |   0.000|
led<6>            |   20.104(R)|clk               |   0.000|
led<7>            |   20.749(R)|clk               |   0.000|
ram0_address<0>   |   18.890(R)|clk               |   0.000|
ram0_address<1>   |   19.358(R)|clk               |   0.000|
ram0_address<2>   |   18.750(R)|clk               |   0.000|
ram0_address<3>   |   19.563(R)|clk               |   0.000|
ram0_address<4>   |   19.089(R)|clk               |   0.000|
ram0_address<5>   |   18.929(R)|clk               |   0.000|
ram0_address<6>   |   18.473(R)|clk               |   0.000|
ram0_address<7>   |   18.843(R)|clk               |   0.000|
ram0_address<8>   |   20.079(R)|clk               |   0.000|
ram0_address<9>   |   20.985(R)|clk               |   0.000|
ram0_address<10>  |   18.622(R)|clk               |   0.000|
ram0_address<11>  |   18.830(R)|clk               |   0.000|
ram0_address<12>  |   18.809(R)|clk               |   0.000|
ram0_address<13>  |   18.679(R)|clk               |   0.000|
ram0_address<14>  |   19.360(R)|clk               |   0.000|
ram0_address<15>  |   18.241(R)|clk               |   0.000|
ram0_address<16>  |   19.001(R)|clk               |   0.000|
ram0_address<17>  |   19.123(R)|clk               |   0.000|
ram0_address<18>  |   19.574(R)|clk               |   0.000|
ram0_clk          |   12.460(R)|rc/ram_clock      |   0.000|
                  |   12.460(F)|rc/ram_clock      |   0.000|
ram0_data<0>      |   13.481(R)|clk               |   0.000|
ram0_data<1>      |   12.938(R)|clk               |   0.000|
ram0_data<2>      |   12.625(R)|clk               |   0.000|
ram0_data<3>      |   12.944(R)|clk               |   0.000|
ram0_data<4>      |   12.627(R)|clk               |   0.000|
ram0_data<5>      |   12.111(R)|clk               |   0.000|
ram0_data<6>      |   12.859(R)|clk               |   0.000|
ram0_data<7>      |   12.117(R)|clk               |   0.000|
ram0_data<8>      |   12.366(R)|clk               |   0.000|
ram0_data<9>      |   14.040(R)|clk               |   0.000|
ram0_data<10>     |   13.478(R)|clk               |   0.000|
ram0_data<11>     |   14.052(R)|clk               |   0.000|
ram0_data<12>     |   13.392(R)|clk               |   0.000|
ram0_data<13>     |   13.480(R)|clk               |   0.000|
ram0_data<14>     |   13.395(R)|clk               |   0.000|
ram0_data<15>     |   12.919(R)|clk               |   0.000|
ram0_data<16>     |   12.837(R)|clk               |   0.000|
ram0_data<17>     |   12.077(R)|clk               |   0.000|
ram0_data<18>     |   12.579(R)|clk               |   0.000|
ram0_data<19>     |   12.869(R)|clk               |   0.000|
ram0_data<20>     |   12.583(R)|clk               |   0.000|
ram0_data<21>     |   14.035(R)|clk               |   0.000|
ram0_data<22>     |   14.931(R)|clk               |   0.000|
ram0_data<23>     |   14.043(R)|clk               |   0.000|
ram0_data<24>     |   14.935(R)|clk               |   0.000|
ram0_data<25>     |   15.520(R)|clk               |   0.000|
ram0_data<26>     |   12.817(R)|clk               |   0.000|
ram0_data<27>     |   14.285(R)|clk               |   0.000|
ram0_data<28>     |   13.722(R)|clk               |   0.000|
ram0_data<29>     |   15.183(R)|clk               |   0.000|
ram0_data<30>     |   14.031(R)|clk               |   0.000|
ram0_data<31>     |   15.175(R)|clk               |   0.000|
ram0_data<32>     |   14.909(R)|clk               |   0.000|
ram0_data<33>     |   14.896(R)|clk               |   0.000|
ram0_data<34>     |   15.516(R)|clk               |   0.000|
ram0_data<35>     |   13.386(R)|clk               |   0.000|
ram0_we_b         |   17.911(R)|clk               |   0.000|
ram1_address<0>   |   21.885(R)|clk               |   0.000|
ram1_address<1>   |   20.943(R)|clk               |   0.000|
ram1_address<2>   |   21.421(R)|clk               |   0.000|
ram1_address<3>   |   21.271(R)|clk               |   0.000|
ram1_address<4>   |   21.502(R)|clk               |   0.000|
ram1_address<5>   |   21.818(R)|clk               |   0.000|
ram1_address<6>   |   22.514(R)|clk               |   0.000|
ram1_address<7>   |   22.523(R)|clk               |   0.000|
ram1_address<8>   |   22.051(R)|clk               |   0.000|
ram1_address<9>   |   21.282(R)|clk               |   0.000|
ram1_address<10>  |   21.650(R)|clk               |   0.000|
ram1_address<11>  |   21.923(R)|clk               |   0.000|
ram1_address<12>  |   22.319(R)|clk               |   0.000|
ram1_address<13>  |   22.195(R)|clk               |   0.000|
ram1_address<14>  |   23.096(R)|clk               |   0.000|
ram1_address<15>  |   23.182(R)|clk               |   0.000|
ram1_address<16>  |   22.768(R)|clk               |   0.000|
ram1_address<17>  |   21.412(R)|clk               |   0.000|
ram1_address<18>  |   21.269(R)|clk               |   0.000|
ram1_clk          |   12.465(R)|rc/ram_clock      |   0.000|
                  |   12.465(F)|rc/ram_clock      |   0.000|
ram1_data<0>      |   10.700(R)|clk               |   0.000|
ram1_data<1>      |   10.691(R)|clk               |   0.000|
ram1_data<2>      |   10.703(R)|clk               |   0.000|
ram1_data<3>      |   10.073(R)|clk               |   0.000|
ram1_data<4>      |    9.681(R)|clk               |   0.000|
ram1_data<5>      |   10.689(R)|clk               |   0.000|
ram1_data<6>      |   10.085(R)|clk               |   0.000|
ram1_data<7>      |    9.378(R)|clk               |   0.000|
ram1_data<8>      |   11.585(R)|clk               |   0.000|
ram1_data<9>      |   11.315(R)|clk               |   0.000|
ram1_data<10>     |   10.426(R)|clk               |   0.000|
ram1_data<11>     |   10.095(R)|clk               |   0.000|
ram1_data<12>     |   10.431(R)|clk               |   0.000|
ram1_data<13>     |   10.100(R)|clk               |   0.000|
ram1_data<14>     |    9.400(R)|clk               |   0.000|
ram1_data<15>     |    9.704(R)|clk               |   0.000|
ram1_data<16>     |    9.406(R)|clk               |   0.000|
ram1_data<17>     |   11.884(R)|clk               |   0.000|
ram1_data<18>     |   10.621(R)|clk               |   0.000|
ram1_data<19>     |   10.627(R)|clk               |   0.000|
ram1_data<20>     |   10.991(R)|clk               |   0.000|
ram1_data<21>     |   11.396(R)|clk               |   0.000|
ram1_data<22>     |   11.335(R)|clk               |   0.000|
ram1_data<23>     |   11.541(R)|clk               |   0.000|
ram1_data<24>     |   11.415(R)|clk               |   0.000|
ram1_data<25>     |   11.424(R)|clk               |   0.000|
ram1_data<26>     |   11.377(R)|clk               |   0.000|
ram1_data<27>     |   11.387(R)|clk               |   0.000|
ram1_data<28>     |   11.051(R)|clk               |   0.000|
ram1_data<29>     |   11.699(R)|clk               |   0.000|
ram1_data<30>     |   10.655(R)|clk               |   0.000|
ram1_data<31>     |   10.672(R)|clk               |   0.000|
ram1_data<32>     |   10.664(R)|clk               |   0.000|
ram1_data<33>     |   10.676(R)|clk               |   0.000|
ram1_data<34>     |   11.151(R)|clk               |   0.000|
ram1_data<35>     |   10.601(R)|clk               |   0.000|
ram1_we_b         |   17.601(R)|clk               |   0.000|
vga_out_blank_b   |   11.972(R)|clk               |   0.000|
vga_out_blue<0>   |   13.230(R)|clk               |   0.000|
vga_out_blue<1>   |   13.860(R)|clk               |   0.000|
vga_out_blue<2>   |   12.754(R)|clk               |   0.000|
vga_out_blue<3>   |   12.009(R)|clk               |   0.000|
vga_out_blue<4>   |   12.835(R)|clk               |   0.000|
vga_out_blue<5>   |   12.551(R)|clk               |   0.000|
vga_out_blue<6>   |   12.090(R)|clk               |   0.000|
vga_out_blue<7>   |   12.265(R)|clk               |   0.000|
vga_out_green<0>  |   12.289(R)|clk               |   0.000|
vga_out_green<1>  |   13.944(R)|clk               |   0.000|
vga_out_green<2>  |   12.568(R)|clk               |   0.000|
vga_out_green<3>  |   12.625(R)|clk               |   0.000|
vga_out_green<4>  |   13.943(R)|clk               |   0.000|
vga_out_green<5>  |   13.144(R)|clk               |   0.000|
vga_out_green<6>  |   14.087(R)|clk               |   0.000|
vga_out_green<7>  |   13.532(R)|clk               |   0.000|
vga_out_hsync     |   12.359(R)|clk               |   0.000|
vga_out_red<0>    |   12.968(R)|clk               |   0.000|
vga_out_red<1>    |   13.174(R)|clk               |   0.000|
vga_out_red<2>    |   13.196(R)|clk               |   0.000|
vga_out_red<3>    |   13.328(R)|clk               |   0.000|
vga_out_red<4>    |   13.682(R)|clk               |   0.000|
vga_out_red<5>    |   13.190(R)|clk               |   0.000|
vga_out_red<6>    |   13.448(R)|clk               |   0.000|
vga_out_red<7>    |   13.626(R)|clk               |   0.000|
vga_out_vsync     |   12.459(R)|clk               |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock clock_27mhz
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clock_27mhz      |   15.847|         |         |         |
tv_in_line_clock1|    8.537|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tv_in_line_clock1
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clock_27mhz      |    8.588|         |         |         |
tv_in_line_clock1|    6.037|         |         |         |
-----------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |tv_in_clock        |   13.398|
clock_27mhz    |vga_out_pixel_clock|   11.459|
switch<0>      |led<0>             |    6.410|
---------------+-------------------+---------+


Analysis completed Tue Nov 24 16:47:06 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 410 MB



