Release 14.5 - xst P.58f (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.39 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.39 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Jagannath Paudel/Documents/fpga/alarm/myclock.vhd" in Library work.
Architecture behavioral of Entity myclock is up to date.
Compiling vhdl file "C:/Users/Jagannath Paudel/Documents/fpga/alarm/code.vhd" in Library work.
Entity <code> compiled.
Entity <code> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Jagannath Paudel/Documents/fpga/alarm/top.vhd" in Library work.
Architecture behavioral of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <myclock> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <code> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Jagannath Paudel/Documents/fpga/alarm/top.vhd" line 83: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'myclock'.
WARNING:Xst:753 - "C:/Users/Jagannath Paudel/Documents/fpga/alarm/top.vhd" line 83: Unconnected output port 'CLK0_OUT' of component 'myclock'.
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <myclock> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <myclock>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <myclock>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <myclock>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <myclock>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <myclock>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <myclock>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST> in unit <myclock>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <myclock>.
    Set user-defined property "CLKIN_PERIOD =  20.0000000000000000" for instance <DCM_SP_INST> in unit <myclock>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <myclock>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <myclock>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <myclock>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <myclock>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <myclock>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <myclock>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <myclock>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <myclock>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <myclock>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <myclock>.
Entity <myclock> analyzed. Unit <myclock> generated.

Analyzing Entity <code> in library <work> (Architecture <behavioral>).
Entity <code> analyzed. Unit <code> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <code>.
    Related source file is "C:/Users/Jagannath Paudel/Documents/fpga/alarm/code.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 23                                             |
    | Inputs             | 5                                              |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | armed                                          |
    | Power Up State     | armed                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <disarmed_led_out>.
    Found 3-bit register for signal <led_out>.
    Found 1-bit register for signal <armed_led_out>.
    Found 1-bit register for signal <alarmed>.
    Found 4-bit register for signal <Q1>.
    Found 4-bit register for signal <Q2>.
    Found 4-bit register for signal <Q3>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  18 D-type flip-flop(s).
Unit <code> synthesized.


Synthesizing Unit <myclock>.
    Related source file is "C:/Users/Jagannath Paudel/Documents/fpga/alarm/myclock.vhd".
Unit <myclock> synthesized.


Synthesizing Unit <top>.
    Related source file is "C:/Users/Jagannath Paudel/Documents/fpga/alarm/top.vhd".
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 7
 1-bit register                                        : 3
 3-bit register                                        : 1
 4-bit register                                        : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_code/state/FSM> on signal <state[1:9]> with one-hot encoding.
-----------------------
 State    | Encoding
-----------------------
 armed    | 000000001
 c1       | 000000010
 c2       | 000001000
 c3       | 000100000
 w1       | 000000100
 w2       | 000010000
 w3       | 001000000
 disarmed | 010000000
 arming   | 100000000
-----------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Registers                                            : 18
 Flip-Flops                                            : 18

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <code> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 27
 Flip-Flops                                            : 27

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 30
#      GND                         : 1
#      LUT2                        : 3
#      LUT3                        : 4
#      LUT3_D                      : 3
#      LUT4                        : 14
#      LUT4_D                      : 2
#      MUXF5                       : 2
#      VCC                         : 1
# FlipFlops/Latches                : 27
#      FDR                         : 19
#      FDRE                        : 1
#      FDRS                        : 5
#      FDS                         : 2
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 13
#      IBUF                        : 6
#      IBUFG                       : 1
#      OBUF                        : 6
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       21  out of   4656     0%  
 Number of Slice Flip Flops:             27  out of   9312     0%  
 Number of 4 input LUTs:                 26  out of   9312     0%  
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)         | Load  |
-----------------------------------+-------------------------------+-------+
clkin                              | Inst_myclock/DCM_SP_INST:CLK2X| 27    |
-----------------------------------+-------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.752ns (Maximum Frequency: 85.092MHz)
   Minimum input arrival time before clock: 4.619ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkin'
  Clock period: 11.752ns (frequency: 85.092MHz)
  Total number of paths / destination ports: 276 / 28
-------------------------------------------------------------------------
Delay:               5.876ns (Levels of Logic = 3)
  Source:            Inst_code/Q3_2 (FF)
  Destination:       Inst_code/state_FSM_FFd2 (FF)
  Source Clock:      clkin rising 2.0X
  Destination Clock: clkin rising 2.0X

  Data Path: Inst_code/Q3_2 to Inst_code/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.595  Inst_code/Q3_2 (Inst_code/Q3_2)
     LUT3:I0->O            5   0.704   0.712  Inst_code/keys<2>1 (Inst_code/keys<2>)
     LUT3:I1->O            3   0.704   0.535  Inst_code/state_cmp_eq000111 (Inst_code/N3)
     LUT4:I3->O            1   0.704   0.420  Inst_code/state_FSM_FFd2-In15 (Inst_code/state_FSM_FFd2-In15)
     FDRS:S                    0.911          Inst_code/state_FSM_FFd2
    ----------------------------------------
    Total                      5.876ns (3.614ns logic, 2.262ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkin'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              4.619ns (Levels of Logic = 2)
  Source:            rstin (PAD)
  Destination:       Inst_code/state_FSM_FFd9 (FF)
  Destination Clock: clkin rising 2.0X

  Data Path: rstin to Inst_code/state_FSM_FFd9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.526  rstin_IBUF (rstin_IBUF)
     LUT2:I1->O           26   0.704   1.260  rst1 (rst)
     FDR:R                     0.911          Inst_code/Q1_0
    ----------------------------------------
    Total                      4.619ns (2.833ns logic, 1.786ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkin'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            Inst_code/disarmed_led_out (FF)
  Destination:       disarmed_led_out (PAD)
  Source Clock:      clkin rising 2.0X

  Data Path: Inst_code/disarmed_led_out to disarmed_led_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             1   0.591   0.420  Inst_code/disarmed_led_out (Inst_code/disarmed_led_out)
     OBUF:I->O                 3.272          disarmed_led_out_OBUF (disarmed_led_out)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.52 secs
 
--> 

Total memory usage is 265584 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

