============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 13 2025  06:46:36 am
  Module:                 mcs4
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (40503 ps) Setup Check with Pin ram_0_char_num_reg[3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          109     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2609     
                                              
             Setup:-    -205                  
       Uncertainty:-    1250                  
     Required Time:=   51455                  
      Launch Clock:-    2609                  
       Input Delay:-    2500                  
         Data Path:-    5843                  
             Slack:=   40503                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  poc_pad                 -       -     F     (arrival)      5 16.1   217     0    5109    (-,-) 
  g19214/Y                (a)     A->Y  R     INVX4         14 31.2   196   198    5307    (-,-) 
  g19139/Y                -       S0->Y F     CLKMX2X2       7 18.4   261   375    5682    (-,-) 
  drc_bufs20336/Y         -       A->Y  R     INVX3          8 21.0   185   215    5897    (-,-) 
  g19127/Y                -       B->Y  R     OR2X2          6 17.0   193   265    6162    (-,-) 
  g19101/Y                -       A->Y  R     OR2X1          4 10.3   225   276    6438    (-,-) 
  g19035/Y                -       B->Y  R     OR2X1          3  9.2   202   266    6705    (-,-) 
  drc_bufs22162/Y         -       A->Y  F     CLKINVX2       1  5.0   104   153    6858    (-,-) 
  drc_bufs22161/Y         -       A->Y  R     CLKINVX3       2  6.5    66    84    6941    (-,-) 
  g19015/Y                -       B->Y  F     NOR2BX1        1  4.2   128   108    7049    (-,-) 
  g18856__6131/Y          -       B0->Y R     AOI21X1        1  4.1   222   201    7250    (-,-) 
  g18726__1666/Y          -       B->Y  R     AND2X1         1  4.3   105   272    7522    (-,-) 
  g18624__1617/Y          -       A->Y  F     NAND2X1        1  4.1   256   218    7740    (-,-) 
  g18552__2398/Y          -       C->Y  F     OR4X1          1  4.1   137   398    8138    (-,-) 
  g18530__2802/Y          -       D->Y  F     OR4X1          1  4.1   137   306    8444    (-,-) 
  g18490__1617/Y          -       A->Y  F     OR2X1          1  4.3   123   215    8659    (-,-) 
  ram_0_g89__7410/Y       -       A->Y  F     TBUFX2         5 21.4   273   280    8939    (-,-) 
  g18421/Y                -       A->Y  R     INVX1          3  8.4   224   260    9199    (-,-) 
  drc_bufs20978/Y         -       A->Y  F     INVX1          1  4.2   153   201    9400    (-,-) 
  drc_bufs20976/Y         -       A->Y  R     INVX1          3  8.2   200   189    9589    (-,-) 
  g18364__1705/Y          -       B->Y  R     AND2X1         2  6.1   142   282    9870    (-,-) 
  g18281__4319/Y          -       B->Y  R     MX2X1          2  6.3   150   288   10159    (-,-) 
  g18114__8428/Y          -       D->Y  R     AND4X1         4 10.3   250   451   10609    (-,-) 
  g17814__9945/Y          -       A1->Y R     AO22X1         1  4.2   109   342   10952    (-,-) 
  ram_0_char_num_reg[3]/D -       -     R     DFFHQX1        1    -     -     0   10952    (-,-) 
#------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 2: MET (40503 ps) Setup Check with Pin ram_0_char_num_reg[2]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          109     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2609     
                                              
             Setup:-    -205                  
       Uncertainty:-    1250                  
     Required Time:=   51455                  
      Launch Clock:-    2609                  
       Input Delay:-    2500                  
         Data Path:-    5843                  
             Slack:=   40503                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  poc_pad                 -       -     F     (arrival)      5 16.1   217     0    5109    (-,-) 
  g19214/Y                (a)     A->Y  R     INVX4         14 31.2   196   198    5307    (-,-) 
  g19139/Y                -       S0->Y F     CLKMX2X2       7 18.4   261   375    5682    (-,-) 
  drc_bufs20336/Y         -       A->Y  R     INVX3          8 21.0   185   215    5897    (-,-) 
  g19127/Y                -       B->Y  R     OR2X2          6 17.0   193   265    6162    (-,-) 
  g19101/Y                -       A->Y  R     OR2X1          4 10.3   225   276    6438    (-,-) 
  g19035/Y                -       B->Y  R     OR2X1          3  9.2   202   266    6705    (-,-) 
  drc_bufs22162/Y         -       A->Y  F     CLKINVX2       1  5.0   104   153    6858    (-,-) 
  drc_bufs22161/Y         -       A->Y  R     CLKINVX3       2  6.5    66    84    6941    (-,-) 
  g19015/Y                -       B->Y  F     NOR2BX1        1  4.2   128   108    7049    (-,-) 
  g18856__6131/Y          -       B0->Y R     AOI21X1        1  4.1   222   201    7250    (-,-) 
  g18726__1666/Y          -       B->Y  R     AND2X1         1  4.3   105   272    7522    (-,-) 
  g18624__1617/Y          -       A->Y  F     NAND2X1        1  4.1   256   218    7740    (-,-) 
  g18552__2398/Y          -       C->Y  F     OR4X1          1  4.1   137   398    8138    (-,-) 
  g18530__2802/Y          -       D->Y  F     OR4X1          1  4.1   137   306    8444    (-,-) 
  g18490__1617/Y          -       A->Y  F     OR2X1          1  4.3   123   215    8659    (-,-) 
  ram_0_g89__7410/Y       -       A->Y  F     TBUFX2         5 21.4   273   280    8939    (-,-) 
  g18421/Y                -       A->Y  R     INVX1          3  8.4   224   260    9199    (-,-) 
  drc_bufs20978/Y         -       A->Y  F     INVX1          1  4.2   153   201    9400    (-,-) 
  drc_bufs20976/Y         -       A->Y  R     INVX1          3  8.2   200   189    9589    (-,-) 
  g18364__1705/Y          -       B->Y  R     AND2X1         2  6.1   142   282    9870    (-,-) 
  g18281__4319/Y          -       B->Y  R     MX2X1          2  6.3   150   288   10159    (-,-) 
  g18114__8428/Y          -       D->Y  R     AND4X1         4 10.3   250   451   10609    (-,-) 
  g17812__6161/Y          -       A1->Y R     AO22X1         1  4.2   109   342   10952    (-,-) 
  ram_0_char_num_reg[2]/D -       -     R     DFFHQX1        1    -     -     0   10952    (-,-) 
#------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 3: MET (40503 ps) Setup Check with Pin ram_0_char_num_reg[1]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          109     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2609     
                                              
             Setup:-    -205                  
       Uncertainty:-    1250                  
     Required Time:=   51455                  
      Launch Clock:-    2609                  
       Input Delay:-    2500                  
         Data Path:-    5843                  
             Slack:=   40503                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  poc_pad                 -       -     F     (arrival)      5 16.1   217     0    5109    (-,-) 
  g19214/Y                (a)     A->Y  R     INVX4         14 31.2   196   198    5307    (-,-) 
  g19139/Y                -       S0->Y F     CLKMX2X2       7 18.4   261   375    5682    (-,-) 
  drc_bufs20336/Y         -       A->Y  R     INVX3          8 21.0   185   215    5897    (-,-) 
  g19127/Y                -       B->Y  R     OR2X2          6 17.0   193   265    6162    (-,-) 
  g19101/Y                -       A->Y  R     OR2X1          4 10.3   225   276    6438    (-,-) 
  g19035/Y                -       B->Y  R     OR2X1          3  9.2   202   266    6705    (-,-) 
  drc_bufs22162/Y         -       A->Y  F     CLKINVX2       1  5.0   104   153    6858    (-,-) 
  drc_bufs22161/Y         -       A->Y  R     CLKINVX3       2  6.5    66    84    6941    (-,-) 
  g19015/Y                -       B->Y  F     NOR2BX1        1  4.2   128   108    7049    (-,-) 
  g18856__6131/Y          -       B0->Y R     AOI21X1        1  4.1   222   201    7250    (-,-) 
  g18726__1666/Y          -       B->Y  R     AND2X1         1  4.3   105   272    7522    (-,-) 
  g18624__1617/Y          -       A->Y  F     NAND2X1        1  4.1   256   218    7740    (-,-) 
  g18552__2398/Y          -       C->Y  F     OR4X1          1  4.1   137   398    8138    (-,-) 
  g18530__2802/Y          -       D->Y  F     OR4X1          1  4.1   137   306    8444    (-,-) 
  g18490__1617/Y          -       A->Y  F     OR2X1          1  4.3   123   215    8659    (-,-) 
  ram_0_g89__7410/Y       -       A->Y  F     TBUFX2         5 21.4   273   280    8939    (-,-) 
  g18421/Y                -       A->Y  R     INVX1          3  8.4   224   260    9199    (-,-) 
  drc_bufs20978/Y         -       A->Y  F     INVX1          1  4.2   153   201    9400    (-,-) 
  drc_bufs20976/Y         -       A->Y  R     INVX1          3  8.2   200   189    9589    (-,-) 
  g18364__1705/Y          -       B->Y  R     AND2X1         2  6.1   142   282    9870    (-,-) 
  g18281__4319/Y          -       B->Y  R     MX2X1          2  6.3   150   288   10159    (-,-) 
  g18114__8428/Y          -       D->Y  R     AND4X1         4 10.3   250   451   10609    (-,-) 
  g17813__9315/Y          -       A1->Y R     AO22X1         1  4.2   109   342   10952    (-,-) 
  ram_0_char_num_reg[1]/D -       -     R     DFFHQX1        1    -     -     0   10952    (-,-) 
#------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 4: MET (40503 ps) Setup Check with Pin ram_0_char_num_reg[0]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          109     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2609     
                                              
             Setup:-    -205                  
       Uncertainty:-    1250                  
     Required Time:=   51455                  
      Launch Clock:-    2609                  
       Input Delay:-    2500                  
         Data Path:-    5843                  
             Slack:=   40503                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  poc_pad                 -       -     F     (arrival)      5 16.1   217     0    5109    (-,-) 
  g19214/Y                (a)     A->Y  R     INVX4         14 31.2   196   198    5307    (-,-) 
  g19139/Y                -       S0->Y F     CLKMX2X2       7 18.4   261   375    5682    (-,-) 
  drc_bufs20336/Y         -       A->Y  R     INVX3          8 21.0   185   215    5897    (-,-) 
  g19127/Y                -       B->Y  R     OR2X2          6 17.0   193   265    6162    (-,-) 
  g19101/Y                -       A->Y  R     OR2X1          4 10.3   225   276    6438    (-,-) 
  g19035/Y                -       B->Y  R     OR2X1          3  9.2   202   266    6705    (-,-) 
  drc_bufs22162/Y         -       A->Y  F     CLKINVX2       1  5.0   104   153    6858    (-,-) 
  drc_bufs22161/Y         -       A->Y  R     CLKINVX3       2  6.5    66    84    6941    (-,-) 
  g19015/Y                -       B->Y  F     NOR2BX1        1  4.2   128   108    7049    (-,-) 
  g18856__6131/Y          -       B0->Y R     AOI21X1        1  4.1   222   201    7250    (-,-) 
  g18726__1666/Y          -       B->Y  R     AND2X1         1  4.3   105   272    7522    (-,-) 
  g18624__1617/Y          -       A->Y  F     NAND2X1        1  4.1   256   218    7740    (-,-) 
  g18552__2398/Y          -       C->Y  F     OR4X1          1  4.1   137   398    8138    (-,-) 
  g18530__2802/Y          -       D->Y  F     OR4X1          1  4.1   137   306    8444    (-,-) 
  g18490__1617/Y          -       A->Y  F     OR2X1          1  4.3   123   215    8659    (-,-) 
  ram_0_g89__7410/Y       -       A->Y  F     TBUFX2         5 21.4   273   280    8939    (-,-) 
  g18421/Y                -       A->Y  R     INVX1          3  8.4   224   260    9199    (-,-) 
  drc_bufs20978/Y         -       A->Y  F     INVX1          1  4.2   153   201    9400    (-,-) 
  drc_bufs20976/Y         -       A->Y  R     INVX1          3  8.2   200   189    9589    (-,-) 
  g18364__1705/Y          -       B->Y  R     AND2X1         2  6.1   142   282    9870    (-,-) 
  g18281__4319/Y          -       B->Y  R     MX2X1          2  6.3   150   288   10159    (-,-) 
  g18114__8428/Y          -       D->Y  R     AND4X1         4 10.3   250   451   10609    (-,-) 
  g17811__4733/Y          -       A1->Y R     AO22X1         1  4.2   109   342   10952    (-,-) 
  ram_0_char_num_reg[0]/D -       -     R     DFFHQX1        1    -     -     0   10952    (-,-) 
#------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 5: MET (40864 ps) Setup Check with Pin ram_0_src_ram_sel_reg/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_src_ram_sel_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          109     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2609     
                                              
             Setup:-    -172                  
       Uncertainty:-    1250                  
     Required Time:=   51422                  
      Launch Clock:-    2609                  
       Input Delay:-    2500                  
         Data Path:-    5449                  
             Slack:=   40864                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  poc_pad                 -       -     F     (arrival)      5 16.1   217     0    5109    (-,-) 
  g19214/Y                (a)     A->Y  R     INVX4         14 31.2   196   198    5307    (-,-) 
  g19139/Y                -       S0->Y F     CLKMX2X2       7 18.4   261   375    5682    (-,-) 
  drc_bufs20336/Y         -       A->Y  R     INVX3          8 21.0   185   215    5897    (-,-) 
  g19127/Y                -       B->Y  R     OR2X2          6 17.0   193   265    6162    (-,-) 
  g19101/Y                -       A->Y  R     OR2X1          4 10.3   225   276    6438    (-,-) 
  g19035/Y                -       B->Y  R     OR2X1          3  9.2   202   266    6705    (-,-) 
  drc_bufs22162/Y         -       A->Y  F     CLKINVX2       1  5.0   104   153    6858    (-,-) 
  drc_bufs22161/Y         -       A->Y  R     CLKINVX3       2  6.5    66    84    6941    (-,-) 
  g19015/Y                -       B->Y  F     NOR2BX1        1  4.2   128   108    7049    (-,-) 
  g18856__6131/Y          -       B0->Y R     AOI21X1        1  4.1   222   201    7250    (-,-) 
  g18726__1666/Y          -       B->Y  R     AND2X1         1  4.3   105   272    7522    (-,-) 
  g18624__1617/Y          -       A->Y  F     NAND2X1        1  4.1   256   218    7740    (-,-) 
  g18552__2398/Y          -       C->Y  F     OR4X1          1  4.1   137   398    8138    (-,-) 
  g18530__2802/Y          -       D->Y  F     OR4X1          1  4.1   137   306    8444    (-,-) 
  g18490__1617/Y          -       A->Y  F     OR2X1          1  4.3   123   215    8659    (-,-) 
  ram_0_g89__7410/Y       -       A->Y  F     TBUFX2         5 21.4   273   280    8939    (-,-) 
  g18421/Y                -       A->Y  R     INVX1          3  8.4   224   260    9199    (-,-) 
  drc_bufs20978/Y         -       A->Y  F     INVX1          1  4.2   153   201    9400    (-,-) 
  drc_bufs20976/Y         -       A->Y  R     INVX1          3  8.2   200   189    9589    (-,-) 
  g18364__1705/Y          -       B->Y  R     AND2X1         2  6.1   142   282    9870    (-,-) 
  g18281__4319/Y          -       B->Y  R     MX2X1          2  6.3   150   288   10159    (-,-) 
  g18269/Y                -       A->Y  F     INVX1          2  6.6   198   188   10347    (-,-) 
  g17797__8428/Y          -       C->Y  R     NOR3X2         1  4.2   206   211   10558    (-,-) 
  ram_0_src_ram_sel_reg/D -       -     R     DFFHQX1        1    -     -     0   10558    (-,-) 
#------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 6: MET (40915 ps) Setup Check with Pin rom_0_chipsel_reg/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_0_chipsel_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          109     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2609     
                                              
             Setup:-    -193                  
       Uncertainty:-    1250                  
     Required Time:=   51443                  
      Launch Clock:-    2609                  
       Input Delay:-    2500                  
         Data Path:-    5419                  
             Slack:=   40915                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  poc_pad             -       -     F     (arrival)      5 16.1   217     0    5109    (-,-) 
  g19214/Y            (a)     A->Y  R     INVX4         14 31.2   196   198    5307    (-,-) 
  g19139/Y            -       S0->Y F     CLKMX2X2       7 18.4   261   375    5682    (-,-) 
  drc_bufs20336/Y     -       A->Y  R     INVX3          8 21.0   185   215    5897    (-,-) 
  g19127/Y            -       B->Y  R     OR2X2          6 17.0   193   265    6162    (-,-) 
  g19101/Y            -       A->Y  R     OR2X1          4 10.3   225   276    6438    (-,-) 
  g19035/Y            -       B->Y  R     OR2X1          3  9.2   202   266    6705    (-,-) 
  drc_bufs22162/Y     -       A->Y  F     CLKINVX2       1  5.0   104   153    6858    (-,-) 
  drc_bufs22161/Y     -       A->Y  R     CLKINVX3       2  6.5    66    84    6941    (-,-) 
  g19015/Y            -       B->Y  F     NOR2BX1        1  4.2   128   108    7049    (-,-) 
  g18856__6131/Y      -       B0->Y R     AOI21X1        1  4.1   222   201    7250    (-,-) 
  g18726__1666/Y      -       B->Y  R     AND2X1         1  4.3   105   272    7522    (-,-) 
  g18624__1617/Y      -       A->Y  F     NAND2X1        1  4.1   256   218    7740    (-,-) 
  g18552__2398/Y      -       C->Y  F     OR4X1          1  4.1   137   398    8138    (-,-) 
  g18530__2802/Y      -       D->Y  F     OR4X1          1  4.1   137   306    8444    (-,-) 
  g18490__1617/Y      -       A->Y  F     OR2X1          1  4.3   123   215    8659    (-,-) 
  ram_0_g89__7410/Y   -       A->Y  F     TBUFX2         5 21.4   273   280    8939    (-,-) 
  g18421/Y            -       A->Y  R     INVX1          3  8.4   224   260    9199    (-,-) 
  drc_bufs20978/Y     -       A->Y  F     INVX1          1  4.2   153   201    9400    (-,-) 
  drc_bufs20976/Y     -       A->Y  R     INVX1          3  8.2   200   189    9589    (-,-) 
  g18214__5122/Y      -       B->Y  R     AND4X1         2  6.7   177   486   10074    (-,-) 
  g17841__5122/Y      -       C->Y  F     NAND3BX2       1  4.3   260   242   10316    (-,-) 
  g17798__5526/Y      -       B0->Y R     OAI2BB1X1      1  4.2   144   212   10528    (-,-) 
  rom_0_chipsel_reg/D -       -     R     DFFHQX1        1    -     -     0   10528    (-,-) 
#--------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 7: MET (40933 ps) Setup Check with Pin rom_1_chipsel_reg/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_1_chipsel_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          109     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2609     
                                              
             Setup:-    -193                  
       Uncertainty:-    1250                  
     Required Time:=   51443                  
      Launch Clock:-    2609                  
       Input Delay:-    2500                  
         Data Path:-    5401                  
             Slack:=   40933                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  poc_pad             -       -     F     (arrival)      5 16.1   217     0    5109    (-,-) 
  g19214/Y            (a)     A->Y  R     INVX4         14 31.2   196   198    5307    (-,-) 
  g19139/Y            -       S0->Y F     CLKMX2X2       7 18.4   261   375    5682    (-,-) 
  drc_bufs20336/Y     -       A->Y  R     INVX3          8 21.0   185   215    5897    (-,-) 
  g19127/Y            -       B->Y  R     OR2X2          6 17.0   193   265    6162    (-,-) 
  g19101/Y            -       A->Y  R     OR2X1          4 10.3   225   276    6438    (-,-) 
  g19035/Y            -       B->Y  R     OR2X1          3  9.2   202   266    6705    (-,-) 
  drc_bufs22162/Y     -       A->Y  F     CLKINVX2       1  5.0   104   153    6858    (-,-) 
  drc_bufs22161/Y     -       A->Y  R     CLKINVX3       2  6.5    66    84    6941    (-,-) 
  g19015/Y            -       B->Y  F     NOR2BX1        1  4.2   128   108    7049    (-,-) 
  g18856__6131/Y      -       B0->Y R     AOI21X1        1  4.1   222   201    7250    (-,-) 
  g18726__1666/Y      -       B->Y  R     AND2X1         1  4.3   105   272    7522    (-,-) 
  g18624__1617/Y      -       A->Y  F     NAND2X1        1  4.1   256   218    7740    (-,-) 
  g18552__2398/Y      -       C->Y  F     OR4X1          1  4.1   137   398    8138    (-,-) 
  g18530__2802/Y      -       D->Y  F     OR4X1          1  4.1   137   306    8444    (-,-) 
  g18490__1617/Y      -       A->Y  F     OR2X1          1  4.3   123   215    8659    (-,-) 
  ram_0_g89__7410/Y   -       A->Y  F     TBUFX2         5 21.4   273   280    8939    (-,-) 
  g18421/Y            -       A->Y  R     INVX1          3  8.4   224   260    9199    (-,-) 
  drc_bufs20978/Y     -       A->Y  F     INVX1          1  4.2   153   201    9400    (-,-) 
  drc_bufs20976/Y     -       A->Y  R     INVX1          3  8.2   200   189    9589    (-,-) 
  g18217__7098/Y      -       C->Y  R     AND4X1         2  6.7   177   467   10056    (-,-) 
  g17842__8246/Y      -       C->Y  F     NAND3BX2       1  4.3   260   242   10298    (-,-) 
  g17799__6783/Y      -       B0->Y R     OAI2BB1X1      1  4.2   144   212   10510    (-,-) 
  rom_1_chipsel_reg/D -       -     R     DFFHQX1        1    -     -     0   10510    (-,-) 
#--------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 8: MET (40942 ps) Setup Check with Pin i4004_alu_board_tmp_reg[1]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_alu_board_tmp_reg[1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          109     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2609     
                                              
             Setup:-    -490                  
       Uncertainty:-    1250                  
     Required Time:=   51740                  
      Launch Clock:-    2609                  
       Input Delay:-    2500                  
         Data Path:-    5688                  
             Slack:=   40942                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  poc_pad                      -       -      F     (arrival)      5 16.1   217     0    5109    (-,-) 
  g19214/Y                     (a)     A->Y   R     INVX4         14 31.2   196   198    5307    (-,-) 
  g19139/Y                     -       S0->Y  F     CLKMX2X2       7 18.4   261   375    5682    (-,-) 
  drc_bufs20336/Y              -       A->Y   R     INVX3          8 21.0   185   215    5897    (-,-) 
  g19127/Y                     -       B->Y   R     OR2X2          6 17.0   193   265    6162    (-,-) 
  g19115/Y                     -       A->Y   R     OR2X1          4 10.3   225   276    6438    (-,-) 
  g19039/Y                     -       B->Y   R     OR2X1          3  9.2   202   266    6705    (-,-) 
  drc_bufs22066/Y              -       A->Y   F     CLKINVX2       1  5.0   104   153    6858    (-,-) 
  drc_bufs22065/Y              -       A->Y   R     CLKINVX3       2  6.5    66    84    6941    (-,-) 
  g18929/Y                     -       B->Y   F     NOR2BX1        1  4.2   128   108    7049    (-,-) 
  g18849__3680/Y               -       B0->Y  R     AOI21X1        1  4.1   222   201    7250    (-,-) 
  g18731__5107/Y               -       B->Y   R     AND2X1         1  4.3   105   272    7522    (-,-) 
  g18625__2802/Y               -       B->Y   F     NAND2X1        1  4.1   256   209    7731    (-,-) 
  g18563__2802/Y               -       C->Y   F     OR4X1          1  4.1   137   398    8129    (-,-) 
  g18527__6783/Y               -       D->Y   F     OR4X1          1  4.1   137   306    8435    (-,-) 
  g18489__3680/Y               -       B->Y   F     OR2X1          1  4.3   123   202    8636    (-,-) 
  ram_0_g90__7482/Y            -       A->Y   F     TBUFX2         3 17.5   224   254    8890    (-,-) 
  drc_bufs21331/Y              -       A->Y   R     INVX2          4 12.7   169   197    9087    (-,-) 
  drc_bufs21330/Y              -       A->Y   F     INVX1          3  8.2   241   222    9309    (-,-) 
  g18308__7410/Y               -       A1N->Y F     OAI2BB1X1      1  4.3   271   298    9607    (-,-) 
  i4004_tio_board_g3__7098/Y   -       A->Y   F     TBUFX2         3 19.8   254   334    9940    (-,-) 
  drc_bufs20612/Y              -       A->Y   R     INVX1          2  6.7   187   229   10170    (-,-) 
  drc_bufs20611/Y              -       A->Y   F     INVX2          4 10.3   167   181   10351    (-,-) 
  g17893__2398/Y               -       B->Y   R     MXI2X2         1  4.3    60   260   10610    (-,-) 
  g17773__1705/Y               -       B->Y   F     NAND2X1        1  4.2   258   187   10798    (-,-) 
  i4004_alu_board_tmp_reg[1]/D -       -      F     DFFHQX1        1    -     -     0   10798    (-,-) 
#------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 9: MET (41006 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[13][3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[13][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5235                  
             Slack:=   41006                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.2   118   236    7755    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    7881    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.1   101   179    8059    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.1   101   158    8218    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    8378    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.4   235   290    8668    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.3   255   263    8931    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.3   138   202    9134    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.1   233   202    9336    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 27.1   240   231    9566    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  7.9   246   260    9826    (-,-) 
  g17904/Y                          -       A->Y  R     INVX3         11 24.8   208   222   10049    (-,-) 
  drc_buf_sp22790/Y                 -       A->Y  R     BUFX2          8 18.6   208   280   10329    (-,-) 
  ram_0_ram1_ram_array_reg[13][3]/D -       -     R     SDFFQX1        8    -     -     0   10329    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 10: MET (41006 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[13][3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[13][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5235                  
             Slack:=   41006                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.2   118   236    7755    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    7881    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.1   101   179    8059    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.1   101   158    8218    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    8378    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.4   235   290    8668    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.3   255   263    8931    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.3   138   202    9134    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.1   233   202    9336    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 27.1   240   231    9566    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  7.9   246   260    9826    (-,-) 
  g17904/Y                          -       A->Y  R     INVX3         11 24.8   208   222   10049    (-,-) 
  drc_buf_sp22791/Y                 -       A->Y  R     BUFX2          8 18.6   208   280   10329    (-,-) 
  ram_0_ram3_ram_array_reg[13][3]/D -       -     R     SDFFQX1        8    -     -     0   10329    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 11: MET (41006 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[15][3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[15][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5235                  
             Slack:=   41006                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.2   118   236    7755    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    7881    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.1   101   179    8059    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.1   101   158    8218    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    8378    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.4   235   290    8668    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.3   255   263    8931    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.3   138   202    9134    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.1   233   202    9336    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 27.1   240   231    9566    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  7.9   246   260    9826    (-,-) 
  g17904/Y                          -       A->Y  R     INVX3         11 24.8   208   222   10049    (-,-) 
  drc_buf_sp22790/Y                 -       A->Y  R     BUFX2          8 18.6   208   280   10329    (-,-) 
  ram_0_ram0_ram_array_reg[15][3]/D -       -     R     SDFFQX1        8    -     -     0   10329    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 12: MET (41006 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[9][3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[9][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5235                  
             Slack:=   41006                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                         (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                         -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                  -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19115/Y                         -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19025/Y                         -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22156/Y                  -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22155/Y                  -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g18925/Y                         -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18898/Y                         -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18749__6161/Y                   -       B->Y  F     AND2X1         1  4.2   118   236    7755    (-,-) 
  g18635__6161/Y                   -       B->Y  R     NAND2X1        1  4.1   119   125    7881    (-,-) 
  g18549__7410/Y                   -       C->Y  R     OR4X1          1  4.1   101   179    8059    (-,-) 
  g18526__5526/Y                   -       D->Y  R     OR4X1          1  4.1   101   158    8218    (-,-) 
  g18487__5526/Y                   -       A->Y  R     OR2X1          1  4.3   102   161    8378    (-,-) 
  ram_0_g88__6417/Y                -       A->Y  R     TBUFX2         5 21.4   235   290    8668    (-,-) 
  g18420/Y                         -       A->Y  F     INVX1          3  8.3   255   263    8931    (-,-) 
  drc_bufs21385/Y                  -       A->Y  R     INVX1          1  4.3   138   202    9134    (-,-) 
  drc_bufs21384/Y                  -       A->Y  F     INVX1          2  8.1   233   202    9336    (-,-) 
  g23022/Y                         -       B->Y  R     NOR2X6        12 27.1   240   231    9566    (-,-) 
  drc_bufs20748/Y                  -       A->Y  F     INVX1          2  7.9   246   260    9826    (-,-) 
  g17904/Y                         -       A->Y  R     INVX3         11 24.8   208   222   10049    (-,-) 
  drc_buf_sp22789/Y                -       A->Y  R     BUFX2          8 18.6   208   280   10329    (-,-) 
  ram_0_ram0_ram_array_reg[9][3]/D -       -     R     SDFFQX1        8    -     -     0   10329    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 13: MET (41006 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[11][3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[11][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5235                  
             Slack:=   41006                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.2   118   236    7755    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    7881    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.1   101   179    8059    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.1   101   158    8218    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    8378    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.4   235   290    8668    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.3   255   263    8931    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.3   138   202    9134    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.1   233   202    9336    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 27.1   240   231    9566    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  7.9   246   260    9826    (-,-) 
  g17904/Y                          -       A->Y  R     INVX3         11 24.8   208   222   10049    (-,-) 
  drc_buf_sp22790/Y                 -       A->Y  R     BUFX2          8 18.6   208   280   10329    (-,-) 
  ram_0_ram2_ram_array_reg[11][3]/D -       -     R     SDFFQX1        8    -     -     0   10329    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 14: MET (41006 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[9][3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[9][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5235                  
             Slack:=   41006                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                         (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                         -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                  -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19115/Y                         -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19025/Y                         -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22156/Y                  -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22155/Y                  -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g18925/Y                         -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18898/Y                         -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18749__6161/Y                   -       B->Y  F     AND2X1         1  4.2   118   236    7755    (-,-) 
  g18635__6161/Y                   -       B->Y  R     NAND2X1        1  4.1   119   125    7881    (-,-) 
  g18549__7410/Y                   -       C->Y  R     OR4X1          1  4.1   101   179    8059    (-,-) 
  g18526__5526/Y                   -       D->Y  R     OR4X1          1  4.1   101   158    8218    (-,-) 
  g18487__5526/Y                   -       A->Y  R     OR2X1          1  4.3   102   161    8378    (-,-) 
  ram_0_g88__6417/Y                -       A->Y  R     TBUFX2         5 21.4   235   290    8668    (-,-) 
  g18420/Y                         -       A->Y  F     INVX1          3  8.3   255   263    8931    (-,-) 
  drc_bufs21385/Y                  -       A->Y  R     INVX1          1  4.3   138   202    9134    (-,-) 
  drc_bufs21384/Y                  -       A->Y  F     INVX1          2  8.1   233   202    9336    (-,-) 
  g23022/Y                         -       B->Y  R     NOR2X6        12 27.1   240   231    9566    (-,-) 
  drc_bufs20748/Y                  -       A->Y  F     INVX1          2  7.9   246   260    9826    (-,-) 
  g17904/Y                         -       A->Y  R     INVX3         11 24.8   208   222   10049    (-,-) 
  drc_buf_sp22789/Y                -       A->Y  R     BUFX2          8 18.6   208   280   10329    (-,-) 
  ram_0_ram2_ram_array_reg[9][3]/D -       -     R     SDFFQX1        8    -     -     0   10329    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 15: MET (41006 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[19][3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[19][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5235                  
             Slack:=   41006                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.2   118   236    7755    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    7881    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.1   101   179    8059    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.1   101   158    8218    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    8378    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.4   235   290    8668    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.3   255   263    8931    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.3   138   202    9134    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.1   233   202    9336    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 27.1   240   231    9566    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  7.9   246   260    9826    (-,-) 
  g17904/Y                          -       A->Y  R     INVX3         11 24.8   208   222   10049    (-,-) 
  drc_buf_sp22791/Y                 -       A->Y  R     BUFX2          8 18.6   208   280   10329    (-,-) 
  ram_0_ram1_ram_array_reg[19][3]/D -       -     R     SDFFQX1        8    -     -     0   10329    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 16: MET (41006 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[14][3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[14][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5235                  
             Slack:=   41006                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.2   118   236    7755    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    7881    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.1   101   179    8059    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.1   101   158    8218    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    8378    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.4   235   290    8668    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.3   255   263    8931    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.3   138   202    9134    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.1   233   202    9336    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 27.1   240   231    9566    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  7.9   246   260    9826    (-,-) 
  g17904/Y                          -       A->Y  R     INVX3         11 24.8   208   222   10049    (-,-) 
  drc_buf_sp22790/Y                 -       A->Y  R     BUFX2          8 18.6   208   280   10329    (-,-) 
  ram_0_ram2_ram_array_reg[14][3]/D -       -     R     SDFFQX1        8    -     -     0   10329    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 17: MET (41006 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[10][3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[10][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5235                  
             Slack:=   41006                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.2   118   236    7755    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    7881    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.1   101   179    8059    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.1   101   158    8218    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    8378    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.4   235   290    8668    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.3   255   263    8931    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.3   138   202    9134    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.1   233   202    9336    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 27.1   240   231    9566    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  7.9   246   260    9826    (-,-) 
  g17904/Y                          -       A->Y  R     INVX3         11 24.8   208   222   10049    (-,-) 
  drc_buf_sp22791/Y                 -       A->Y  R     BUFX2          8 18.6   208   280   10329    (-,-) 
  ram_0_ram0_ram_array_reg[10][3]/D -       -     R     SDFFQX1        8    -     -     0   10329    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 18: MET (41006 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[8][3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[8][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5235                  
             Slack:=   41006                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                         (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                         -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                  -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19115/Y                         -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19025/Y                         -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22156/Y                  -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22155/Y                  -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g18925/Y                         -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18898/Y                         -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18749__6161/Y                   -       B->Y  F     AND2X1         1  4.2   118   236    7755    (-,-) 
  g18635__6161/Y                   -       B->Y  R     NAND2X1        1  4.1   119   125    7881    (-,-) 
  g18549__7410/Y                   -       C->Y  R     OR4X1          1  4.1   101   179    8059    (-,-) 
  g18526__5526/Y                   -       D->Y  R     OR4X1          1  4.1   101   158    8218    (-,-) 
  g18487__5526/Y                   -       A->Y  R     OR2X1          1  4.3   102   161    8378    (-,-) 
  ram_0_g88__6417/Y                -       A->Y  R     TBUFX2         5 21.4   235   290    8668    (-,-) 
  g18420/Y                         -       A->Y  F     INVX1          3  8.3   255   263    8931    (-,-) 
  drc_bufs21385/Y                  -       A->Y  R     INVX1          1  4.3   138   202    9134    (-,-) 
  drc_bufs21384/Y                  -       A->Y  F     INVX1          2  8.1   233   202    9336    (-,-) 
  g23022/Y                         -       B->Y  R     NOR2X6        12 27.1   240   231    9566    (-,-) 
  drc_bufs20748/Y                  -       A->Y  F     INVX1          2  7.9   246   260    9826    (-,-) 
  g17904/Y                         -       A->Y  R     INVX3         11 24.8   208   222   10049    (-,-) 
  drc_buf_sp22790/Y                -       A->Y  R     BUFX2          8 18.6   208   280   10329    (-,-) 
  ram_0_ram0_ram_array_reg[8][3]/D -       -     R     SDFFQX1        8    -     -     0   10329    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 19: MET (41006 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[16][3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[16][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5235                  
             Slack:=   41006                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.2   118   236    7755    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    7881    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.1   101   179    8059    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.1   101   158    8218    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    8378    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.4   235   290    8668    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.3   255   263    8931    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.3   138   202    9134    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.1   233   202    9336    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 27.1   240   231    9566    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  7.9   246   260    9826    (-,-) 
  g17904/Y                          -       A->Y  R     INVX3         11 24.8   208   222   10049    (-,-) 
  drc_buf_sp22791/Y                 -       A->Y  R     BUFX2          8 18.6   208   280   10329    (-,-) 
  ram_0_ram1_ram_array_reg[16][3]/D -       -     R     SDFFQX1        8    -     -     0   10329    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 20: MET (41006 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[18][3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[18][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5235                  
             Slack:=   41006                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.2   118   236    7755    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    7881    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.1   101   179    8059    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.1   101   158    8218    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    8378    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.4   235   290    8668    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.3   255   263    8931    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.3   138   202    9134    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.1   233   202    9336    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 27.1   240   231    9566    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  7.9   246   260    9826    (-,-) 
  g17904/Y                          -       A->Y  R     INVX3         11 24.8   208   222   10049    (-,-) 
  drc_buf_sp22791/Y                 -       A->Y  R     BUFX2          8 18.6   208   280   10329    (-,-) 
  ram_0_ram3_ram_array_reg[18][3]/D -       -     R     SDFFQX1        8    -     -     0   10329    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 21: MET (41006 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[14][3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[14][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5235                  
             Slack:=   41006                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.2   118   236    7755    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    7881    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.1   101   179    8059    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.1   101   158    8218    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    8378    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.4   235   290    8668    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.3   255   263    8931    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.3   138   202    9134    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.1   233   202    9336    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 27.1   240   231    9566    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  7.9   246   260    9826    (-,-) 
  g17904/Y                          -       A->Y  R     INVX3         11 24.8   208   222   10049    (-,-) 
  drc_buf_sp22791/Y                 -       A->Y  R     BUFX2          8 18.6   208   280   10329    (-,-) 
  ram_0_ram3_ram_array_reg[14][3]/D -       -     R     SDFFQX1        8    -     -     0   10329    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 22: MET (41006 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[12][3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[12][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5235                  
             Slack:=   41006                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.2   118   236    7755    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    7881    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.1   101   179    8059    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.1   101   158    8218    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    8378    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.4   235   290    8668    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.3   255   263    8931    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.3   138   202    9134    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.1   233   202    9336    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 27.1   240   231    9566    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  7.9   246   260    9826    (-,-) 
  g17904/Y                          -       A->Y  R     INVX3         11 24.8   208   222   10049    (-,-) 
  drc_buf_sp22791/Y                 -       A->Y  R     BUFX2          8 18.6   208   280   10329    (-,-) 
  ram_0_ram1_ram_array_reg[12][3]/D -       -     R     SDFFQX1        8    -     -     0   10329    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 23: MET (41006 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[9][3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[9][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5235                  
             Slack:=   41006                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                         (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                         -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                  -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19115/Y                         -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19025/Y                         -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22156/Y                  -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22155/Y                  -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g18925/Y                         -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18898/Y                         -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18749__6161/Y                   -       B->Y  F     AND2X1         1  4.2   118   236    7755    (-,-) 
  g18635__6161/Y                   -       B->Y  R     NAND2X1        1  4.1   119   125    7881    (-,-) 
  g18549__7410/Y                   -       C->Y  R     OR4X1          1  4.1   101   179    8059    (-,-) 
  g18526__5526/Y                   -       D->Y  R     OR4X1          1  4.1   101   158    8218    (-,-) 
  g18487__5526/Y                   -       A->Y  R     OR2X1          1  4.3   102   161    8378    (-,-) 
  ram_0_g88__6417/Y                -       A->Y  R     TBUFX2         5 21.4   235   290    8668    (-,-) 
  g18420/Y                         -       A->Y  F     INVX1          3  8.3   255   263    8931    (-,-) 
  drc_bufs21385/Y                  -       A->Y  R     INVX1          1  4.3   138   202    9134    (-,-) 
  drc_bufs21384/Y                  -       A->Y  F     INVX1          2  8.1   233   202    9336    (-,-) 
  g23022/Y                         -       B->Y  R     NOR2X6        12 27.1   240   231    9566    (-,-) 
  drc_bufs20748/Y                  -       A->Y  F     INVX1          2  7.9   246   260    9826    (-,-) 
  g17904/Y                         -       A->Y  R     INVX3         11 24.8   208   222   10049    (-,-) 
  drc_buf_sp22790/Y                -       A->Y  R     BUFX2          8 18.6   208   280   10329    (-,-) 
  ram_0_ram3_ram_array_reg[9][3]/D -       -     R     SDFFQX1        8    -     -     0   10329    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 24: MET (41006 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[11][3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[11][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5235                  
             Slack:=   41006                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.2   118   236    7755    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    7881    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.1   101   179    8059    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.1   101   158    8218    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    8378    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.4   235   290    8668    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.3   255   263    8931    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.3   138   202    9134    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.1   233   202    9336    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 27.1   240   231    9566    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  7.9   246   260    9826    (-,-) 
  g17904/Y                          -       A->Y  R     INVX3         11 24.8   208   222   10049    (-,-) 
  drc_buf_sp22789/Y                 -       A->Y  R     BUFX2          8 18.6   208   280   10329    (-,-) 
  ram_0_ram3_ram_array_reg[11][3]/D -       -     R     SDFFQX1        8    -     -     0   10329    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 25: MET (41006 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[11][3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[11][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5235                  
             Slack:=   41006                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.2   118   236    7755    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    7881    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.1   101   179    8059    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.1   101   158    8218    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    8378    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.4   235   290    8668    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.3   255   263    8931    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.3   138   202    9134    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.1   233   202    9336    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 27.1   240   231    9566    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  7.9   246   260    9826    (-,-) 
  g17904/Y                          -       A->Y  R     INVX3         11 24.8   208   222   10049    (-,-) 
  drc_buf_sp22790/Y                 -       A->Y  R     BUFX2          8 18.6   208   280   10329    (-,-) 
  ram_0_ram1_ram_array_reg[11][3]/D -       -     R     SDFFQX1        8    -     -     0   10329    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 26: MET (41006 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[2][3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[2][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5235                  
             Slack:=   41006                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                         (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                         -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                  -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19115/Y                         -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19025/Y                         -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22156/Y                  -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22155/Y                  -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g18925/Y                         -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18898/Y                         -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18749__6161/Y                   -       B->Y  F     AND2X1         1  4.2   118   236    7755    (-,-) 
  g18635__6161/Y                   -       B->Y  R     NAND2X1        1  4.1   119   125    7881    (-,-) 
  g18549__7410/Y                   -       C->Y  R     OR4X1          1  4.1   101   179    8059    (-,-) 
  g18526__5526/Y                   -       D->Y  R     OR4X1          1  4.1   101   158    8218    (-,-) 
  g18487__5526/Y                   -       A->Y  R     OR2X1          1  4.3   102   161    8378    (-,-) 
  ram_0_g88__6417/Y                -       A->Y  R     TBUFX2         5 21.4   235   290    8668    (-,-) 
  g18420/Y                         -       A->Y  F     INVX1          3  8.3   255   263    8931    (-,-) 
  drc_bufs21385/Y                  -       A->Y  R     INVX1          1  4.3   138   202    9134    (-,-) 
  drc_bufs21384/Y                  -       A->Y  F     INVX1          2  8.1   233   202    9336    (-,-) 
  g23022/Y                         -       B->Y  R     NOR2X6        12 27.1   240   231    9566    (-,-) 
  drc_bufs20748/Y                  -       A->Y  F     INVX1          2  7.9   246   260    9826    (-,-) 
  g17904/Y                         -       A->Y  R     INVX3         11 24.8   208   222   10049    (-,-) 
  drc_buf_sp22789/Y                -       A->Y  R     BUFX2          8 18.6   208   280   10329    (-,-) 
  ram_0_ram3_ram_array_reg[2][3]/D -       -     R     SDFFQX1        8    -     -     0   10329    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 27: MET (41006 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[0][3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[0][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5235                  
             Slack:=   41006                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                         (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                         -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                  -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19115/Y                         -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19025/Y                         -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22156/Y                  -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22155/Y                  -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g18925/Y                         -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18898/Y                         -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18749__6161/Y                   -       B->Y  F     AND2X1         1  4.2   118   236    7755    (-,-) 
  g18635__6161/Y                   -       B->Y  R     NAND2X1        1  4.1   119   125    7881    (-,-) 
  g18549__7410/Y                   -       C->Y  R     OR4X1          1  4.1   101   179    8059    (-,-) 
  g18526__5526/Y                   -       D->Y  R     OR4X1          1  4.1   101   158    8218    (-,-) 
  g18487__5526/Y                   -       A->Y  R     OR2X1          1  4.3   102   161    8378    (-,-) 
  ram_0_g88__6417/Y                -       A->Y  R     TBUFX2         5 21.4   235   290    8668    (-,-) 
  g18420/Y                         -       A->Y  F     INVX1          3  8.3   255   263    8931    (-,-) 
  drc_bufs21385/Y                  -       A->Y  R     INVX1          1  4.3   138   202    9134    (-,-) 
  drc_bufs21384/Y                  -       A->Y  F     INVX1          2  8.1   233   202    9336    (-,-) 
  g23022/Y                         -       B->Y  R     NOR2X6        12 27.1   240   231    9566    (-,-) 
  drc_bufs20748/Y                  -       A->Y  F     INVX1          2  7.9   246   260    9826    (-,-) 
  g17904/Y                         -       A->Y  R     INVX3         11 24.8   208   222   10049    (-,-) 
  drc_buf_sp22789/Y                -       A->Y  R     BUFX2          8 18.6   208   280   10329    (-,-) 
  ram_0_ram1_ram_array_reg[0][3]/D -       -     R     SDFFQX1        8    -     -     0   10329    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 28: MET (41006 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[2][3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[2][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5235                  
             Slack:=   41006                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                         (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                         -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                  -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19115/Y                         -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19025/Y                         -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22156/Y                  -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22155/Y                  -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g18925/Y                         -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18898/Y                         -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18749__6161/Y                   -       B->Y  F     AND2X1         1  4.2   118   236    7755    (-,-) 
  g18635__6161/Y                   -       B->Y  R     NAND2X1        1  4.1   119   125    7881    (-,-) 
  g18549__7410/Y                   -       C->Y  R     OR4X1          1  4.1   101   179    8059    (-,-) 
  g18526__5526/Y                   -       D->Y  R     OR4X1          1  4.1   101   158    8218    (-,-) 
  g18487__5526/Y                   -       A->Y  R     OR2X1          1  4.3   102   161    8378    (-,-) 
  ram_0_g88__6417/Y                -       A->Y  R     TBUFX2         5 21.4   235   290    8668    (-,-) 
  g18420/Y                         -       A->Y  F     INVX1          3  8.3   255   263    8931    (-,-) 
  drc_bufs21385/Y                  -       A->Y  R     INVX1          1  4.3   138   202    9134    (-,-) 
  drc_bufs21384/Y                  -       A->Y  F     INVX1          2  8.1   233   202    9336    (-,-) 
  g23022/Y                         -       B->Y  R     NOR2X6        12 27.1   240   231    9566    (-,-) 
  drc_bufs20748/Y                  -       A->Y  F     INVX1          2  7.9   246   260    9826    (-,-) 
  g17904/Y                         -       A->Y  R     INVX3         11 24.8   208   222   10049    (-,-) 
  drc_buf_sp22789/Y                -       A->Y  R     BUFX2          8 18.6   208   280   10329    (-,-) 
  ram_0_ram1_ram_array_reg[2][3]/D -       -     R     SDFFQX1        8    -     -     0   10329    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 29: MET (41006 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[6][3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[6][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5235                  
             Slack:=   41006                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                         (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                         -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                  -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19115/Y                         -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19025/Y                         -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22156/Y                  -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22155/Y                  -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g18925/Y                         -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18898/Y                         -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18749__6161/Y                   -       B->Y  F     AND2X1         1  4.2   118   236    7755    (-,-) 
  g18635__6161/Y                   -       B->Y  R     NAND2X1        1  4.1   119   125    7881    (-,-) 
  g18549__7410/Y                   -       C->Y  R     OR4X1          1  4.1   101   179    8059    (-,-) 
  g18526__5526/Y                   -       D->Y  R     OR4X1          1  4.1   101   158    8218    (-,-) 
  g18487__5526/Y                   -       A->Y  R     OR2X1          1  4.3   102   161    8378    (-,-) 
  ram_0_g88__6417/Y                -       A->Y  R     TBUFX2         5 21.4   235   290    8668    (-,-) 
  g18420/Y                         -       A->Y  F     INVX1          3  8.3   255   263    8931    (-,-) 
  drc_bufs21385/Y                  -       A->Y  R     INVX1          1  4.3   138   202    9134    (-,-) 
  drc_bufs21384/Y                  -       A->Y  F     INVX1          2  8.1   233   202    9336    (-,-) 
  g23022/Y                         -       B->Y  R     NOR2X6        12 27.1   240   231    9566    (-,-) 
  drc_bufs20748/Y                  -       A->Y  F     INVX1          2  7.9   246   260    9826    (-,-) 
  g17904/Y                         -       A->Y  R     INVX3         11 24.8   208   222   10049    (-,-) 
  drc_buf_sp22789/Y                -       A->Y  R     BUFX2          8 18.6   208   280   10329    (-,-) 
  ram_0_ram3_ram_array_reg[6][3]/D -       -     R     SDFFQX1        8    -     -     0   10329    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 30: MET (41006 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[6][3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[6][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5235                  
             Slack:=   41006                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                         (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                         -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                  -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19115/Y                         -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19025/Y                         -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22156/Y                  -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22155/Y                  -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g18925/Y                         -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18898/Y                         -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18749__6161/Y                   -       B->Y  F     AND2X1         1  4.2   118   236    7755    (-,-) 
  g18635__6161/Y                   -       B->Y  R     NAND2X1        1  4.1   119   125    7881    (-,-) 
  g18549__7410/Y                   -       C->Y  R     OR4X1          1  4.1   101   179    8059    (-,-) 
  g18526__5526/Y                   -       D->Y  R     OR4X1          1  4.1   101   158    8218    (-,-) 
  g18487__5526/Y                   -       A->Y  R     OR2X1          1  4.3   102   161    8378    (-,-) 
  ram_0_g88__6417/Y                -       A->Y  R     TBUFX2         5 21.4   235   290    8668    (-,-) 
  g18420/Y                         -       A->Y  F     INVX1          3  8.3   255   263    8931    (-,-) 
  drc_bufs21385/Y                  -       A->Y  R     INVX1          1  4.3   138   202    9134    (-,-) 
  drc_bufs21384/Y                  -       A->Y  F     INVX1          2  8.1   233   202    9336    (-,-) 
  g23022/Y                         -       B->Y  R     NOR2X6        12 27.1   240   231    9566    (-,-) 
  drc_bufs20748/Y                  -       A->Y  F     INVX1          2  7.9   246   260    9826    (-,-) 
  g17904/Y                         -       A->Y  R     INVX3         11 24.8   208   222   10049    (-,-) 
  drc_buf_sp22791/Y                -       A->Y  R     BUFX2          8 18.6   208   280   10329    (-,-) 
  ram_0_ram1_ram_array_reg[6][3]/D -       -     R     SDFFQX1        8    -     -     0   10329    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 31: MET (41006 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[18][3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[18][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5235                  
             Slack:=   41006                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.2   118   236    7755    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    7881    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.1   101   179    8059    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.1   101   158    8218    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    8378    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.4   235   290    8668    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.3   255   263    8931    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.3   138   202    9134    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.1   233   202    9336    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 27.1   240   231    9566    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  7.9   246   260    9826    (-,-) 
  g17904/Y                          -       A->Y  R     INVX3         11 24.8   208   222   10049    (-,-) 
  drc_buf_sp22790/Y                 -       A->Y  R     BUFX2          8 18.6   208   280   10329    (-,-) 
  ram_0_ram2_ram_array_reg[18][3]/D -       -     R     SDFFQX1        8    -     -     0   10329    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 32: MET (41006 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[18][3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[18][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5235                  
             Slack:=   41006                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.2   118   236    7755    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    7881    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.1   101   179    8059    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.1   101   158    8218    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    8378    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.4   235   290    8668    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.3   255   263    8931    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.3   138   202    9134    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.1   233   202    9336    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 27.1   240   231    9566    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  7.9   246   260    9826    (-,-) 
  g17904/Y                          -       A->Y  R     INVX3         11 24.8   208   222   10049    (-,-) 
  drc_buf_sp22789/Y                 -       A->Y  R     BUFX2          8 18.6   208   280   10329    (-,-) 
  ram_0_ram0_ram_array_reg[18][3]/D -       -     R     SDFFQX1        8    -     -     0   10329    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 33: MET (41035 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[12][3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[12][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -85                  
       Uncertainty:-    1250                  
     Required Time:=   51335                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5205                  
             Slack:=   41035                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.2   118   236    7755    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    7881    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.1   101   179    8059    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.1   101   158    8218    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    8378    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.4   235   290    8668    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.3   255   263    8931    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.3   138   202    9134    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.1   233   202    9336    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 27.1   240   231    9566    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  7.9   246   260    9826    (-,-) 
  g17905/Y                          -       A->Y  R     INVX3          9 20.7   181   206   10033    (-,-) 
  drc_buf_sp22895/Y                 -       A->Y  R     BUFX2          8 18.6   208   266   10299    (-,-) 
  ram_0_ram2_ram_array_reg[12][3]/D -       -     R     SDFFQX1        8    -     -     0   10299    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 34: MET (41035 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[19][3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[19][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -85                  
       Uncertainty:-    1250                  
     Required Time:=   51335                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5205                  
             Slack:=   41035                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.2   118   236    7755    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    7881    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.1   101   179    8059    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.1   101   158    8218    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    8378    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.4   235   290    8668    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.3   255   263    8931    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.3   138   202    9134    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.1   233   202    9336    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 27.1   240   231    9566    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  7.9   246   260    9826    (-,-) 
  g17905/Y                          -       A->Y  R     INVX3          9 20.7   181   206   10033    (-,-) 
  drc_buf_sp22895/Y                 -       A->Y  R     BUFX2          8 18.6   208   266   10299    (-,-) 
  ram_0_ram3_ram_array_reg[19][3]/D -       -     R     SDFFQX1        8    -     -     0   10299    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 35: MET (41035 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[10][3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[10][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -85                  
       Uncertainty:-    1250                  
     Required Time:=   51335                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5205                  
             Slack:=   41035                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.2   118   236    7755    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    7881    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.1   101   179    8059    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.1   101   158    8218    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    8378    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.4   235   290    8668    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.3   255   263    8931    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.3   138   202    9134    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.1   233   202    9336    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 27.1   240   231    9566    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  7.9   246   260    9826    (-,-) 
  g17905/Y                          -       A->Y  R     INVX3          9 20.7   181   206   10033    (-,-) 
  drc_buf_sp22895/Y                 -       A->Y  R     BUFX2          8 18.6   208   266   10299    (-,-) 
  ram_0_ram2_ram_array_reg[10][3]/D -       -     R     SDFFQX1        8    -     -     0   10299    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 36: MET (41035 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[14][3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[14][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -85                  
       Uncertainty:-    1250                  
     Required Time:=   51335                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5205                  
             Slack:=   41035                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.2   118   236    7755    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    7881    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.1   101   179    8059    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.1   101   158    8218    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    8378    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.4   235   290    8668    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.3   255   263    8931    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.3   138   202    9134    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.1   233   202    9336    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 27.1   240   231    9566    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  7.9   246   260    9826    (-,-) 
  g17905/Y                          -       A->Y  R     INVX3          9 20.7   181   206   10033    (-,-) 
  drc_buf_sp22895/Y                 -       A->Y  R     BUFX2          8 18.6   208   266   10299    (-,-) 
  ram_0_ram1_ram_array_reg[14][3]/D -       -     R     SDFFQX1        8    -     -     0   10299    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 37: MET (41035 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[9][3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[9][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -85                  
       Uncertainty:-    1250                  
     Required Time:=   51335                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5205                  
             Slack:=   41035                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                         (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                         -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                  -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19115/Y                         -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19025/Y                         -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22156/Y                  -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22155/Y                  -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g18925/Y                         -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18898/Y                         -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18749__6161/Y                   -       B->Y  F     AND2X1         1  4.2   118   236    7755    (-,-) 
  g18635__6161/Y                   -       B->Y  R     NAND2X1        1  4.1   119   125    7881    (-,-) 
  g18549__7410/Y                   -       C->Y  R     OR4X1          1  4.1   101   179    8059    (-,-) 
  g18526__5526/Y                   -       D->Y  R     OR4X1          1  4.1   101   158    8218    (-,-) 
  g18487__5526/Y                   -       A->Y  R     OR2X1          1  4.3   102   161    8378    (-,-) 
  ram_0_g88__6417/Y                -       A->Y  R     TBUFX2         5 21.4   235   290    8668    (-,-) 
  g18420/Y                         -       A->Y  F     INVX1          3  8.3   255   263    8931    (-,-) 
  drc_bufs21385/Y                  -       A->Y  R     INVX1          1  4.3   138   202    9134    (-,-) 
  drc_bufs21384/Y                  -       A->Y  F     INVX1          2  8.1   233   202    9336    (-,-) 
  g23022/Y                         -       B->Y  R     NOR2X6        12 27.1   240   231    9566    (-,-) 
  drc_bufs20748/Y                  -       A->Y  F     INVX1          2  7.9   246   260    9826    (-,-) 
  g17905/Y                         -       A->Y  R     INVX3          9 20.7   181   206   10033    (-,-) 
  drc_buf_sp22895/Y                -       A->Y  R     BUFX2          8 18.6   208   266   10299    (-,-) 
  ram_0_ram1_ram_array_reg[9][3]/D -       -     R     SDFFQX1        8    -     -     0   10299    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 38: MET (41035 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[15][3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[15][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -85                  
       Uncertainty:-    1250                  
     Required Time:=   51335                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5205                  
             Slack:=   41035                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.2   118   236    7755    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    7881    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.1   101   179    8059    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.1   101   158    8218    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    8378    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.4   235   290    8668    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.3   255   263    8931    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.3   138   202    9134    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.1   233   202    9336    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 27.1   240   231    9566    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  7.9   246   260    9826    (-,-) 
  g17905/Y                          -       A->Y  R     INVX3          9 20.7   181   206   10033    (-,-) 
  drc_buf_sp22895/Y                 -       A->Y  R     BUFX2          8 18.6   208   266   10299    (-,-) 
  ram_0_ram3_ram_array_reg[15][3]/D -       -     R     SDFFQX1        8    -     -     0   10299    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 39: MET (41035 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[15][3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[15][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -85                  
       Uncertainty:-    1250                  
     Required Time:=   51335                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5205                  
             Slack:=   41035                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.2   118   236    7755    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    7881    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.1   101   179    8059    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.1   101   158    8218    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    8378    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.4   235   290    8668    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.3   255   263    8931    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.3   138   202    9134    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.1   233   202    9336    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 27.1   240   231    9566    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  7.9   246   260    9826    (-,-) 
  g17905/Y                          -       A->Y  R     INVX3          9 20.7   181   206   10033    (-,-) 
  drc_buf_sp22895/Y                 -       A->Y  R     BUFX2          8 18.6   208   266   10299    (-,-) 
  ram_0_ram1_ram_array_reg[15][3]/D -       -     R     SDFFQX1        8    -     -     0   10299    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 40: MET (41035 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[16][3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[16][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -85                  
       Uncertainty:-    1250                  
     Required Time:=   51335                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5205                  
             Slack:=   41035                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.2   118   236    7755    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    7881    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.1   101   179    8059    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.1   101   158    8218    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    8378    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.4   235   290    8668    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.3   255   263    8931    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.3   138   202    9134    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.1   233   202    9336    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 27.1   240   231    9566    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  7.9   246   260    9826    (-,-) 
  g17905/Y                          -       A->Y  R     INVX3          9 20.7   181   206   10033    (-,-) 
  drc_buf_sp22895/Y                 -       A->Y  R     BUFX2          8 18.6   208   266   10299    (-,-) 
  ram_0_ram2_ram_array_reg[16][3]/D -       -     R     SDFFQX1        8    -     -     0   10299    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 41: MET (41106 ps) Setup Check with Pin ram_0_ram_sel_reg/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram_sel_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          109     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2609     
                                              
             Setup:-    -159                  
       Uncertainty:-    1250                  
     Required Time:=   51409                  
      Launch Clock:-    2609                  
       Input Delay:-    2500                  
         Data Path:-    5195                  
             Slack:=   41106                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  poc_pad             -       -     F     (arrival)      5 16.1   217     0    5109    (-,-) 
  g19214/Y            (a)     A->Y  R     INVX4         14 31.2   196   198    5307    (-,-) 
  g19139/Y            -       S0->Y F     CLKMX2X2       7 18.4   261   375    5682    (-,-) 
  drc_bufs20336/Y     -       A->Y  R     INVX3          8 21.0   185   215    5897    (-,-) 
  g19127/Y            -       B->Y  R     OR2X2          6 17.0   193   265    6162    (-,-) 
  g19101/Y            -       A->Y  R     OR2X1          4 10.3   225   276    6438    (-,-) 
  g19035/Y            -       B->Y  R     OR2X1          3  9.2   202   266    6705    (-,-) 
  drc_bufs22162/Y     -       A->Y  F     CLKINVX2       1  5.0   104   153    6858    (-,-) 
  drc_bufs22161/Y     -       A->Y  R     CLKINVX3       2  6.5    66    84    6941    (-,-) 
  g19015/Y            -       B->Y  F     NOR2BX1        1  4.2   128   108    7049    (-,-) 
  g18856__6131/Y      -       B0->Y R     AOI21X1        1  4.1   222   201    7250    (-,-) 
  g18726__1666/Y      -       B->Y  R     AND2X1         1  4.3   105   272    7522    (-,-) 
  g18624__1617/Y      -       A->Y  F     NAND2X1        1  4.1   256   218    7740    (-,-) 
  g18552__2398/Y      -       C->Y  F     OR4X1          1  4.1   137   398    8138    (-,-) 
  g18530__2802/Y      -       D->Y  F     OR4X1          1  4.1   137   306    8444    (-,-) 
  g18490__1617/Y      -       A->Y  F     OR2X1          1  4.3   123   215    8659    (-,-) 
  ram_0_g89__7410/Y   -       A->Y  F     TBUFX2         5 21.4   273   280    8939    (-,-) 
  g18421/Y            -       A->Y  R     INVX1          3  8.4   224   260    9199    (-,-) 
  drc_bufs20978/Y     -       A->Y  F     INVX1          1  4.2   153   201    9400    (-,-) 
  drc_bufs20976/Y     -       A->Y  R     INVX1          3  8.2   200   189    9589    (-,-) 
  g18364__1705/Y      -       B->Y  R     AND2X1         2  6.1   142   282    9870    (-,-) 
  g17894__5107/Y      -       B->Y  F     MXI2X2         1  4.2    69   272   10143    (-,-) 
  g17774__5122/Y      -       B->Y  R     NOR2X1         1  4.1   217   161   10304    (-,-) 
  ram_0_ram_sel_reg/D -       -     R     DFFX1          1    -     -     0   10304    (-,-) 
#--------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 42: MET (41124 ps) Setup Check with Pin i4004_sp_board_din_n_reg[0]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          109     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2609     
                                              
             Setup:-     -99                  
       Uncertainty:-    1250                  
     Required Time:=   51349                  
      Launch Clock:-    2609                  
       Input Delay:-    2500                  
         Data Path:-    5116                  
             Slack:=   41124                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  poc_pad                       -       -      F     (arrival)      5 16.1   217     0    5109    (-,-) 
  g19214/Y                      (a)     A->Y   R     INVX4         14 31.2   196   198    5307    (-,-) 
  g19139/Y                      -       S0->Y  F     CLKMX2X2       7 18.4   261   375    5682    (-,-) 
  drc_bufs20336/Y               -       A->Y   R     INVX3          8 21.0   185   215    5897    (-,-) 
  g19127/Y                      -       B->Y   R     OR2X2          6 17.0   193   265    6162    (-,-) 
  g19101/Y                      -       A->Y   R     OR2X1          4 10.3   225   276    6438    (-,-) 
  g19035/Y                      -       B->Y   R     OR2X1          3  9.2   202   266    6705    (-,-) 
  drc_bufs22162/Y               -       A->Y   F     CLKINVX2       1  5.0   104   153    6858    (-,-) 
  drc_bufs22161/Y               -       A->Y   R     CLKINVX3       2  6.5    66    84    6941    (-,-) 
  g18975/Y                      -       B->Y   F     NOR2BX1        1  4.2   128   108    7049    (-,-) 
  g18913/Y                      -       B0->Y  R     AOI21X1        1  4.1   222   201    7250    (-,-) 
  g18763__5526/Y                -       B->Y   R     AND2X1         1  4.3   105   272    7522    (-,-) 
  g18609__9945/Y                -       A->Y   F     NAND2X1        1  4.1   256   218    7740    (-,-) 
  g18550__6417/Y                -       C->Y   F     OR4X1          1  4.1   137   398    8138    (-,-) 
  g18532__5122/Y                -       D->Y   F     OR4X1          1  4.1   137   306    8444    (-,-) 
  g18488__6783/Y                -       A->Y   F     OR2X1          1  4.3   123   215    8659    (-,-) 
  ram_0_g91__2346/Y             -       A->Y   F     TBUFX2         5 21.8   278   283    8942    (-,-) 
  drc_bufs20954/Y               -       A->Y   R     INVX2          5 14.8   198   237    9178    (-,-) 
  drc_bufs20953/Y               -       A->Y   F     INVX1          2  6.1   194   211    9389    (-,-) 
  g18309__6417/Y                -       A1N->Y F     OAI2BB1X1      1  4.3   271   278    9667    (-,-) 
  i4004_tio_board_g55__6161/Y   -       A->Y   F     TBUFX2         3 19.8   254   334   10000    (-,-) 
  drc_bufs20897/Y               -       A->Y   R     INVX1          2  6.3   178   225   10225    (-,-) 
  i4004_sp_board_din_n_reg[0]/D -       -      R     SDFFQX1        2    -     -     0   10225    (-,-) 
#-------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 43: MET (41168 ps) Setup Check with Pin i4004_id_board_opa_reg[0]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_id_board_opa_reg[0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          109     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2609     
                                              
             Setup:-    -370                  
       Uncertainty:-    1250                  
     Required Time:=   51620                  
      Launch Clock:-    2609                  
       Input Delay:-    2500                  
         Data Path:-    5343                  
             Slack:=   41168                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  poc_pad                     -       -      F     (arrival)      5 16.1   217     0    5109    (-,-) 
  g19214/Y                    (a)     A->Y   R     INVX4         14 31.2   196   198    5307    (-,-) 
  g19139/Y                    -       S0->Y  F     CLKMX2X2       7 18.4   261   375    5682    (-,-) 
  drc_bufs20336/Y             -       A->Y   R     INVX3          8 21.0   185   215    5897    (-,-) 
  g19127/Y                    -       B->Y   R     OR2X2          6 17.0   193   265    6162    (-,-) 
  g19101/Y                    -       A->Y   R     OR2X1          4 10.3   225   276    6438    (-,-) 
  g19035/Y                    -       B->Y   R     OR2X1          3  9.2   202   266    6705    (-,-) 
  drc_bufs22162/Y             -       A->Y   F     CLKINVX2       1  5.0   104   153    6858    (-,-) 
  drc_bufs22161/Y             -       A->Y   R     CLKINVX3       2  6.5    66    84    6941    (-,-) 
  g18975/Y                    -       B->Y   F     NOR2BX1        1  4.2   128   108    7049    (-,-) 
  g18913/Y                    -       B0->Y  R     AOI21X1        1  4.1   222   201    7250    (-,-) 
  g18763__5526/Y              -       B->Y   R     AND2X1         1  4.3   105   272    7522    (-,-) 
  g18609__9945/Y              -       A->Y   F     NAND2X1        1  4.1   256   218    7740    (-,-) 
  g18550__6417/Y              -       C->Y   F     OR4X1          1  4.1   137   398    8138    (-,-) 
  g18532__5122/Y              -       D->Y   F     OR4X1          1  4.1   137   306    8444    (-,-) 
  g18488__6783/Y              -       A->Y   F     OR2X1          1  4.3   123   215    8659    (-,-) 
  ram_0_g91__2346/Y           -       A->Y   F     TBUFX2         5 21.8   278   283    8942    (-,-) 
  drc_bufs20954/Y             -       A->Y   R     INVX2          5 14.8   198   237    9178    (-,-) 
  drc_bufs20953/Y             -       A->Y   F     INVX1          2  6.1   194   211    9389    (-,-) 
  g18309__6417/Y              -       A1N->Y F     OAI2BB1X1      1  4.3   271   278    9667    (-,-) 
  i4004_tio_board_g55__6161/Y -       A->Y   F     TBUFX2         3 19.8   254   334   10000    (-,-) 
  drc_bufs20897/Y             -       A->Y   R     INVX1          2  6.3   178   225   10225    (-,-) 
  drc_bufs20896/Y             -       A->Y   F     INVX1          3  8.2   242   227   10452    (-,-) 
  i4004_id_board_opa_reg[0]/D -       -      F     EDFFX4         3    -     -     0   10452    (-,-) 
#-----------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 44: MET (41173 ps) Setup Check with Pin i4004_id_board_opr_reg[0]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_id_board_opr_reg[0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          109     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2609     
                                              
             Setup:-    -375                  
       Uncertainty:-    1250                  
     Required Time:=   51625                  
      Launch Clock:-    2609                  
       Input Delay:-    2500                  
         Data Path:-    5343                  
             Slack:=   41173                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  poc_pad                     -       -      F     (arrival)      5 16.1   217     0    5109    (-,-) 
  g19214/Y                    (a)     A->Y   R     INVX4         14 31.2   196   198    5307    (-,-) 
  g19139/Y                    -       S0->Y  F     CLKMX2X2       7 18.4   261   375    5682    (-,-) 
  drc_bufs20336/Y             -       A->Y   R     INVX3          8 21.0   185   215    5897    (-,-) 
  g19127/Y                    -       B->Y   R     OR2X2          6 17.0   193   265    6162    (-,-) 
  g19101/Y                    -       A->Y   R     OR2X1          4 10.3   225   276    6438    (-,-) 
  g19035/Y                    -       B->Y   R     OR2X1          3  9.2   202   266    6705    (-,-) 
  drc_bufs22162/Y             -       A->Y   F     CLKINVX2       1  5.0   104   153    6858    (-,-) 
  drc_bufs22161/Y             -       A->Y   R     CLKINVX3       2  6.5    66    84    6941    (-,-) 
  g18975/Y                    -       B->Y   F     NOR2BX1        1  4.2   128   108    7049    (-,-) 
  g18913/Y                    -       B0->Y  R     AOI21X1        1  4.1   222   201    7250    (-,-) 
  g18763__5526/Y              -       B->Y   R     AND2X1         1  4.3   105   272    7522    (-,-) 
  g18609__9945/Y              -       A->Y   F     NAND2X1        1  4.1   256   218    7740    (-,-) 
  g18550__6417/Y              -       C->Y   F     OR4X1          1  4.1   137   398    8138    (-,-) 
  g18532__5122/Y              -       D->Y   F     OR4X1          1  4.1   137   306    8444    (-,-) 
  g18488__6783/Y              -       A->Y   F     OR2X1          1  4.3   123   215    8659    (-,-) 
  ram_0_g91__2346/Y           -       A->Y   F     TBUFX2         5 21.8   278   283    8942    (-,-) 
  drc_bufs20954/Y             -       A->Y   R     INVX2          5 14.8   198   237    9178    (-,-) 
  drc_bufs20953/Y             -       A->Y   F     INVX1          2  6.1   194   211    9389    (-,-) 
  g18309__6417/Y              -       A1N->Y F     OAI2BB1X1      1  4.3   271   278    9667    (-,-) 
  i4004_tio_board_g55__6161/Y -       A->Y   F     TBUFX2         3 19.8   254   334   10000    (-,-) 
  drc_bufs20897/Y             -       A->Y   R     INVX1          2  6.3   178   225   10225    (-,-) 
  drc_bufs20896/Y             -       A->Y   F     INVX1          3  8.2   242   227   10452    (-,-) 
  i4004_id_board_opr_reg[0]/D -       -      F     EDFFX2         3    -     -     0   10452    (-,-) 
#-----------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 45: MET (41174 ps) Setup Check with Pin i4004_tio_board_data_out_reg[0]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_tio_board_data_out_reg[0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          109     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2609     
                                              
             Setup:-    -376                  
       Uncertainty:-    1250                  
     Required Time:=   51626                  
      Launch Clock:-    2609                  
       Input Delay:-    2500                  
         Data Path:-    5343                  
             Slack:=   41174                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -      F     (arrival)      5 16.1   217     0    5109    (-,-) 
  g19214/Y                          (a)     A->Y   R     INVX4         14 31.2   196   198    5307    (-,-) 
  g19139/Y                          -       S0->Y  F     CLKMX2X2       7 18.4   261   375    5682    (-,-) 
  drc_bufs20336/Y                   -       A->Y   R     INVX3          8 21.0   185   215    5897    (-,-) 
  g19127/Y                          -       B->Y   R     OR2X2          6 17.0   193   265    6162    (-,-) 
  g19101/Y                          -       A->Y   R     OR2X1          4 10.3   225   276    6438    (-,-) 
  g19035/Y                          -       B->Y   R     OR2X1          3  9.2   202   266    6705    (-,-) 
  drc_bufs22162/Y                   -       A->Y   F     CLKINVX2       1  5.0   104   153    6858    (-,-) 
  drc_bufs22161/Y                   -       A->Y   R     CLKINVX3       2  6.5    66    84    6941    (-,-) 
  g18975/Y                          -       B->Y   F     NOR2BX1        1  4.2   128   108    7049    (-,-) 
  g18913/Y                          -       B0->Y  R     AOI21X1        1  4.1   222   201    7250    (-,-) 
  g18763__5526/Y                    -       B->Y   R     AND2X1         1  4.3   105   272    7522    (-,-) 
  g18609__9945/Y                    -       A->Y   F     NAND2X1        1  4.1   256   218    7740    (-,-) 
  g18550__6417/Y                    -       C->Y   F     OR4X1          1  4.1   137   398    8138    (-,-) 
  g18532__5122/Y                    -       D->Y   F     OR4X1          1  4.1   137   306    8444    (-,-) 
  g18488__6783/Y                    -       A->Y   F     OR2X1          1  4.3   123   215    8659    (-,-) 
  ram_0_g91__2346/Y                 -       A->Y   F     TBUFX2         5 21.8   278   283    8942    (-,-) 
  drc_bufs20954/Y                   -       A->Y   R     INVX2          5 14.8   198   237    9178    (-,-) 
  drc_bufs20953/Y                   -       A->Y   F     INVX1          2  6.1   194   211    9389    (-,-) 
  g18309__6417/Y                    -       A1N->Y F     OAI2BB1X1      1  4.3   271   278    9667    (-,-) 
  i4004_tio_board_g55__6161/Y       -       A->Y   F     TBUFX2         3 19.8   254   334   10000    (-,-) 
  drc_bufs20897/Y                   -       A->Y   R     INVX1          2  6.3   178   225   10225    (-,-) 
  drc_bufs20896/Y                   -       A->Y   F     INVX1          3  8.2   242   227   10452    (-,-) 
  i4004_tio_board_data_out_reg[0]/D -       -      F     SDFFQX1        3    -     -     0   10452    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 46: MET (41176 ps) Setup Check with Pin i4004_sp_board_din_n_reg[1]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          109     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2609     
                                              
             Setup:-     -95                  
       Uncertainty:-    1250                  
     Required Time:=   51345                  
      Launch Clock:-    2609                  
       Input Delay:-    2500                  
         Data Path:-    5061                  
             Slack:=   41176                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  poc_pad                       -       -      F     (arrival)      5 16.1   217     0    5109    (-,-) 
  g19214/Y                      (a)     A->Y   R     INVX4         14 31.2   196   198    5307    (-,-) 
  g19139/Y                      -       S0->Y  F     CLKMX2X2       7 18.4   261   375    5682    (-,-) 
  drc_bufs20336/Y               -       A->Y   R     INVX3          8 21.0   185   215    5897    (-,-) 
  g19127/Y                      -       B->Y   R     OR2X2          6 17.0   193   265    6162    (-,-) 
  g19115/Y                      -       A->Y   R     OR2X1          4 10.3   225   276    6438    (-,-) 
  g19039/Y                      -       B->Y   R     OR2X1          3  9.2   202   266    6705    (-,-) 
  drc_bufs22066/Y               -       A->Y   F     CLKINVX2       1  5.0   104   153    6858    (-,-) 
  drc_bufs22065/Y               -       A->Y   R     CLKINVX3       2  6.5    66    84    6941    (-,-) 
  g18929/Y                      -       B->Y   F     NOR2BX1        1  4.2   128   108    7049    (-,-) 
  g18849__3680/Y                -       B0->Y  R     AOI21X1        1  4.1   222   201    7250    (-,-) 
  g18731__5107/Y                -       B->Y   R     AND2X1         1  4.3   105   272    7522    (-,-) 
  g18625__2802/Y                -       B->Y   F     NAND2X1        1  4.1   256   209    7731    (-,-) 
  g18563__2802/Y                -       C->Y   F     OR4X1          1  4.1   137   398    8129    (-,-) 
  g18527__6783/Y                -       D->Y   F     OR4X1          1  4.1   137   306    8435    (-,-) 
  g18489__3680/Y                -       B->Y   F     OR2X1          1  4.3   123   202    8636    (-,-) 
  ram_0_g90__7482/Y             -       A->Y   F     TBUFX2         3 17.5   224   254    8890    (-,-) 
  drc_bufs21331/Y               -       A->Y   R     INVX2          4 12.7   169   197    9087    (-,-) 
  drc_bufs21330/Y               -       A->Y   F     INVX1          3  8.2   241   222    9309    (-,-) 
  g18308__7410/Y                -       A1N->Y F     OAI2BB1X1      1  4.3   271   298    9607    (-,-) 
  i4004_tio_board_g3__7098/Y    -       A->Y   F     TBUFX2         3 19.8   254   334    9940    (-,-) 
  drc_bufs20612/Y               -       A->Y   R     INVX1          2  6.7   187   229   10170    (-,-) 
  i4004_sp_board_din_n_reg[1]/D -       -      R     SDFFQX1        2    -     -     0   10170    (-,-) 
#-------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 47: MET (41212 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[13][2]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[13][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5028                  
             Slack:=   41212                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19101/Y                          -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19035/Y                          -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22162/Y                   -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22161/Y                   -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g19015/Y                          -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18856__6131/Y                    -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18726__1666/Y                    -       B->Y  F     AND2X1         1  4.3   121   237    7757    (-,-) 
  g18624__1617/Y                    -       A->Y  R     NAND2X1        1  4.1   119   130    7887    (-,-) 
  g18552__2398/Y                    -       C->Y  R     OR4X1          1  4.1   101   179    8066    (-,-) 
  g18530__2802/Y                    -       D->Y  R     OR4X1          1  4.1   101   158    8224    (-,-) 
  g18490__1617/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    8385    (-,-) 
  ram_0_g89__7410/Y                 -       A->Y  R     TBUFX2         5 21.6   237   291    8676    (-,-) 
  g18421/Y                          -       A->Y  F     INVX1          3  8.3   256   264    8940    (-,-) 
  g18017__2883/Y                    -       B->Y  F     OR2X1          1  5.0   141   262    9202    (-,-) 
  drc_bufs20756/Y                   -       A->Y  R     INVX3         12 27.1   209   179    9382    (-,-) 
  drc_bufs20754/Y                   -       A->Y  F     INVX1          2  7.9   241   242    9623    (-,-) 
  g17901/Y                          -       A->Y  R     INVX3         11 24.8   208   220    9843    (-,-) 
  drc_buf_sp22865/Y                 -       A->Y  R     BUFX2          8 18.6   208   280   10122    (-,-) 
  ram_0_ram1_ram_array_reg[13][2]/D -       -     R     SDFFQX1        8    -     -     0   10122    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 48: MET (41212 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[9][2]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[9][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5028                  
             Slack:=   41212                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                         (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                         -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                  -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19101/Y                         -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19035/Y                         -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22162/Y                  -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22161/Y                  -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g19015/Y                         -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18856__6131/Y                   -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18726__1666/Y                   -       B->Y  F     AND2X1         1  4.3   121   237    7757    (-,-) 
  g18624__1617/Y                   -       A->Y  R     NAND2X1        1  4.1   119   130    7887    (-,-) 
  g18552__2398/Y                   -       C->Y  R     OR4X1          1  4.1   101   179    8066    (-,-) 
  g18530__2802/Y                   -       D->Y  R     OR4X1          1  4.1   101   158    8224    (-,-) 
  g18490__1617/Y                   -       A->Y  R     OR2X1          1  4.3   102   161    8385    (-,-) 
  ram_0_g89__7410/Y                -       A->Y  R     TBUFX2         5 21.6   237   291    8676    (-,-) 
  g18421/Y                         -       A->Y  F     INVX1          3  8.3   256   264    8940    (-,-) 
  g18017__2883/Y                   -       B->Y  F     OR2X1          1  5.0   141   262    9202    (-,-) 
  drc_bufs20756/Y                  -       A->Y  R     INVX3         12 27.1   209   179    9382    (-,-) 
  drc_bufs20754/Y                  -       A->Y  F     INVX1          2  7.9   241   242    9623    (-,-) 
  g17901/Y                         -       A->Y  R     INVX3         11 24.8   208   220    9843    (-,-) 
  drc_buf_sp22865/Y                -       A->Y  R     BUFX2          8 18.6   208   280   10122    (-,-) 
  ram_0_ram3_ram_array_reg[9][2]/D -       -     R     SDFFQX1        8    -     -     0   10122    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 49: MET (41212 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[11][2]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[11][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5028                  
             Slack:=   41212                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19101/Y                          -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19035/Y                          -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22162/Y                   -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22161/Y                   -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g19015/Y                          -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18856__6131/Y                    -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18726__1666/Y                    -       B->Y  F     AND2X1         1  4.3   121   237    7757    (-,-) 
  g18624__1617/Y                    -       A->Y  R     NAND2X1        1  4.1   119   130    7887    (-,-) 
  g18552__2398/Y                    -       C->Y  R     OR4X1          1  4.1   101   179    8066    (-,-) 
  g18530__2802/Y                    -       D->Y  R     OR4X1          1  4.1   101   158    8224    (-,-) 
  g18490__1617/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    8385    (-,-) 
  ram_0_g89__7410/Y                 -       A->Y  R     TBUFX2         5 21.6   237   291    8676    (-,-) 
  g18421/Y                          -       A->Y  F     INVX1          3  8.3   256   264    8940    (-,-) 
  g18017__2883/Y                    -       B->Y  F     OR2X1          1  5.0   141   262    9202    (-,-) 
  drc_bufs20756/Y                   -       A->Y  R     INVX3         12 27.1   209   179    9382    (-,-) 
  drc_bufs20754/Y                   -       A->Y  F     INVX1          2  7.9   241   242    9623    (-,-) 
  g17901/Y                          -       A->Y  R     INVX3         11 24.8   208   220    9843    (-,-) 
  drc_buf_sp22864/Y                 -       A->Y  R     BUFX2          8 18.6   208   280   10122    (-,-) 
  ram_0_ram3_ram_array_reg[11][2]/D -       -     R     SDFFQX1        8    -     -     0   10122    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 50: MET (41212 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[11][2]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[11][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           94     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2594     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2594                  
       Input Delay:-    2500                  
         Data Path:-    5028                  
             Slack:=   41212                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 16.6   185     0    5094    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 31.0   234   210    5305    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 18.7   226   386    5691    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 20.7   216   220    5911    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.6   236   332    6243    (-,-) 
  g19101/Y                          -       A->Y  F     OR2X1          4 10.3   272   340    6583    (-,-) 
  g19035/Y                          -       B->Y  F     OR2X1          3  8.9   237   321    6904    (-,-) 
  drc_bufs22162/Y                   -       A->Y  R     CLKINVX2       1  5.1    94   159    7063    (-,-) 
  drc_bufs22161/Y                   -       A->Y  F     CLKINVX3       2  6.3    76    87    7150    (-,-) 
  g19015/Y                          -       B->Y  R     NOR2BX1        1  4.3   219   170    7321    (-,-) 
  g18856__6131/Y                    -       B0->Y F     AOI21X1        1  4.1   273   199    7520    (-,-) 
  g18726__1666/Y                    -       B->Y  F     AND2X1         1  4.3   121   237    7757    (-,-) 
  g18624__1617/Y                    -       A->Y  R     NAND2X1        1  4.1   119   130    7887    (-,-) 
  g18552__2398/Y                    -       C->Y  R     OR4X1          1  4.1   101   179    8066    (-,-) 
  g18530__2802/Y                    -       D->Y  R     OR4X1          1  4.1   101   158    8224    (-,-) 
  g18490__1617/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    8385    (-,-) 
  ram_0_g89__7410/Y                 -       A->Y  R     TBUFX2         5 21.6   237   291    8676    (-,-) 
  g18421/Y                          -       A->Y  F     INVX1          3  8.3   256   264    8940    (-,-) 
  g18017__2883/Y                    -       B->Y  F     OR2X1          1  5.0   141   262    9202    (-,-) 
  drc_bufs20756/Y                   -       A->Y  R     INVX3         12 27.1   209   179    9382    (-,-) 
  drc_bufs20754/Y                   -       A->Y  F     INVX1          2  7.9   241   242    9623    (-,-) 
  g17901/Y                          -       A->Y  R     INVX3         11 24.8   208   220    9843    (-,-) 
  drc_buf_sp22865/Y                 -       A->Y  R     BUFX2          8 18.6   208   280   10122    (-,-) 
  ram_0_ram1_ram_array_reg[11][2]/D -       -     R     SDFFQX1        8    -     -     0   10122    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.


