

================================================================
== Vitis HLS Report for 'zadoff_chu_generator_hls'
================================================================
* Date:           Sat Jul  1 12:55:59 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_39
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.042 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                             |                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                          |                       Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1_fu_64  |zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    57|    4596|    6079|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      52|    -|
|Register         |        -|     -|     136|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    57|    4732|    6133|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     3|       1|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+
    |                           Instance                          |                       Module                      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+
    |sitodp_32ns_64_4_no_dsp_1_U38                                |sitodp_32ns_64_4_no_dsp_1                          |        0|   0|     0|     0|    0|
    |sitodp_32ns_64_4_no_dsp_1_U39                                |sitodp_32ns_64_4_no_dsp_1                          |        0|   0|     0|     0|    0|
    |grp_zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1_fu_64  |zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1  |        0|  57|  4596|  6079|    0|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+
    |Total                                                        |                                                   |        0|  57|  4596|  6079|    0|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                 Variable Name                                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1_fu_64_out_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    +-------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                          |          |   0|  0|   2|           1|           1|
    +-------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  43|          8|    1|          8|
    |tlast_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  52|         10|    2|         10|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                 |   7|   0|    7|          0|
    |conv3_reg_100                                                             |  64|   0|   64|          0|
    |conv5_reg_105                                                             |  64|   0|   64|          0|
    |grp_zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1_fu_64_ap_start_reg  |   1|   0|    1|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     | 136|   0|  136|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  zadoff_chu_generator_hls|  return value|
|ap_rst_n           |   in|    1|  ap_ctrl_hs|  zadoff_chu_generator_hls|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  zadoff_chu_generator_hls|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  zadoff_chu_generator_hls|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  zadoff_chu_generator_hls|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  zadoff_chu_generator_hls|  return value|
|out_stream_TDATA   |  out|   64|        axis|                out_stream|       pointer|
|out_stream_TVALID  |  out|    1|        axis|                out_stream|       pointer|
|out_stream_TREADY  |   in|    1|        axis|                out_stream|       pointer|
|length_r           |   in|   32|     ap_none|                  length_r|        scalar|
|u                  |   in|   32|     ap_none|                         u|        scalar|
|tlast_TDATA        |  out|    8|        axis|                     tlast|       pointer|
|tlast_TVALID       |  out|    1|        axis|                     tlast|       pointer|
|tlast_TREADY       |   in|    1|        axis|                     tlast|       pointer|
+-------------------+-----+-----+------------+--------------------------+--------------+

