Release 9.2i - xst J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.38 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.38 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: digital_clock.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "digital_clock.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "digital_clock"
Output Format                      : NGC
Target Device                      : xc3s200-5-pq208

---- Source Options
Top Module Name                    : digital_clock
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : digital_clock.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/MESTERBIN/Desktop/VHDL_PROJET/Alarm.vhd" in Library work.
Entity <digital_clock> compiled.
Entity <digital_clock> (Architecture <Behavioral>) compiled.
Entity <bin2hex> compiled.
Entity <bin2hex> (Architecture <Behavioral>) compiled.
Entity <clk_div> compiled.
Entity <clk_div> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <digital_clock> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <clk_div> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <bin2hex> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <digital_clock> in library <work> (Architecture <Behavioral>).
Entity <digital_clock> analyzed. Unit <digital_clock> generated.

Analyzing Entity <clk_div> in library <work> (Architecture <Behavioral>).
Entity <clk_div> analyzed. Unit <clk_div> generated.

Analyzing Entity <bin2hex> in library <work> (Architecture <Behavioral>).
Entity <bin2hex> analyzed. Unit <bin2hex> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_div>.
    Related source file is "C:/Users/MESTERBIN/Desktop/VHDL_PROJET/Alarm.vhd".
    Found 28-bit comparator less for signal <clk_1s$cmp_lt0000> created at line 190.
    Found 28-bit up counter for signal <counter>.
    Found 28-bit comparator greatequal for signal <counter$cmp_ge0000> created at line 184.
    Summary:
	inferred   1 Counter(s).
	inferred   2 Comparator(s).
Unit <clk_div> synthesized.


Synthesizing Unit <bin2hex>.
    Related source file is "C:/Users/MESTERBIN/Desktop/VHDL_PROJET/Alarm.vhd".
    Found 16x7-bit ROM for signal <Hout>.
    Summary:
	inferred   1 ROM(s).
Unit <bin2hex> synthesized.


Synthesizing Unit <digital_clock>.
    Related source file is "C:/Users/MESTERBIN/Desktop/VHDL_PROJET/Alarm.vhd".
WARNING:Xst:643 - "C:/Users/MESTERBIN/Desktop/VHDL_PROJET/Alarm.vhd" line 85: The result of a 2x4-bit multiplication is partially used. Only the 5 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "C:/Users/MESTERBIN/Desktop/VHDL_PROJET/Alarm.vhd" line 126: The result of a 4x4-bit multiplication is partially used. Only the 4 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:643 - "C:/Users/MESTERBIN/Desktop/VHDL_PROJET/Alarm.vhd" line 113: The result of a 4x4-bit multiplication is partially used. Only the 4 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 32-bit up counter for signal <counter_hour>.
    Found 5-bit adder carry out for signal <counter_hour$addsub0000> created at line 85.
    Found 32-bit comparator greatequal for signal <counter_hour$cmp_ge0000> created at line 96.
    Found 32-bit comparator less for signal <counter_hour$cmp_lt0000> created at line 93.
    Found 32-bit comparator less for signal <counter_hour$cmp_lt0001> created at line 90.
    Found 2x4-bit multiplier for signal <counter_hour$mult0000> created at line 85.
    Found 32-bit up counter for signal <counter_minute>.
    Found 8-bit adder for signal <counter_minute$add0000> created at line 86.
    Found 32-bit comparator greatequal for signal <counter_minute$cmp_ge0000> created at line 90.
    Found 32-bit comparator greatequal for signal <counter_minute$cmp_ge0001> created at line 93.
    Found 4x4-bit multiplier for signal <counter_minute$mult0000> created at line 86.
    Found 32-bit up counter for signal <counter_second>.
    Found 4-bit subtractor for signal <H_out0_bin>.
    Found 4x4-bit multiplier for signal <H_out0_bin$mult0001> created at line 113.
    Found 32-bit comparator greatequal for signal <H_out1_bin$cmp_ge0000> created at line 107.
    Found 32-bit comparator greatequal for signal <H_out1_bin$cmp_ge0001> created at line 107.
    Found 4-bit subtractor for signal <M_out0_bin>.
    Found 4x4-bit multiplier for signal <M_out0_bin$mult0001> created at line 126.
    Found 32-bit comparator greatequal for signal <M_out1_bin$cmp_ge0000> created at line 117.
    Found 32-bit comparator greatequal for signal <M_out1_bin$cmp_ge0001> created at line 117.
    Found 32-bit comparator greatequal for signal <M_out1_bin$cmp_ge0002> created at line 117.
    Found 32-bit comparator greatequal for signal <M_out1_bin$cmp_ge0003> created at line 117.
    Found 32-bit comparator greatequal for signal <M_out1_bin$cmp_ge0004> created at line 117.
    Summary:
	inferred   3 Counter(s).
	inferred   4 Adder/Subtractor(s).
	inferred   4 Multiplier(s).
	inferred  12 Comparator(s).
Unit <digital_clock> synthesized.

WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x7-bit ROM                                          : 4
# Multipliers                                          : 4
 2x4-bit multiplier                                    : 1
 4x4-bit multiplier                                    : 3
# Adders/Subtractors                                   : 4
 4-bit subtractor                                      : 2
 5-bit adder carry out                                 : 1
 8-bit adder                                           : 1
# Counters                                             : 4
 28-bit up counter                                     : 1
 32-bit up counter                                     : 3
# Comparators                                          : 14
 28-bit comparator greatequal                          : 1
 28-bit comparator less                                : 1
 32-bit comparator greatequal                          : 10
 32-bit comparator less                                : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s200.nph' in environment C:\Xilinx92i.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x7-bit ROM                                          : 4
# Multipliers                                          : 4
 2x4-bit multiplier                                    : 1
 4x4-bit multiplier                                    : 3
# Adders/Subtractors                                   : 4
 4-bit subtractor                                      : 2
 5-bit adder carry out                                 : 1
 8-bit adder                                           : 1
# Counters                                             : 4
 28-bit up counter                                     : 1
 32-bit up counter                                     : 3
# Comparators                                          : 14
 28-bit comparator greatequal                          : 1
 28-bit comparator less                                : 1
 32-bit comparator greatequal                          : 10
 32-bit comparator less                                : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <digital_clock> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block digital_clock, actual ratio is 11.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 124
 Flip-Flops                                            : 124

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : digital_clock.ngr
Top Level Output File Name         : digital_clock
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 44

Cell Usage :
# BELS                             : 801
#      GND                         : 1
#      INV                         : 30
#      LUT1                        : 114
#      LUT2                        : 41
#      LUT3                        : 49
#      LUT3_D                      : 4
#      LUT4                        : 170
#      MUXCY                       : 256
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 130
# FlipFlops/Latches                : 124
#      FDC                         : 32
#      FDCPE                       : 64
#      FDR                         : 28
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 43
#      IBUF                        : 15
#      OBUF                        : 28
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     220  out of   1920    11%  
 Number of Slice Flip Flops:           124  out of   3840     3%  
 Number of 4 input LUTs:               408  out of   3840    10%  
 Number of IOs:                         44
 Number of bonded IOBs:                 44  out of    141    31%  
 Number of GCLKs:                        2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------------+--------------------------+-------+
Clock Signal                                                                                         | Clock buffer(FF name)    | Load  |
-----------------------------------------------------------------------------------------------------+--------------------------+-------+
create_1s_clock/Mcompar_clk_1s_cmp_lt0000_cy<10>1(create_1s_clock/Mcompar_clk_1s_cmp_lt0000_cy<10>:O)| BUFG(*)(counter_minute_8)| 96    |
clk                                                                                                  | BUFGP                    | 28    |
-----------------------------------------------------------------------------------------------------+--------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------+------------------------+-------+
Control Signal                                             | Buffer(FF name)        | Load  |
-----------------------------------------------------------+------------------------+-------+
counter_hour_10__and0001(counter_hour_10__and00011_INV_0:O)| NONE(counter_minute_8) | 82    |
convert_hex_H_out1/Mrom_Hout1(XST_GND:G)                   | NONE(counter_minute_8) | 50    |
counter_hour_3__and0001(counter_hour_3__and00011:O)        | NONE(counter_hour_3)   | 1     |
counter_hour_3__and0002(counter_hour_3__and00021:O)        | NONE(counter_hour_3)   | 1     |
counter_hour_0__and0001(counter_hour_0__and00011:O)        | NONE(counter_hour_0)   | 1     |
counter_hour_0__and0002(counter_hour_0__and00021:O)        | NONE(counter_hour_0)   | 1     |
counter_minute_3__and0001(counter_minute_3__and00011:O)    | NONE(counter_minute_3) | 1     |
counter_minute_3__and0002(counter_minute_3__and00021:O)    | NONE(counter_minute_3) | 1     |
counter_hour_5__and0001(counter_hour_5__and00011:O)        | NONE(counter_hour_5)   | 1     |
counter_hour_5__and0002(counter_hour_Q_mux0000<5>3:O)      | NONE(counter_hour_5)   | 1     |
counter_minute_5__and0001(counter_minute_5__and00011:O)    | NONE(counter_minute_5) | 1     |
counter_minute_5__and0002(counter_minute_5__and00021:O)    | NONE(counter_minute_5) | 1     |
counter_minute_0__and0001(counter_minute_0__and00011:O)    | NONE(counter_minute_0) | 1     |
counter_minute_0__and0002(counter_minute_0__and00021:O)    | NONE(counter_minute_0) | 1     |
counter_hour_2__and0001(counter_hour_2__and00011:O)        | NONE(counter_hour_2)   | 1     |
counter_hour_2__and0002(counter_hour_2__and00021:O)        | NONE(counter_hour_2)   | 1     |
counter_minute_7__and0001(counter_minute_7__and00011:O)    | NONE(counter_minute_7) | 1     |
counter_minute_7__and0002(counter_minute_7__and00021:O)    | NONE(counter_minute_7) | 1     |
counter_minute_2__and0001(counter_minute_2__and00011:O)    | NONE(counter_minute_2) | 1     |
counter_minute_2__and0002(counter_minute_2__and00021:O)    | NONE(counter_minute_2) | 1     |
counter_hour_4__and0001(counter_hour_4__and00012:O)        | NONE(counter_hour_4)   | 1     |
counter_hour_4__and0002(counter_hour_4__and00021:O)        | NONE(counter_hour_4)   | 1     |
counter_minute_4__and0001(counter_minute_4__and00011:O)    | NONE(counter_minute_4) | 1     |
counter_minute_4__and0002(counter_minute_4__and00021:O)    | NONE(counter_minute_4) | 1     |
counter_hour_1__and0001(counter_hour_1__and00011:O)        | NONE(counter_hour_1)   | 1     |
counter_hour_1__and0002(counter_hour_1__and00021:O)        | NONE(counter_hour_1)   | 1     |
counter_minute_6__and0001(counter_minute_6__and00011:O)    | NONE(counter_minute_6) | 1     |
counter_minute_6__and0002(counter_minute_6__and00021:O)    | NONE(counter_minute_6) | 1     |
counter_minute_1__and0001(counter_minute_1__and00011:O)    | NONE(counter_minute_1) | 1     |
counter_minute_1__and0002(counter_minute_1__and00021:O)    | NONE(counter_minute_1) | 1     |
-----------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.729ns (Maximum Frequency: 114.555MHz)
   Minimum input arrival time before clock: 7.989ns
   Maximum output required time after clock: 14.939ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'create_1s_clock/Mcompar_clk_1s_cmp_lt0000_cy<10>1'
  Clock period: 8.729ns (frequency: 114.555MHz)
  Total number of paths / destination ports: 27955 / 160
-------------------------------------------------------------------------
Delay:               8.729ns (Levels of Logic = 43)
  Source:            counter_second_0 (FF)
  Destination:       counter_second_31 (FF)
  Source Clock:      create_1s_clock/Mcompar_clk_1s_cmp_lt0000_cy<10>1 rising
  Destination Clock: create_1s_clock/Mcompar_clk_1s_cmp_lt0000_cy<10>1 rising

  Data Path: counter_second_0 to counter_second_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   1.040  counter_second_0 (counter_second_0)
     LUT2:I0->O            1   0.479   0.000  Mcompar_counter_minute_cmp_ge0000_lut<0> (N42)
     MUXCY:S->O            1   0.435   0.000  Mcompar_counter_minute_cmp_ge0000_cy<0> (Mcompar_counter_minute_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_counter_minute_cmp_ge0000_cy<1> (Mcompar_counter_minute_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_counter_minute_cmp_ge0000_cy<2> (Mcompar_counter_minute_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_counter_minute_cmp_ge0000_cy<3> (Mcompar_counter_minute_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_counter_minute_cmp_ge0000_cy<4> (Mcompar_counter_minute_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_counter_minute_cmp_ge0000_cy<5> (Mcompar_counter_minute_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_counter_minute_cmp_ge0000_cy<6> (Mcompar_counter_minute_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_counter_minute_cmp_ge0000_cy<7> (Mcompar_counter_minute_cmp_ge0000_cy<7>)
     MUXCY:CI->O          36   0.265   1.654  Mcompar_counter_minute_cmp_ge0000_cy<8> (Mcompar_counter_minute_cmp_ge0000_cy<8>)
     LUT3:I2->O            1   0.479   0.681  counter_minute_cmp_ge0000_inv1 (counter_minute_cmp_ge0000_inv)
     MUXCY:CI->O           1   0.056   0.000  Mcount_counter_second_cy<0> (Mcount_counter_second_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_counter_second_cy<1> (Mcount_counter_second_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_counter_second_cy<2> (Mcount_counter_second_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_counter_second_cy<3> (Mcount_counter_second_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_counter_second_cy<4> (Mcount_counter_second_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_counter_second_cy<5> (Mcount_counter_second_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_counter_second_cy<6> (Mcount_counter_second_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_counter_second_cy<7> (Mcount_counter_second_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_counter_second_cy<8> (Mcount_counter_second_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_counter_second_cy<9> (Mcount_counter_second_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_counter_second_cy<10> (Mcount_counter_second_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_counter_second_cy<11> (Mcount_counter_second_cy<11>)
     MUXCY:CI->O           1   0.055   0.000  Mcount_counter_second_cy<12> (Mcount_counter_second_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_counter_second_cy<13> (Mcount_counter_second_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_counter_second_cy<14> (Mcount_counter_second_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_counter_second_cy<15> (Mcount_counter_second_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_counter_second_cy<16> (Mcount_counter_second_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_counter_second_cy<17> (Mcount_counter_second_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_counter_second_cy<18> (Mcount_counter_second_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_counter_second_cy<19> (Mcount_counter_second_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_counter_second_cy<20> (Mcount_counter_second_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_counter_second_cy<21> (Mcount_counter_second_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_counter_second_cy<22> (Mcount_counter_second_cy<22>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_counter_second_cy<23> (Mcount_counter_second_cy<23>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_counter_second_cy<24> (Mcount_counter_second_cy<24>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_counter_second_cy<25> (Mcount_counter_second_cy<25>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_counter_second_cy<26> (Mcount_counter_second_cy<26>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_counter_second_cy<27> (Mcount_counter_second_cy<27>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_counter_second_cy<28> (Mcount_counter_second_cy<28>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_counter_second_cy<29> (Mcount_counter_second_cy<29>)
     MUXCY:CI->O           0   0.056   0.000  Mcount_counter_second_cy<30> (Mcount_counter_second_cy<30>)
     XORCY:CI->O           1   0.786   0.000  Mcount_counter_second_xor<31> (Mcount_counter_second31)
     FDC:D                     0.176          counter_second_31
    ----------------------------------------
    Total                      8.729ns (5.355ns logic, 3.375ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.799ns (frequency: 172.455MHz)
  Total number of paths / destination ports: 994 / 56
-------------------------------------------------------------------------
Delay:               5.799ns (Levels of Logic = 12)
  Source:            create_1s_clock/counter_7 (FF)
  Destination:       create_1s_clock/counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: create_1s_clock/counter_7 to create_1s_clock/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.626   1.066  create_1s_clock/counter_7 (create_1s_clock/counter_7)
     LUT1:I0->O            1   0.479   0.000  create_1s_clock/Mcompar_clk_1s_cmp_lt0000_cy<0>_0_rt (create_1s_clock/Mcompar_clk_1s_cmp_lt0000_cy<0>_0_rt)
     MUXCY:S->O            1   0.435   0.000  create_1s_clock/Mcompar_clk_1s_cmp_lt0000_cy<0>_0 (create_1s_clock/Mcompar_clk_1s_cmp_lt0000_cy<0>1)
     MUXCY:CI->O           1   0.056   0.000  create_1s_clock/Mcompar_clk_1s_cmp_lt0000_cy<1>_0 (create_1s_clock/Mcompar_clk_1s_cmp_lt0000_cy<1>1)
     MUXCY:CI->O           1   0.056   0.000  create_1s_clock/Mcompar_clk_1s_cmp_lt0000_cy<2>_0 (create_1s_clock/Mcompar_clk_1s_cmp_lt0000_cy<2>1)
     MUXCY:CI->O           1   0.056   0.000  create_1s_clock/Mcompar_clk_1s_cmp_lt0000_cy<3>_0 (create_1s_clock/Mcompar_clk_1s_cmp_lt0000_cy<3>1)
     MUXCY:CI->O           1   0.056   0.000  create_1s_clock/Mcompar_clk_1s_cmp_lt0000_cy<4>_0 (create_1s_clock/Mcompar_clk_1s_cmp_lt0000_cy<4>1)
     MUXCY:CI->O           1   0.056   0.000  create_1s_clock/Mcompar_clk_1s_cmp_lt0000_cy<5>_0 (create_1s_clock/Mcompar_clk_1s_cmp_lt0000_cy<5>1)
     MUXCY:CI->O           1   0.056   0.000  create_1s_clock/Mcompar_clk_1s_cmp_lt0000_cy<6>_0 (create_1s_clock/Mcompar_clk_1s_cmp_lt0000_cy<6>1)
     MUXCY:CI->O           1   0.056   0.000  create_1s_clock/Mcompar_clk_1s_cmp_lt0000_cy<7>_0 (create_1s_clock/Mcompar_clk_1s_cmp_lt0000_cy<7>1)
     MUXCY:CI->O           1   0.056   0.000  create_1s_clock/Mcompar_clk_1s_cmp_lt0000_cy<8>_0 (create_1s_clock/Mcompar_clk_1s_cmp_lt0000_cy<8>1)
     MUXCY:CI->O           1   0.056   0.000  create_1s_clock/Mcompar_clk_1s_cmp_lt0000_cy<9>_0 (create_1s_clock/Mcompar_clk_1s_cmp_lt0000_cy<9>1)
     MUXCY:CI->O          28   0.246   1.556  create_1s_clock/Mcompar_clk_1s_cmp_lt0000_cy<10>_0 (create_1s_clock/counter_cmp_ge0000)
     FDR:R                     0.892          create_1s_clock/counter_0
    ----------------------------------------
    Total                      5.799ns (3.177ns logic, 2.622ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'create_1s_clock/Mcompar_clk_1s_cmp_lt0000_cy<10>1'
  Total number of paths / destination ports: 226 / 64
-------------------------------------------------------------------------
Offset:              7.989ns (Levels of Logic = 10)
  Source:            M_in1<2> (PAD)
  Destination:       counter_minute_7 (FF)
  Destination Clock: create_1s_clock/Mcompar_clk_1s_cmp_lt0000_cy<10>1 rising

  Data Path: M_in1<2> to counter_minute_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.715   1.066  M_in1_2_IBUF (M_in1_2_IBUF)
     LUT2:I0->O            1   0.479   0.000  Mmult_counter_minute_mult0000_Madd_lut<3> (N69)
     MUXCY:S->O            1   0.435   0.000  Mmult_counter_minute_mult0000_Madd_cy<3> (Mmult_counter_minute_mult0000_Madd_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Mmult_counter_minute_mult0000_Madd_cy<4> (Mmult_counter_minute_mult0000_Madd_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Mmult_counter_minute_mult0000_Madd_cy<5> (Mmult_counter_minute_mult0000_Madd_cy<5>)
     XORCY:CI->O           1   0.786   0.976  Mmult_counter_minute_mult0000_Madd_xor<6> (counter_minute_mult0000<6>)
     LUT1:I0->O            1   0.479   0.000  Madd_counter_minute_add0000_cy<6>_rt (Madd_counter_minute_add0000_cy<6>_rt)
     MUXCY:S->O            0   0.435   0.000  Madd_counter_minute_add0000_cy<6> (Madd_counter_minute_add0000_cy<6>)
     XORCY:CI->O           3   0.786   1.066  Madd_counter_minute_add0000_xor<7> (counter_minute_add0000<7>)
     LUT4:I0->O            1   0.479   0.000  counter_minute_7__and00001 (counter_minute_7__and0000)
     FDCPE:D                   0.176          counter_minute_7
    ----------------------------------------
    Total                      7.989ns (4.881ns logic, 3.108ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'create_1s_clock/Mcompar_clk_1s_cmp_lt0000_cy<10>1'
  Total number of paths / destination ports: 8007 / 27
-------------------------------------------------------------------------
Offset:              14.939ns (Levels of Logic = 17)
  Source:            counter_minute_2 (FF)
  Destination:       M_out0<5> (PAD)
  Source Clock:      create_1s_clock/Mcompar_clk_1s_cmp_lt0000_cy<10>1 rising

  Data Path: counter_minute_2 to M_out0<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            9   0.626   1.250  counter_minute_2 (counter_minute_2)
     LUT1:I0->O            1   0.479   0.000  Mcompar_M_out1_bin_cmp_ge0000_cy<0>_3_rt (Mcompar_M_out1_bin_cmp_ge0000_cy<0>_3_rt)
     MUXCY:S->O            1   0.435   0.000  Mcompar_M_out1_bin_cmp_ge0000_cy<0>_3 (Mcompar_M_out1_bin_cmp_ge0000_cy<0>4)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_M_out1_bin_cmp_ge0000_cy<1>_3 (Mcompar_M_out1_bin_cmp_ge0000_cy<1>4)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_M_out1_bin_cmp_ge0000_cy<2>_3 (Mcompar_M_out1_bin_cmp_ge0000_cy<2>4)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_M_out1_bin_cmp_ge0000_cy<3>_3 (Mcompar_M_out1_bin_cmp_ge0000_cy<3>4)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_M_out1_bin_cmp_ge0000_cy<4>_3 (Mcompar_M_out1_bin_cmp_ge0000_cy<4>4)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_M_out1_bin_cmp_ge0000_cy<5>_3 (Mcompar_M_out1_bin_cmp_ge0000_cy<5>4)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_M_out1_bin_cmp_ge0000_cy<6>_3 (Mcompar_M_out1_bin_cmp_ge0000_cy<6>4)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_M_out1_bin_cmp_ge0000_cy<7>_3 (Mcompar_M_out1_bin_cmp_ge0000_cy<7>4)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_M_out1_bin_cmp_ge0000_cy<8>_3 (Mcompar_M_out1_bin_cmp_ge0000_cy<8>3)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_M_out1_bin_cmp_ge0000_cy<9>_2 (Mcompar_M_out1_bin_cmp_ge0000_cy<9>3)
     MUXCY:CI->O           6   0.264   1.023  Mcompar_M_out1_bin_cmp_ge0000_cy<10>_2 (M_out1_bin_cmp_ge0003)
     LUT4:I1->O            1   0.479   0.740  Msub_M_out0_bin_cy<2>12_SW2 (N204)
     LUT4:I2->O            2   0.479   0.915  Msub_M_out0_bin_cy<2>12 (N159)
     LUT4:I1->O            7   0.479   1.201  Msub_M_out0_bin_xor<3>1 (M_out0_bin<3>)
     LUT4:I0->O            1   0.479   0.681  convert_hex_M_out0/Mrom_Hout51 (convert_hex_M_out0/Mrom_Hout4)
     OBUF:I->O                 4.909          M_out0_4_OBUF (M_out0<4>)
    ----------------------------------------
    Total                     14.939ns (9.129ns logic, 5.810ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
CPU : 16.61 / 17.07 s | Elapsed : 16.00 / 17.00 s
 
--> 

Total memory usage is 214532 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    0 (   0 filtered)

