head	1.3;
access;
symbols
	OPENBSD_6_0:1.3.0.30
	OPENBSD_6_0_BASE:1.3
	OPENBSD_5_9:1.3.0.28
	OPENBSD_5_9_BASE:1.3
	OPENBSD_5_8:1.3.0.26
	OPENBSD_5_8_BASE:1.3
	OPENBSD_5_7:1.3.0.24
	OPENBSD_5_7_BASE:1.3
	OPENBSD_5_6:1.3.0.22
	OPENBSD_5_6_BASE:1.3
	OPENBSD_5_5:1.3.0.20
	OPENBSD_5_5_BASE:1.3
	OPENBSD_5_4:1.3.0.18
	OPENBSD_5_4_BASE:1.3
	OPENBSD_5_3:1.3.0.16
	OPENBSD_5_3_BASE:1.3
	OPENBSD_5_2:1.3.0.14
	OPENBSD_5_2_BASE:1.3
	OPENBSD_5_1_BASE:1.3
	OPENBSD_5_1:1.3.0.12
	OPENBSD_5_0:1.3.0.10
	OPENBSD_5_0_BASE:1.3
	OPENBSD_4_9:1.3.0.6
	OPENBSD_4_9_BASE:1.3
	OPENBSD_4_8:1.3.0.8
	OPENBSD_4_8_BASE:1.3
	OPENBSD_4_7:1.3.0.4
	OPENBSD_4_7_BASE:1.3
	OPENBSD_4_6:1.3.0.2
	OPENBSD_4_6_BASE:1.3
	OPENBSD_4_5:1.2.0.2
	OPENBSD_4_5_BASE:1.2
	OPENBSD_4_4:1.1.1.1.0.6
	OPENBSD_4_4_BASE:1.1.1.1
	OPENBSD_4_3_BASE:1.1.1.1
	OPENBSD_4_3:1.1.1.1.0.4
	OPENBSD_4_2:1.1.1.1.0.2
	OPENBSD_4_2_BASE:1.1.1.1
	v0_5_0:1.1.1.1
	v0_4_1:1.1.1.1
	xorg:1.1.1;
locks; strict;
comment	@ * @;


1.3
date	2009.03.07.11.38.15;	author matthieu;	state Exp;
branches;
next	1.2;

1.2
date	2008.10.12.21.11.38;	author matthieu;	state Exp;
branches;
next	1.1;

1.1
date	2006.11.26.20.10.53;	author matthieu;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	2006.11.26.20.10.53;	author matthieu;	state Exp;
branches;
next	;


desc
@@


1.3
log
@Update to xf86-video-s3 0.6.1
@
text
@/*
 *      Copyright 2001  Ani Joshi <ajoshi@@unixbox.com>
 * 
 *      XFree86 4.x driver for S3 chipsets
 * 
 * 
 * Permission to use, copy, modify, distribute, and sell this software and its
 * documentation for any purpose is hereby granted without fee, provided that
 * the above copyright notice appear in all copies and that both that copyright
 * notice and this permission notice appear in supporting documentation and
 * that the name of Ani Joshi not be used in advertising or
 * publicity pertaining to distribution of the software without specific,
 * written prior permission.  Ani Joshi makes no representations
 * about the suitability of this software for any purpose.  It is provided
 * "as-is" without express or implied warranty.
 *                 
 * ANI JOSHI DISCLAIMS ALL WARRANTIES WITH REGARD TO THIS SOFTWARE,
 * INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS, IN NO
 * EVENT SHALL ANI JOSHI BE LIABLE FOR ANY SPECIAL, INDIRECT OR
 * CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE,
 * DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
 * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
 * PERFORMANCE OF THIS SOFTWARE.
 *
 *
 */

#ifdef HAVE_CONFIG_H
#include "config.h"
#endif

#include "xf86.h"
#include "xf86_OSproc.h"

#include "compiler.h"

#include "s3.h"
#include "s3_reg.h"

/* this is really quite dumb */
Bool S3Trio64DACProbe(ScrnInfoPtr pScrn)
{
	S3Ptr pS3 = S3PTR(pScrn);

	if (!S3_TRIO_SERIES())
		return FALSE;

	RamDacInit(pScrn, pS3->RamDacRec);

	pS3->RamDac = RamDacHelperCreateInfoRec();
	pS3->RamDac->RamDacType = TRIO64_RAMDAC;

	return TRUE;
}


void S3Trio64DAC_Save(ScrnInfoPtr pScrn)
{
	S3Ptr pS3 = S3PTR(pScrn);
	S3RegPtr save = &pS3->SavedRegs;

	save->dacregs[0] = inb(0x3cc);

	outb(0x3c4, 0x08);
	save->dacregs[1] = inb(0x3c5);
	outb(0x3c5, 0x06);

	outb(0x3c4, 0x09);
	save->dacregs[2] = inb(0x3c5);
	outb(0x3c4, 0x0a);
	save->dacregs[3] = inb(0x3c5);
	outb(0x3c4, 0x0b);
	save->dacregs[4] = inb(0x3c5);
	outb(0x3c4, 0x0d);
	save->dacregs[5] = inb(0x3c5);
	outb(0x3c4, 0x15);
	save->dacregs[6] = inb(0x3c5) & 0xfe;
	outb(0x3c5, save->dacregs[6]);

	outb(0x3c4, 0x18);
	save->dacregs[7] = inb(0x3c5);
	outb(0x3c4, 0x10);
	save->dacregs[8] = inb(0x3c5);
	outb(0x3c4, 0x11);
	save->dacregs[9] = inb(0x3c5);
	outb(0x3c4, 0x12);
	save->dacregs[10] = inb(0x3c5);
	outb(0x3c4, 0x13);
	save->dacregs[11] = inb(0x3c5);
	outb(0x3c4, 0x1a);
	save->dacregs[12] = inb(0x3c5);
	outb(0x3c4, 0x1b);
	save->dacregs[13] = inb(0x3c5);

	if (pS3->Chipset == PCI_CHIP_AURORA64VP) {
		int i;

		for (i=0x1a; i <= 0x6f; i++) {
			outb(0x3c4, i);
			save->dacregs[i] = inb(0x3c5);
		}
	}

	outb(0x3c4, 0x08);
	outb(0x3c5, 0x00);
}


void S3Trio64DAC_Restore(ScrnInfoPtr pScrn)
{
	S3Ptr pS3 = S3PTR(pScrn);
	S3RegPtr restore = &pS3->SavedRegs;
	unsigned char tmp;

	outb(0x3c2, restore->dacregs[0]);
	outb(0x3c4, 0x08);
	outb(0x3c5, 0x06);

	outb(0x3c4, 0x09);
	outb(0x3c5, restore->dacregs[2]);
	outb(0x3c4, 0x0a);
	outb(0x3c5, restore->dacregs[3]);
	outb(0x3c4, 0x0b);
	outb(0x3c5, restore->dacregs[4]);
	outb(0x3c4, 0x0d);
	outb(0x3c5, restore->dacregs[5]);

	outb(0x3c4, 0x10);
	outb(0x3c5, restore->dacregs[8]);
	outb(0x3c4, 0x11);
	outb(0x3c5, restore->dacregs[9]);
	outb(0x3c4, 0x12);
	outb(0x3c5, restore->dacregs[10]);
	outb(0x3c4, 0x13);
	outb(0x3c5, restore->dacregs[11]);
	outb(0x3c4, 0x1a);
	outb(0x3c5, restore->dacregs[12]);
	outb(0x3c4, 0x1b);
	outb(0x3c5, restore->dacregs[13]);
	outb(0x3c4, 0x15);
	tmp = inb(0x3c5);
	outb(0x3c4, tmp & ~0x20);
	outb(0x3c4, tmp | 0x20);
	outb(0x3c4, tmp & ~0x20);

	outb(0x3c4, 0x15);
	outb(0x3c5, restore->dacregs[6]);
	outb(0x3c4, 0x18);
	outb(0x3c5, restore->dacregs[7]);

	if (pS3->Chipset == PCI_CHIP_AURORA64VP) {
		int i;

		for (i = 0x1a; i <= 0x6f; i++) {
			outb(0x3c4, i);
			outb(0x3c5, restore->dacregs[i]);
		}
	}

	outb(0x3c4, 0x08);
	outb(0x3c5, restore->dacregs[1]);
}


static void
S3TrioCalcClock(long freq, int min_m, int min_n1, int max_n1, int min_n2,
		int max_n2, long freq_min, long freq_max,
		unsigned char *mdiv, unsigned char *ndiv)
{
	double ffreq, ffreq_min, ffreq_max;
	double div, diff, best_diff;
	unsigned int m;
	unsigned char n1, n2, best_n1=18, best_n2=2, best_m=127;

#define BASE_FREQ	14.31818
	ffreq = freq / 1000.0 / BASE_FREQ;
	ffreq_min = freq_min / 1000.0 / BASE_FREQ;
	ffreq_max = freq_max / 1000.0 / BASE_FREQ;

	if (ffreq < ffreq_min / (1<<max_n2)) {
		ErrorF("invalid frequency %1.3f Mhz [freq >= %1.3f Mhz]\n",
			ffreq*BASE_FREQ, ffreq_min*BASE_FREQ/(1<<max_n2));
		ffreq = ffreq_min / (1<<max_n2);
	}
	if (ffreq > ffreq_max / (1<<min_n2)) {
		ErrorF("invalid frequency %1.3f Mhz [freq <= %1.3f Mhz]\n",
			ffreq*BASE_FREQ, ffreq_max*BASE_FREQ/(1<<min_n2));
		ffreq = ffreq_max / (1<<min_n2);
	}

	best_diff = ffreq;

	for(n2=min_n2; n2<=max_n2; n2++) {
		for(n1=min_n1+2; n1<=max_n1+2; n1++) {
			m = (int)(ffreq*n1*(1<<n2)+0.5);
			if (m<min_m+2 || m > 127+2)
				continue;
			div = (double)(m)/(double)(n1);
			if ((div >= ffreq_min) &&
			    (div <= ffreq_max)) {
				diff = ffreq - div / (1<<n2);
				if (diff < 0.0)
					diff = -diff;
				if (diff < best_diff) {
					best_diff = diff;
					best_m = m;
					best_n1 = n1;
					best_n2 = n2;
				}
			}
		}
	}

	if (max_n1 == 63)
		*ndiv = (best_n1 - 2) | (best_n2 << 6);
	else
		*ndiv = (best_n1 - 2) | (best_n2 << 5);
	*mdiv = best_m - 2;
}


static void S3TrioSetPLL(ScrnInfoPtr pScrn, int clk, unsigned char m,
		  unsigned char n)
{
	unsigned char tmp;

	if (clk < 2) {
		tmp = inb(0x3cc);
		outb(0x3c2, (tmp & 0xf3) | (clk << 2));
	} else {
		tmp = inb(0x3cc);
		outb(0x3c2, tmp | 0x0c);

		outb(0x3c4, 0x08);
		outb(0x3c5, 0x06);	/* unlock extended CR9-18 */
		
		outb(0x3c4, 0x12);      /* write N1 and N2 to DCLK PLL */
		outb(0x3c5, n);
		outb(0x3c4, 0x13);      /* write M to DCLK PLL */
		outb(0x3c5, m);

#if 0
/* this code was in previous driver version but it was never called. 
   So I decide to comment it. */
		outb(0x3c4, 0x10);     
		outb(0x3c5, n);
		outb(0x3c4, 0x11);
		outb(0x3c5, m); */
			
		outb(0x3c4, 0x1a);
		outb(0x3c5, n);
#endif
		/* Toggle cr15_5 by sequence 0->1->0 to immediately apply 
		   new PLL parameters */
		outb(0x3c4, 0x15);
		tmp = inb(0x3c5) & ~0x20;
		outb(0x3c5, tmp);
		outb(0x3c5, tmp | 0x20);
		outb(0x3c5, tmp);

		outb(0x3c4, 0x08);
		outb(0x3c5, 0x00);	/* lock em */
	}
}


static void S3TrioSetClock(ScrnInfoPtr pScrn, long freq, int clk, int min_m,
		    int min_n1, int max_n1, int min_n2, int max_n2,
		    int pll_type, long freq_min, long freq_max)
{
	unsigned char m, n;

	S3TrioCalcClock(freq, min_m, min_n1, max_n1, min_n2, max_n2,
			freq_min, freq_max, &m, &n);

	/* XXX for pll_type == TRIO */
	S3TrioSetPLL(pScrn, clk, m, n);
}

void S3Trio64DAC_PreInit(ScrnInfoPtr pScrn)
{
	S3Ptr pS3 = S3PTR(pScrn);
	unsigned char SR8, SR27;
	int m, n, n1, n2, mclk;

	outb(0x3c4, 0x08);
	SR8 = inb(0x3c5);
	outb(0x3c5, 0x06);

	outb(0x3c4, 0x11);
	m = inb(0x3c5);
	outb(0x3c4, 0x10);
	n = inb(0x3c5);

	m &= 0x7f;
	n1 = n & 0x1f;
	n2 = (n >> 5) & 0x03;
	mclk = ((1431818 * (m+2)) / (n1+2) / (1<<n2)+50)/100;
	if (pS3->Chipset == PCI_CHIP_AURORA64VP) {
		outb(0x3c4, 0x27);
		SR27 = inb(0x3c5);
		outb(0x3c4, 0x28);
		(void) inb(0x3c5);
		mclk /= ((SR27 >> 2) & 0x03) + 1;
	}
	pS3->mclk = mclk;

	outb(0x3c4, 0x08);
	outb(0x3c5, SR8);

	xf86DrvMsg(pScrn->scrnIndex, X_PROBED, "MCLK %1.3f Mhz\n",
		   mclk / 1000.0);
}


void S3Trio64DAC_Init(ScrnInfoPtr pScrn, DisplayModePtr mode)
{
	S3Ptr pS3 = S3PTR(pScrn);
	int pixmux=0, invert_vclk=0, sr8, sr15, sr18, cr33;
	unsigned char blank, tmp;

	if (pS3->Chipset == PCI_CHIP_AURORA64VP)
		S3TrioSetClock(pScrn, mode->Clock, 2, 1, 1, 63, 0, 3, 2,
			       135000, 270000);
	else if (pS3->Chipset == PCI_CHIP_TRIO64V2_DXGX)
		S3TrioSetClock(pScrn, mode->Clock, 2, 1, 1, 31, 0, 3, 2,
			       170000, 340000);
	else
		S3TrioSetClock(pScrn, mode->Clock, 2, 1, 1, 31, 0, 3, 2,
			       135000, 270000);

	outb(0x3c4, 0x01);
	blank = inb(0x3c5);
	outb(0x3c5, blank | 0x20);	/* blank the screen */

	outb(0x3c4, 0x08);
	sr8 = inb(0x3c5);
	outb(0x3c5, 0x06);       /* unlock extended sequenser register */

	outb(0x3c4, 0x0d);
	tmp = inb(0x3c5) & ~0x01;
	outb(0x3c5, tmp);       /* VCLK, HSYNC, VSYNC are outputs */

	outb(0x3c4, 0x15);
	sr15 = inb(0x3c5) & ~0x10;

	outb(0x3c4, 0x18);
	sr18 = inb(0x3c5) & ~0x80;
	outb(pS3->vgaCRIndex, 0x33);
	cr33 = inb(pS3->vgaCRReg) & ~0x28;

	/* ! pixmux */
	switch (pScrn->depth) {
	case 8:
		break;
	case 15:
		cr33 |= 0x08;
		pixmux = 0x30;
		break;
	case 16:
		cr33 |= 0x08;
		pixmux = 0x50;
		break;
	case 24:
	case 32:
		pixmux = 0xd0;
		break;
	}

	outb(pS3->vgaCRReg, cr33);

	outb(pS3->vgaCRIndex, 0x67);
	WaitVSync();
	outb(pS3->vgaCRReg, pixmux | invert_vclk);

	outb(0x3c4, 0x15);
	outb(0x3c5, sr15);
	outb(0x3c4, 0x18);
	outb(0x3c5, sr18);

	if (pS3->Chipset == PCI_CHIP_AURORA64VP) {
		outb(0x3c4, 0x28);
		outb(0x3c5, 0x00);
	}

	outb(0x3c4, 0x08);
	outb(0x3c5, sr8);

	outb(0x3c4, 0x01);
	outb(0x3c5, blank);	/* unblank the screen */
}
@


1.2
log
@xf86-video-s3 0.6.0
@
text
@d38 1
d236 24
a259 27

		if (clk != 10) {
			outb(0x3c4, 0x12);
			outb(0x3c5, n);
			outb(0x3c4, 0x13);
			outb(0x3c5, m);

			outb(0x3c4, 0x15);
			tmp = inb(0x3c5) & ~0x21;
			outb(0x3c5, tmp | 0x02);
			outb(0x3c5, tmp | 0x22);
			outb(0x3c5, tmp | 0x02);
		} else {
			outb(0x3c4, 0x10);
			outb(0x3c5, n);
			outb(0x3c4, 0x11);
			outb(0x3c5, m);
			outb(0x3c4, 0x1a);
			outb(0x3c5, n);

			outb(0x3c4, 0x15);
			tmp = inb(0x3c5) & ~0x21;
			outb(0x3c5, tmp | 0x01);
			outb(0x3c5, tmp | 0x21);
			outb(0x3c5, tmp | 0x01);
			outb(0x3c5, tmp);
		}
d332 1
a332 2

	outb(0x3c4, 1);
d338 1
a338 1
	outb(0x3c5, 0x06);
d340 3
a342 3
	outb(0x3c4, 0x0d0);
	tmp = inb(0x3c5) & ~1;
	outb(0x3c5, tmp);
a351 5
	if (pS3->Chipset == PCI_CHIP_TRIO64V2_DXGX)
	{
	  cr33 |= 0x20;
	}

d364 1
d373 1
d389 1
a389 1
	outb(0x3c4, 1);
@


1.1
log
@Initial revision
@
text
@a26 1
/* $XFree86: xc/programs/Xserver/hw/xfree86/drivers/s3/s3_Trio64DAC.c,v 1.7tsi Exp $ */
d329 1
a329 1
			       170000, 270000);
@


1.1.1.1
log
@Importing xf86-video-s3 0.4.1
@
text
@@
