<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>SPICC32XXDMA.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_2298ed0e5bfee6f293aea6c715ac7f7c.html">exports</a></li><li class="navelem"><a class="el" href="dir_d00a13a3f3c9aa779eedeefe7c040c32.html">tidrivers_cc32xx_3_40_00_17</a></li><li class="navelem"><a class="el" href="dir_222cd6cfe381b4470741fc36956f5b60.html">source</a></li><li class="navelem"><a class="el" href="dir_adfa0084e4d45dd4f260a5e0dfedfe74.html">ti</a></li><li class="navelem"><a class="el" href="dir_a06157f3ebd3e65382e4ae872662d306.html">drivers</a></li><li class="navelem"><a class="el" href="dir_e1c4f7327fd57c2312faa669a6a930b6.html">spi</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">SPICC32XXDMA.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SPI driver implementation for a CC32XX SPI controller using the micro DMA controller. </p>
<hr/>
<p>The SPI header file should be included in an application as follows: </p><div class="fragment"><div class="line"><span class="preprocessor">#include &lt;<a class="code" href="_s_p_i_8h.html">ti/drivers/SPI.h</a>&gt;</span></div><div class="line"><span class="preprocessor">#include &lt;<a class="code" href="_s_p_i_c_c32_x_x_d_m_a_8h.html">ti/drivers/spi/SPICC32XXDMA.h</a>&gt;</span></div></div><!-- fragment --><p>Refer to <a class="el" href="_s_p_i_8h.html">SPI.h</a> for a complete description of APIs &amp; example of use.</p>
<p>This SPI driver implementation is designed to operate on a CC32XX SPI controller using a micro DMA controller.</p>
<h2>Frame Formats</h2>
<p>This SPI controller supports 4 phase &amp; polarity formats. Refer to the device specific data sheets &amp; technical reference manuals for specifics on each format.</p>
<h2>SPI Chip Select</h2>
<p>This SPI controller supports a hardware chip select pin. Refer to the device's user manual on how this hardware chip select pin behaves in regards to the SPI frame format.</p>
<table class="doxtable">
<tr>
<th>Chip select type </th><th>SPI_MASTER mode </th><th>SPI_SLAVE mode  </th></tr>
<tr>
<td>Hardware chip select </td><td>No action is needed by the application to select the peripheral. </td><td>See the device documentation on it's chip select requirements.  </td></tr>
<tr>
<td>Software chip select </td><td>The application is responsible to ensure that correct SPI slave is selected before performing a <a class="el" href="_s_p_i_8h.html#a989e17f96b54fcc3dc2cac5f8ac6bdb2" title="Function to perform SPI transactions. ">SPI_transfer()</a>. </td><td>See the device documentation on it's chip select requirements.  </td></tr>
</table>
<h2>SPI data frames</h2>
<p>SPI data frames can be any size from 4-bits to 32-bits. The SPI data frame size is set in <a class="el" href="struct_s_p_i___params__.html#a39376e78235d5329b958ca7561b9fea8">SPI_Params.dataSize</a> passed to SPI_open. The SPICC32XXDMA driver implementation makes assumptions on the element size of the <a class="el" href="_s_p_i_8h.html#a8db1a57134d152fae8659739b6f37c71" title="A SPI_Transaction data structure is used with SPI_transfer(). It indicates how many SPI_FrameFormat f...">SPI_Transaction</a> txBuf and rxBuf arrays, based on the data frame size. If the data frame size is less than or equal to 8 bits, txBuf and rxBuf are assumed to be arrays of 8-bit uint8_t elements. If the data frame size is greater than 8 bits, but less than or equal to 16 bits, txBuf and rxBuf are assumed to be arrays of 16-bit uint16_t elements. Otherwise, txBuf and rxBuf are assumed to point to 32-bit uint32_t elements.</p>
<table class="doxtable">
<tr>
<th>data frame size </th><th>buffer element size  </th></tr>
<tr>
<td>4-8 bits </td><td>uint8_t </td></tr>
<tr>
<td>9-16 bits </td><td>uint16_t </td></tr>
<tr>
<td>17-32 bits </td><td>uint32_t </td></tr>
</table>
<p>Data buffers in transactions (rxBuf &amp; txBuf) must be address aligned according to the data frame size. For example, if data frame is 9-bit (driver assumes buffers are uint16_t) rxBuf &amp; txBuf must be aligned on a 16-bit address boundary, if data frame is 20-bit (driver assumes buffers are uint32_t) rxBuf &amp; txBuf must be aligned on a 32-bit address boundary.</p>
<h2>DMA Interrupts</h2>
<p>This driver is designed to operate with the micro DMA. The micro DMA generates an interrupt on the perpheral's interrupt vector. This implementation automatically installs a DMA aware hardware ISR to service the assigned micro DMA channels.</p>
<h2>DMA accessible memory</h2>
<p>As this driver uses uDMA to transfer data/from data buffers, it is the responsibility of the application to ensure that these buffers reside in memory that is accessible by the DMA.</p>
<h2>Scratch Buffers</h2>
<p>A uint32_t scratch buffer is used to allow SPI_transfers where txBuf or rxBuf are NULL. Rather than requiring txBuf or rxBuf to have a dummy buffer of size of the transfer count, a single DMA accessible uint32_t scratch buffer is used. When rxBuf is NULL, the uDMA will transfer all the SPI data receives into the scratch buffer as a "bit-bucket". When txBuf is NULL, the scratch buffer is initialized to defaultTxBufValue so the uDMA will send some known value. Each SPI driver instance must have its own scratch buffer.</p>
<h2>Polling SPI transfers</h2>
<p>When used in blocking mode small SPI transfers are can be done by polling the peripheral &amp; sending data frame-by-frame. This will not block the task which requested the transfer, but instead immediately perform the transfer &amp; return. The minDmaTransferSize field in the hardware attributes is the threshold; if the transaction count is below the threshold a polling transfer is performed; otherwise a DMA transfer is done. This is intended to reduce the overhead of setting up a DMA transfer to only send a few data frames. Keep in mind that during polling transfers the current task is still being executed; there is no context switch to another task. </p>
</div><div class="textblock"><code>#include &lt;ti/drivers/dpl/HwiP.h&gt;</code><br />
<code>#include &lt;ti/drivers/dpl/SemaphoreP.h&gt;</code><br />
<code>#include &lt;<a class="el" href="_power_8h_source.html">ti/drivers/Power.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="_s_p_i_8h_source.html">ti/drivers/SPI.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="_u_d_m_a_c_c32_x_x_8h_source.html">ti/drivers/dma/UDMACC32XX.h</a>&gt;</code><br />
</div>
<p><a href="_s_p_i_c_c32_x_x_d_m_a_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html">SPICC32XXDMA_HWAttrsV1</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPICC32XXDMA Hardware attributes.  <a href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html">SPICC32XXDMA_Object</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPICC32XXDMA Object.  <a href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a0f7b6a7a9dfc220b703fae27ab0f2a1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i_c_c32_x_x_d_m_a_8h.html#a0f7b6a7a9dfc220b703fae27ab0f2a1b">SPICC32XXDMA_PIN_05_CLK</a>&#160;&#160;&#160;0x0704</td></tr>
<tr class="separator:a0f7b6a7a9dfc220b703fae27ab0f2a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04449b2d27de7b2a70d38f98769b9f6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i_c_c32_x_x_d_m_a_8h.html#a04449b2d27de7b2a70d38f98769b9f6b">SPICC32XXDMA_PIN_06_MISO</a>&#160;&#160;&#160;0x0705</td></tr>
<tr class="separator:a04449b2d27de7b2a70d38f98769b9f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd21b471135554af10ed8cc0b6403993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i_c_c32_x_x_d_m_a_8h.html#abd21b471135554af10ed8cc0b6403993">SPICC32XXDMA_PIN_07_MOSI</a>&#160;&#160;&#160;0x0706</td></tr>
<tr class="separator:abd21b471135554af10ed8cc0b6403993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae98f6dad605ba4858c781f6ac1c055ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i_c_c32_x_x_d_m_a_8h.html#ae98f6dad605ba4858c781f6ac1c055ae">SPICC32XXDMA_PIN_08_CS</a>&#160;&#160;&#160;0x0707</td></tr>
<tr class="separator:ae98f6dad605ba4858c781f6ac1c055ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2864067fa1ab0e2e6be5bd22d88afcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i_c_c32_x_x_d_m_a_8h.html#ae2864067fa1ab0e2e6be5bd22d88afcd">SPICC32XXDMA_PIN_45_CLK</a>&#160;&#160;&#160;0x072C</td></tr>
<tr class="separator:ae2864067fa1ab0e2e6be5bd22d88afcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a967ce7cc61ed9cbf33fbfc07b763c099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i_c_c32_x_x_d_m_a_8h.html#a967ce7cc61ed9cbf33fbfc07b763c099">SPICC32XXDMA_PIN_50_CS</a>&#160;&#160;&#160;0x0931</td></tr>
<tr class="separator:a967ce7cc61ed9cbf33fbfc07b763c099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b58fe563f17555b2e5080e8b49e9728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i_c_c32_x_x_d_m_a_8h.html#a2b58fe563f17555b2e5080e8b49e9728">SPICC32XXDMA_PIN_52_MOSI</a>&#160;&#160;&#160;0x0833</td></tr>
<tr class="separator:a2b58fe563f17555b2e5080e8b49e9728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b15ba6055b44cde5590202a4c1a4282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i_c_c32_x_x_d_m_a_8h.html#a9b15ba6055b44cde5590202a4c1a4282">SPICC32XXDMA_PIN_53_MISO</a>&#160;&#160;&#160;0x0734</td></tr>
<tr class="separator:a9b15ba6055b44cde5590202a4c1a4282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae945ff9c77552e825b903f25a65acecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i_c_c32_x_x_d_m_a_8h.html#ae945ff9c77552e825b903f25a65acecf">SPICC32XXDMA_PIN_NO_CONFIG</a>&#160;&#160;&#160;0xFFFF</td></tr>
<tr class="memdesc:ae945ff9c77552e825b903f25a65acecf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates a pin is not to be configured by the SPICC32XXDMA driver.  <a href="#ae945ff9c77552e825b903f25a65acecf">More...</a><br /></td></tr>
<tr class="separator:ae945ff9c77552e825b903f25a65acecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a60415379dfba0b9b9ccb296ca3bfa6f3"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html">SPICC32XXDMA_HWAttrsV1</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i_c_c32_x_x_d_m_a_8h.html#a60415379dfba0b9b9ccb296ca3bfa6f3">SPICC32XXDMA_HWAttrsV1</a></td></tr>
<tr class="memdesc:a60415379dfba0b9b9ccb296ca3bfa6f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPICC32XXDMA Hardware attributes.  <a href="#a60415379dfba0b9b9ccb296ca3bfa6f3">More...</a><br /></td></tr>
<tr class="separator:a60415379dfba0b9b9ccb296ca3bfa6f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5af790fb533b67433e074e6e323b6e8d"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html">SPICC32XXDMA_Object</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i_c_c32_x_x_d_m_a_8h.html#a5af790fb533b67433e074e6e323b6e8d">SPICC32XXDMA_Object</a></td></tr>
<tr class="memdesc:a5af790fb533b67433e074e6e323b6e8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPICC32XXDMA Object.  <a href="#a5af790fb533b67433e074e6e323b6e8d">More...</a><br /></td></tr>
<tr class="separator:a5af790fb533b67433e074e6e323b6e8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3111e84cd0c76d19a79c2ad1d12795c4"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html">SPICC32XXDMA_Object</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i_c_c32_x_x_d_m_a_8h.html#a3111e84cd0c76d19a79c2ad1d12795c4">SPICC32XXDMA_Handle</a></td></tr>
<tr class="separator:a3111e84cd0c76d19a79c2ad1d12795c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ad804358f32b99442f86f3ef1f74255b9"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="_s_p_i_8h.html#a4e8e5691222e58e20960a9b82354a358">SPI_FxnTable</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i_c_c32_x_x_d_m_a_8h.html#ad804358f32b99442f86f3ef1f74255b9">SPICC32XXDMA_fxnTable</a></td></tr>
<tr class="separator:ad804358f32b99442f86f3ef1f74255b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a0f7b6a7a9dfc220b703fae27ab0f2a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f7b6a7a9dfc220b703fae27ab0f2a1b">&sect;&nbsp;</a></span>SPICC32XXDMA_PIN_05_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPICC32XXDMA_PIN_05_CLK&#160;&#160;&#160;0x0704</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 5 is used for SPI CLK </p>

</div>
</div>
<a id="a04449b2d27de7b2a70d38f98769b9f6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04449b2d27de7b2a70d38f98769b9f6b">&sect;&nbsp;</a></span>SPICC32XXDMA_PIN_06_MISO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPICC32XXDMA_PIN_06_MISO&#160;&#160;&#160;0x0705</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 6 is used for MISO </p>

</div>
</div>
<a id="abd21b471135554af10ed8cc0b6403993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd21b471135554af10ed8cc0b6403993">&sect;&nbsp;</a></span>SPICC32XXDMA_PIN_07_MOSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPICC32XXDMA_PIN_07_MOSI&#160;&#160;&#160;0x0706</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 7 is used for MOSI </p>

</div>
</div>
<a id="ae98f6dad605ba4858c781f6ac1c055ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae98f6dad605ba4858c781f6ac1c055ae">&sect;&nbsp;</a></span>SPICC32XXDMA_PIN_08_CS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPICC32XXDMA_PIN_08_CS&#160;&#160;&#160;0x0707</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 8 is used for CS </p>

</div>
</div>
<a id="ae2864067fa1ab0e2e6be5bd22d88afcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2864067fa1ab0e2e6be5bd22d88afcd">&sect;&nbsp;</a></span>SPICC32XXDMA_PIN_45_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPICC32XXDMA_PIN_45_CLK&#160;&#160;&#160;0x072C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 45 is used for SPI CLK </p>

</div>
</div>
<a id="a967ce7cc61ed9cbf33fbfc07b763c099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a967ce7cc61ed9cbf33fbfc07b763c099">&sect;&nbsp;</a></span>SPICC32XXDMA_PIN_50_CS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPICC32XXDMA_PIN_50_CS&#160;&#160;&#160;0x0931</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 50 is used for CS </p>

</div>
</div>
<a id="a2b58fe563f17555b2e5080e8b49e9728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b58fe563f17555b2e5080e8b49e9728">&sect;&nbsp;</a></span>SPICC32XXDMA_PIN_52_MOSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPICC32XXDMA_PIN_52_MOSI&#160;&#160;&#160;0x0833</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 52 is used for MOSI </p>

</div>
</div>
<a id="a9b15ba6055b44cde5590202a4c1a4282"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b15ba6055b44cde5590202a4c1a4282">&sect;&nbsp;</a></span>SPICC32XXDMA_PIN_53_MISO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPICC32XXDMA_PIN_53_MISO&#160;&#160;&#160;0x0734</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 53 is used for MISO </p>

</div>
</div>
<a id="ae945ff9c77552e825b903f25a65acecf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae945ff9c77552e825b903f25a65acecf">&sect;&nbsp;</a></span>SPICC32XXDMA_PIN_NO_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPICC32XXDMA_PIN_NO_CONFIG&#160;&#160;&#160;0xFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates a pin is not to be configured by the SPICC32XXDMA driver. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a60415379dfba0b9b9ccb296ca3bfa6f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60415379dfba0b9b9ccb296ca3bfa6f3">&sect;&nbsp;</a></span>SPICC32XXDMA_HWAttrsV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html">SPICC32XXDMA_HWAttrsV1</a>  <a class="el" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html">SPICC32XXDMA_HWAttrsV1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPICC32XXDMA Hardware attributes. </p>
<p>These fields, with the exception of intPriority, are used by driverlib APIs and therefore must be populated by driverlib macro definitions. For CCWare these definitions are found in:</p><ul>
<li>driverlib/prcm.h</li>
<li>driverlib/spi.h</li>
<li>driverlib/udma.h</li>
<li>inc/hw_memmap.h</li>
<li>inc/hw_ints.h</li>
</ul>
<p>intPriority is the SPI peripheral's interrupt priority, as defined by the underlying OS. It is passed unmodified to the underlying OS's interrupt handler creation code, so you need to refer to the OS documentation for usage. For example, for SYS/BIOS applications, refer to the ti.sysbios.family.arm.m3.Hwi documentation for SYS/BIOS usage of interrupt priorities. If the driver uses the ti.dpl interface instead of making OS calls directly, then the HwiP port handles the interrupt priority in an OS specific way. In the case of the SYS/BIOS port, intPriority is passed unmodified to Hwi_create().</p>
<p>A sample structure is shown below: </p><div class="fragment"><div class="line"><span class="preprocessor">#if defined(__TI_COMPILER_VERSION__)</span></div><div class="line"><span class="preprocessor">#pragma DATA_ALIGN(scratchBuf, 32)</span></div><div class="line"><span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div><div class="line"><span class="preprocessor">#pragma data_alignment=32</span></div><div class="line"><span class="preprocessor">#elif defined(__GNUC__)</span></div><div class="line">__attribute__ ((aligned (32)))</div><div class="line"><span class="preprocessor">#endif</span></div><div class="line">uint32_t scratchBuf;</div><div class="line"></div><div class="line"><span class="keyword">const</span> <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html">SPICC32XXDMA_HWAttrsV1</a> SPICC32XXDMAHWAttrs[] = {</div><div class="line">    {</div><div class="line">        .<a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a291634e7ff74f369d9d7d58c578823ed">baseAddr</a> = GSPI_BASE,</div><div class="line">        .intNum = INT_GSPI,</div><div class="line">        .intPriority = (~0),</div><div class="line">        .spiPRCM = PRCM_GSPI,</div><div class="line">        .csControl = SPI_HW_CTRL_CS,</div><div class="line">        .csPolarity = SPI_CS_ACTIVELOW,</div><div class="line">        .pinMode = SPI_4PIN_MODE,</div><div class="line">        .turboMode = SPI_TURBO_OFF,</div><div class="line">        .scratchBufPtr = &amp;scratchBuf,</div><div class="line">        .defaultTxBufValue = 0,</div><div class="line">        .rxChannelIndex = UDMA_CH6_GSPI_RX,</div><div class="line">        .txChannelIndex = UDMA_CH7_GSPI_TX,</div><div class="line">        .minDmaTransferSize = 100,</div><div class="line">        .mosiPin = <a class="code" href="_s_p_i_c_c32_x_x_d_m_a_8h.html#abd21b471135554af10ed8cc0b6403993">SPICC32XXDMA_PIN_07_MOSI</a>,</div><div class="line">        .misoPin = <a class="code" href="_s_p_i_c_c32_x_x_d_m_a_8h.html#a04449b2d27de7b2a70d38f98769b9f6b">SPICC32XXDMA_PIN_06_MISO</a>,</div><div class="line">        .clkPin = <a class="code" href="_s_p_i_c_c32_x_x_d_m_a_8h.html#a0f7b6a7a9dfc220b703fae27ab0f2a1b">SPICC32XXDMA_PIN_05_CLK</a>,</div><div class="line">        .csPin = <a class="code" href="_s_p_i_c_c32_x_x_d_m_a_8h.html#ae98f6dad605ba4858c781f6ac1c055ae">SPICC32XXDMA_PIN_08_CS</a>,</div><div class="line">    },</div><div class="line">    ...</div><div class="line">};</div></div><!-- fragment --> 
</div>
</div>
<a id="a5af790fb533b67433e074e6e323b6e8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5af790fb533b67433e074e6e323b6e8d">&sect;&nbsp;</a></span>SPICC32XXDMA_Object</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html">SPICC32XXDMA_Object</a>  <a class="el" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html">SPICC32XXDMA_Object</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPICC32XXDMA Object. </p>
<p>The application must not access any member variables of this structure! </p>

</div>
</div>
<a id="a3111e84cd0c76d19a79c2ad1d12795c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3111e84cd0c76d19a79c2ad1d12795c4">&sect;&nbsp;</a></span>SPICC32XXDMA_Handle</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html">SPICC32XXDMA_Object</a> * <a class="el" href="_s_p_i_c_c32_x_x_d_m_a_8h.html#a3111e84cd0c76d19a79c2ad1d12795c4">SPICC32XXDMA_Handle</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ad804358f32b99442f86f3ef1f74255b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad804358f32b99442f86f3ef1f74255b9">&sect;&nbsp;</a></span>SPICC32XXDMA_fxnTable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="_s_p_i_8h.html#a4e8e5691222e58e20960a9b82354a358">SPI_FxnTable</a> SPICC32XXDMA_fxnTable</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
Copyright  2017, Texas Instruments Incorporated
</small>
</body>
</html>
