###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        43656   # Number of WRITE/WRITEP commands
num_reads_done                 =      1062709   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       815347   # Number of read row buffer hits
num_read_cmds                  =      1062705   # Number of READ/READP commands
num_writes_done                =        43683   # Number of read requests issued
num_write_row_hits             =        25624   # Number of write row buffer hits
num_act_cmds                   =       266632   # Number of ACT commands
num_pre_cmds                   =       266600   # Number of PRE commands
num_ondemand_pres              =       243310   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9456394   # Cyles of rank active rank.0
rank_active_cycles.1           =      9180421   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       543606   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       819579   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1041302   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        17936   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        11548   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4307   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2502   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2899   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3530   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          981   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          542   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          712   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20233   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            3   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =           15   # Write cmd latency (cycles)
write_latency[80-99]           =           36   # Write cmd latency (cycles)
write_latency[100-119]         =           55   # Write cmd latency (cycles)
write_latency[120-139]         =           77   # Write cmd latency (cycles)
write_latency[140-159]         =          128   # Write cmd latency (cycles)
write_latency[160-179]         =          237   # Write cmd latency (cycles)
write_latency[180-199]         =          366   # Write cmd latency (cycles)
write_latency[200-]            =        42736   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       295244   # Read request latency (cycles)
read_latency[40-59]            =       115022   # Read request latency (cycles)
read_latency[60-79]            =       124121   # Read request latency (cycles)
read_latency[80-99]            =        70658   # Read request latency (cycles)
read_latency[100-119]          =        57872   # Read request latency (cycles)
read_latency[120-139]          =        55229   # Read request latency (cycles)
read_latency[140-159]          =        41792   # Read request latency (cycles)
read_latency[160-179]          =        34913   # Read request latency (cycles)
read_latency[180-199]          =        29890   # Read request latency (cycles)
read_latency[200-]             =       237960   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.17931e+08   # Write energy
read_energy                    =  4.28483e+09   # Read energy
act_energy                     =  7.29505e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.60931e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.93398e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90079e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.72858e+09   # Active standby energy rank.1
average_read_latency           =       154.62   # Average read request latency (cycles)
average_interarrival           =      9.03757   # Average request interarrival latency (cycles)
total_energy                   =  1.82206e+10   # Total energy (pJ)
average_power                  =      1822.06   # Average power (mW)
average_bandwidth              =      9.44121   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        40345   # Number of WRITE/WRITEP commands
num_reads_done                 =      1027578   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       832578   # Number of read row buffer hits
num_read_cmds                  =      1027577   # Number of READ/READP commands
num_writes_done                =        40376   # Number of read requests issued
num_write_row_hits             =        24062   # Number of write row buffer hits
num_act_cmds                   =       212251   # Number of ACT commands
num_pre_cmds                   =       212221   # Number of PRE commands
num_ondemand_pres              =       188854   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9310348   # Cyles of rank active rank.0
rank_active_cycles.1           =      9256943   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       689652   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       743057   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1000090   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        19783   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        11676   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4612   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2581   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3017   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3659   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1004   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          548   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          766   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20240   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            7   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =           20   # Write cmd latency (cycles)
write_latency[80-99]           =           45   # Write cmd latency (cycles)
write_latency[100-119]         =           83   # Write cmd latency (cycles)
write_latency[120-139]         =          126   # Write cmd latency (cycles)
write_latency[140-159]         =          208   # Write cmd latency (cycles)
write_latency[160-179]         =          300   # Write cmd latency (cycles)
write_latency[180-199]         =          492   # Write cmd latency (cycles)
write_latency[200-]            =        39061   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       341720   # Read request latency (cycles)
read_latency[40-59]            =       127014   # Read request latency (cycles)
read_latency[60-79]            =       120060   # Read request latency (cycles)
read_latency[80-99]            =        67959   # Read request latency (cycles)
read_latency[100-119]          =        53952   # Read request latency (cycles)
read_latency[120-139]          =        47494   # Read request latency (cycles)
read_latency[140-159]          =        35745   # Read request latency (cycles)
read_latency[160-179]          =        29138   # Read request latency (cycles)
read_latency[180-199]          =        23868   # Read request latency (cycles)
read_latency[200-]             =       180626   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.01402e+08   # Write energy
read_energy                    =  4.14319e+09   # Read energy
act_energy                     =  5.80719e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.31033e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.56667e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.80966e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.77633e+09   # Active standby energy rank.1
average_read_latency           =      133.293   # Average read request latency (cycles)
average_interarrival           =       9.3635   # Average request interarrival latency (cycles)
total_energy                   =  1.79037e+10   # Total energy (pJ)
average_power                  =      1790.37   # Average power (mW)
average_bandwidth              =      9.11321   # Average bandwidth
