Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Thu Dec  8 13:14:59 2022
| Host         : pcetu-189 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file HDMI_bd_wrapper_control_sets_placed.rpt
| Design       : HDMI_bd_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    72 |
| Unused register locations in slices containing registers |   206 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|      4 |            7 |
|      8 |            3 |
|     10 |           11 |
|     14 |            3 |
|    16+ |           44 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             710 |          125 |
| No           | No                    | Yes                    |             226 |           43 |
| No           | Yes                   | No                     |             276 |           47 |
| Yes          | No                    | No                     |             234 |           35 |
| Yes          | No                    | Yes                    |             820 |          104 |
| Yes          | Yes                   | No                     |             296 |           40 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+----------------+
|                                          Clock Signal                                         |                                                 Enable Signal                                                 |                                        Set/Reset Signal                                        | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+----------------+
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                                            |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]                   |                1 |              2 |
|  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg12/reset_countFull2_reg     |                                                                                                               | HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg15/reset_countFull2_reg       |                1 |              2 |
|  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg12/OCCUPE_reg              |                                                                                                               | HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg15/OCCUPE_reg                |                1 |              2 |
|  HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/FSM_sequential_etat_reg[2] |                                                                                                               | HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg14/FSM_sequential_etat_reg[2]_0 |                1 |              2 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                                     |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/in0                                                      |                1 |              4 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                                            |                                                                                                               | reset_IBUF                                                                                     |                1 |              4 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                                            |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int                                    |                1 |              4 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                                            |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                  |                1 |              4 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                       |                                                                                                               | HDMI_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/in0                                          |                1 |              4 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                       |                                                                                                               | reset_IBUF                                                                                     |                1 |              4 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                       | HDMI_bd_i/comparaison_couleurs_0/U0/FSM_onehot_etat_reg_n_0_[3]                                               |                                                                                                |                2 |              4 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                                            | HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0    | HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]                |                1 |              8 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                                            | HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState_reg[0]                    |                                                                                                |                2 |              8 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                                            | HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0 | HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]                |                1 |              8 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                                            | HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_1_n_0                                                   | HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                  |                1 |             10 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                                     | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                        | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                        |                2 |             10 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                                     | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                            | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                     |                2 |             10 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                                     | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                          |                                                                                                |                2 |             10 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                                     | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                        | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                        |                3 |             10 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                                     | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                            | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                     |                2 |             10 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                                     | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                            | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                     |                2 |             10 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                                     | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                             |                                                                                                |                2 |             10 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                                     | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                          |                                                                                                |                3 |             10 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                                     | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                        | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                        |                1 |             10 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                       |                                                                                                               | HDMI_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1]      |                2 |             10 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                                     |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                         |                2 |             14 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                                     |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                         |                3 |             14 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                                     |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                         |                2 |             14 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                                     |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pDataIn_reg[0][0]                 |                2 |             16 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                                     |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                             |                2 |             16 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                                            | HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                         |                                                                                                |                3 |             16 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                                            | HDMI_bd_i/MessageSend_0/U0/messageUART/en_regDec                                                              | HDMI_bd_i/MessageSend_0/U0/messageUART/reset                                                   |                2 |             16 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                                            |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                 |                5 |             18 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                       |                                                                                                               | HDMI_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                   |                3 |             20 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                                     | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0_n_0                             | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                              |                2 |             22 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                                     | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                              |                2 |             22 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                                     | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1_n_0                             | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                              |                3 |             22 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                                     |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/SR[0]                             |                4 |             22 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                                     |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                 |                7 |             24 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                       | HDMI_bd_i/moyennage_0/U0/cntCernes1[0]_i_1_n_0                                                                | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                                  |                3 |             24 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                       | HDMI_bd_i/moyennage_0/U0/cntCernes2[0]_i_1_n_0                                                                | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                                  |                3 |             24 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                       | HDMI_bd_i/zonePeau_0/U0/Pixel_Peau                                                                            | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                                  |                3 |             24 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                                            | HDMI_bd_i/MessageSend_0/U0/messageUART/en_countFull                                                           | HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle/Inst_reg0/Q_reg_0                     |                8 |             32 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                                            | HDMI_bd_i/MessageSend_0/U0/messageUART/en_countNbr                                                            | HDMI_bd_i/MessageSend_0/U0/messageUART/counter_nbrbits/Inst_reg0/Q_reg_0                       |                7 |             32 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pHSync                                |                                                                                                               | HDMI_bd_i/boite_0/U0/RESET                                                                     |                5 |             32 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                                            | HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                        |                                                                                                |                3 |             32 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                       |                                                                                                               | HDMI_bd_i/boite_0/U0/RESET_compteurPixel_reg_n_0                                               |                5 |             32 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                                            | HDMI_bd_i/MessageSend_0/U0/messageUART/en_countFull2                                                          | HDMI_bd_i/MessageSend_0/U0/messageUART/counter_fullcycle2/Inst_reg0/Q_reg_0                    |                6 |             32 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                                     |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                     |                5 |             42 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                       |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pHSync                                  |                6 |             42 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pHSync                                |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                                  |                6 |             42 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                       |                                                                                                               | HDMI_bd_i/boite_0/U0/compteurPixel/REG/GEN_REG[14].REG/PIXEL_OUT_reg[8]                        |                7 |             48 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                       | HDMI_bd_i/comparaison_couleurs_0/U0/Cerne1_1                                                                  |                                                                                                |                5 |             48 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                       | HDMI_bd_i/comparaison_couleurs_0/U0/Cerne2_2                                                                  |                                                                                                |                6 |             48 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                       | HDMI_bd_i/comparaison_couleurs_0/U0/CouleurSeuil_0                                                            |                                                                                                |                7 |             48 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                                            | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0                                     | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]          |                6 |             48 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                                            | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0                                     | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]          |                6 |             48 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                                            | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0                                        | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]          |                6 |             48 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                       | HDMI_bd_i/moyennage_0/U0/moyRP_1                                                                              | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                                  |                4 |             48 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                       | HDMI_bd_i/moyennage_0/U0/moyGC1[7]_i_1_n_0                                                                    | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                                  |                4 |             48 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                       | HDMI_bd_i/moyennage_0/U0/moyRC2_0                                                                             | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                                  |                5 |             48 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                       | HDMI_bd_i/moyennage_0/U0/cernes_valide2_i_1_n_0                                                               | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                                  |                4 |             50 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                       | HDMI_bd_i/moyennage_0/U0/cernes_valide1_i_1_n_0                                                               | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                                  |                4 |             50 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                       | HDMI_bd_i/moyennage_0/U0/peau_valide_i_1_n_0                                                                  | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                                  |                6 |             50 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                       |                                                                                                               | HDMI_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                       |               14 |             64 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                                     | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                           |                                                                                                |                6 |             96 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                                            |                                                                                                               |                                                                                                |               25 |            102 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                       | HDMI_bd_i/moyennage_0/U0/sommeGC1[0]_i_1_n_0                                                                  | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                                  |               15 |            114 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                       | HDMI_bd_i/moyennage_0/U0/sommeRC2                                                                             | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                                  |               15 |            114 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                       | HDMI_bd_i/moyennage_0/U0/sommeRP                                                                              | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                                  |               15 |            114 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                                     |                                                                                                               |                                                                                                |               36 |            292 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                       |                                                                                                               |                                                                                                |               64 |            316 |
+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+----------------+


