// Seed: 887596491
module module_0;
  always id_1 <= id_1;
  module_2 modCall_1 ();
  wire id_2;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    input tri id_2,
    input supply1 id_3,
    input supply0 id_4
);
  if (id_3) supply1 id_6, id_7;
  else id_8(.id_0(1), .id_1(1'h0), .id_2(1 < id_7.id_4));
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2;
  wire id_1;
  supply0 id_2 = 1;
  assign id_2 = 1;
endmodule
