v 20010722
T 300 3200 2 10 1 1 0 6
uref=U?
T 0 50 9 10 1 0 0 0
40174
T 2000 950 5 10 0 0 0 0
device=40174
T 2000 1150 5 10 0 0 0 0
footprint=None
T 2000 1350 5 10 0 0 0 0
net=VSS:8
T 2000 1550 5 10 0 0 0 0
net=VDD:16
P 800 0 800 300 1
{
T 850 100 5 8 1 1 0 0
pin1=1
T 800 350 3 8 1 1 0 3
label=CLR
T 800 500 5 8 0 1 0 3
type=in
}
P 0 700 300 700 1
{
T 100 750 5 8 1 1 0 0
pin2=14
T 350 700 3 8 1 1 0 0
label=D6
T 350 700 5 8 0 1 0 2
type=in
}
P 0 1100 300 1100 1
{
T 100 1150 5 8 1 1 0 0
pin3=13
T 350 1100 3 8 1 1 0 0
label=D5
T 350 1100 5 8 0 1 0 2
type=in
}
P 0 1500 300 1500 1
{
T 100 1550 5 8 1 1 0 0
pin4=11
T 350 1500 3 8 1 1 0 0
label=D4
T 350 1500 5 8 0 1 0 2
type=in
}
P 0 1900 300 1900 1
{
T 100 1950 5 8 1 1 0 0
pin5=6
T 350 1900 3 8 1 1 0 0
label=D3
T 350 1900 5 8 0 1 0 2
type=in
}
P 0 2300 300 2300 1
{
T 100 2350 5 8 1 1 0 0
pin6=4
T 350 2300 3 8 1 1 0 0
label=D2
T 350 2300 5 8 0 1 0 2
type=in
}
P 0 2700 300 2700 1
{
T 100 2750 5 8 1 1 0 0
pin7=3
T 350 2700 3 8 1 1 0 0
label=D1
T 350 2700 5 8 0 1 0 2
type=in
}
P 1600 700 1300 700 1
{
T 1400 750 5 8 1 1 0 0
pin8=15
T 1250 700 3 8 1 1 0 6
label=Q6
T 1250 700 5 8 0 1 0 8
type=out
}
P 1600 1100 1300 1100 1
{
T 1400 1150 5 8 1 1 0 0
pin9=12
T 1250 1100 3 8 1 1 0 6
label=Q5
T 1250 1100 5 8 0 1 0 8
type=out
}
P 1600 1500 1300 1500 1
{
T 1400 1550 5 8 1 1 0 0
pin10=10
T 1250 1500 3 8 1 1 0 6
label=Q4
T 1250 1500 5 8 0 1 0 8
type=out
}
P 1600 1900 1300 1900 1
{
T 1400 1950 5 8 1 1 0 0
pin11=7
T 1250 1900 3 8 1 1 0 6
label=Q3
T 1250 1900 5 8 0 1 0 8
type=out
}
P 1600 2300 1300 2300 1
{
T 1400 2350 5 8 1 1 0 0
pin12=5
T 1250 2300 3 8 1 1 0 6
label=Q2
T 1250 2300 5 8 0 1 0 8
type=out
}
P 1600 2700 1300 2700 1
{
T 1400 2750 5 8 1 1 0 0
pin13=2
T 1250 2700 3 8 1 1 0 6
label=Q1
T 1250 2700 5 8 0 1 0 8
type=out
}
P 800 3400 800 3100 1
{
T 850 3200 5 8 1 1 0 0
pin14=9
T 800 2975 3 8 1 1 0 5
label=CLK
T 800 2825 5 8 0 1 0 5
type=in
}
L 800 3000 725 3100 3 0 0 0 -1 -1
L 800 3000 875 3100 3 0 0 0 -1 -1
B 300 300 1000 2800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
