INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tolga/Desktop/vivado_test/lab_10/question2/question2.ip_user_files/bd/design_2/ip/design_2_c_counter_binary_0_0/sim/design_2_c_counter_binary_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_2_c_counter_binary_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tolga/Desktop/vivado_test/lab_10/question2/question2.ip_user_files/bd/design_2/sim/design_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tolga/Desktop/vivado_test/lab_10/question2/question2.srcs/sources_1/imports/hdl/design_2_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_2_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tolga/Desktop/vivado_test/lab_10/question2/question2.srcs/sim_1/new/test2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_design_2_wrapper'
