ECX: Counter for string and loop operations
---------------------------------------------------------------------

```
ECX/CX/CH/CL Register

    31                       16 15          8 7           0 16-bit  32-bit
    +--------------------------+-------------+------------+
    |                          |      CH     |     CL     |   CX     ECX
    +--------------------------+-------------+------------+

```



## link

  [Intel Architectures Software Developer's Manual: Combined Volumes: 3 -- Chapter 2 System architecture overview: 2.4 Memory-Management register](https://software.intel.com/en-us/articles/intel-sdm)
