
---------- Begin Simulation Statistics ----------
host_inst_rate                                 117480                       # Simulator instruction rate (inst/s)
host_mem_usage                                 322688                       # Number of bytes of host memory used
host_seconds                                   170.24                       # Real time elapsed on the host
host_tick_rate                              719538035                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.122496                       # Number of seconds simulated
sim_ticks                                122495792000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4710930                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 106699.634843                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 105166.343933                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                1813823                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   309120259000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.614976                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              2897107                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            317060                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 271334005000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.547672                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         2580046                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1567315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 125011.846241                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 127899.770186                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                983010                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   73045046818                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.372806                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              584305                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            40029                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  69612775318                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.347267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         544276                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 23639.368897                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 55032.785274                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   1.277311                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs            185266                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           15266                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs   4379571318                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    840130500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6278245                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 109773.076504                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 109126.645819                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2796833                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    382165305818                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.554520                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3481412                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             357089                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 340946780318                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.497643                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3124322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.999744                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000710                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1023.737816                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.726968                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6278245                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 109773.076504                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 109126.645819                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2796833                       # number of overall hits
system.cpu.dcache.overall_miss_latency   382165305818                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.554520                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3481412                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            357089                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 340946780318                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.497643                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3124322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                2599046                       # number of replacements
system.cpu.dcache.sampled_refs                2600070                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1023.374333                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3321097                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500979350000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   543830                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13799432                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 41300.781250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 37972.222222                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13799304                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        5286500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  128                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      4784500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             126                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               108655.937008                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13799432                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 41300.781250                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 37972.222222                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13799304                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         5286500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   128                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      4784500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              126                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.177395                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             90.826215                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13799432                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 41300.781250                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 37972.222222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13799304                       # number of overall hits
system.cpu.icache.overall_miss_latency        5286500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  128                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      4784500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             126                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                    127                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 90.826215                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13799304                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 95223.648454                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency    214011055283                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               2247457                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    20025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     38653.496529                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 55533.763278                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         6054                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            540028000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.697678                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      13971                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                   11335                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       146387000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.131635                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  2636                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    2580174                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       159838.796181                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  166020.815424                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         965662                       # number of ReadReq hits
system.l2.ReadReq_miss_latency           258061654500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.625738                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                      1614512                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                    280235                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency      221517423500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.517126                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                 1334275                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  524251                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    129674.458357                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 114445.461182                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         67981964468                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    524251                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    59998147470                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               524251                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   543830                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       543830                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs    5208.333333                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.414740                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                        24                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs             125000                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     2600199                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        158799.129312                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   165802.967064                       # average overall mshr miss latency
system.l2.demand_hits                          971716                       # number of demand (read+write) hits
system.l2.demand_miss_latency            258601682500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.626292                       # miss rate for demand accesses
system.l2.demand_misses                       1628483                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                     291570                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency       221663810500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.514157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                  1336911                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.685013                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.158591                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  11223.254280                       # Average occupied blocks per context
system.l2.occ_blocks::1                   2598.350937                       # Average occupied blocks per context
system.l2.overall_accesses                    2600199                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       158799.129312                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  121548.587026                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         971716                       # number of overall hits
system.l2.overall_miss_latency           258601682500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.626292                       # miss rate for overall accesses
system.l2.overall_misses                      1628483                       # number of overall misses
system.l2.overall_mshr_hits                    291570                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      435674865783                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.378498                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 3584368                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.388153                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        872358                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher      7708941                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted          846015                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified     12811225                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          2876465                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit      1379706                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        3569155                       # number of replacements
system.l2.sampled_refs                        3581556                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      13821.605217                       # Cycle average of tags in use
system.l2.total_refs                          1485414                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   501507270000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           512932                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2980716                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2962770                       # DTB hits
system.switch_cpus.dtb.data_misses              17946                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2206932                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2189262                       # DTB read hits
system.switch_cpus.dtb.read_misses              17670                       # DTB read misses
system.switch_cpus.dtb.write_accesses          773784                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              773508                       # DTB write hits
system.switch_cpus.dtb.write_misses               276                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10017952                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10017948                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                156615770                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3733211                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1432497                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1565778                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       148946                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1628490                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1699121                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          24910                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1112239                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       518564                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     68790316                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.148066                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.850762                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     65215844     94.80%     94.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      1661267      2.41%     97.22% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       669883      0.97%     98.19% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       241800      0.35%     98.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       292343      0.42%     98.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        43068      0.06%     99.03% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       106988      0.16%     99.19% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        40559      0.06%     99.25% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       518564      0.75%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     68790316                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10185498                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3006543                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3800350                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       148937                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10185498                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      7367656                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     8.837577                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               8.837577                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     56435218                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           10                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        44560                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     27159585                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7821621                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4431497                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1303638                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           42                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       101979                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4920461                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4805596                       # DTB hits
system.switch_cpus_1.dtb.data_misses           114865                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3949950                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3837234                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           112716                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        970511                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            968362                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2149                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1699121                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3781482                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8422197                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       136476                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             27826638                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        785024                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.019226                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3781482                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1457407                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.314867                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     70093954                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.396991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.613681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       65453251     93.38%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         135706      0.19%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         630351      0.90%     94.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          69794      0.10%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         715499      1.02%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         131504      0.19%     95.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         333921      0.48%     96.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         293618      0.42%     96.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2330310      3.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     70093954                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              18281859                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1201752                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              256103                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.153017                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6337479                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           970511                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8227638                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11960661                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.803501                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6610913                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.135339                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             12076886                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       149021                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      46642376                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      6135978                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2906602                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1612522                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     17585413                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5366968                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1010179                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13523040                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        29642                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       207690                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1303638                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       673155                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1386825                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        52106                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         4174                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3129430                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       818714                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         4174                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        21414                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       127607                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.113153                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.113153                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4929253     33.92%     33.92% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     33.92% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     33.92% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1441754      9.92%     43.84% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       162105      1.12%     44.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        37563      0.26%     45.21% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1318882      9.07%     54.29% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            9      0.00%     54.29% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt           14      0.00%     54.29% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5575210     38.36%     92.65% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1068429      7.35%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14533219                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       353519                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.024325                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           17      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          198      0.06%      0.06% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp          431      0.12%      0.18% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.18% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       131630     37.23%     37.42% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     37.42% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     37.42% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       154825     43.80%     81.21% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        66418     18.79%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     70093954                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.207339                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.634076                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     60351354     86.10%     86.10% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7088849     10.11%     96.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1518657      2.17%     98.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       442931      0.63%     99.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       463985      0.66%     99.67% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       156180      0.22%     99.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        63565      0.09%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         7431      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         1002      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     70093954                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.164448                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17329310                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14533219                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      7309188                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       457608                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      6990911                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3781494                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3781482                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       759696                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       238019                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      6135978                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1612522                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               88375813                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     53471854                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7339942                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       179522                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8422217                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      2683496                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        79662                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     37878740                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     25110366                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     16734350                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3979948                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1303638                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2916296                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      9394335                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      5140176                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                375909                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
