LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;

ENTITY Mux2Por1WhenElse IS
    PORT (
        ENTRADA : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
        SELETOR : IN STD_LOGIC;
        SAIDA : OUT STD_LOGIC
    );

END Mux2Por1WhenElse;

ARCHITECTURE logica OF Mux2Por1WhenElse IS
BEGIN
    SAIDA <= ENTRADA(0) WHEN SELETOR = '0',
        ELSE ENTRADA(1);
END logica;