module forward_dataflow_in_loop_VITIS_LOOP_3869_1_Loop_VITIS_LOOP_3752_1_proc165_Pipeline_VITIS (ap_clk,ap_rst,ap_start,ap_done,ap_idle,ap_ready,rem4,shl_ln,v2739_address0,v2739_ce0,v2739_we0,v2739_d0,v2739_1_address0,v2739_1_ce0,v2739_1_we0,v2739_1_d0,v2739_2_address0,v2739_2_ce0,v2739_2_we0,v2739_2_d0,v2739_3_address0,v2739_3_ce0,v2739_3_we0,v2739_3_d0,v2739_4_address0,v2739_4_ce0,v2739_4_we0,v2739_4_d0,v2739_5_address0,v2739_5_ce0,v2739_5_we0,v2739_5_d0,v2739_6_address0,v2739_6_ce0,v2739_6_we0,v2739_6_d0,v2739_7_address0,v2739_7_ce0,v2739_7_we0,v2739_7_d0,v2739_8_address0,v2739_8_ce0,v2739_8_we0,v2739_8_d0,v2739_9_address0,v2739_9_ce0,v2739_9_we0,v2739_9_d0,v2739_10_address0,v2739_10_ce0,v2739_10_we0,v2739_10_d0,v2739_11_address0,v2739_11_ce0,v2739_11_we0,v2739_11_d0,v2739_12_address0,v2739_12_ce0,v2739_12_we0,v2739_12_d0,v2739_13_address0,v2739_13_ce0,v2739_13_we0,v2739_13_d0,v2739_14_address0,v2739_14_ce0,v2739_14_we0,v2739_14_d0,v2739_15_address0,v2739_15_ce0,v2739_15_we0,v2739_15_d0,v2739_16_address0,v2739_16_ce0,v2739_16_we0,v2739_16_d0,v2739_17_address0,v2739_17_ce0,v2739_17_we0,v2739_17_d0,v2739_18_address0,v2739_18_ce0,v2739_18_we0,v2739_18_d0,v2739_19_address0,v2739_19_ce0,v2739_19_we0,v2739_19_d0,v2739_20_address0,v2739_20_ce0,v2739_20_we0,v2739_20_d0,v2739_21_address0,v2739_21_ce0,v2739_21_we0,v2739_21_d0,v2739_22_address0,v2739_22_ce0,v2739_22_we0,v2739_22_d0,v2739_23_address0,v2739_23_ce0,v2739_23_we0,v2739_23_d0,v2739_24_address0,v2739_24_ce0,v2739_24_we0,v2739_24_d0,v2739_25_address0,v2739_25_ce0,v2739_25_we0,v2739_25_d0,v2739_26_address0,v2739_26_ce0,v2739_26_we0,v2739_26_d0,v2739_27_address0,v2739_27_ce0,v2739_27_we0,v2739_27_d0,v2739_28_address0,v2739_28_ce0,v2739_28_we0,v2739_28_d0,v2739_29_address0,v2739_29_ce0,v2739_29_we0,v2739_29_d0,v2739_30_address0,v2739_30_ce0,v2739_30_we0,v2739_30_d0,v2739_31_address0,v2739_31_ce0,v2739_31_we0,v2739_31_d0,mul_i,shl_ln1,idxprom9_i591,idxprom11_i602,v9188_0_0_address0,v9188_0_0_ce0,v9188_0_0_q0,v9188_1_0_address0,v9188_1_0_ce0,v9188_1_0_q0,v9188_2_0_address0,v9188_2_0_ce0,v9188_2_0_q0,v9188_3_0_address0,v9188_3_0_ce0,v9188_3_0_q0,v9188_4_0_address0,v9188_4_0_ce0,v9188_4_0_q0,v9188_5_0_address0,v9188_5_0_ce0,v9188_5_0_q0,v9188_6_0_address0,v9188_6_0_ce0,v9188_6_0_q0,v9188_7_0_address0,v9188_7_0_ce0,v9188_7_0_q0,v9188_0_1_address0,v9188_0_1_ce0,v9188_0_1_q0,v9188_0_2_address0,v9188_0_2_ce0,v9188_0_2_q0,v9188_0_3_address0,v9188_0_3_ce0,v9188_0_3_q0,v9188_1_1_address0,v9188_1_1_ce0,v9188_1_1_q0,v9188_1_2_address0,v9188_1_2_ce0,v9188_1_2_q0,v9188_1_3_address0,v9188_1_3_ce0,v9188_1_3_q0,v9188_2_1_address0,v9188_2_1_ce0,v9188_2_1_q0,v9188_2_2_address0,v9188_2_2_ce0,v9188_2_2_q0,v9188_2_3_address0,v9188_2_3_ce0,v9188_2_3_q0,v9188_3_1_address0,v9188_3_1_ce0,v9188_3_1_q0,v9188_3_2_address0,v9188_3_2_ce0,v9188_3_2_q0,v9188_3_3_address0,v9188_3_3_ce0,v9188_3_3_q0,v9188_4_1_address0,v9188_4_1_ce0,v9188_4_1_q0,v9188_4_2_address0,v9188_4_2_ce0,v9188_4_2_q0,v9188_4_3_address0,v9188_4_3_ce0,v9188_4_3_q0,v9188_5_1_address0,v9188_5_1_ce0,v9188_5_1_q0,v9188_5_2_address0,v9188_5_2_ce0,v9188_5_2_q0,v9188_5_3_address0,v9188_5_3_ce0,v9188_5_3_q0,v9188_6_1_address0,v9188_6_1_ce0,v9188_6_1_q0,v9188_6_2_address0,v9188_6_2_ce0,v9188_6_2_q0,v9188_6_3_address0,v9188_6_3_ce0,v9188_6_3_q0,v9188_7_1_address0,v9188_7_1_ce0,v9188_7_1_q0,v9188_7_2_address0,v9188_7_2_ce0,v9188_7_2_q0,v9188_7_3_address0,v9188_7_3_ce0,v9188_7_3_q0); 
parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [8:0] rem4;
input  [5:0] shl_ln;
output  [4:0] v2739_address0;
output   v2739_ce0;
output   v2739_we0;
output  [7:0] v2739_d0;
output  [4:0] v2739_1_address0;
output   v2739_1_ce0;
output   v2739_1_we0;
output  [7:0] v2739_1_d0;
output  [4:0] v2739_2_address0;
output   v2739_2_ce0;
output   v2739_2_we0;
output  [7:0] v2739_2_d0;
output  [4:0] v2739_3_address0;
output   v2739_3_ce0;
output   v2739_3_we0;
output  [7:0] v2739_3_d0;
output  [4:0] v2739_4_address0;
output   v2739_4_ce0;
output   v2739_4_we0;
output  [7:0] v2739_4_d0;
output  [4:0] v2739_5_address0;
output   v2739_5_ce0;
output   v2739_5_we0;
output  [7:0] v2739_5_d0;
output  [4:0] v2739_6_address0;
output   v2739_6_ce0;
output   v2739_6_we0;
output  [7:0] v2739_6_d0;
output  [4:0] v2739_7_address0;
output   v2739_7_ce0;
output   v2739_7_we0;
output  [7:0] v2739_7_d0;
output  [4:0] v2739_8_address0;
output   v2739_8_ce0;
output   v2739_8_we0;
output  [7:0] v2739_8_d0;
output  [4:0] v2739_9_address0;
output   v2739_9_ce0;
output   v2739_9_we0;
output  [7:0] v2739_9_d0;
output  [4:0] v2739_10_address0;
output   v2739_10_ce0;
output   v2739_10_we0;
output  [7:0] v2739_10_d0;
output  [4:0] v2739_11_address0;
output   v2739_11_ce0;
output   v2739_11_we0;
output  [7:0] v2739_11_d0;
output  [4:0] v2739_12_address0;
output   v2739_12_ce0;
output   v2739_12_we0;
output  [7:0] v2739_12_d0;
output  [4:0] v2739_13_address0;
output   v2739_13_ce0;
output   v2739_13_we0;
output  [7:0] v2739_13_d0;
output  [4:0] v2739_14_address0;
output   v2739_14_ce0;
output   v2739_14_we0;
output  [7:0] v2739_14_d0;
output  [4:0] v2739_15_address0;
output   v2739_15_ce0;
output   v2739_15_we0;
output  [7:0] v2739_15_d0;
output  [4:0] v2739_16_address0;
output   v2739_16_ce0;
output   v2739_16_we0;
output  [7:0] v2739_16_d0;
output  [4:0] v2739_17_address0;
output   v2739_17_ce0;
output   v2739_17_we0;
output  [7:0] v2739_17_d0;
output  [4:0] v2739_18_address0;
output   v2739_18_ce0;
output   v2739_18_we0;
output  [7:0] v2739_18_d0;
output  [4:0] v2739_19_address0;
output   v2739_19_ce0;
output   v2739_19_we0;
output  [7:0] v2739_19_d0;
output  [4:0] v2739_20_address0;
output   v2739_20_ce0;
output   v2739_20_we0;
output  [7:0] v2739_20_d0;
output  [4:0] v2739_21_address0;
output   v2739_21_ce0;
output   v2739_21_we0;
output  [7:0] v2739_21_d0;
output  [4:0] v2739_22_address0;
output   v2739_22_ce0;
output   v2739_22_we0;
output  [7:0] v2739_22_d0;
output  [4:0] v2739_23_address0;
output   v2739_23_ce0;
output   v2739_23_we0;
output  [7:0] v2739_23_d0;
output  [4:0] v2739_24_address0;
output   v2739_24_ce0;
output   v2739_24_we0;
output  [7:0] v2739_24_d0;
output  [4:0] v2739_25_address0;
output   v2739_25_ce0;
output   v2739_25_we0;
output  [7:0] v2739_25_d0;
output  [4:0] v2739_26_address0;
output   v2739_26_ce0;
output   v2739_26_we0;
output  [7:0] v2739_26_d0;
output  [4:0] v2739_27_address0;
output   v2739_27_ce0;
output   v2739_27_we0;
output  [7:0] v2739_27_d0;
output  [4:0] v2739_28_address0;
output   v2739_28_ce0;
output   v2739_28_we0;
output  [7:0] v2739_28_d0;
output  [4:0] v2739_29_address0;
output   v2739_29_ce0;
output   v2739_29_we0;
output  [7:0] v2739_29_d0;
output  [4:0] v2739_30_address0;
output   v2739_30_ce0;
output   v2739_30_we0;
output  [7:0] v2739_30_d0;
output  [4:0] v2739_31_address0;
output   v2739_31_ce0;
output   v2739_31_we0;
output  [7:0] v2739_31_d0;
input  [7:0] mul_i;
input  [5:0] shl_ln1;
input  [1:0] idxprom9_i591;
input  [1:0] idxprom11_i602;
output  [15:0] v9188_0_0_address0;
output   v9188_0_0_ce0;
input  [7:0] v9188_0_0_q0;
output  [15:0] v9188_1_0_address0;
output   v9188_1_0_ce0;
input  [7:0] v9188_1_0_q0;
output  [15:0] v9188_2_0_address0;
output   v9188_2_0_ce0;
input  [7:0] v9188_2_0_q0;
output  [15:0] v9188_3_0_address0;
output   v9188_3_0_ce0;
input  [7:0] v9188_3_0_q0;
output  [15:0] v9188_4_0_address0;
output   v9188_4_0_ce0;
input  [7:0] v9188_4_0_q0;
output  [15:0] v9188_5_0_address0;
output   v9188_5_0_ce0;
input  [7:0] v9188_5_0_q0;
output  [15:0] v9188_6_0_address0;
output   v9188_6_0_ce0;
input  [7:0] v9188_6_0_q0;
output  [15:0] v9188_7_0_address0;
output   v9188_7_0_ce0;
input  [7:0] v9188_7_0_q0;
output  [15:0] v9188_0_1_address0;
output   v9188_0_1_ce0;
input  [7:0] v9188_0_1_q0;
output  [15:0] v9188_0_2_address0;
output   v9188_0_2_ce0;
input  [7:0] v9188_0_2_q0;
output  [15:0] v9188_0_3_address0;
output   v9188_0_3_ce0;
input  [7:0] v9188_0_3_q0;
output  [15:0] v9188_1_1_address0;
output   v9188_1_1_ce0;
input  [7:0] v9188_1_1_q0;
output  [15:0] v9188_1_2_address0;
output   v9188_1_2_ce0;
input  [7:0] v9188_1_2_q0;
output  [15:0] v9188_1_3_address0;
output   v9188_1_3_ce0;
input  [7:0] v9188_1_3_q0;
output  [15:0] v9188_2_1_address0;
output   v9188_2_1_ce0;
input  [7:0] v9188_2_1_q0;
output  [15:0] v9188_2_2_address0;
output   v9188_2_2_ce0;
input  [7:0] v9188_2_2_q0;
output  [15:0] v9188_2_3_address0;
output   v9188_2_3_ce0;
input  [7:0] v9188_2_3_q0;
output  [15:0] v9188_3_1_address0;
output   v9188_3_1_ce0;
input  [7:0] v9188_3_1_q0;
output  [15:0] v9188_3_2_address0;
output   v9188_3_2_ce0;
input  [7:0] v9188_3_2_q0;
output  [15:0] v9188_3_3_address0;
output   v9188_3_3_ce0;
input  [7:0] v9188_3_3_q0;
output  [15:0] v9188_4_1_address0;
output   v9188_4_1_ce0;
input  [7:0] v9188_4_1_q0;
output  [15:0] v9188_4_2_address0;
output   v9188_4_2_ce0;
input  [7:0] v9188_4_2_q0;
output  [15:0] v9188_4_3_address0;
output   v9188_4_3_ce0;
input  [7:0] v9188_4_3_q0;
output  [15:0] v9188_5_1_address0;
output   v9188_5_1_ce0;
input  [7:0] v9188_5_1_q0;
output  [15:0] v9188_5_2_address0;
output   v9188_5_2_ce0;
input  [7:0] v9188_5_2_q0;
output  [15:0] v9188_5_3_address0;
output   v9188_5_3_ce0;
input  [7:0] v9188_5_3_q0;
output  [15:0] v9188_6_1_address0;
output   v9188_6_1_ce0;
input  [7:0] v9188_6_1_q0;
output  [15:0] v9188_6_2_address0;
output   v9188_6_2_ce0;
input  [7:0] v9188_6_2_q0;
output  [15:0] v9188_6_3_address0;
output   v9188_6_3_ce0;
input  [7:0] v9188_6_3_q0;
output  [15:0] v9188_7_1_address0;
output   v9188_7_1_ce0;
input  [7:0] v9188_7_1_q0;
output  [15:0] v9188_7_2_address0;
output   v9188_7_2_ce0;
input  [7:0] v9188_7_2_q0;
output  [15:0] v9188_7_3_address0;
output   v9188_7_3_ce0;
input  [7:0] v9188_7_3_q0;
reg ap_idle;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln3752_fu_1189_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [0:0] icmp_ln3753393_reg_1146;
wire    ap_block_pp0_stage0_11001;
wire   [15:0] idxprom11_i602_cast_fu_1157_p1;
reg   [15:0] idxprom11_i602_cast_reg_1702;
wire   [13:0] idxprom9_i591_cast_fu_1161_p1;
reg   [13:0] idxprom9_i591_cast_reg_1710;
reg   [0:0] icmp_ln3752_reg_1718;
reg   [0:0] icmp_ln3752_reg_1718_pp0_iter1_reg;
wire   [4:0] add_ln3818_fu_1306_p2;
reg   [4:0] add_ln3818_reg_1722;
reg   [4:0] add_ln3818_reg_1722_pp0_iter2_reg;
wire   [13:0] add_ln3756_1_fu_1350_p2;
reg   [13:0] add_ln3756_1_reg_1727;
wire   [13:0] add_ln3764_fu_1383_p2;
reg   [13:0] add_ln3764_reg_1733;
wire   [13:0] add_ln3758_fu_1426_p2;
reg   [13:0] add_ln3758_reg_1739;
wire   [13:0] add_ln3766_fu_1459_p2;
reg   [13:0] add_ln3766_reg_1745;
wire   [0:0] xor_ln3753_fu_1478_p2;
reg   [0:0] xor_ln3753_reg_1751;
reg   [0:0] ap_phi_mux_icmp_ln3753393_phi_fu_1149_p4;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln3756_2_fu_1515_p1;
wire   [63:0] zext_ln3764_2_fu_1541_p1;
wire   [63:0] zext_ln3758_2_fu_1573_p1;
wire   [63:0] zext_ln3766_2_fu_1601_p1;
wire   [63:0] zext_ln3818_1_fu_1626_p1;
reg   [4:0] indvar_flatten390_fu_234;
wire   [4:0] add_ln3752_1_fu_1183_p2;
reg   [4:0] ap_sig_allocacmp_indvar_flatten390_load;
reg   [5:0] v2679391_fu_238;
wire   [5:0] v2679_fu_1220_p3;
reg   [5:0] v2680392_fu_242;
wire   [5:0] v2680_fu_1464_p2;
reg    v9188_0_0_ce0_local;
reg    v9188_0_1_ce0_local;
reg    v9188_0_2_ce0_local;
reg    v9188_0_3_ce0_local;
reg    v9188_1_0_ce0_local;
reg    v9188_1_1_ce0_local;
reg    v9188_1_2_ce0_local;
reg    v9188_1_3_ce0_local;
reg    v9188_2_0_ce0_local;
reg    v9188_2_1_ce0_local;
reg    v9188_2_2_ce0_local;
reg    v9188_2_3_ce0_local;
reg    v9188_3_0_ce0_local;
reg    v9188_3_1_ce0_local;
reg    v9188_3_2_ce0_local;
reg    v9188_3_3_ce0_local;
reg    v9188_4_0_ce0_local;
reg    v9188_4_1_ce0_local;
reg    v9188_4_2_ce0_local;
reg    v9188_4_3_ce0_local;
reg    v9188_5_0_ce0_local;
reg    v9188_5_1_ce0_local;
reg    v9188_5_2_ce0_local;
reg    v9188_5_3_ce0_local;
reg    v9188_6_0_ce0_local;
reg    v9188_6_1_ce0_local;
reg    v9188_6_2_ce0_local;
reg    v9188_6_3_ce0_local;
reg    v9188_7_0_ce0_local;
reg    v9188_7_1_ce0_local;
reg    v9188_7_2_ce0_local;
reg    v9188_7_3_ce0_local;
reg    v2739_31_we0_local;
reg    v2739_31_ce0_local;
reg    v2739_30_we0_local;
reg    v2739_30_ce0_local;
reg    v2739_29_we0_local;
reg    v2739_29_ce0_local;
reg    v2739_28_we0_local;
reg    v2739_28_ce0_local;
reg    v2739_27_we0_local;
reg    v2739_27_ce0_local;
reg    v2739_26_we0_local;
reg    v2739_26_ce0_local;
reg    v2739_25_we0_local;
reg    v2739_25_ce0_local;
reg    v2739_24_we0_local;
reg    v2739_24_ce0_local;
reg    v2739_23_we0_local;
reg    v2739_23_ce0_local;
reg    v2739_22_we0_local;
reg    v2739_22_ce0_local;
reg    v2739_21_we0_local;
reg    v2739_21_ce0_local;
reg    v2739_20_we0_local;
reg    v2739_20_ce0_local;
reg    v2739_19_we0_local;
reg    v2739_19_ce0_local;
reg    v2739_18_we0_local;
reg    v2739_18_ce0_local;
reg    v2739_17_we0_local;
reg    v2739_17_ce0_local;
reg    v2739_16_we0_local;
reg    v2739_16_ce0_local;
reg    v2739_15_we0_local;
reg    v2739_15_ce0_local;
reg    v2739_14_we0_local;
reg    v2739_14_ce0_local;
reg    v2739_13_we0_local;
reg    v2739_13_ce0_local;
reg    v2739_12_we0_local;
reg    v2739_12_ce0_local;
reg    v2739_11_we0_local;
reg    v2739_11_ce0_local;
reg    v2739_10_we0_local;
reg    v2739_10_ce0_local;
reg    v2739_9_we0_local;
reg    v2739_9_ce0_local;
reg    v2739_8_we0_local;
reg    v2739_8_ce0_local;
reg    v2739_7_we0_local;
reg    v2739_7_ce0_local;
reg    v2739_6_we0_local;
reg    v2739_6_ce0_local;
reg    v2739_5_we0_local;
reg    v2739_5_ce0_local;
reg    v2739_4_we0_local;
reg    v2739_4_ce0_local;
reg    v2739_3_we0_local;
reg    v2739_3_ce0_local;
reg    v2739_2_we0_local;
reg    v2739_2_ce0_local;
reg    v2739_1_we0_local;
reg    v2739_1_ce0_local;
reg    v2739_we0_local;
reg    v2739_ce0_local;
wire   [5:0] add_ln3752_fu_1206_p2;
wire   [2:0] lshr_ln_fu_1232_p4;
wire   [1:0] lshr_ln_cast_fu_1242_p4;
wire   [8:0] zext_ln3752_fu_1228_p1;
wire   [5:0] zext_ln3752_1_fu_1252_p1;
wire   [8:0] empty_fu_1264_p2;
wire   [5:0] select_ln3752_fu_1212_p3;
wire   [3:0] lshr_ln64_fu_1288_p4;
wire   [4:0] tmp_s_fu_1256_p3;
wire   [4:0] zext_ln3818_fu_1302_p1;
wire   [7:0] zext_ln3753_fu_1284_p1;
wire   [5:0] zext_ln3753_1_fu_1298_p1;
wire   [5:0] empty_347_fu_1269_p2;
wire   [5:0] add_ln3756_fu_1317_p2;
wire   [11:0] tmp_42_fu_1322_p3;
wire   [13:0] p_shl34_fu_1334_p4;
wire   [13:0] zext_ln3756_fu_1330_p1;
wire   [13:0] sub_ln3756_fu_1344_p2;
wire   [5:0] tmp_41_fu_1274_p4;
wire   [11:0] tmp_43_fu_1355_p3;
wire   [13:0] p_shl32_fu_1367_p4;
wire   [13:0] zext_ln3764_fu_1363_p1;
wire   [13:0] sub_ln3764_fu_1377_p2;
wire   [7:0] add_ln3755_fu_1312_p2;
wire   [5:0] lshr_ln65_fu_1388_p4;
wire   [11:0] tmp_44_fu_1398_p3;
wire   [13:0] p_shl30_fu_1410_p4;
wire   [13:0] zext_ln3758_fu_1406_p1;
wire   [13:0] sub_ln3758_fu_1420_p2;
wire   [11:0] tmp_45_fu_1431_p3;
wire   [13:0] p_shl28_fu_1443_p4;
wire   [13:0] zext_ln3766_fu_1439_p1;
wire   [13:0] sub_ln3766_fu_1453_p2;
wire   [0:0] tmp_fu_1470_p3;
wire   [15:0] p_shl33_fu_1497_p3;
wire   [15:0] zext_ln3756_1_fu_1494_p1;
wire   [15:0] sub_ln3756_1_fu_1504_p2;
wire   [15:0] add_ln3756_2_fu_1510_p2;
wire   [15:0] p_shl31_fu_1523_p3;
wire   [15:0] zext_ln3764_1_fu_1520_p1;
wire   [15:0] sub_ln3764_1_fu_1530_p2;
wire   [15:0] add_ln3764_1_fu_1536_p2;
wire   [15:0] p_shl29_fu_1555_p3;
wire   [15:0] zext_ln3758_1_fu_1552_p1;
wire   [15:0] sub_ln3758_1_fu_1562_p2;
wire   [15:0] add_ln3758_1_fu_1568_p2;
wire   [15:0] p_shl_fu_1583_p3;
wire   [15:0] zext_ln3766_1_fu_1580_p1;
wire   [15:0] sub_ln3766_1_fu_1590_p2;
wire   [15:0] add_ln3766_1_fu_1596_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 indvar_flatten390_fu_234 = 5'd0;
#0 v2679391_fu_238 = 6'd0;
#0 v2680392_fu_242 = 6'd0;
#0 ap_done_reg = 1'b0;
end
forward_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(.ap_clk(ap_clk),.ap_rst(ap_rst),.ap_start(ap_start),.ap_ready(ap_ready_sig),.ap_done(ap_done_sig),.ap_start_int(ap_start_int),.ap_loop_init(ap_loop_init),.ap_ready_int(ap_ready_int),.ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),.ap_loop_exit_done(ap_done_int),.ap_continue_int(ap_continue_int),.ap_done_int(ap_done_int));
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end
always @ (posedge ap_clk) begin
    if (((icmp_ln3752_reg_1718_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        icmp_ln3753393_reg_1146 <= xor_ln3753_reg_1751;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln3753393_reg_1146 <= 1'd1;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
            indvar_flatten390_fu_234 <= add_ln3752_1_fu_1183_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten390_fu_234 <= 5'd0;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            v2679391_fu_238 <= 6'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            v2679391_fu_238 <= v2679_fu_1220_p3;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            v2680392_fu_242 <= 6'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            v2680392_fu_242 <= v2680_fu_1464_p2;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln3756_1_reg_1727 <= add_ln3756_1_fu_1350_p2;
        add_ln3758_reg_1739 <= add_ln3758_fu_1426_p2;
        add_ln3764_reg_1733 <= add_ln3764_fu_1383_p2;
        add_ln3766_reg_1745 <= add_ln3766_fu_1459_p2;
        add_ln3818_reg_1722 <= add_ln3818_fu_1306_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln3752_reg_1718 <= icmp_ln3752_fu_1189_p2;
        icmp_ln3752_reg_1718_pp0_iter1_reg <= icmp_ln3752_reg_1718;
        idxprom11_i602_cast_reg_1702[1 : 0] <= idxprom11_i602_cast_fu_1157_p1[1 : 0];
        idxprom9_i591_cast_reg_1710[1 : 0] <= idxprom9_i591_cast_fu_1161_p1[1 : 0];
    end
end
always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln3818_reg_1722_pp0_iter2_reg <= add_ln3818_reg_1722;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xor_ln3753_reg_1751 <= xor_ln3753_fu_1478_p2;
    end
end
always @ (*) begin
    if (((icmp_ln3752_fu_1189_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end
always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end
always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end
always @ (*) begin
    if (((icmp_ln3752_reg_1718_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_icmp_ln3753393_phi_fu_1149_p4 = xor_ln3753_reg_1751;
    end else begin
        ap_phi_mux_icmp_ln3753393_phi_fu_1149_p4 = icmp_ln3753393_reg_1146;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end
always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten390_load = 5'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten390_load = indvar_flatten390_fu_234;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_10_ce0_local = 1'b1;
    end else begin
        v2739_10_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_10_we0_local = 1'b1;
    end else begin
        v2739_10_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_11_ce0_local = 1'b1;
    end else begin
        v2739_11_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_11_we0_local = 1'b1;
    end else begin
        v2739_11_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_12_ce0_local = 1'b1;
    end else begin
        v2739_12_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_12_we0_local = 1'b1;
    end else begin
        v2739_12_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_13_ce0_local = 1'b1;
    end else begin
        v2739_13_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_13_we0_local = 1'b1;
    end else begin
        v2739_13_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_14_ce0_local = 1'b1;
    end else begin
        v2739_14_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_14_we0_local = 1'b1;
    end else begin
        v2739_14_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_15_ce0_local = 1'b1;
    end else begin
        v2739_15_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_15_we0_local = 1'b1;
    end else begin
        v2739_15_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_16_ce0_local = 1'b1;
    end else begin
        v2739_16_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_16_we0_local = 1'b1;
    end else begin
        v2739_16_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_17_ce0_local = 1'b1;
    end else begin
        v2739_17_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_17_we0_local = 1'b1;
    end else begin
        v2739_17_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_18_ce0_local = 1'b1;
    end else begin
        v2739_18_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_18_we0_local = 1'b1;
    end else begin
        v2739_18_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_19_ce0_local = 1'b1;
    end else begin
        v2739_19_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_19_we0_local = 1'b1;
    end else begin
        v2739_19_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_1_ce0_local = 1'b1;
    end else begin
        v2739_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_1_we0_local = 1'b1;
    end else begin
        v2739_1_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_20_ce0_local = 1'b1;
    end else begin
        v2739_20_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_20_we0_local = 1'b1;
    end else begin
        v2739_20_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_21_ce0_local = 1'b1;
    end else begin
        v2739_21_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_21_we0_local = 1'b1;
    end else begin
        v2739_21_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_22_ce0_local = 1'b1;
    end else begin
        v2739_22_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_22_we0_local = 1'b1;
    end else begin
        v2739_22_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_23_ce0_local = 1'b1;
    end else begin
        v2739_23_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_23_we0_local = 1'b1;
    end else begin
        v2739_23_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_24_ce0_local = 1'b1;
    end else begin
        v2739_24_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_24_we0_local = 1'b1;
    end else begin
        v2739_24_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_25_ce0_local = 1'b1;
    end else begin
        v2739_25_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_25_we0_local = 1'b1;
    end else begin
        v2739_25_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_26_ce0_local = 1'b1;
    end else begin
        v2739_26_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_26_we0_local = 1'b1;
    end else begin
        v2739_26_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_27_ce0_local = 1'b1;
    end else begin
        v2739_27_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_27_we0_local = 1'b1;
    end else begin
        v2739_27_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_28_ce0_local = 1'b1;
    end else begin
        v2739_28_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_28_we0_local = 1'b1;
    end else begin
        v2739_28_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_29_ce0_local = 1'b1;
    end else begin
        v2739_29_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_29_we0_local = 1'b1;
    end else begin
        v2739_29_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_2_ce0_local = 1'b1;
    end else begin
        v2739_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_2_we0_local = 1'b1;
    end else begin
        v2739_2_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_30_ce0_local = 1'b1;
    end else begin
        v2739_30_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_30_we0_local = 1'b1;
    end else begin
        v2739_30_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_31_ce0_local = 1'b1;
    end else begin
        v2739_31_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_31_we0_local = 1'b1;
    end else begin
        v2739_31_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_3_ce0_local = 1'b1;
    end else begin
        v2739_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_3_we0_local = 1'b1;
    end else begin
        v2739_3_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_4_ce0_local = 1'b1;
    end else begin
        v2739_4_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_4_we0_local = 1'b1;
    end else begin
        v2739_4_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_5_ce0_local = 1'b1;
    end else begin
        v2739_5_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_5_we0_local = 1'b1;
    end else begin
        v2739_5_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_6_ce0_local = 1'b1;
    end else begin
        v2739_6_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_6_we0_local = 1'b1;
    end else begin
        v2739_6_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_7_ce0_local = 1'b1;
    end else begin
        v2739_7_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_7_we0_local = 1'b1;
    end else begin
        v2739_7_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_8_ce0_local = 1'b1;
    end else begin
        v2739_8_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_8_we0_local = 1'b1;
    end else begin
        v2739_8_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_9_ce0_local = 1'b1;
    end else begin
        v2739_9_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_9_we0_local = 1'b1;
    end else begin
        v2739_9_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_ce0_local = 1'b1;
    end else begin
        v2739_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v2739_we0_local = 1'b1;
    end else begin
        v2739_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9188_0_0_ce0_local = 1'b1;
    end else begin
        v9188_0_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9188_0_1_ce0_local = 1'b1;
    end else begin
        v9188_0_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9188_0_2_ce0_local = 1'b1;
    end else begin
        v9188_0_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9188_0_3_ce0_local = 1'b1;
    end else begin
        v9188_0_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9188_1_0_ce0_local = 1'b1;
    end else begin
        v9188_1_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9188_1_1_ce0_local = 1'b1;
    end else begin
        v9188_1_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9188_1_2_ce0_local = 1'b1;
    end else begin
        v9188_1_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9188_1_3_ce0_local = 1'b1;
    end else begin
        v9188_1_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9188_2_0_ce0_local = 1'b1;
    end else begin
        v9188_2_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9188_2_1_ce0_local = 1'b1;
    end else begin
        v9188_2_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9188_2_2_ce0_local = 1'b1;
    end else begin
        v9188_2_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9188_2_3_ce0_local = 1'b1;
    end else begin
        v9188_2_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9188_3_0_ce0_local = 1'b1;
    end else begin
        v9188_3_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9188_3_1_ce0_local = 1'b1;
    end else begin
        v9188_3_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9188_3_2_ce0_local = 1'b1;
    end else begin
        v9188_3_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9188_3_3_ce0_local = 1'b1;
    end else begin
        v9188_3_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9188_4_0_ce0_local = 1'b1;
    end else begin
        v9188_4_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9188_4_1_ce0_local = 1'b1;
    end else begin
        v9188_4_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9188_4_2_ce0_local = 1'b1;
    end else begin
        v9188_4_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9188_4_3_ce0_local = 1'b1;
    end else begin
        v9188_4_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9188_5_0_ce0_local = 1'b1;
    end else begin
        v9188_5_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9188_5_1_ce0_local = 1'b1;
    end else begin
        v9188_5_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9188_5_2_ce0_local = 1'b1;
    end else begin
        v9188_5_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9188_5_3_ce0_local = 1'b1;
    end else begin
        v9188_5_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9188_6_0_ce0_local = 1'b1;
    end else begin
        v9188_6_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9188_6_1_ce0_local = 1'b1;
    end else begin
        v9188_6_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9188_6_2_ce0_local = 1'b1;
    end else begin
        v9188_6_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9188_6_3_ce0_local = 1'b1;
    end else begin
        v9188_6_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9188_7_0_ce0_local = 1'b1;
    end else begin
        v9188_7_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9188_7_1_ce0_local = 1'b1;
    end else begin
        v9188_7_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9188_7_2_ce0_local = 1'b1;
    end else begin
        v9188_7_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9188_7_3_ce0_local = 1'b1;
    end else begin
        v9188_7_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end
assign add_ln3752_1_fu_1183_p2 = (ap_sig_allocacmp_indvar_flatten390_load + 5'd1);
assign add_ln3752_fu_1206_p2 = (v2679391_fu_238 + 6'd8);
assign add_ln3755_fu_1312_p2 = (mul_i + zext_ln3753_fu_1284_p1);
assign add_ln3756_1_fu_1350_p2 = (sub_ln3756_fu_1344_p2 + idxprom9_i591_cast_reg_1710);
assign add_ln3756_2_fu_1510_p2 = (sub_ln3756_1_fu_1504_p2 + idxprom11_i602_cast_reg_1702);
assign add_ln3756_fu_1317_p2 = (zext_ln3753_1_fu_1298_p1 + shl_ln1);
assign add_ln3758_1_fu_1568_p2 = (sub_ln3758_1_fu_1562_p2 + idxprom11_i602_cast_reg_1702);
assign add_ln3758_fu_1426_p2 = (sub_ln3758_fu_1420_p2 + idxprom9_i591_cast_reg_1710);
assign add_ln3764_1_fu_1536_p2 = (sub_ln3764_1_fu_1530_p2 + idxprom11_i602_cast_reg_1702);
assign add_ln3764_fu_1383_p2 = (sub_ln3764_fu_1377_p2 + idxprom9_i591_cast_reg_1710);
assign add_ln3766_1_fu_1596_p2 = (sub_ln3766_1_fu_1590_p2 + idxprom11_i602_cast_reg_1702);
assign add_ln3766_fu_1459_p2 = (sub_ln3766_fu_1453_p2 + idxprom9_i591_cast_reg_1710);
assign add_ln3818_fu_1306_p2 = (tmp_s_fu_1256_p3 + zext_ln3818_fu_1302_p1);
assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];
assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);
assign ap_done = ap_done_sig;
assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);
assign ap_enable_reg_pp0_iter0 = ap_start_int;
assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;
assign ap_ready = ap_ready_sig;
assign empty_347_fu_1269_p2 = (zext_ln3752_1_fu_1252_p1 + shl_ln);
assign empty_fu_1264_p2 = (rem4 + zext_ln3752_fu_1228_p1);
assign icmp_ln3752_fu_1189_p2 = ((ap_sig_allocacmp_indvar_flatten390_load == 5'd31) ? 1'b1 : 1'b0);
assign idxprom11_i602_cast_fu_1157_p1 = idxprom11_i602;
assign idxprom9_i591_cast_fu_1161_p1 = idxprom9_i591;
assign lshr_ln64_fu_1288_p4 = {{select_ln3752_fu_1212_p3[5:2]}};
assign lshr_ln65_fu_1388_p4 = {{add_ln3755_fu_1312_p2[7:2]}};
assign lshr_ln_cast_fu_1242_p4 = {{v2679_fu_1220_p3[4:3]}};
assign lshr_ln_fu_1232_p4 = {{v2679_fu_1220_p3[5:3]}};
assign p_shl28_fu_1443_p4 = {{{tmp_41_fu_1274_p4}, {lshr_ln65_fu_1388_p4}}, {2'd0}};
assign p_shl29_fu_1555_p3 = {{add_ln3758_reg_1739}, {2'd0}};
assign p_shl30_fu_1410_p4 = {{{empty_347_fu_1269_p2}, {lshr_ln65_fu_1388_p4}}, {2'd0}};
assign p_shl31_fu_1523_p3 = {{add_ln3764_reg_1733}, {2'd0}};
assign p_shl32_fu_1367_p4 = {{{tmp_41_fu_1274_p4}, {add_ln3756_fu_1317_p2}}, {2'd0}};
assign p_shl33_fu_1497_p3 = {{add_ln3756_1_reg_1727}, {2'd0}};
assign p_shl34_fu_1334_p4 = {{{empty_347_fu_1269_p2}, {add_ln3756_fu_1317_p2}}, {2'd0}};
assign p_shl_fu_1583_p3 = {{add_ln3766_reg_1745}, {2'd0}};
assign select_ln3752_fu_1212_p3 = ((ap_phi_mux_icmp_ln3753393_phi_fu_1149_p4[0:0] == 1'b1) ? v2680392_fu_242 : 6'd0);
assign sub_ln3756_1_fu_1504_p2 = (p_shl33_fu_1497_p3 - zext_ln3756_1_fu_1494_p1);
assign sub_ln3756_fu_1344_p2 = (p_shl34_fu_1334_p4 - zext_ln3756_fu_1330_p1);
assign sub_ln3758_1_fu_1562_p2 = (p_shl29_fu_1555_p3 - zext_ln3758_1_fu_1552_p1);
assign sub_ln3758_fu_1420_p2 = (p_shl30_fu_1410_p4 - zext_ln3758_fu_1406_p1);
assign sub_ln3764_1_fu_1530_p2 = (p_shl31_fu_1523_p3 - zext_ln3764_1_fu_1520_p1);
assign sub_ln3764_fu_1377_p2 = (p_shl32_fu_1367_p4 - zext_ln3764_fu_1363_p1);
assign sub_ln3766_1_fu_1590_p2 = (p_shl_fu_1583_p3 - zext_ln3766_1_fu_1580_p1);
assign sub_ln3766_fu_1453_p2 = (p_shl28_fu_1443_p4 - zext_ln3766_fu_1439_p1);
assign tmp_41_fu_1274_p4 = {{empty_fu_1264_p2[8:3]}};
assign tmp_42_fu_1322_p3 = {{empty_347_fu_1269_p2}, {add_ln3756_fu_1317_p2}};
assign tmp_43_fu_1355_p3 = {{tmp_41_fu_1274_p4}, {add_ln3756_fu_1317_p2}};
assign tmp_44_fu_1398_p3 = {{empty_347_fu_1269_p2}, {lshr_ln65_fu_1388_p4}};
assign tmp_45_fu_1431_p3 = {{tmp_41_fu_1274_p4}, {lshr_ln65_fu_1388_p4}};
assign tmp_fu_1470_p3 = v2680_fu_1464_p2[32'd5];
assign tmp_s_fu_1256_p3 = {{lshr_ln_cast_fu_1242_p4}, {3'd0}};
assign v2679_fu_1220_p3 = ((ap_phi_mux_icmp_ln3753393_phi_fu_1149_p4[0:0] == 1'b1) ? v2679391_fu_238 : add_ln3752_fu_1206_p2);
assign v2680_fu_1464_p2 = (select_ln3752_fu_1212_p3 + 6'd4);
assign v2739_10_address0 = zext_ln3818_1_fu_1626_p1;
assign v2739_10_ce0 = v2739_10_ce0_local;
assign v2739_10_d0 = v9188_5_1_q0;
assign v2739_10_we0 = v2739_10_we0_local;
assign v2739_11_address0 = zext_ln3818_1_fu_1626_p1;
assign v2739_11_ce0 = v2739_11_ce0_local;
assign v2739_11_d0 = v9188_5_0_q0;
assign v2739_11_we0 = v2739_11_we0_local;
assign v2739_12_address0 = zext_ln3818_1_fu_1626_p1;
assign v2739_12_ce0 = v2739_12_ce0_local;
assign v2739_12_d0 = v9188_4_3_q0;
assign v2739_12_we0 = v2739_12_we0_local;
assign v2739_13_address0 = zext_ln3818_1_fu_1626_p1;
assign v2739_13_ce0 = v2739_13_ce0_local;
assign v2739_13_d0 = v9188_4_2_q0;
assign v2739_13_we0 = v2739_13_we0_local;
assign v2739_14_address0 = zext_ln3818_1_fu_1626_p1;
assign v2739_14_ce0 = v2739_14_ce0_local;
assign v2739_14_d0 = v9188_4_1_q0;
assign v2739_14_we0 = v2739_14_we0_local;
assign v2739_15_address0 = zext_ln3818_1_fu_1626_p1;
assign v2739_15_ce0 = v2739_15_ce0_local;
assign v2739_15_d0 = v9188_4_0_q0;
assign v2739_15_we0 = v2739_15_we0_local;
assign v2739_16_address0 = zext_ln3818_1_fu_1626_p1;
assign v2739_16_ce0 = v2739_16_ce0_local;
assign v2739_16_d0 = v9188_3_3_q0;
assign v2739_16_we0 = v2739_16_we0_local;
assign v2739_17_address0 = zext_ln3818_1_fu_1626_p1;
assign v2739_17_ce0 = v2739_17_ce0_local;
assign v2739_17_d0 = v9188_3_2_q0;
assign v2739_17_we0 = v2739_17_we0_local;
assign v2739_18_address0 = zext_ln3818_1_fu_1626_p1;
assign v2739_18_ce0 = v2739_18_ce0_local;
assign v2739_18_d0 = v9188_3_1_q0;
assign v2739_18_we0 = v2739_18_we0_local;
assign v2739_19_address0 = zext_ln3818_1_fu_1626_p1;
assign v2739_19_ce0 = v2739_19_ce0_local;
assign v2739_19_d0 = v9188_3_0_q0;
assign v2739_19_we0 = v2739_19_we0_local;
assign v2739_1_address0 = zext_ln3818_1_fu_1626_p1;
assign v2739_1_ce0 = v2739_1_ce0_local;
assign v2739_1_d0 = v9188_7_2_q0;
assign v2739_1_we0 = v2739_1_we0_local;
assign v2739_20_address0 = zext_ln3818_1_fu_1626_p1;
assign v2739_20_ce0 = v2739_20_ce0_local;
assign v2739_20_d0 = v9188_2_3_q0;
assign v2739_20_we0 = v2739_20_we0_local;
assign v2739_21_address0 = zext_ln3818_1_fu_1626_p1;
assign v2739_21_ce0 = v2739_21_ce0_local;
assign v2739_21_d0 = v9188_2_2_q0;
assign v2739_21_we0 = v2739_21_we0_local;
assign v2739_22_address0 = zext_ln3818_1_fu_1626_p1;
assign v2739_22_ce0 = v2739_22_ce0_local;
assign v2739_22_d0 = v9188_2_1_q0;
assign v2739_22_we0 = v2739_22_we0_local;
assign v2739_23_address0 = zext_ln3818_1_fu_1626_p1;
assign v2739_23_ce0 = v2739_23_ce0_local;
assign v2739_23_d0 = v9188_2_0_q0;
assign v2739_23_we0 = v2739_23_we0_local;
assign v2739_24_address0 = zext_ln3818_1_fu_1626_p1;
assign v2739_24_ce0 = v2739_24_ce0_local;
assign v2739_24_d0 = v9188_1_3_q0;
assign v2739_24_we0 = v2739_24_we0_local;
assign v2739_25_address0 = zext_ln3818_1_fu_1626_p1;
assign v2739_25_ce0 = v2739_25_ce0_local;
assign v2739_25_d0 = v9188_1_2_q0;
assign v2739_25_we0 = v2739_25_we0_local;
assign v2739_26_address0 = zext_ln3818_1_fu_1626_p1;
assign v2739_26_ce0 = v2739_26_ce0_local;
assign v2739_26_d0 = v9188_1_1_q0;
assign v2739_26_we0 = v2739_26_we0_local;
assign v2739_27_address0 = zext_ln3818_1_fu_1626_p1;
assign v2739_27_ce0 = v2739_27_ce0_local;
assign v2739_27_d0 = v9188_1_0_q0;
assign v2739_27_we0 = v2739_27_we0_local;
assign v2739_28_address0 = zext_ln3818_1_fu_1626_p1;
assign v2739_28_ce0 = v2739_28_ce0_local;
assign v2739_28_d0 = v9188_0_3_q0;
assign v2739_28_we0 = v2739_28_we0_local;
assign v2739_29_address0 = zext_ln3818_1_fu_1626_p1;
assign v2739_29_ce0 = v2739_29_ce0_local;
assign v2739_29_d0 = v9188_0_2_q0;
assign v2739_29_we0 = v2739_29_we0_local;
assign v2739_2_address0 = zext_ln3818_1_fu_1626_p1;
assign v2739_2_ce0 = v2739_2_ce0_local;
assign v2739_2_d0 = v9188_7_1_q0;
assign v2739_2_we0 = v2739_2_we0_local;
assign v2739_30_address0 = zext_ln3818_1_fu_1626_p1;
assign v2739_30_ce0 = v2739_30_ce0_local;
assign v2739_30_d0 = v9188_0_1_q0;
assign v2739_30_we0 = v2739_30_we0_local;
assign v2739_31_address0 = zext_ln3818_1_fu_1626_p1;
assign v2739_31_ce0 = v2739_31_ce0_local;
assign v2739_31_d0 = v9188_0_0_q0;
assign v2739_31_we0 = v2739_31_we0_local;
assign v2739_3_address0 = zext_ln3818_1_fu_1626_p1;
assign v2739_3_ce0 = v2739_3_ce0_local;
assign v2739_3_d0 = v9188_7_0_q0;
assign v2739_3_we0 = v2739_3_we0_local;
assign v2739_4_address0 = zext_ln3818_1_fu_1626_p1;
assign v2739_4_ce0 = v2739_4_ce0_local;
assign v2739_4_d0 = v9188_6_3_q0;
assign v2739_4_we0 = v2739_4_we0_local;
assign v2739_5_address0 = zext_ln3818_1_fu_1626_p1;
assign v2739_5_ce0 = v2739_5_ce0_local;
assign v2739_5_d0 = v9188_6_2_q0;
assign v2739_5_we0 = v2739_5_we0_local;
assign v2739_6_address0 = zext_ln3818_1_fu_1626_p1;
assign v2739_6_ce0 = v2739_6_ce0_local;
assign v2739_6_d0 = v9188_6_1_q0;
assign v2739_6_we0 = v2739_6_we0_local;
assign v2739_7_address0 = zext_ln3818_1_fu_1626_p1;
assign v2739_7_ce0 = v2739_7_ce0_local;
assign v2739_7_d0 = v9188_6_0_q0;
assign v2739_7_we0 = v2739_7_we0_local;
assign v2739_8_address0 = zext_ln3818_1_fu_1626_p1;
assign v2739_8_ce0 = v2739_8_ce0_local;
assign v2739_8_d0 = v9188_5_3_q0;
assign v2739_8_we0 = v2739_8_we0_local;
assign v2739_9_address0 = zext_ln3818_1_fu_1626_p1;
assign v2739_9_ce0 = v2739_9_ce0_local;
assign v2739_9_d0 = v9188_5_2_q0;
assign v2739_9_we0 = v2739_9_we0_local;
assign v2739_address0 = zext_ln3818_1_fu_1626_p1;
assign v2739_ce0 = v2739_ce0_local;
assign v2739_d0 = v9188_7_3_q0;
assign v2739_we0 = v2739_we0_local;
assign v9188_0_0_address0 = zext_ln3756_2_fu_1515_p1;
assign v9188_0_0_ce0 = v9188_0_0_ce0_local;
assign v9188_0_1_address0 = zext_ln3758_2_fu_1573_p1;
assign v9188_0_1_ce0 = v9188_0_1_ce0_local;
assign v9188_0_2_address0 = zext_ln3758_2_fu_1573_p1;
assign v9188_0_2_ce0 = v9188_0_2_ce0_local;
assign v9188_0_3_address0 = zext_ln3758_2_fu_1573_p1;
assign v9188_0_3_ce0 = v9188_0_3_ce0_local;
assign v9188_1_0_address0 = zext_ln3764_2_fu_1541_p1;
assign v9188_1_0_ce0 = v9188_1_0_ce0_local;
assign v9188_1_1_address0 = zext_ln3766_2_fu_1601_p1;
assign v9188_1_1_ce0 = v9188_1_1_ce0_local;
assign v9188_1_2_address0 = zext_ln3766_2_fu_1601_p1;
assign v9188_1_2_ce0 = v9188_1_2_ce0_local;
assign v9188_1_3_address0 = zext_ln3766_2_fu_1601_p1;
assign v9188_1_3_ce0 = v9188_1_3_ce0_local;
assign v9188_2_0_address0 = zext_ln3764_2_fu_1541_p1;
assign v9188_2_0_ce0 = v9188_2_0_ce0_local;
assign v9188_2_1_address0 = zext_ln3766_2_fu_1601_p1;
assign v9188_2_1_ce0 = v9188_2_1_ce0_local;
assign v9188_2_2_address0 = zext_ln3766_2_fu_1601_p1;
assign v9188_2_2_ce0 = v9188_2_2_ce0_local;
assign v9188_2_3_address0 = zext_ln3766_2_fu_1601_p1;
assign v9188_2_3_ce0 = v9188_2_3_ce0_local;
assign v9188_3_0_address0 = zext_ln3764_2_fu_1541_p1;
assign v9188_3_0_ce0 = v9188_3_0_ce0_local;
assign v9188_3_1_address0 = zext_ln3766_2_fu_1601_p1;
assign v9188_3_1_ce0 = v9188_3_1_ce0_local;
assign v9188_3_2_address0 = zext_ln3766_2_fu_1601_p1;
assign v9188_3_2_ce0 = v9188_3_2_ce0_local;
assign v9188_3_3_address0 = zext_ln3766_2_fu_1601_p1;
assign v9188_3_3_ce0 = v9188_3_3_ce0_local;
assign v9188_4_0_address0 = zext_ln3764_2_fu_1541_p1;
assign v9188_4_0_ce0 = v9188_4_0_ce0_local;
assign v9188_4_1_address0 = zext_ln3766_2_fu_1601_p1;
assign v9188_4_1_ce0 = v9188_4_1_ce0_local;
assign v9188_4_2_address0 = zext_ln3766_2_fu_1601_p1;
assign v9188_4_2_ce0 = v9188_4_2_ce0_local;
assign v9188_4_3_address0 = zext_ln3766_2_fu_1601_p1;
assign v9188_4_3_ce0 = v9188_4_3_ce0_local;
assign v9188_5_0_address0 = zext_ln3764_2_fu_1541_p1;
assign v9188_5_0_ce0 = v9188_5_0_ce0_local;
assign v9188_5_1_address0 = zext_ln3766_2_fu_1601_p1;
assign v9188_5_1_ce0 = v9188_5_1_ce0_local;
assign v9188_5_2_address0 = zext_ln3766_2_fu_1601_p1;
assign v9188_5_2_ce0 = v9188_5_2_ce0_local;
assign v9188_5_3_address0 = zext_ln3766_2_fu_1601_p1;
assign v9188_5_3_ce0 = v9188_5_3_ce0_local;
assign v9188_6_0_address0 = zext_ln3764_2_fu_1541_p1;
assign v9188_6_0_ce0 = v9188_6_0_ce0_local;
assign v9188_6_1_address0 = zext_ln3766_2_fu_1601_p1;
assign v9188_6_1_ce0 = v9188_6_1_ce0_local;
assign v9188_6_2_address0 = zext_ln3766_2_fu_1601_p1;
assign v9188_6_2_ce0 = v9188_6_2_ce0_local;
assign v9188_6_3_address0 = zext_ln3766_2_fu_1601_p1;
assign v9188_6_3_ce0 = v9188_6_3_ce0_local;
assign v9188_7_0_address0 = zext_ln3764_2_fu_1541_p1;
assign v9188_7_0_ce0 = v9188_7_0_ce0_local;
assign v9188_7_1_address0 = zext_ln3766_2_fu_1601_p1;
assign v9188_7_1_ce0 = v9188_7_1_ce0_local;
assign v9188_7_2_address0 = zext_ln3766_2_fu_1601_p1;
assign v9188_7_2_ce0 = v9188_7_2_ce0_local;
assign v9188_7_3_address0 = zext_ln3766_2_fu_1601_p1;
assign v9188_7_3_ce0 = v9188_7_3_ce0_local;
assign xor_ln3753_fu_1478_p2 = (tmp_fu_1470_p3 ^ 1'd1);
assign zext_ln3752_1_fu_1252_p1 = lshr_ln_fu_1232_p4;
assign zext_ln3752_fu_1228_p1 = v2679_fu_1220_p3;
assign zext_ln3753_1_fu_1298_p1 = lshr_ln64_fu_1288_p4;
assign zext_ln3753_fu_1284_p1 = select_ln3752_fu_1212_p3;
assign zext_ln3756_1_fu_1494_p1 = add_ln3756_1_reg_1727;
assign zext_ln3756_2_fu_1515_p1 = add_ln3756_2_fu_1510_p2;
assign zext_ln3756_fu_1330_p1 = tmp_42_fu_1322_p3;
assign zext_ln3758_1_fu_1552_p1 = add_ln3758_reg_1739;
assign zext_ln3758_2_fu_1573_p1 = add_ln3758_1_fu_1568_p2;
assign zext_ln3758_fu_1406_p1 = tmp_44_fu_1398_p3;
assign zext_ln3764_1_fu_1520_p1 = add_ln3764_reg_1733;
assign zext_ln3764_2_fu_1541_p1 = add_ln3764_1_fu_1536_p2;
assign zext_ln3764_fu_1363_p1 = tmp_43_fu_1355_p3;
assign zext_ln3766_1_fu_1580_p1 = add_ln3766_reg_1745;
assign zext_ln3766_2_fu_1601_p1 = add_ln3766_1_fu_1596_p2;
assign zext_ln3766_fu_1439_p1 = tmp_45_fu_1431_p3;
assign zext_ln3818_1_fu_1626_p1 = add_ln3818_reg_1722_pp0_iter2_reg;
assign zext_ln3818_fu_1302_p1 = lshr_ln64_fu_1288_p4;
always @ (posedge ap_clk) begin
    idxprom11_i602_cast_reg_1702[15:2] <= 14'b00000000000000;
    idxprom9_i591_cast_reg_1710[13:2] <= 12'b000000000000;
end
endmodule 