
*** Running vivado
    with args -log design_1_clusterOp_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_clusterOp_0_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_clusterOp_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Github/CoDesign-Project/Project_Update_2/Cluster_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clusterOp_0_0
Command: synth_design -top design_1_clusterOp_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 86108
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1851.227 ; gain = 409.691
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_clusterOp_0_0' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_clusterOp_0_0/synth/design_1_clusterOp_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'clusterOp' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_distances_RAM_AUTO_1R1W' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_distances_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_distances_RAM_AUTO_1R1W' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_distances_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_grouped_RAM_AUTO_1R1W' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_grouped_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_grouped_RAM_AUTO_1R1W' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_grouped_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_clusters_id_RAM_AUTO_1R1W' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_clusters_id_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_clusters_id_RAM_AUTO_1R1W' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_clusters_id_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_clusters_members_RAM_AUTO_1R1W' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_clusters_members_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_clusters_members_RAM_AUTO_1R1W' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_clusters_members_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_clusterOp_Pipeline_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_clusterOp_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_flow_control_loop_pipe_sequential_init' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_flow_control_loop_pipe_sequential_init' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_clusterOp_Pipeline_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_clusterOp_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_clusterOp_Pipeline_VITIS_LOOP_27_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_clusterOp_Pipeline_VITIS_LOOP_27_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_clusterOp_Pipeline_VITIS_LOOP_27_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_clusterOp_Pipeline_VITIS_LOOP_27_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_clusterOp_Pipeline_VITIS_LOOP_42_3' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_clusterOp_Pipeline_VITIS_LOOP_42_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_pow_32_32_s' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_pow_32_32_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_log_99_33_s' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_log_99_33_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_log_99_33_s_log_apfixed_reduce_log_inverse_lut_table_array_V_ROM_AUTO_1R' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_log_99_33_s_log_apfixed_reduce_log_inverse_lut_table_array_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './clusterOp_log_99_33_s_log_apfixed_reduce_log_inverse_lut_table_array_V_ROM_AUTO_1R.dat' is read successfully [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_log_99_33_s_log_apfixed_reduce_log_inverse_lut_table_array_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_log_99_33_s_log_apfixed_reduce_log_inverse_lut_table_array_V_ROM_AUTO_1R' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_log_99_33_s_log_apfixed_reduce_log_inverse_lut_table_array_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_log_99_33_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_ROM_AUTbkb' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_log_99_33_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_ROM_AUTbkb.v:7]
INFO: [Synth 8-3876] $readmem data file './clusterOp_log_99_33_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_ROM_AUTbkb.dat' is read successfully [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_log_99_33_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_ROM_AUTbkb.v:28]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_log_99_33_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_ROM_AUTbkb' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_log_99_33_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_ROM_AUTOcud' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_ROM_AUTOcud.v:7]
INFO: [Synth 8-3876] $readmem data file './clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_ROM_AUTOcud.dat' is read successfully [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_ROM_AUTOcud.v:28]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_ROM_AUTOcud' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_ROM_AUTOcud.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_ROM_AUTOdEe' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_ROM_AUTOdEe.v:7]
INFO: [Synth 8-3876] $readmem data file './clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_ROM_AUTOdEe.dat' is read successfully [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_ROM_AUTOdEe.v:28]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_ROM_AUTOdEe' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_ROM_AUTOdEe.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_ROM_AUTeOg' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_ROM_AUTeOg.v:7]
INFO: [Synth 8-3876] $readmem data file './clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_ROM_AUTeOg.dat' is read successfully [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_ROM_AUTeOg.v:28]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_ROM_AUTeOg' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_ROM_AUTeOg.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_ROM_AUTfYi' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_ROM_AUTfYi.v:7]
INFO: [Synth 8-3876] $readmem data file './clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_ROM_AUTfYi.dat' is read successfully [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_ROM_AUTfYi.v:28]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_ROM_AUTfYi' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_ROM_AUTfYi.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_ROM_AUTg8j' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_ROM_AUTg8j.v:7]
INFO: [Synth 8-3876] $readmem data file './clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_ROM_AUTg8j.dat' is read successfully [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_ROM_AUTg8j.v:28]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_ROM_AUTg8j' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_ROM_AUTg8j.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_mul_7s_83ns_88_5_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_7s_83ns_88_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_mul_7s_83ns_88_5_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_7s_83ns_88_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_mul_110s_6ns_110_5_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_110s_6ns_110_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_mul_110s_6ns_110_5_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_110s_6ns_110_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_mul_81ns_4ns_85_5_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_81ns_4ns_85_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_mul_81ns_4ns_85_5_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_81ns_4ns_85_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_mul_75ns_6ns_81_5_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_75ns_6ns_81_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_mul_75ns_6ns_81_5_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_75ns_6ns_81_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_mul_70ns_6ns_76_5_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_70ns_6ns_76_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_mul_70ns_6ns_76_5_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_70ns_6ns_76_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_mul_65ns_6ns_71_5_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_65ns_6ns_71_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_mul_65ns_6ns_71_5_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_65ns_6ns_71_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_mul_60ns_6ns_66_5_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_60ns_6ns_66_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_mul_60ns_6ns_66_5_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_60ns_6ns_66_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_mul_29ns_29ns_58_2_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_29ns_29ns_58_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_mul_29ns_29ns_58_2_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_29ns_29ns_58_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_log_99_33_s' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_log_99_33_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_exp_core_32_32_66_s' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_exp_core_32_32_66_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_exp_core_32_32_66_s_f_x_msb_4_table_V_ROM_AUTO_1R' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_exp_core_32_32_66_s_f_x_msb_4_table_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './clusterOp_exp_core_32_32_66_s_f_x_msb_4_table_V_ROM_AUTO_1R.dat' is read successfully [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_exp_core_32_32_66_s_f_x_msb_4_table_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_exp_core_32_32_66_s_f_x_msb_4_table_V_ROM_AUTO_1R' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_exp_core_32_32_66_s_f_x_msb_4_table_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_exp_core_32_32_66_s_f_x_msb_5_table_V_ROM_AUTO_1R' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_exp_core_32_32_66_s_f_x_msb_5_table_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './clusterOp_exp_core_32_32_66_s_f_x_msb_5_table_V_ROM_AUTO_1R.dat' is read successfully [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_exp_core_32_32_66_s_f_x_msb_5_table_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_exp_core_32_32_66_s_f_x_msb_5_table_V_ROM_AUTO_1R' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_exp_core_32_32_66_s_f_x_msb_5_table_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_exp_core_32_32_66_s_f_x_msb_3_table_V_ROM_AUTO_1R' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_exp_core_32_32_66_s_f_x_msb_3_table_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './clusterOp_exp_core_32_32_66_s_f_x_msb_3_table_V_ROM_AUTO_1R.dat' is read successfully [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_exp_core_32_32_66_s_f_x_msb_3_table_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_exp_core_32_32_66_s_f_x_msb_3_table_V_ROM_AUTO_1R' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_exp_core_32_32_66_s_f_x_msb_3_table_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_exp_core_32_32_66_s_f_x_msb_2_table_V_ROM_AUTO_1R' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_exp_core_32_32_66_s_f_x_msb_2_table_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './clusterOp_exp_core_32_32_66_s_f_x_msb_2_table_V_ROM_AUTO_1R.dat' is read successfully [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_exp_core_32_32_66_s_f_x_msb_2_table_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_exp_core_32_32_66_s_f_x_msb_2_table_V_ROM_AUTO_1R' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_exp_core_32_32_66_s_f_x_msb_2_table_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_exp_core_32_32_66_s_exp_x_msb_1_table_V_ROM_AUTO_1R' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_exp_core_32_32_66_s_exp_x_msb_1_table_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './clusterOp_exp_core_32_32_66_s_exp_x_msb_1_table_V_ROM_AUTO_1R.dat' is read successfully [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_exp_core_32_32_66_s_exp_x_msb_1_table_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_exp_core_32_32_66_s_exp_x_msb_1_table_V_ROM_AUTO_1R' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_exp_core_32_32_66_s_exp_x_msb_1_table_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_mul_32ns_8ns_40_2_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_32ns_8ns_40_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_mul_32ns_8ns_40_2_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_32ns_8ns_40_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_mul_51ns_50ns_101_5_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_51ns_50ns_101_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_mul_51ns_50ns_101_5_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_51ns_50ns_101_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_mul_67ns_63ns_130_5_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_67ns_63ns_130_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_mul_67ns_63ns_130_5_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_67ns_63ns_130_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_mul_72ns_68ns_140_5_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_72ns_68ns_140_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_mul_72ns_68ns_140_5_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_72ns_68ns_140_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_mul_mul_25ns_8ns_33_4_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_mul_25ns_8ns_33_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_mul_mul_25ns_8ns_33_4_1_DSP48_0' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_mul_25ns_8ns_33_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_mul_mul_25ns_8ns_33_4_1_DSP48_0' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_mul_25ns_8ns_33_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_mul_mul_25ns_8ns_33_4_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_mul_25ns_8ns_33_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_exp_core_32_32_66_s' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_exp_core_32_32_66_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_pow_32_32_s' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_pow_32_32_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_sqrt_fixed_32_32_s' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_sqrt_fixed_32_32_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_sqrt_fixed_32_32_s' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_sqrt_fixed_32_32_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_sitofp_32ns_32_6_no_dsp_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_sitofp_32ns_32_6_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_sitofp_32ns_32_6_no_dsp_1_ip' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/ip/clusterOp_sitofp_32ns_32_6_no_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [E:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [E:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_sitofp_32ns_32_6_no_dsp_1_ip' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/ip/clusterOp_sitofp_32ns_32_6_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_sitofp_32ns_32_6_no_dsp_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_sitofp_32ns_32_6_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_fcmp_32ns_32ns_1_2_no_dsp_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_fcmp_32ns_32ns_1_2_no_dsp_1_ip' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/ip/clusterOp_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_fcmp_32ns_32ns_1_2_no_dsp_1_ip' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/ip/clusterOp_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_fcmp_32ns_32ns_1_2_no_dsp_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_clusterOp_Pipeline_VITIS_LOOP_42_3' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_clusterOp_Pipeline_VITIS_LOOP_42_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_clusterOp_Pipeline_VITIS_LOOP_78_5' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_clusterOp_Pipeline_VITIS_LOOP_78_5.v:10]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_clusterOp_Pipeline_VITIS_LOOP_78_5' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_clusterOp_Pipeline_VITIS_LOOP_78_5.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_CTRL_BUS_s_axi' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_CTRL_BUS_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_CTRL_BUS_s_axi.v:193]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_CTRL_BUS_s_axi' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_CTRL_BUS_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_mul_mul_17s_9ns_17_4_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_mul_17s_9ns_17_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_mul_mul_17s_9ns_17_4_1_DSP48_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_mul_17s_9ns_17_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_mul_mul_17s_9ns_17_4_1_DSP48_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_mul_17s_9ns_17_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_mul_mul_17s_9ns_17_4_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_mul_17s_9ns_17_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_regslice_both' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_regslice_both' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_regslice_both__parameterized0' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_regslice_both__parameterized0' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_regslice_both__parameterized1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_regslice_both__parameterized1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_regslice_both__parameterized2' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_regslice_both__parameterized2' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_regslice_both__parameterized3' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_regslice_both__parameterized3' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp_regslice_both__parameterized4' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp_regslice_both__parameterized4' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clusterOp_0_0' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_clusterOp_0_0/synth/design_1_clusterOp_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_CTRL_BUS_s_axi.v:250]
WARNING: [Synth 8-7129] Port rst in module clusterOp_mul_mul_17s_9ns_17_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module clusterOp_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module clusterOp_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module clusterOp_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module clusterOp_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module clusterOp_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module clusterOp_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module clusterOp_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module clusterOp_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module clusterOp_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module clusterOp_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module clusterOp_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module clusterOp_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module clusterOp_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module clusterOp_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module clusterOp_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module clusterOp_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module clusterOp_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module clusterOp_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module clusterOp_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module clusterOp_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module clusterOp_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module clusterOp_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module clusterOp_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module clusterOp_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module clusterOp_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module clusterOp_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module clusterOp_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module clusterOp_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module clusterOp_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module clusterOp_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module clusterOp_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module clusterOp_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized42 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized42 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized42 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized42 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized42 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_ne_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tuser[0] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tlast in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2066.930 ; gain = 625.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2066.930 ; gain = 625.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2066.930 ; gain = 625.395
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.353 . Memory (MB): peak = 2066.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 191 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_clusterOp_0_0/constraints/clusterOp_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_clusterOp_0_0/constraints/clusterOp_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.runs/design_1_clusterOp_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.runs/design_1_clusterOp_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2163.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  FDE => FDRE: 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.298 . Memory (MB): peak = 2163.020 ; gain = 0.004
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2163.020 ; gain = 721.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2163.020 ; gain = 721.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.runs/design_1_clusterOp_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2163.020 ; gain = 721.484
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_34_reg_1338_reg' and it is trimmed from '98' to '97' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_log_99_33_s.v:727]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'clusterOp_CTRL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'clusterOp_CTRL_BUS_s_axi'
WARNING: [Synth 8-3936] Found unconnected internal register 'cluster_count_load_1_reg_578_reg' and it is trimmed from '32' to '9' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp.v:840]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'clusterOp_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'clusterOp_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2163.020 ; gain = 721.484
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/sitofp_32ns_32_6_no_dsp_1_U52/clusterOp_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/sitofp_32ns_32_6_no_dsp_1_U52/clusterOp_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/sitofp_32ns_32_6_no_dsp_1_U52/clusterOp_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized4) to 'inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/sitofp_32ns_32_6_no_dsp_1_U52/clusterOp_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/sitofp_32ns_32_6_no_dsp_1_U52/clusterOp_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized15) to 'inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/sitofp_32ns_32_6_no_dsp_1_U52/clusterOp_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/sitofp_32ns_32_6_no_dsp_1_U52/clusterOp_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized15) to 'inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/sitofp_32ns_32_6_no_dsp_1_U52/clusterOp_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/sitofp_32ns_32_6_no_dsp_1_U52/clusterOp_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/sitofp_32ns_32_6_no_dsp_1_U52/clusterOp_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/sitofp_32ns_32_6_no_dsp_1_U52/clusterOp_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/sitofp_32ns_32_6_no_dsp_1_U52/clusterOp_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/sitofp_32ns_32_6_no_dsp_1_U52/clusterOp_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/sitofp_32ns_32_6_no_dsp_1_U52/clusterOp_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/sitofp_32ns_32_6_no_dsp_1_U52/clusterOp_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/sitofp_32ns_32_6_no_dsp_1_U52/clusterOp_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/sitofp_32ns_32_6_no_dsp_1_U52/clusterOp_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/sitofp_32ns_32_6_no_dsp_1_U52/clusterOp_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/fcmp_32ns_32ns_1_2_no_dsp_1_U53/clusterOp_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/fcmp_32ns_32ns_1_2_no_dsp_1_U53/clusterOp_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/fcmp_32ns_32ns_1_2_no_dsp_1_U53/clusterOp_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/fcmp_32ns_32ns_1_2_no_dsp_1_U53/clusterOp_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/fcmp_32ns_32ns_1_2_no_dsp_1_U53/clusterOp_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/fcmp_32ns_32ns_1_2_no_dsp_1_U53/clusterOp_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/fcmp_32ns_32ns_1_2_no_dsp_1_U53/clusterOp_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/fcmp_32ns_32ns_1_2_no_dsp_1_U53/clusterOp_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'dout_reg' and it is trimmed from '48' to '24' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_29ns_29ns_58_2_1.v:27]
WARNING: [Synth 8-3936] Found unconnected internal register 'dout_reg' and it is trimmed from '48' to '17' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_29ns_29ns_58_2_1.v:27]
WARNING: [Synth 8-3936] Found unconnected internal register 'dout_reg' and it is trimmed from '48' to '41' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_29ns_29ns_58_2_1.v:27]
WARNING: [Synth 8-3936] Found unconnected internal register 'dout_reg' and it is trimmed from '48' to '17' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_29ns_29ns_58_2_1.v:27]
WARNING: [Synth 8-6014] Unused sequential element mul_81ns_4ns_85_5_1_U12/buff0_reg was removed.  [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_81ns_4ns_85_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_75ns_6ns_81_5_1_U13/buff0_reg was removed.  [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_75ns_6ns_81_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_70ns_6ns_76_5_1_U14/buff0_reg was removed.  [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_70ns_6ns_76_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_65ns_6ns_71_5_1_U15/buff0_reg was removed.  [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_65ns_6ns_71_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_60ns_6ns_66_5_1_U16/buff0_reg was removed.  [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_60ns_6ns_66_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_7s_83ns_88_5_1_U10/buff0_reg was removed.  [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_7s_83ns_88_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_81ns_4ns_85_5_1_U12/buff0_reg was removed.  [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_81ns_4ns_85_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_75ns_6ns_81_5_1_U13/buff0_reg was removed.  [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_75ns_6ns_81_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_70ns_6ns_76_5_1_U14/buff0_reg was removed.  [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_70ns_6ns_76_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_65ns_6ns_71_5_1_U15/buff0_reg was removed.  [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_65ns_6ns_71_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_60ns_6ns_66_5_1_U16/buff0_reg was removed.  [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_60ns_6ns_66_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element grp_exp_core_32_32_66_s_fu_92/mul_mul_25ns_8ns_33_4_1_U38/clusterOp_mul_mul_25ns_8ns_33_4_1_DSP48_0_U/p_reg_tmp_reg was removed.  [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_mul_25ns_8ns_33_4_1.v:23]
WARNING: [Synth 8-6014] Unused sequential element grp_exp_core_32_32_66_s_fu_92/mul_mul_25ns_8ns_33_4_1_U38/clusterOp_mul_mul_25ns_8ns_33_4_1_DSP48_0_U/p_reg_reg was removed.  [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_mul_25ns_8ns_33_4_1.v:24]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_exp_core_32_32_66_s_fu_92/mul_mul_25ns_8ns_33_4_1_U38/clusterOp_mul_mul_25ns_8ns_33_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '34' to '32' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_mul_25ns_8ns_33_4_1.v:24]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_exp_core_32_32_66_s_fu_92/mul_mul_25ns_8ns_33_4_1_U38/clusterOp_mul_mul_25ns_8ns_33_4_1_DSP48_0_U/p_reg_tmp_reg' and it is trimmed from '34' to '32' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_mul_25ns_8ns_33_4_1.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_exp_core_32_32_66_s_fu_92/mul_mul_25ns_8ns_33_4_1_U38/clusterOp_mul_mul_25ns_8ns_33_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '8' to '1' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_mul_25ns_8ns_33_4_1.v:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_exp_core_32_32_66_s_fu_92/mul_mul_25ns_8ns_33_4_1_U38/clusterOp_mul_mul_25ns_8ns_33_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '1' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/8065/hdl/verilog/clusterOp_mul_mul_25ns_8ns_33_4_1.v:21]
WARNING: [Synth 8-3332] Sequential element (dout_reg[0]__0) is unused and will be removed from module clusterOp_mul_29ns_29ns_58_2_1.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[47]) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[46]) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[45]) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[44]) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[43]) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[42]) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[41]) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[40]) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[39]) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[38]) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[37]) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[36]) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[35]) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[34]) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[33]) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[32]) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[31]) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[30]) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[29]) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[28]) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[27]) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[26]) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[25]) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[24]) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[23]) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[22]) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[21]) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[20]) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[19]) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[18]) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[17]) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[47]__0) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[46]__0) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[45]__0) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[44]__0) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[43]__0) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[42]__0) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[41]__0) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[40]__0) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[39]__0) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[38]__0) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[37]__0) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[36]__0) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[35]__0) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[34]__0) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[33]__0) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[32]__0) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[31]__0) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[30]__0) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[29]__0) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[28]__0) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[27]__0) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[26]__0) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[25]__0) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[24]__0) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[23]__0) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[22]__0) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[21]__0) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[20]__0) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[19]__0) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[18]__0) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[17]__0) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[47]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[46]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[45]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[44]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[43]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[42]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[41]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[40]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[39]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[38]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[37]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[36]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[35]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[34]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[33]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[32]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[31]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[30]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[29]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[28]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[27]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[26]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[25]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[24]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[23]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[22]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[21]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[20]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[19]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[18]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[17]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[16]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[15]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[14]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[13]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[12]__1) is unused and will be removed from module clusterOp_log_99_33_s.
WARNING: [Synth 8-3332] Sequential element (mul_110s_6ns_110_5_1_U11/buff1_reg[11]__1) is unused and will be removed from module clusterOp_log_99_33_s.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 2163.020 ; gain = 721.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 2163.020 ; gain = 721.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 2171.141 ; gain = 729.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/f_x_msb_4_table_V_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/f_x_msb_4_table_V_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_log_99_33_s_fu_73/log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_log_99_33_s_fu_73/log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_log_99_33_s_fu_73/log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_log_99_33_s_fu_73/log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_log_99_33_s_fu_73/log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_log_99_33_s_fu_73/log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_log_99_33_s_fu_73/log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_log_99_33_s_fu_73/log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/f_x_msb_4_table_V_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/f_x_msb_4_table_V_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/distances_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/distances_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_id_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_3_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 2230.090 ; gain = 788.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:24 . Memory (MB): peak = 2264.578 ; gain = 823.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:01:24 . Memory (MB): peak = 2264.578 ; gain = 823.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 2264.578 ; gain = 823.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 2264.578 ; gain = 823.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:01:27 . Memory (MB): peak = 2269.559 ; gain = 828.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:27 ; elapsed = 00:01:27 . Memory (MB): peak = 2269.559 ; gain = 828.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                              | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|clusterOp_pow_32_32_s                    | A'*B''                 | 17     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|clusterOp_pow_32_32_s                    | (PCIN>>17+A'*B'')'     | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_pow_32_32_s                    | (A''*B')'              | 16     | 16     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp_pow_32_32_s                    | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_pow_32_32_s                    | (PCIN>>17+(A''*B')')'  | 17     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp_pow_32_32_s                    | (A''*B')'              | 17     | 16     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp_pow_32_32_s                    | PCIN+(A''*B'')'        | 16     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_pow_32_32_s                    | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_pow_32_32_s                    | (A''*B'')'             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_pow_32_32_s                    | PCIN>>17+(A''*B'')'    | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_pow_32_32_s                    | (PCIN+(A''*B'')')'     | 16     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_pow_32_32_s                    | ((A''*B'')')'          | 16     | 12     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_pow_32_32_s                    | (A''*B'')'             | 17     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_pow_32_32_s                    | PCIN>>17+(A''*B'')'    | 17     | 12     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_pow_32_32_s                    | (PCIN+(A''*B'')')'     | 17     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_pow_32_32_s                    | (A''*B'')'             | 17     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_pow_32_32_s                    | PCIN>>17+(A''*B'')'    | 17     | 12     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_pow_32_32_s                    | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_pow_32_32_s                    | (A''*B'')'             | 17     | 12     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_pow_32_32_s                    | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_pow_32_32_s                    | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_pow_32_32_s                    | (A''*B'')'             | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_pow_32_32_s                    | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_pow_32_32_s                    | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_pow_32_32_s                    | (A''*B'')'             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_pow_32_32_s                    | PCIN>>17+(A''*B'')'    | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_pow_32_32_s                    | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_pow_32_32_s                    | ((A''*B'')')'          | 21     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_pow_32_32_s                    | (A''*B'')'             | 21     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_pow_32_32_s                    | PCIN>>17+(A''*B'')'    | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_pow_32_32_s                    | (PCIN+(A''*B'')')'     | 21     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_pow_32_32_s                    | (A''*B'')'             | 21     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_pow_32_32_s                    | PCIN>>17+(A''*B'')'    | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_pow_32_32_s                    | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_pow_32_32_s                    | (A''*B'')'             | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_pow_32_32_s                    | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_pow_32_32_s                    | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_pow_32_32_s                    | (A''*B'')'             | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_pow_32_32_s                    | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_pow_32_32_s                    | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_pow_32_32_s                    | (A''*B'')'             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_pow_32_32_s                    | PCIN>>17+(A''*B'')'    | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_pow_32_32_s                    | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_pow_32_32_s                    | (A'*B')'               | 24     | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp_log_99_33_s                    | (A''*B'')'             | 0      | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_log_99_33_s                    | PCIN>>17+(A''*B'')'    | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_log_99_33_s                    | (PCIN>>17+(A''*B'')')' | 30     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_log_99_33_s                    | (A'*B'')'              | 0      | 6      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_log_99_33_s                    | PCIN>>17+(A''*B'')'    | 0      | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_log_99_33_s                    | (PCIN>>17+(A''*B'')')' | 0      | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_mul_29ns_29ns_58_2_1           | A'*B'                  | 17     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|clusterOp_mul_29ns_29ns_58_2_1           | (PCIN>>17+A'*B')'      | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp_mul_29ns_29ns_58_2_1           | A'*B'                  | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|clusterOp_mul_29ns_29ns_58_2_1           | (PCIN>>17+A'*B')'      | 17     | 12     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp_log_99_33_s                    | (A''*B'')'             | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_log_99_33_s                    | (PCIN>>17+(A''*B'')')' | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_log_99_33_s                    | PCIN>>17+(A''*B'')'    | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_log_99_33_s                    | (PCIN>>17+(A''*B'')')' | 9      | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_log_99_33_s                    | (A''*B'')'             | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_log_99_33_s                    | (PCIN>>17+(A''*B'')')' | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_log_99_33_s                    | PCIN>>17+(A''*B'')'    | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_log_99_33_s                    | (PCIN>>17+(A''*B'')')' | 14     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_log_99_33_s                    | (A''*B'')'             | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_log_99_33_s                    | (PCIN>>17+(A''*B'')')' | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_log_99_33_s                    | PCIN>>17+(A''*B'')'    | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_log_99_33_s                    | (PCIN>>17+(A''*B'')')' | 19     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_log_99_33_s                    | (A''*B'')'             | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_log_99_33_s                    | (PCIN>>17+(A''*B'')')' | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_log_99_33_s                    | PCIN>>17+(A''*B'')'    | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_log_99_33_s                    | (PCIN>>17+(A''*B'')')' | 24     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_log_99_33_s                    | (A*B'')'               | 17     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_log_99_33_s                    | PCIN>>17+(A*B'')'      | 16     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_log_99_33_s                    | (PCIN>>17+(A*B'')')'   | 17     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_log_99_33_s                    | PCIN>>17+(A*B'')'      | 17     | 0      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_log_99_33_s                    | (PCIN>>17+(A*B)')'     | 14     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|clusterOp_log_99_33_s                    | (A''*B'')'             | 17     | 4      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_log_99_33_s                    | PCIN>>17+(A''*B'')'    | 17     | 4      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_log_99_33_s                    | (PCIN>>17+(A''*B'')')' | 17     | 4      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_log_99_33_s                    | PCIN>>17+(A''*B'')'    | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_log_99_33_s                    | (PCIN>>17+(A''*B'')')' | 13     | 4      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_pow_32_32_s                    | A'*B''                 | 17     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|clusterOp_pow_32_32_s                    | (PCIN>>17+A'*B'')'     | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_pow_32_32_s                    | (A''*B')'              | 16     | 16     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp_pow_32_32_s                    | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_pow_32_32_s                    | (PCIN>>17+(A''*B')')'  | 17     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp_pow_32_32_s                    | (A''*B')'              | 17     | 16     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp_pow_32_32_s                    | PCIN+(A''*B'')'        | 16     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_pow_32_32_s                    | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_pow_32_32_s                    | (A''*B'')'             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_pow_32_32_s                    | PCIN>>17+(A''*B'')'    | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_pow_32_32_s                    | (PCIN+(A''*B'')')'     | 16     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_pow_32_32_s                    | ((A''*B'')')'          | 16     | 12     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_pow_32_32_s                    | (A''*B'')'             | 17     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_pow_32_32_s                    | PCIN>>17+(A''*B'')'    | 17     | 12     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_pow_32_32_s                    | (PCIN+(A''*B'')')'     | 17     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_pow_32_32_s                    | (A''*B'')'             | 17     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_pow_32_32_s                    | PCIN>>17+(A''*B'')'    | 17     | 12     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_pow_32_32_s                    | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_pow_32_32_s                    | (A''*B'')'             | 17     | 12     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_pow_32_32_s                    | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_pow_32_32_s                    | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_pow_32_32_s                    | (A''*B'')'             | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_pow_32_32_s                    | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_pow_32_32_s                    | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_pow_32_32_s                    | (A''*B'')'             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_pow_32_32_s                    | PCIN>>17+(A''*B'')'    | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_pow_32_32_s                    | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_pow_32_32_s                    | ((A''*B'')')'          | 21     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_pow_32_32_s                    | (A''*B'')'             | 21     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_pow_32_32_s                    | PCIN>>17+(A''*B'')'    | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_pow_32_32_s                    | (PCIN+(A''*B'')')'     | 21     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_pow_32_32_s                    | (A''*B'')'             | 21     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_pow_32_32_s                    | PCIN>>17+(A''*B'')'    | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_pow_32_32_s                    | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_pow_32_32_s                    | (A''*B'')'             | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_pow_32_32_s                    | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_pow_32_32_s                    | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_pow_32_32_s                    | (A''*B'')'             | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_pow_32_32_s                    | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_pow_32_32_s                    | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_pow_32_32_s                    | (A''*B'')'             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_pow_32_32_s                    | PCIN>>17+(A''*B'')'    | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_pow_32_32_s                    | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_pow_32_32_s                    | (A'*B')'               | 24     | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp_log_99_33_s                    | (A''*B'')'             | 0      | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_log_99_33_s                    | PCIN>>17+(A''*B'')'    | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_log_99_33_s                    | (PCIN>>17+(A''*B'')')' | 30     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_log_99_33_s                    | (A'*B'')'              | 0      | 6      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_log_99_33_s                    | PCIN>>17+(A''*B'')'    | 0      | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_log_99_33_s                    | (PCIN>>17+(A''*B'')')' | 0      | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_mul_29ns_29ns_58_2_1           | A'*B'                  | 17     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|clusterOp_mul_29ns_29ns_58_2_1           | (PCIN>>17+A'*B')'      | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp_mul_29ns_29ns_58_2_1           | A'*B'                  | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|clusterOp_mul_29ns_29ns_58_2_1           | (PCIN>>17+A'*B')'      | 17     | 12     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp_log_99_33_s                    | (A''*B'')'             | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_log_99_33_s                    | (PCIN>>17+(A''*B'')')' | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_log_99_33_s                    | PCIN>>17+(A''*B'')'    | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_log_99_33_s                    | (PCIN>>17+(A''*B'')')' | 9      | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_log_99_33_s                    | (A''*B'')'             | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_log_99_33_s                    | (PCIN>>17+(A''*B'')')' | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_log_99_33_s                    | PCIN>>17+(A''*B'')'    | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_log_99_33_s                    | (PCIN>>17+(A''*B'')')' | 14     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_log_99_33_s                    | (A''*B'')'             | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_log_99_33_s                    | (PCIN>>17+(A''*B'')')' | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_log_99_33_s                    | PCIN>>17+(A''*B'')'    | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_log_99_33_s                    | (PCIN>>17+(A''*B'')')' | 19     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_log_99_33_s                    | (A''*B'')'             | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_log_99_33_s                    | (PCIN>>17+(A''*B'')')' | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_log_99_33_s                    | PCIN>>17+(A''*B'')'    | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_log_99_33_s                    | (PCIN>>17+(A''*B'')')' | 24     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_log_99_33_s                    | (A*B'')'               | 17     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_log_99_33_s                    | PCIN>>17+(A*B'')'      | 16     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_log_99_33_s                    | (PCIN>>17+(A*B'')')'   | 17     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_log_99_33_s                    | PCIN>>17+(A*B'')'      | 17     | 0      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_log_99_33_s                    | (PCIN>>17+(A*B)')'     | 14     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|clusterOp_log_99_33_s                    | (A''*B'')'             | 17     | 4      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp_log_99_33_s                    | PCIN>>17+(A''*B'')'    | 17     | 4      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_log_99_33_s                    | (PCIN>>17+(A''*B'')')' | 17     | 4      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_log_99_33_s                    | PCIN>>17+(A''*B'')'    | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp_log_99_33_s                    | (PCIN>>17+(A''*B'')')' | 13     | 4      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp_mul_mul_17s_9ns_17_4_1_DSP48_1 | ((A'*B)')'             | 30     | 9      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 1    | 1    | 
+-----------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |  1154|
|2     |DSP48E1   |   161|
|20    |LUT1      |   249|
|21    |LUT2      |  1942|
|22    |LUT3      |  2228|
|23    |LUT4      |  2390|
|24    |LUT5      |   539|
|25    |LUT6      |  1017|
|26    |MUXCY     |   119|
|27    |MUXF7     |     3|
|28    |RAM16X1S  |     1|
|29    |RAM256X1S |     1|
|30    |RAM32X1S  |     1|
|31    |RAM64X1S  |     1|
|32    |RAMB18E1  |    21|
|44    |RAMB36E1  |    46|
|51    |SRL16E    |   810|
|52    |XORCY     |    56|
|53    |FDE       |    16|
|54    |FDRE      |  9278|
|55    |FDSE      |    58|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:01:27 . Memory (MB): peak = 2269.559 ; gain = 828.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1412 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:08 ; elapsed = 00:01:22 . Memory (MB): peak = 2269.559 ; gain = 731.934
Synthesis Optimization Complete : Time (s): cpu = 00:01:27 ; elapsed = 00:01:28 . Memory (MB): peak = 2269.559 ; gain = 828.023
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.396 . Memory (MB): peak = 2279.215 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1580 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2307.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 32 instances
  FDE => FDRE: 16 instances
  RAM16X1S => RAM32X1S (RAMS32): 1 instance 
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 1 instance 
  RAM32X1S => RAM32X1S (RAMS32): 1 instance 
  RAM64X1S => RAM64X1S (RAMS64E): 1 instance 

Synth Design complete, checksum: 12c1a8c0
INFO: [Common 17-83] Releasing license: Synthesis
212 Infos, 226 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:38 ; elapsed = 00:01:39 . Memory (MB): peak = 2307.562 ; gain = 1267.824
INFO: [Common 17-1381] The checkpoint 'E:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.runs/design_1_clusterOp_0_0_synth_1/design_1_clusterOp_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_clusterOp_0_0, cache-ID = 8fd5a8ed175f5504
INFO: [Coretcl 2-1174] Renamed 130 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.runs/design_1_clusterOp_0_0_synth_1/design_1_clusterOp_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_clusterOp_0_0_utilization_synth.rpt -pb design_1_clusterOp_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 29 22:22:42 2023...
