$date
	Fri Oct 25 09:22:35 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module contador_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # clr $end
$var reg 1 $ pr $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
0#
0"
b0 !
$end
#10
1"
#20
b1 !
0"
1#
#30
1"
#40
b10 !
0"
#50
1"
#60
b11 !
0"
#70
1"
#80
b100 !
0"
#90
1"
#100
b101 !
0"
#110
1"
#120
b110 !
0"
#130
1"
#140
b111 !
0"
#150
1"
#160
b1000 !
0"
#170
1"
#180
b1001 !
0"
#190
1"
#200
b1010 !
0"
#210
1"
#220
b1011 !
0"
#230
1"
#240
b1100 !
0"
#250
1"
#260
b1101 !
0"
#270
1"
#280
b1110 !
0"
#290
1"
#300
b1111 !
0"
#310
1"
#320
b0 !
0"
#330
1"
#340
b1 !
0"
#350
1"
#360
b10 !
0"
