$date
	Sun Dec  1 00:04:29 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module UART1_tb $end
$var wire 8 ! tx1 [7:0] $end
$var wire 1 " stop_bit $end
$var wire 1 # start_bit $end
$var wire 1 $ serial_out $end
$var wire 1 % rst $end
$var wire 1 & idle_bit $end
$var wire 1 ' clk $end
$scope module dut $end
$var wire 8 ( tx1 [7:0] $end
$var wire 1 " stop_bit $end
$var wire 1 # start_bit $end
$var wire 1 % rst $end
$var wire 1 & idle_bit $end
$var wire 1 ' clk $end
$var parameter 3 ) DATA $end
$var parameter 3 * IDLE $end
$var parameter 3 + PARITY $end
$var parameter 3 , START $end
$var parameter 3 - STOP $end
$var reg 4 . contador [3:0] $end
$var reg 8 / data_register [7:0] $end
$var reg 3 0 next_state [2:0] $end
$var reg 1 1 parity_bit $end
$var reg 1 $ serial_out $end
$var reg 3 2 state [2:0] $end
$upscope $end
$scope module tester $end
$var wire 1 $ serial_out $end
$var reg 1 ' clk $end
$var reg 1 & idle_bit $end
$var reg 1 % rst $end
$var reg 1 # start_bit $end
$var reg 1 " stop_bit $end
$var reg 8 3 tx1 [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 -
b1 ,
b11 +
b0 *
b10 )
$end
#0
$dumpvars
b0 3
b0 2
01
b0 0
b0 /
b0 .
b0 (
1'
1&
1%
0$
1#
0"
b0 !
$end
#5
0'
#10
1$
1'
0%
#15
0'
#20
b1 2
b10 0
1'
0#
0&
#25
0'
#30
0$
b10 2
b10 0
1'
b10100100 !
b10100100 (
b10100100 3
1#
#35
0'
#40
11
b1 .
1'
#41
b0 !
b0 (
b0 3
#45
0'
#50
b10 .
1'
#51
1"
#55
0'
#60
b11 .
1'
#61
0"
1&
#65
0'
#70
b100 .
1'
#75
0'
#80
b101 .
1'
#85
0'
#90
b110 .
1'
#95
0'
#100
b111 .
1'
#105
0'
#110
b11 0
b1000 .
1'
#115
0'
#120
b100 0
b11 2
1'
#125
0'
#130
b0 0
b0 .
1$
b100 2
1'
#135
0'
#140
b0 2
1'
#145
0'
#150
1'
#155
0'
#160
1'
#165
0'
#170
1'
#175
0'
#180
1'
#185
0'
#190
1'
#195
0'
#200
1'
#205
0'
#210
1'
#215
0'
#220
1'
#225
0'
#230
1'
#235
0'
#240
1'
#245
0'
#250
1'
#255
0'
#260
1'
#261
