<profile>

<section name = "Vitis HLS Report for 'v_hcresampler_core_1'" level="0">
<item name = "Date">Mon Aug 29 12:25:41 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.62 ns, 4.106 ns, 1.52 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 1073971194, 11.250 ns, 6.041 sec, 2, 1073971194, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186">v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2, 6, 32772, 33.750 ns, 0.184 ms, 6, 32772, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_722_1">0, 1073971192, 2 ~ 32776, -, -, 0 ~ 32767, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 56, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 359, 616, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 109, -</column>
<column name="Register">-, -, 291, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186">v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2, 0, 0, 359, 616, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="loopWidth_fu_243_p2">+, 0, 0, 12, 12, 12</column>
<column name="y_2_fu_268_p2">+, 0, 0, 12, 11, 1</column>
<column name="cmp361011_i_fu_254_p2">icmp, 0, 0, 12, 12, 1</column>
<column name="icmp_ln722_fu_263_p2">icmp, 0, 0, 11, 11, 11</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln685_fu_226_p3">select, 0, 0, 3, 1, 1</column>
<column name="select_ln720_fu_233_p3">select, 0, 0, 2, 1, 1</column>
<column name="not_read15_fu_249_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="HwReg_height_blk_n">9, 2, 1, 2</column>
<column name="HwReg_height_c_blk_n">9, 2, 1, 2</column>
<column name="HwReg_width_blk_n">9, 2, 1, 2</column>
<column name="HwReg_width_c_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="stream_csc_read">9, 2, 1, 2</column>
<column name="stream_out_hresampled_write">9, 2, 1, 2</column>
<column name="y_1_fu_72">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="HwReg_width_read_reg_429">11, 0, 11, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="cmp361011_i_reg_450">1, 0, 1, 0</column>
<column name="filt_res1_fu_76">64, 0, 64, 0</column>
<column name="grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg">1, 0, 1, 0</column>
<column name="loopHeight_reg_424">11, 0, 11, 0</column>
<column name="loopWidth_reg_440">12, 0, 12, 0</column>
<column name="not_read15_reg_445">1, 0, 1, 0</column>
<column name="p_0_0_0_0_0516_21070_lcssa1096_i_fu_120">8, 0, 8, 0</column>
<column name="p_0_0_0_0_05241020_lcssa1043_i_fu_80">8, 0, 8, 0</column>
<column name="p_0_0_0_0_05241026_lcssa1052_i_fu_92">8, 0, 8, 0</column>
<column name="p_0_0_0_0_0_21073_lcssa1099_i_fu_124">8, 0, 8, 0</column>
<column name="p_0_1_0_0_01022_lcssa1046_i_fu_84">8, 0, 8, 0</column>
<column name="p_0_1_0_0_01028_lcssa1055_i_fu_96">8, 0, 8, 0</column>
<column name="p_0_1_0_0_01032_lcssa1058_i_fu_100">8, 0, 8, 0</column>
<column name="p_0_2_0_0_01024_lcssa1049_i_fu_88">8, 0, 8, 0</column>
<column name="p_lcssa10661084_i_fu_108">8, 0, 8, 0</column>
<column name="p_lcssa10681090_i_fu_112">8, 0, 8, 0</column>
<column name="p_lcssa10691093_i_fu_116">8, 0, 8, 0</column>
<column name="p_lcssa1078_i_fu_104">8, 0, 8, 0</column>
<column name="pixbuf_y_val_V_1_fu_132">8, 0, 8, 0</column>
<column name="pixbuf_y_val_V_2_fu_136">8, 0, 8, 0</column>
<column name="pixbuf_y_val_V_2_load_reg_462">8, 0, 8, 0</column>
<column name="pixbuf_y_val_V_3_fu_140">8, 0, 8, 0</column>
<column name="pixbuf_y_val_V_3_load_reg_467">8, 0, 8, 0</column>
<column name="pixbuf_y_val_V_4_fu_144">8, 0, 8, 0</column>
<column name="pixbuf_y_val_V_4_load_reg_472">8, 0, 8, 0</column>
<column name="pixbuf_y_val_V_fu_128">8, 0, 8, 0</column>
<column name="select_ln685_reg_435">1, 0, 2, 1</column>
<column name="y_1_fu_72">11, 0, 11, 0</column>
<column name="y_2_reg_457">11, 0, 11, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, v_hcresampler_core.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, v_hcresampler_core.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, v_hcresampler_core.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, v_hcresampler_core.1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, v_hcresampler_core.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, v_hcresampler_core.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, v_hcresampler_core.1, return value</column>
<column name="stream_csc_dout">in, 24, ap_fifo, stream_csc, pointer</column>
<column name="stream_csc_num_data_valid">in, 5, ap_fifo, stream_csc, pointer</column>
<column name="stream_csc_fifo_cap">in, 5, ap_fifo, stream_csc, pointer</column>
<column name="stream_csc_empty_n">in, 1, ap_fifo, stream_csc, pointer</column>
<column name="stream_csc_read">out, 1, ap_fifo, stream_csc, pointer</column>
<column name="HwReg_height_dout">in, 11, ap_fifo, HwReg_height, pointer</column>
<column name="HwReg_height_num_data_valid">in, 2, ap_fifo, HwReg_height, pointer</column>
<column name="HwReg_height_fifo_cap">in, 2, ap_fifo, HwReg_height, pointer</column>
<column name="HwReg_height_empty_n">in, 1, ap_fifo, HwReg_height, pointer</column>
<column name="HwReg_height_read">out, 1, ap_fifo, HwReg_height, pointer</column>
<column name="HwReg_width_dout">in, 11, ap_fifo, HwReg_width, pointer</column>
<column name="HwReg_width_num_data_valid">in, 2, ap_fifo, HwReg_width, pointer</column>
<column name="HwReg_width_fifo_cap">in, 2, ap_fifo, HwReg_width, pointer</column>
<column name="HwReg_width_empty_n">in, 1, ap_fifo, HwReg_width, pointer</column>
<column name="HwReg_width_read">out, 1, ap_fifo, HwReg_width, pointer</column>
<column name="p_read">in, 1, ap_none, p_read, scalar</column>
<column name="stream_out_hresampled_din">out, 24, ap_fifo, stream_out_hresampled, pointer</column>
<column name="stream_out_hresampled_num_data_valid">in, 5, ap_fifo, stream_out_hresampled, pointer</column>
<column name="stream_out_hresampled_fifo_cap">in, 5, ap_fifo, stream_out_hresampled, pointer</column>
<column name="stream_out_hresampled_full_n">in, 1, ap_fifo, stream_out_hresampled, pointer</column>
<column name="stream_out_hresampled_write">out, 1, ap_fifo, stream_out_hresampled, pointer</column>
<column name="HwReg_width_c_din">out, 11, ap_fifo, HwReg_width_c, pointer</column>
<column name="HwReg_width_c_num_data_valid">in, 2, ap_fifo, HwReg_width_c, pointer</column>
<column name="HwReg_width_c_fifo_cap">in, 2, ap_fifo, HwReg_width_c, pointer</column>
<column name="HwReg_width_c_full_n">in, 1, ap_fifo, HwReg_width_c, pointer</column>
<column name="HwReg_width_c_write">out, 1, ap_fifo, HwReg_width_c, pointer</column>
<column name="HwReg_height_c_din">out, 11, ap_fifo, HwReg_height_c, pointer</column>
<column name="HwReg_height_c_num_data_valid">in, 2, ap_fifo, HwReg_height_c, pointer</column>
<column name="HwReg_height_c_fifo_cap">in, 2, ap_fifo, HwReg_height_c, pointer</column>
<column name="HwReg_height_c_full_n">in, 1, ap_fifo, HwReg_height_c, pointer</column>
<column name="HwReg_height_c_write">out, 1, ap_fifo, HwReg_height_c, pointer</column>
</table>
</item>
</section>
</profile>
