// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fft_streaming,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xqzu5ev-ffrb900-1-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.492125,HLS_SYN_LAT=7209,HLS_SYN_TPT=2051,HLS_SYN_MEM=58,HLS_SYN_DSP=36,HLS_SYN_FF=1237,HLS_SYN_LUT=3396,HLS_VERSION=2020_1}" *)

module fft_streaming (
        ap_clk,
        ap_rst,
        X_R_V_address0,
        X_R_V_ce0,
        X_R_V_d0,
        X_R_V_q0,
        X_R_V_we0,
        X_R_V_address1,
        X_R_V_ce1,
        X_R_V_d1,
        X_R_V_q1,
        X_R_V_we1,
        X_I_V_address0,
        X_I_V_ce0,
        X_I_V_d0,
        X_I_V_q0,
        X_I_V_we0,
        X_I_V_address1,
        X_I_V_ce1,
        X_I_V_d1,
        X_I_V_q1,
        X_I_V_we1,
        OUT_R_V_address0,
        OUT_R_V_ce0,
        OUT_R_V_d0,
        OUT_R_V_q0,
        OUT_R_V_we0,
        OUT_R_V_address1,
        OUT_R_V_ce1,
        OUT_R_V_d1,
        OUT_R_V_q1,
        OUT_R_V_we1,
        OUT_I_V_address0,
        OUT_I_V_ce0,
        OUT_I_V_d0,
        OUT_I_V_q0,
        OUT_I_V_we0,
        OUT_I_V_address1,
        OUT_I_V_ce1,
        OUT_I_V_d1,
        OUT_I_V_q1,
        OUT_I_V_we1,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle
);


input   ap_clk;
input   ap_rst;
output  [9:0] X_R_V_address0;
output   X_R_V_ce0;
output  [21:0] X_R_V_d0;
input  [21:0] X_R_V_q0;
output   X_R_V_we0;
output  [9:0] X_R_V_address1;
output   X_R_V_ce1;
output  [21:0] X_R_V_d1;
input  [21:0] X_R_V_q1;
output   X_R_V_we1;
output  [9:0] X_I_V_address0;
output   X_I_V_ce0;
output  [21:0] X_I_V_d0;
input  [21:0] X_I_V_q0;
output   X_I_V_we0;
output  [9:0] X_I_V_address1;
output   X_I_V_ce1;
output  [21:0] X_I_V_d1;
input  [21:0] X_I_V_q1;
output   X_I_V_we1;
output  [9:0] OUT_R_V_address0;
output   OUT_R_V_ce0;
output  [21:0] OUT_R_V_d0;
input  [21:0] OUT_R_V_q0;
output   OUT_R_V_we0;
output  [9:0] OUT_R_V_address1;
output   OUT_R_V_ce1;
output  [21:0] OUT_R_V_d1;
input  [21:0] OUT_R_V_q1;
output   OUT_R_V_we1;
output  [9:0] OUT_I_V_address0;
output   OUT_I_V_ce0;
output  [21:0] OUT_I_V_d0;
input  [21:0] OUT_I_V_q0;
output   OUT_I_V_we0;
output  [9:0] OUT_I_V_address1;
output   OUT_I_V_ce1;
output  [21:0] OUT_I_V_d1;
input  [21:0] OUT_I_V_q1;
output   OUT_I_V_we1;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;

wire   [21:0] Stage_R_0_V_i_q0;
wire   [21:0] Stage_R_0_V_i_q1;
wire   [21:0] Stage_R_0_V_t_q0;
wire   [21:0] Stage_R_0_V_t_q1;
wire   [21:0] Stage_R_1_V_i_q0;
wire   [21:0] Stage_R_1_V_i_q1;
wire   [21:0] Stage_R_1_V_t_q0;
wire   [21:0] Stage_R_1_V_t_q1;
wire   [21:0] Stage_R_2_V_i_q0;
wire   [21:0] Stage_R_2_V_i_q1;
wire   [21:0] Stage_R_2_V_t_q0;
wire   [21:0] Stage_R_2_V_t_q1;
wire   [21:0] Stage_R_3_V_i_q0;
wire   [21:0] Stage_R_3_V_i_q1;
wire   [21:0] Stage_R_3_V_t_q0;
wire   [21:0] Stage_R_3_V_t_q1;
wire   [21:0] Stage_R_4_V_i_q0;
wire   [21:0] Stage_R_4_V_i_q1;
wire   [21:0] Stage_R_4_V_t_q0;
wire   [21:0] Stage_R_4_V_t_q1;
wire   [21:0] Stage_R_5_V_i_q0;
wire   [21:0] Stage_R_5_V_i_q1;
wire   [21:0] Stage_R_5_V_t_q0;
wire   [21:0] Stage_R_5_V_t_q1;
wire   [21:0] Stage_R_6_V_i_q0;
wire   [21:0] Stage_R_6_V_i_q1;
wire   [21:0] Stage_R_6_V_t_q0;
wire   [21:0] Stage_R_6_V_t_q1;
wire   [21:0] Stage_R_7_V_i_q0;
wire   [21:0] Stage_R_7_V_i_q1;
wire   [21:0] Stage_R_7_V_t_q0;
wire   [21:0] Stage_R_7_V_t_q1;
wire   [21:0] Stage_R_8_V_i_q0;
wire   [21:0] Stage_R_8_V_i_q1;
wire   [21:0] Stage_R_8_V_t_q0;
wire   [21:0] Stage_R_8_V_t_q1;
wire   [21:0] Stage_R_9_V_i_q0;
wire   [21:0] Stage_R_9_V_i_q1;
wire   [21:0] Stage_R_9_V_t_q0;
wire   [21:0] Stage_R_9_V_t_q1;
wire   [21:0] Stage_I_0_V_i_q0;
wire   [21:0] Stage_I_0_V_i_q1;
wire   [21:0] Stage_I_0_V_t_q0;
wire   [21:0] Stage_I_0_V_t_q1;
wire   [21:0] Stage_I_1_V_i_q0;
wire   [21:0] Stage_I_1_V_i_q1;
wire   [21:0] Stage_I_1_V_t_q0;
wire   [21:0] Stage_I_1_V_t_q1;
wire   [21:0] Stage_I_2_V_i_q0;
wire   [21:0] Stage_I_2_V_i_q1;
wire   [21:0] Stage_I_2_V_t_q0;
wire   [21:0] Stage_I_2_V_t_q1;
wire   [21:0] Stage_I_3_V_i_q0;
wire   [21:0] Stage_I_3_V_i_q1;
wire   [21:0] Stage_I_3_V_t_q0;
wire   [21:0] Stage_I_3_V_t_q1;
wire   [21:0] Stage_I_4_V_i_q0;
wire   [21:0] Stage_I_4_V_i_q1;
wire   [21:0] Stage_I_4_V_t_q0;
wire   [21:0] Stage_I_4_V_t_q1;
wire   [21:0] Stage_I_5_V_i_q0;
wire   [21:0] Stage_I_5_V_i_q1;
wire   [21:0] Stage_I_5_V_t_q0;
wire   [21:0] Stage_I_5_V_t_q1;
wire   [21:0] Stage_I_6_V_i_q0;
wire   [21:0] Stage_I_6_V_i_q1;
wire   [21:0] Stage_I_6_V_t_q0;
wire   [21:0] Stage_I_6_V_t_q1;
wire   [21:0] Stage_I_7_V_i_q0;
wire   [21:0] Stage_I_7_V_i_q1;
wire   [21:0] Stage_I_7_V_t_q0;
wire   [21:0] Stage_I_7_V_t_q1;
wire   [21:0] Stage_I_8_V_i_q0;
wire   [21:0] Stage_I_8_V_i_q1;
wire   [21:0] Stage_I_8_V_t_q0;
wire   [21:0] Stage_I_8_V_t_q1;
wire   [21:0] Stage_I_9_V_i_q0;
wire   [21:0] Stage_I_9_V_i_q1;
wire   [21:0] Stage_I_9_V_t_q0;
wire   [21:0] Stage_I_9_V_t_q1;
wire    bit_reverse25_U0_ap_start;
wire    bit_reverse25_U0_ap_done;
wire    bit_reverse25_U0_ap_continue;
wire    bit_reverse25_U0_ap_idle;
wire    bit_reverse25_U0_ap_ready;
wire   [9:0] bit_reverse25_U0_X_R_V_address0;
wire    bit_reverse25_U0_X_R_V_ce0;
wire   [9:0] bit_reverse25_U0_X_R_V_address1;
wire    bit_reverse25_U0_X_R_V_ce1;
wire   [9:0] bit_reverse25_U0_X_I_V_address0;
wire    bit_reverse25_U0_X_I_V_ce0;
wire   [9:0] bit_reverse25_U0_X_I_V_address1;
wire    bit_reverse25_U0_X_I_V_ce1;
wire   [9:0] bit_reverse25_U0_OUT_R_V_address0;
wire    bit_reverse25_U0_OUT_R_V_ce0;
wire    bit_reverse25_U0_OUT_R_V_we0;
wire   [21:0] bit_reverse25_U0_OUT_R_V_d0;
wire   [9:0] bit_reverse25_U0_OUT_I_V_address0;
wire    bit_reverse25_U0_OUT_I_V_ce0;
wire    bit_reverse25_U0_OUT_I_V_we0;
wire   [21:0] bit_reverse25_U0_OUT_I_V_d0;
wire    ap_channel_done_Stage_I_0_V;
wire    bit_reverse25_U0_OUT_I_V_full_n;
reg    ap_sync_reg_channel_write_Stage_I_0_V;
wire    ap_sync_channel_write_Stage_I_0_V;
wire    ap_channel_done_Stage_R_0_V;
wire    bit_reverse25_U0_OUT_R_V_full_n;
reg    ap_sync_reg_channel_write_Stage_R_0_V;
wire    ap_sync_channel_write_Stage_R_0_V;
wire    fft_stage_126_U0_ap_start;
wire    fft_stage_126_U0_ap_done;
wire    fft_stage_126_U0_ap_continue;
wire    fft_stage_126_U0_ap_idle;
wire    fft_stage_126_U0_ap_ready;
wire   [9:0] fft_stage_126_U0_X_R_0_V_address0;
wire    fft_stage_126_U0_X_R_0_V_ce0;
wire   [9:0] fft_stage_126_U0_X_R_0_V_address1;
wire    fft_stage_126_U0_X_R_0_V_ce1;
wire   [9:0] fft_stage_126_U0_X_I_0_V_address0;
wire    fft_stage_126_U0_X_I_0_V_ce0;
wire   [9:0] fft_stage_126_U0_X_I_0_V_address1;
wire    fft_stage_126_U0_X_I_0_V_ce1;
wire   [9:0] fft_stage_126_U0_Out_R_1_V_address0;
wire    fft_stage_126_U0_Out_R_1_V_ce0;
wire    fft_stage_126_U0_Out_R_1_V_we0;
wire   [21:0] fft_stage_126_U0_Out_R_1_V_d0;
wire   [9:0] fft_stage_126_U0_Out_R_1_V_address1;
wire    fft_stage_126_U0_Out_R_1_V_ce1;
wire    fft_stage_126_U0_Out_R_1_V_we1;
wire   [21:0] fft_stage_126_U0_Out_R_1_V_d1;
wire   [9:0] fft_stage_126_U0_Out_I_1_V_address0;
wire    fft_stage_126_U0_Out_I_1_V_ce0;
wire    fft_stage_126_U0_Out_I_1_V_we0;
wire   [21:0] fft_stage_126_U0_Out_I_1_V_d0;
wire   [9:0] fft_stage_126_U0_Out_I_1_V_address1;
wire    fft_stage_126_U0_Out_I_1_V_ce1;
wire    fft_stage_126_U0_Out_I_1_V_we1;
wire   [21:0] fft_stage_126_U0_Out_I_1_V_d1;
wire    ap_channel_done_Stage_I_1_V;
wire    fft_stage_126_U0_Out_I_1_V_full_n;
reg    ap_sync_reg_channel_write_Stage_I_1_V;
wire    ap_sync_channel_write_Stage_I_1_V;
wire    ap_channel_done_Stage_R_1_V;
wire    fft_stage_126_U0_Out_R_1_V_full_n;
reg    ap_sync_reg_channel_write_Stage_R_1_V;
wire    ap_sync_channel_write_Stage_R_1_V;
wire    fft_stage_127_U0_ap_start;
wire    fft_stage_127_U0_ap_done;
wire    fft_stage_127_U0_ap_continue;
wire    fft_stage_127_U0_ap_idle;
wire    fft_stage_127_U0_ap_ready;
wire   [9:0] fft_stage_127_U0_X_R_1_V_address0;
wire    fft_stage_127_U0_X_R_1_V_ce0;
wire   [9:0] fft_stage_127_U0_X_R_1_V_address1;
wire    fft_stage_127_U0_X_R_1_V_ce1;
wire   [9:0] fft_stage_127_U0_X_I_1_V_address0;
wire    fft_stage_127_U0_X_I_1_V_ce0;
wire   [9:0] fft_stage_127_U0_X_I_1_V_address1;
wire    fft_stage_127_U0_X_I_1_V_ce1;
wire   [9:0] fft_stage_127_U0_Out_R_2_V_address0;
wire    fft_stage_127_U0_Out_R_2_V_ce0;
wire    fft_stage_127_U0_Out_R_2_V_we0;
wire   [21:0] fft_stage_127_U0_Out_R_2_V_d0;
wire   [9:0] fft_stage_127_U0_Out_R_2_V_address1;
wire    fft_stage_127_U0_Out_R_2_V_ce1;
wire    fft_stage_127_U0_Out_R_2_V_we1;
wire   [21:0] fft_stage_127_U0_Out_R_2_V_d1;
wire   [9:0] fft_stage_127_U0_Out_I_2_V_address0;
wire    fft_stage_127_U0_Out_I_2_V_ce0;
wire    fft_stage_127_U0_Out_I_2_V_we0;
wire   [21:0] fft_stage_127_U0_Out_I_2_V_d0;
wire   [9:0] fft_stage_127_U0_Out_I_2_V_address1;
wire    fft_stage_127_U0_Out_I_2_V_ce1;
wire    fft_stage_127_U0_Out_I_2_V_we1;
wire   [21:0] fft_stage_127_U0_Out_I_2_V_d1;
wire    ap_channel_done_Stage_I_2_V;
wire    fft_stage_127_U0_Out_I_2_V_full_n;
reg    ap_sync_reg_channel_write_Stage_I_2_V;
wire    ap_sync_channel_write_Stage_I_2_V;
wire    ap_channel_done_Stage_R_2_V;
wire    fft_stage_127_U0_Out_R_2_V_full_n;
reg    ap_sync_reg_channel_write_Stage_R_2_V;
wire    ap_sync_channel_write_Stage_R_2_V;
wire    fft_stage_128_U0_ap_start;
wire    fft_stage_128_U0_ap_done;
wire    fft_stage_128_U0_ap_continue;
wire    fft_stage_128_U0_ap_idle;
wire    fft_stage_128_U0_ap_ready;
wire   [9:0] fft_stage_128_U0_X_R_2_V_address0;
wire    fft_stage_128_U0_X_R_2_V_ce0;
wire   [9:0] fft_stage_128_U0_X_R_2_V_address1;
wire    fft_stage_128_U0_X_R_2_V_ce1;
wire   [9:0] fft_stage_128_U0_X_I_2_V_address0;
wire    fft_stage_128_U0_X_I_2_V_ce0;
wire   [9:0] fft_stage_128_U0_X_I_2_V_address1;
wire    fft_stage_128_U0_X_I_2_V_ce1;
wire   [9:0] fft_stage_128_U0_Out_R_3_V_address0;
wire    fft_stage_128_U0_Out_R_3_V_ce0;
wire    fft_stage_128_U0_Out_R_3_V_we0;
wire   [21:0] fft_stage_128_U0_Out_R_3_V_d0;
wire   [9:0] fft_stage_128_U0_Out_R_3_V_address1;
wire    fft_stage_128_U0_Out_R_3_V_ce1;
wire    fft_stage_128_U0_Out_R_3_V_we1;
wire   [21:0] fft_stage_128_U0_Out_R_3_V_d1;
wire   [9:0] fft_stage_128_U0_Out_I_3_V_address0;
wire    fft_stage_128_U0_Out_I_3_V_ce0;
wire    fft_stage_128_U0_Out_I_3_V_we0;
wire   [21:0] fft_stage_128_U0_Out_I_3_V_d0;
wire   [9:0] fft_stage_128_U0_Out_I_3_V_address1;
wire    fft_stage_128_U0_Out_I_3_V_ce1;
wire    fft_stage_128_U0_Out_I_3_V_we1;
wire   [21:0] fft_stage_128_U0_Out_I_3_V_d1;
wire    ap_channel_done_Stage_I_3_V;
wire    fft_stage_128_U0_Out_I_3_V_full_n;
reg    ap_sync_reg_channel_write_Stage_I_3_V;
wire    ap_sync_channel_write_Stage_I_3_V;
wire    ap_channel_done_Stage_R_3_V;
wire    fft_stage_128_U0_Out_R_3_V_full_n;
reg    ap_sync_reg_channel_write_Stage_R_3_V;
wire    ap_sync_channel_write_Stage_R_3_V;
wire    fft_stage_129_U0_ap_start;
wire    fft_stage_129_U0_ap_done;
wire    fft_stage_129_U0_ap_continue;
wire    fft_stage_129_U0_ap_idle;
wire    fft_stage_129_U0_ap_ready;
wire   [9:0] fft_stage_129_U0_X_R_3_V_address0;
wire    fft_stage_129_U0_X_R_3_V_ce0;
wire   [9:0] fft_stage_129_U0_X_R_3_V_address1;
wire    fft_stage_129_U0_X_R_3_V_ce1;
wire   [9:0] fft_stage_129_U0_X_I_3_V_address0;
wire    fft_stage_129_U0_X_I_3_V_ce0;
wire   [9:0] fft_stage_129_U0_X_I_3_V_address1;
wire    fft_stage_129_U0_X_I_3_V_ce1;
wire   [9:0] fft_stage_129_U0_Out_R_4_V_address0;
wire    fft_stage_129_U0_Out_R_4_V_ce0;
wire    fft_stage_129_U0_Out_R_4_V_we0;
wire   [21:0] fft_stage_129_U0_Out_R_4_V_d0;
wire   [9:0] fft_stage_129_U0_Out_R_4_V_address1;
wire    fft_stage_129_U0_Out_R_4_V_ce1;
wire    fft_stage_129_U0_Out_R_4_V_we1;
wire   [21:0] fft_stage_129_U0_Out_R_4_V_d1;
wire   [9:0] fft_stage_129_U0_Out_I_4_V_address0;
wire    fft_stage_129_U0_Out_I_4_V_ce0;
wire    fft_stage_129_U0_Out_I_4_V_we0;
wire   [21:0] fft_stage_129_U0_Out_I_4_V_d0;
wire   [9:0] fft_stage_129_U0_Out_I_4_V_address1;
wire    fft_stage_129_U0_Out_I_4_V_ce1;
wire    fft_stage_129_U0_Out_I_4_V_we1;
wire   [21:0] fft_stage_129_U0_Out_I_4_V_d1;
wire    ap_channel_done_Stage_I_4_V;
wire    fft_stage_129_U0_Out_I_4_V_full_n;
reg    ap_sync_reg_channel_write_Stage_I_4_V;
wire    ap_sync_channel_write_Stage_I_4_V;
wire    ap_channel_done_Stage_R_4_V;
wire    fft_stage_129_U0_Out_R_4_V_full_n;
reg    ap_sync_reg_channel_write_Stage_R_4_V;
wire    ap_sync_channel_write_Stage_R_4_V;
wire    fft_stage_130_U0_ap_start;
wire    fft_stage_130_U0_ap_done;
wire    fft_stage_130_U0_ap_continue;
wire    fft_stage_130_U0_ap_idle;
wire    fft_stage_130_U0_ap_ready;
wire   [9:0] fft_stage_130_U0_X_R_4_V_address0;
wire    fft_stage_130_U0_X_R_4_V_ce0;
wire   [9:0] fft_stage_130_U0_X_R_4_V_address1;
wire    fft_stage_130_U0_X_R_4_V_ce1;
wire   [9:0] fft_stage_130_U0_X_I_4_V_address0;
wire    fft_stage_130_U0_X_I_4_V_ce0;
wire   [9:0] fft_stage_130_U0_X_I_4_V_address1;
wire    fft_stage_130_U0_X_I_4_V_ce1;
wire   [9:0] fft_stage_130_U0_Out_R_5_V_address0;
wire    fft_stage_130_U0_Out_R_5_V_ce0;
wire    fft_stage_130_U0_Out_R_5_V_we0;
wire   [21:0] fft_stage_130_U0_Out_R_5_V_d0;
wire   [9:0] fft_stage_130_U0_Out_R_5_V_address1;
wire    fft_stage_130_U0_Out_R_5_V_ce1;
wire    fft_stage_130_U0_Out_R_5_V_we1;
wire   [21:0] fft_stage_130_U0_Out_R_5_V_d1;
wire   [9:0] fft_stage_130_U0_Out_I_5_V_address0;
wire    fft_stage_130_U0_Out_I_5_V_ce0;
wire    fft_stage_130_U0_Out_I_5_V_we0;
wire   [21:0] fft_stage_130_U0_Out_I_5_V_d0;
wire   [9:0] fft_stage_130_U0_Out_I_5_V_address1;
wire    fft_stage_130_U0_Out_I_5_V_ce1;
wire    fft_stage_130_U0_Out_I_5_V_we1;
wire   [21:0] fft_stage_130_U0_Out_I_5_V_d1;
wire    ap_channel_done_Stage_I_5_V;
wire    fft_stage_130_U0_Out_I_5_V_full_n;
reg    ap_sync_reg_channel_write_Stage_I_5_V;
wire    ap_sync_channel_write_Stage_I_5_V;
wire    ap_channel_done_Stage_R_5_V;
wire    fft_stage_130_U0_Out_R_5_V_full_n;
reg    ap_sync_reg_channel_write_Stage_R_5_V;
wire    ap_sync_channel_write_Stage_R_5_V;
wire    fft_stage_131_U0_ap_start;
wire    fft_stage_131_U0_ap_done;
wire    fft_stage_131_U0_ap_continue;
wire    fft_stage_131_U0_ap_idle;
wire    fft_stage_131_U0_ap_ready;
wire   [9:0] fft_stage_131_U0_X_R_5_V_address0;
wire    fft_stage_131_U0_X_R_5_V_ce0;
wire   [9:0] fft_stage_131_U0_X_R_5_V_address1;
wire    fft_stage_131_U0_X_R_5_V_ce1;
wire   [9:0] fft_stage_131_U0_X_I_5_V_address0;
wire    fft_stage_131_U0_X_I_5_V_ce0;
wire   [9:0] fft_stage_131_U0_X_I_5_V_address1;
wire    fft_stage_131_U0_X_I_5_V_ce1;
wire   [9:0] fft_stage_131_U0_Out_R_6_V_address0;
wire    fft_stage_131_U0_Out_R_6_V_ce0;
wire    fft_stage_131_U0_Out_R_6_V_we0;
wire   [21:0] fft_stage_131_U0_Out_R_6_V_d0;
wire   [9:0] fft_stage_131_U0_Out_R_6_V_address1;
wire    fft_stage_131_U0_Out_R_6_V_ce1;
wire    fft_stage_131_U0_Out_R_6_V_we1;
wire   [21:0] fft_stage_131_U0_Out_R_6_V_d1;
wire   [9:0] fft_stage_131_U0_Out_I_6_V_address0;
wire    fft_stage_131_U0_Out_I_6_V_ce0;
wire    fft_stage_131_U0_Out_I_6_V_we0;
wire   [21:0] fft_stage_131_U0_Out_I_6_V_d0;
wire   [9:0] fft_stage_131_U0_Out_I_6_V_address1;
wire    fft_stage_131_U0_Out_I_6_V_ce1;
wire    fft_stage_131_U0_Out_I_6_V_we1;
wire   [21:0] fft_stage_131_U0_Out_I_6_V_d1;
wire    ap_channel_done_Stage_I_6_V;
wire    fft_stage_131_U0_Out_I_6_V_full_n;
reg    ap_sync_reg_channel_write_Stage_I_6_V;
wire    ap_sync_channel_write_Stage_I_6_V;
wire    ap_channel_done_Stage_R_6_V;
wire    fft_stage_131_U0_Out_R_6_V_full_n;
reg    ap_sync_reg_channel_write_Stage_R_6_V;
wire    ap_sync_channel_write_Stage_R_6_V;
wire    fft_stage_132_U0_ap_start;
wire    fft_stage_132_U0_ap_done;
wire    fft_stage_132_U0_ap_continue;
wire    fft_stage_132_U0_ap_idle;
wire    fft_stage_132_U0_ap_ready;
wire   [9:0] fft_stage_132_U0_X_R_6_V_address0;
wire    fft_stage_132_U0_X_R_6_V_ce0;
wire   [9:0] fft_stage_132_U0_X_R_6_V_address1;
wire    fft_stage_132_U0_X_R_6_V_ce1;
wire   [9:0] fft_stage_132_U0_X_I_6_V_address0;
wire    fft_stage_132_U0_X_I_6_V_ce0;
wire   [9:0] fft_stage_132_U0_X_I_6_V_address1;
wire    fft_stage_132_U0_X_I_6_V_ce1;
wire   [9:0] fft_stage_132_U0_Out_R_7_V_address0;
wire    fft_stage_132_U0_Out_R_7_V_ce0;
wire    fft_stage_132_U0_Out_R_7_V_we0;
wire   [21:0] fft_stage_132_U0_Out_R_7_V_d0;
wire   [9:0] fft_stage_132_U0_Out_R_7_V_address1;
wire    fft_stage_132_U0_Out_R_7_V_ce1;
wire    fft_stage_132_U0_Out_R_7_V_we1;
wire   [21:0] fft_stage_132_U0_Out_R_7_V_d1;
wire   [9:0] fft_stage_132_U0_Out_I_7_V_address0;
wire    fft_stage_132_U0_Out_I_7_V_ce0;
wire    fft_stage_132_U0_Out_I_7_V_we0;
wire   [21:0] fft_stage_132_U0_Out_I_7_V_d0;
wire   [9:0] fft_stage_132_U0_Out_I_7_V_address1;
wire    fft_stage_132_U0_Out_I_7_V_ce1;
wire    fft_stage_132_U0_Out_I_7_V_we1;
wire   [21:0] fft_stage_132_U0_Out_I_7_V_d1;
wire    ap_channel_done_Stage_I_7_V;
wire    fft_stage_132_U0_Out_I_7_V_full_n;
reg    ap_sync_reg_channel_write_Stage_I_7_V;
wire    ap_sync_channel_write_Stage_I_7_V;
wire    ap_channel_done_Stage_R_7_V;
wire    fft_stage_132_U0_Out_R_7_V_full_n;
reg    ap_sync_reg_channel_write_Stage_R_7_V;
wire    ap_sync_channel_write_Stage_R_7_V;
wire    fft_stage_133_U0_ap_start;
wire    fft_stage_133_U0_ap_done;
wire    fft_stage_133_U0_ap_continue;
wire    fft_stage_133_U0_ap_idle;
wire    fft_stage_133_U0_ap_ready;
wire   [9:0] fft_stage_133_U0_X_R_7_V_address0;
wire    fft_stage_133_U0_X_R_7_V_ce0;
wire   [9:0] fft_stage_133_U0_X_R_7_V_address1;
wire    fft_stage_133_U0_X_R_7_V_ce1;
wire   [9:0] fft_stage_133_U0_X_I_7_V_address0;
wire    fft_stage_133_U0_X_I_7_V_ce0;
wire   [9:0] fft_stage_133_U0_X_I_7_V_address1;
wire    fft_stage_133_U0_X_I_7_V_ce1;
wire   [9:0] fft_stage_133_U0_Out_R_8_V_address0;
wire    fft_stage_133_U0_Out_R_8_V_ce0;
wire    fft_stage_133_U0_Out_R_8_V_we0;
wire   [21:0] fft_stage_133_U0_Out_R_8_V_d0;
wire   [9:0] fft_stage_133_U0_Out_R_8_V_address1;
wire    fft_stage_133_U0_Out_R_8_V_ce1;
wire    fft_stage_133_U0_Out_R_8_V_we1;
wire   [21:0] fft_stage_133_U0_Out_R_8_V_d1;
wire   [9:0] fft_stage_133_U0_Out_I_8_V_address0;
wire    fft_stage_133_U0_Out_I_8_V_ce0;
wire    fft_stage_133_U0_Out_I_8_V_we0;
wire   [21:0] fft_stage_133_U0_Out_I_8_V_d0;
wire   [9:0] fft_stage_133_U0_Out_I_8_V_address1;
wire    fft_stage_133_U0_Out_I_8_V_ce1;
wire    fft_stage_133_U0_Out_I_8_V_we1;
wire   [21:0] fft_stage_133_U0_Out_I_8_V_d1;
wire    ap_channel_done_Stage_I_8_V;
wire    fft_stage_133_U0_Out_I_8_V_full_n;
reg    ap_sync_reg_channel_write_Stage_I_8_V;
wire    ap_sync_channel_write_Stage_I_8_V;
wire    ap_channel_done_Stage_R_8_V;
wire    fft_stage_133_U0_Out_R_8_V_full_n;
reg    ap_sync_reg_channel_write_Stage_R_8_V;
wire    ap_sync_channel_write_Stage_R_8_V;
wire    fft_stage_134_U0_ap_start;
wire    fft_stage_134_U0_ap_done;
wire    fft_stage_134_U0_ap_continue;
wire    fft_stage_134_U0_ap_idle;
wire    fft_stage_134_U0_ap_ready;
wire   [9:0] fft_stage_134_U0_X_R_8_V_address0;
wire    fft_stage_134_U0_X_R_8_V_ce0;
wire   [9:0] fft_stage_134_U0_X_R_8_V_address1;
wire    fft_stage_134_U0_X_R_8_V_ce1;
wire   [9:0] fft_stage_134_U0_X_I_8_V_address0;
wire    fft_stage_134_U0_X_I_8_V_ce0;
wire   [9:0] fft_stage_134_U0_X_I_8_V_address1;
wire    fft_stage_134_U0_X_I_8_V_ce1;
wire   [9:0] fft_stage_134_U0_Out_R_9_V_address0;
wire    fft_stage_134_U0_Out_R_9_V_ce0;
wire    fft_stage_134_U0_Out_R_9_V_we0;
wire   [21:0] fft_stage_134_U0_Out_R_9_V_d0;
wire   [9:0] fft_stage_134_U0_Out_R_9_V_address1;
wire    fft_stage_134_U0_Out_R_9_V_ce1;
wire    fft_stage_134_U0_Out_R_9_V_we1;
wire   [21:0] fft_stage_134_U0_Out_R_9_V_d1;
wire   [9:0] fft_stage_134_U0_Out_I_9_V_address0;
wire    fft_stage_134_U0_Out_I_9_V_ce0;
wire    fft_stage_134_U0_Out_I_9_V_we0;
wire   [21:0] fft_stage_134_U0_Out_I_9_V_d0;
wire   [9:0] fft_stage_134_U0_Out_I_9_V_address1;
wire    fft_stage_134_U0_Out_I_9_V_ce1;
wire    fft_stage_134_U0_Out_I_9_V_we1;
wire   [21:0] fft_stage_134_U0_Out_I_9_V_d1;
wire    ap_channel_done_Stage_I_9_V;
wire    fft_stage_134_U0_Out_I_9_V_full_n;
reg    ap_sync_reg_channel_write_Stage_I_9_V;
wire    ap_sync_channel_write_Stage_I_9_V;
wire    ap_channel_done_Stage_R_9_V;
wire    fft_stage_134_U0_Out_R_9_V_full_n;
reg    ap_sync_reg_channel_write_Stage_R_9_V;
wire    ap_sync_channel_write_Stage_R_9_V;
wire    fft_stage35_U0_ap_start;
wire    fft_stage35_U0_ap_done;
wire    fft_stage35_U0_ap_continue;
wire    fft_stage35_U0_ap_idle;
wire    fft_stage35_U0_ap_ready;
wire   [9:0] fft_stage35_U0_X_R_V9_address0;
wire    fft_stage35_U0_X_R_V9_ce0;
wire   [9:0] fft_stage35_U0_X_R_V9_address1;
wire    fft_stage35_U0_X_R_V9_ce1;
wire   [9:0] fft_stage35_U0_X_I_V18_address0;
wire    fft_stage35_U0_X_I_V18_ce0;
wire   [9:0] fft_stage35_U0_X_I_V18_address1;
wire    fft_stage35_U0_X_I_V18_ce1;
wire   [9:0] fft_stage35_U0_Out_R_V_address0;
wire    fft_stage35_U0_Out_R_V_ce0;
wire    fft_stage35_U0_Out_R_V_we0;
wire   [21:0] fft_stage35_U0_Out_R_V_d0;
wire   [9:0] fft_stage35_U0_Out_R_V_address1;
wire    fft_stage35_U0_Out_R_V_ce1;
wire    fft_stage35_U0_Out_R_V_we1;
wire   [21:0] fft_stage35_U0_Out_R_V_d1;
wire   [9:0] fft_stage35_U0_Out_I_V_address0;
wire    fft_stage35_U0_Out_I_V_ce0;
wire    fft_stage35_U0_Out_I_V_we0;
wire   [21:0] fft_stage35_U0_Out_I_V_d0;
wire   [9:0] fft_stage35_U0_Out_I_V_address1;
wire    fft_stage35_U0_Out_I_V_ce1;
wire    fft_stage35_U0_Out_I_V_we1;
wire   [21:0] fft_stage35_U0_Out_I_V_d1;
wire    ap_sync_continue;
wire    Stage_R_0_V_i_full_n;
wire    Stage_R_0_V_t_empty_n;
wire   [21:0] Stage_R_0_V_t_d1;
wire    Stage_R_0_V_t_we1;
wire    Stage_I_0_V_i_full_n;
wire    Stage_I_0_V_t_empty_n;
wire   [21:0] Stage_I_0_V_t_d1;
wire    Stage_I_0_V_t_we1;
wire    Stage_R_1_V_i_full_n;
wire    Stage_R_1_V_t_empty_n;
wire    Stage_I_1_V_i_full_n;
wire    Stage_I_1_V_t_empty_n;
wire    Stage_R_2_V_i_full_n;
wire    Stage_R_2_V_t_empty_n;
wire    Stage_I_2_V_i_full_n;
wire    Stage_I_2_V_t_empty_n;
wire    Stage_R_3_V_i_full_n;
wire    Stage_R_3_V_t_empty_n;
wire    Stage_I_3_V_i_full_n;
wire    Stage_I_3_V_t_empty_n;
wire    Stage_R_4_V_i_full_n;
wire    Stage_R_4_V_t_empty_n;
wire    Stage_I_4_V_i_full_n;
wire    Stage_I_4_V_t_empty_n;
wire    Stage_R_5_V_i_full_n;
wire    Stage_R_5_V_t_empty_n;
wire    Stage_I_5_V_i_full_n;
wire    Stage_I_5_V_t_empty_n;
wire    Stage_R_6_V_i_full_n;
wire    Stage_R_6_V_t_empty_n;
wire    Stage_I_6_V_i_full_n;
wire    Stage_I_6_V_t_empty_n;
wire    Stage_R_7_V_i_full_n;
wire    Stage_R_7_V_t_empty_n;
wire    Stage_I_7_V_i_full_n;
wire    Stage_I_7_V_t_empty_n;
wire    Stage_R_8_V_i_full_n;
wire    Stage_R_8_V_t_empty_n;
wire    Stage_I_8_V_i_full_n;
wire    Stage_I_8_V_t_empty_n;
wire    Stage_R_9_V_i_full_n;
wire    Stage_R_9_V_t_empty_n;
wire    Stage_I_9_V_i_full_n;
wire    Stage_I_9_V_t_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire    bit_reverse25_U0_start_full_n;
wire    bit_reverse25_U0_start_write;
wire    fft_stage_126_U0_start_full_n;
wire    fft_stage_126_U0_start_write;
wire    fft_stage_127_U0_start_full_n;
wire    fft_stage_127_U0_start_write;
wire    fft_stage_128_U0_start_full_n;
wire    fft_stage_128_U0_start_write;
wire    fft_stage_129_U0_start_full_n;
wire    fft_stage_129_U0_start_write;
wire    fft_stage_130_U0_start_full_n;
wire    fft_stage_130_U0_start_write;
wire    fft_stage_131_U0_start_full_n;
wire    fft_stage_131_U0_start_write;
wire    fft_stage_132_U0_start_full_n;
wire    fft_stage_132_U0_start_write;
wire    fft_stage_133_U0_start_full_n;
wire    fft_stage_133_U0_start_write;
wire    fft_stage_134_U0_start_full_n;
wire    fft_stage_134_U0_start_write;
wire    fft_stage35_U0_start_full_n;
wire    fft_stage35_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_Stage_I_0_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage_R_0_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage_I_1_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage_R_1_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage_I_2_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage_R_2_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage_I_3_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage_R_3_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage_I_4_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage_R_4_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage_I_5_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage_R_5_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage_I_6_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage_R_6_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage_I_7_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage_R_7_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage_I_8_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage_R_8_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage_I_9_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage_R_9_V = 1'b0;
end

fft_streaming_StaBew #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage_R_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(bit_reverse25_U0_OUT_R_V_address0),
    .i_ce0(bit_reverse25_U0_OUT_R_V_ce0),
    .i_we0(bit_reverse25_U0_OUT_R_V_we0),
    .i_d0(bit_reverse25_U0_OUT_R_V_d0),
    .i_q0(Stage_R_0_V_i_q0),
    .i_address1(10'd0),
    .i_ce1(1'b0),
    .i_q1(Stage_R_0_V_i_q1),
    .t_address0(fft_stage_126_U0_X_R_0_V_address0),
    .t_ce0(fft_stage_126_U0_X_R_0_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage_R_0_V_t_q0),
    .t_address1(fft_stage_126_U0_X_R_0_V_address1),
    .t_ce1(fft_stage_126_U0_X_R_0_V_ce1),
    .t_q1(Stage_R_0_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage_R_0_V_i_full_n),
    .i_write(ap_channel_done_Stage_R_0_V),
    .t_empty_n(Stage_R_0_V_t_empty_n),
    .t_read(fft_stage_126_U0_ap_ready)
);

fft_streaming_StaCeG #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage_R_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage_126_U0_Out_R_1_V_address0),
    .i_ce0(fft_stage_126_U0_Out_R_1_V_ce0),
    .i_we0(fft_stage_126_U0_Out_R_1_V_we0),
    .i_d0(fft_stage_126_U0_Out_R_1_V_d0),
    .i_q0(Stage_R_1_V_i_q0),
    .i_address1(fft_stage_126_U0_Out_R_1_V_address1),
    .i_ce1(fft_stage_126_U0_Out_R_1_V_ce1),
    .i_we1(fft_stage_126_U0_Out_R_1_V_we1),
    .i_d1(fft_stage_126_U0_Out_R_1_V_d1),
    .i_q1(Stage_R_1_V_i_q1),
    .t_address0(fft_stage_127_U0_X_R_1_V_address0),
    .t_ce0(fft_stage_127_U0_X_R_1_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage_R_1_V_t_q0),
    .t_address1(fft_stage_127_U0_X_R_1_V_address1),
    .t_ce1(fft_stage_127_U0_X_R_1_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage_R_1_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage_R_1_V_i_full_n),
    .i_write(ap_channel_done_Stage_R_1_V),
    .t_empty_n(Stage_R_1_V_t_empty_n),
    .t_read(fft_stage_127_U0_ap_ready)
);

fft_streaming_StaCeG #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage_R_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage_127_U0_Out_R_2_V_address0),
    .i_ce0(fft_stage_127_U0_Out_R_2_V_ce0),
    .i_we0(fft_stage_127_U0_Out_R_2_V_we0),
    .i_d0(fft_stage_127_U0_Out_R_2_V_d0),
    .i_q0(Stage_R_2_V_i_q0),
    .i_address1(fft_stage_127_U0_Out_R_2_V_address1),
    .i_ce1(fft_stage_127_U0_Out_R_2_V_ce1),
    .i_we1(fft_stage_127_U0_Out_R_2_V_we1),
    .i_d1(fft_stage_127_U0_Out_R_2_V_d1),
    .i_q1(Stage_R_2_V_i_q1),
    .t_address0(fft_stage_128_U0_X_R_2_V_address0),
    .t_ce0(fft_stage_128_U0_X_R_2_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage_R_2_V_t_q0),
    .t_address1(fft_stage_128_U0_X_R_2_V_address1),
    .t_ce1(fft_stage_128_U0_X_R_2_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage_R_2_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage_R_2_V_i_full_n),
    .i_write(ap_channel_done_Stage_R_2_V),
    .t_empty_n(Stage_R_2_V_t_empty_n),
    .t_read(fft_stage_128_U0_ap_ready)
);

fft_streaming_StaCeG #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage_R_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage_128_U0_Out_R_3_V_address0),
    .i_ce0(fft_stage_128_U0_Out_R_3_V_ce0),
    .i_we0(fft_stage_128_U0_Out_R_3_V_we0),
    .i_d0(fft_stage_128_U0_Out_R_3_V_d0),
    .i_q0(Stage_R_3_V_i_q0),
    .i_address1(fft_stage_128_U0_Out_R_3_V_address1),
    .i_ce1(fft_stage_128_U0_Out_R_3_V_ce1),
    .i_we1(fft_stage_128_U0_Out_R_3_V_we1),
    .i_d1(fft_stage_128_U0_Out_R_3_V_d1),
    .i_q1(Stage_R_3_V_i_q1),
    .t_address0(fft_stage_129_U0_X_R_3_V_address0),
    .t_ce0(fft_stage_129_U0_X_R_3_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage_R_3_V_t_q0),
    .t_address1(fft_stage_129_U0_X_R_3_V_address1),
    .t_ce1(fft_stage_129_U0_X_R_3_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage_R_3_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage_R_3_V_i_full_n),
    .i_write(ap_channel_done_Stage_R_3_V),
    .t_empty_n(Stage_R_3_V_t_empty_n),
    .t_read(fft_stage_129_U0_ap_ready)
);

fft_streaming_StaCeG #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage_R_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage_129_U0_Out_R_4_V_address0),
    .i_ce0(fft_stage_129_U0_Out_R_4_V_ce0),
    .i_we0(fft_stage_129_U0_Out_R_4_V_we0),
    .i_d0(fft_stage_129_U0_Out_R_4_V_d0),
    .i_q0(Stage_R_4_V_i_q0),
    .i_address1(fft_stage_129_U0_Out_R_4_V_address1),
    .i_ce1(fft_stage_129_U0_Out_R_4_V_ce1),
    .i_we1(fft_stage_129_U0_Out_R_4_V_we1),
    .i_d1(fft_stage_129_U0_Out_R_4_V_d1),
    .i_q1(Stage_R_4_V_i_q1),
    .t_address0(fft_stage_130_U0_X_R_4_V_address0),
    .t_ce0(fft_stage_130_U0_X_R_4_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage_R_4_V_t_q0),
    .t_address1(fft_stage_130_U0_X_R_4_V_address1),
    .t_ce1(fft_stage_130_U0_X_R_4_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage_R_4_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage_R_4_V_i_full_n),
    .i_write(ap_channel_done_Stage_R_4_V),
    .t_empty_n(Stage_R_4_V_t_empty_n),
    .t_read(fft_stage_130_U0_ap_ready)
);

fft_streaming_StaCeG #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage_R_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage_130_U0_Out_R_5_V_address0),
    .i_ce0(fft_stage_130_U0_Out_R_5_V_ce0),
    .i_we0(fft_stage_130_U0_Out_R_5_V_we0),
    .i_d0(fft_stage_130_U0_Out_R_5_V_d0),
    .i_q0(Stage_R_5_V_i_q0),
    .i_address1(fft_stage_130_U0_Out_R_5_V_address1),
    .i_ce1(fft_stage_130_U0_Out_R_5_V_ce1),
    .i_we1(fft_stage_130_U0_Out_R_5_V_we1),
    .i_d1(fft_stage_130_U0_Out_R_5_V_d1),
    .i_q1(Stage_R_5_V_i_q1),
    .t_address0(fft_stage_131_U0_X_R_5_V_address0),
    .t_ce0(fft_stage_131_U0_X_R_5_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage_R_5_V_t_q0),
    .t_address1(fft_stage_131_U0_X_R_5_V_address1),
    .t_ce1(fft_stage_131_U0_X_R_5_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage_R_5_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage_R_5_V_i_full_n),
    .i_write(ap_channel_done_Stage_R_5_V),
    .t_empty_n(Stage_R_5_V_t_empty_n),
    .t_read(fft_stage_131_U0_ap_ready)
);

fft_streaming_StaCeG #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage_R_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage_131_U0_Out_R_6_V_address0),
    .i_ce0(fft_stage_131_U0_Out_R_6_V_ce0),
    .i_we0(fft_stage_131_U0_Out_R_6_V_we0),
    .i_d0(fft_stage_131_U0_Out_R_6_V_d0),
    .i_q0(Stage_R_6_V_i_q0),
    .i_address1(fft_stage_131_U0_Out_R_6_V_address1),
    .i_ce1(fft_stage_131_U0_Out_R_6_V_ce1),
    .i_we1(fft_stage_131_U0_Out_R_6_V_we1),
    .i_d1(fft_stage_131_U0_Out_R_6_V_d1),
    .i_q1(Stage_R_6_V_i_q1),
    .t_address0(fft_stage_132_U0_X_R_6_V_address0),
    .t_ce0(fft_stage_132_U0_X_R_6_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage_R_6_V_t_q0),
    .t_address1(fft_stage_132_U0_X_R_6_V_address1),
    .t_ce1(fft_stage_132_U0_X_R_6_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage_R_6_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage_R_6_V_i_full_n),
    .i_write(ap_channel_done_Stage_R_6_V),
    .t_empty_n(Stage_R_6_V_t_empty_n),
    .t_read(fft_stage_132_U0_ap_ready)
);

fft_streaming_StaCeG #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage_R_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage_132_U0_Out_R_7_V_address0),
    .i_ce0(fft_stage_132_U0_Out_R_7_V_ce0),
    .i_we0(fft_stage_132_U0_Out_R_7_V_we0),
    .i_d0(fft_stage_132_U0_Out_R_7_V_d0),
    .i_q0(Stage_R_7_V_i_q0),
    .i_address1(fft_stage_132_U0_Out_R_7_V_address1),
    .i_ce1(fft_stage_132_U0_Out_R_7_V_ce1),
    .i_we1(fft_stage_132_U0_Out_R_7_V_we1),
    .i_d1(fft_stage_132_U0_Out_R_7_V_d1),
    .i_q1(Stage_R_7_V_i_q1),
    .t_address0(fft_stage_133_U0_X_R_7_V_address0),
    .t_ce0(fft_stage_133_U0_X_R_7_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage_R_7_V_t_q0),
    .t_address1(fft_stage_133_U0_X_R_7_V_address1),
    .t_ce1(fft_stage_133_U0_X_R_7_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage_R_7_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage_R_7_V_i_full_n),
    .i_write(ap_channel_done_Stage_R_7_V),
    .t_empty_n(Stage_R_7_V_t_empty_n),
    .t_read(fft_stage_133_U0_ap_ready)
);

fft_streaming_StaCeG #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage_R_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage_133_U0_Out_R_8_V_address0),
    .i_ce0(fft_stage_133_U0_Out_R_8_V_ce0),
    .i_we0(fft_stage_133_U0_Out_R_8_V_we0),
    .i_d0(fft_stage_133_U0_Out_R_8_V_d0),
    .i_q0(Stage_R_8_V_i_q0),
    .i_address1(fft_stage_133_U0_Out_R_8_V_address1),
    .i_ce1(fft_stage_133_U0_Out_R_8_V_ce1),
    .i_we1(fft_stage_133_U0_Out_R_8_V_we1),
    .i_d1(fft_stage_133_U0_Out_R_8_V_d1),
    .i_q1(Stage_R_8_V_i_q1),
    .t_address0(fft_stage_134_U0_X_R_8_V_address0),
    .t_ce0(fft_stage_134_U0_X_R_8_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage_R_8_V_t_q0),
    .t_address1(fft_stage_134_U0_X_R_8_V_address1),
    .t_ce1(fft_stage_134_U0_X_R_8_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage_R_8_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage_R_8_V_i_full_n),
    .i_write(ap_channel_done_Stage_R_8_V),
    .t_empty_n(Stage_R_8_V_t_empty_n),
    .t_read(fft_stage_134_U0_ap_ready)
);

fft_streaming_StaCeG #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage_R_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage_134_U0_Out_R_9_V_address0),
    .i_ce0(fft_stage_134_U0_Out_R_9_V_ce0),
    .i_we0(fft_stage_134_U0_Out_R_9_V_we0),
    .i_d0(fft_stage_134_U0_Out_R_9_V_d0),
    .i_q0(Stage_R_9_V_i_q0),
    .i_address1(fft_stage_134_U0_Out_R_9_V_address1),
    .i_ce1(fft_stage_134_U0_Out_R_9_V_ce1),
    .i_we1(fft_stage_134_U0_Out_R_9_V_we1),
    .i_d1(fft_stage_134_U0_Out_R_9_V_d1),
    .i_q1(Stage_R_9_V_i_q1),
    .t_address0(fft_stage35_U0_X_R_V9_address0),
    .t_ce0(fft_stage35_U0_X_R_V9_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage_R_9_V_t_q0),
    .t_address1(fft_stage35_U0_X_R_V9_address1),
    .t_ce1(fft_stage35_U0_X_R_V9_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage_R_9_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage_R_9_V_i_full_n),
    .i_write(ap_channel_done_Stage_R_9_V),
    .t_empty_n(Stage_R_9_V_t_empty_n),
    .t_read(fft_stage35_U0_ap_ready)
);

fft_streaming_StaBew #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage_I_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(bit_reverse25_U0_OUT_I_V_address0),
    .i_ce0(bit_reverse25_U0_OUT_I_V_ce0),
    .i_we0(bit_reverse25_U0_OUT_I_V_we0),
    .i_d0(bit_reverse25_U0_OUT_I_V_d0),
    .i_q0(Stage_I_0_V_i_q0),
    .i_address1(10'd0),
    .i_ce1(1'b0),
    .i_q1(Stage_I_0_V_i_q1),
    .t_address0(fft_stage_126_U0_X_I_0_V_address0),
    .t_ce0(fft_stage_126_U0_X_I_0_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage_I_0_V_t_q0),
    .t_address1(fft_stage_126_U0_X_I_0_V_address1),
    .t_ce1(fft_stage_126_U0_X_I_0_V_ce1),
    .t_q1(Stage_I_0_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage_I_0_V_i_full_n),
    .i_write(ap_channel_done_Stage_I_0_V),
    .t_empty_n(Stage_I_0_V_t_empty_n),
    .t_read(fft_stage_126_U0_ap_ready)
);

fft_streaming_StaCeG #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage_I_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage_126_U0_Out_I_1_V_address0),
    .i_ce0(fft_stage_126_U0_Out_I_1_V_ce0),
    .i_we0(fft_stage_126_U0_Out_I_1_V_we0),
    .i_d0(fft_stage_126_U0_Out_I_1_V_d0),
    .i_q0(Stage_I_1_V_i_q0),
    .i_address1(fft_stage_126_U0_Out_I_1_V_address1),
    .i_ce1(fft_stage_126_U0_Out_I_1_V_ce1),
    .i_we1(fft_stage_126_U0_Out_I_1_V_we1),
    .i_d1(fft_stage_126_U0_Out_I_1_V_d1),
    .i_q1(Stage_I_1_V_i_q1),
    .t_address0(fft_stage_127_U0_X_I_1_V_address0),
    .t_ce0(fft_stage_127_U0_X_I_1_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage_I_1_V_t_q0),
    .t_address1(fft_stage_127_U0_X_I_1_V_address1),
    .t_ce1(fft_stage_127_U0_X_I_1_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage_I_1_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage_I_1_V_i_full_n),
    .i_write(ap_channel_done_Stage_I_1_V),
    .t_empty_n(Stage_I_1_V_t_empty_n),
    .t_read(fft_stage_127_U0_ap_ready)
);

fft_streaming_StaCeG #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage_I_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage_127_U0_Out_I_2_V_address0),
    .i_ce0(fft_stage_127_U0_Out_I_2_V_ce0),
    .i_we0(fft_stage_127_U0_Out_I_2_V_we0),
    .i_d0(fft_stage_127_U0_Out_I_2_V_d0),
    .i_q0(Stage_I_2_V_i_q0),
    .i_address1(fft_stage_127_U0_Out_I_2_V_address1),
    .i_ce1(fft_stage_127_U0_Out_I_2_V_ce1),
    .i_we1(fft_stage_127_U0_Out_I_2_V_we1),
    .i_d1(fft_stage_127_U0_Out_I_2_V_d1),
    .i_q1(Stage_I_2_V_i_q1),
    .t_address0(fft_stage_128_U0_X_I_2_V_address0),
    .t_ce0(fft_stage_128_U0_X_I_2_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage_I_2_V_t_q0),
    .t_address1(fft_stage_128_U0_X_I_2_V_address1),
    .t_ce1(fft_stage_128_U0_X_I_2_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage_I_2_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage_I_2_V_i_full_n),
    .i_write(ap_channel_done_Stage_I_2_V),
    .t_empty_n(Stage_I_2_V_t_empty_n),
    .t_read(fft_stage_128_U0_ap_ready)
);

fft_streaming_StaCeG #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage_I_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage_128_U0_Out_I_3_V_address0),
    .i_ce0(fft_stage_128_U0_Out_I_3_V_ce0),
    .i_we0(fft_stage_128_U0_Out_I_3_V_we0),
    .i_d0(fft_stage_128_U0_Out_I_3_V_d0),
    .i_q0(Stage_I_3_V_i_q0),
    .i_address1(fft_stage_128_U0_Out_I_3_V_address1),
    .i_ce1(fft_stage_128_U0_Out_I_3_V_ce1),
    .i_we1(fft_stage_128_U0_Out_I_3_V_we1),
    .i_d1(fft_stage_128_U0_Out_I_3_V_d1),
    .i_q1(Stage_I_3_V_i_q1),
    .t_address0(fft_stage_129_U0_X_I_3_V_address0),
    .t_ce0(fft_stage_129_U0_X_I_3_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage_I_3_V_t_q0),
    .t_address1(fft_stage_129_U0_X_I_3_V_address1),
    .t_ce1(fft_stage_129_U0_X_I_3_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage_I_3_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage_I_3_V_i_full_n),
    .i_write(ap_channel_done_Stage_I_3_V),
    .t_empty_n(Stage_I_3_V_t_empty_n),
    .t_read(fft_stage_129_U0_ap_ready)
);

fft_streaming_StaCeG #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage_I_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage_129_U0_Out_I_4_V_address0),
    .i_ce0(fft_stage_129_U0_Out_I_4_V_ce0),
    .i_we0(fft_stage_129_U0_Out_I_4_V_we0),
    .i_d0(fft_stage_129_U0_Out_I_4_V_d0),
    .i_q0(Stage_I_4_V_i_q0),
    .i_address1(fft_stage_129_U0_Out_I_4_V_address1),
    .i_ce1(fft_stage_129_U0_Out_I_4_V_ce1),
    .i_we1(fft_stage_129_U0_Out_I_4_V_we1),
    .i_d1(fft_stage_129_U0_Out_I_4_V_d1),
    .i_q1(Stage_I_4_V_i_q1),
    .t_address0(fft_stage_130_U0_X_I_4_V_address0),
    .t_ce0(fft_stage_130_U0_X_I_4_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage_I_4_V_t_q0),
    .t_address1(fft_stage_130_U0_X_I_4_V_address1),
    .t_ce1(fft_stage_130_U0_X_I_4_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage_I_4_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage_I_4_V_i_full_n),
    .i_write(ap_channel_done_Stage_I_4_V),
    .t_empty_n(Stage_I_4_V_t_empty_n),
    .t_read(fft_stage_130_U0_ap_ready)
);

fft_streaming_StaCeG #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage_I_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage_130_U0_Out_I_5_V_address0),
    .i_ce0(fft_stage_130_U0_Out_I_5_V_ce0),
    .i_we0(fft_stage_130_U0_Out_I_5_V_we0),
    .i_d0(fft_stage_130_U0_Out_I_5_V_d0),
    .i_q0(Stage_I_5_V_i_q0),
    .i_address1(fft_stage_130_U0_Out_I_5_V_address1),
    .i_ce1(fft_stage_130_U0_Out_I_5_V_ce1),
    .i_we1(fft_stage_130_U0_Out_I_5_V_we1),
    .i_d1(fft_stage_130_U0_Out_I_5_V_d1),
    .i_q1(Stage_I_5_V_i_q1),
    .t_address0(fft_stage_131_U0_X_I_5_V_address0),
    .t_ce0(fft_stage_131_U0_X_I_5_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage_I_5_V_t_q0),
    .t_address1(fft_stage_131_U0_X_I_5_V_address1),
    .t_ce1(fft_stage_131_U0_X_I_5_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage_I_5_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage_I_5_V_i_full_n),
    .i_write(ap_channel_done_Stage_I_5_V),
    .t_empty_n(Stage_I_5_V_t_empty_n),
    .t_read(fft_stage_131_U0_ap_ready)
);

fft_streaming_StaCeG #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage_I_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage_131_U0_Out_I_6_V_address0),
    .i_ce0(fft_stage_131_U0_Out_I_6_V_ce0),
    .i_we0(fft_stage_131_U0_Out_I_6_V_we0),
    .i_d0(fft_stage_131_U0_Out_I_6_V_d0),
    .i_q0(Stage_I_6_V_i_q0),
    .i_address1(fft_stage_131_U0_Out_I_6_V_address1),
    .i_ce1(fft_stage_131_U0_Out_I_6_V_ce1),
    .i_we1(fft_stage_131_U0_Out_I_6_V_we1),
    .i_d1(fft_stage_131_U0_Out_I_6_V_d1),
    .i_q1(Stage_I_6_V_i_q1),
    .t_address0(fft_stage_132_U0_X_I_6_V_address0),
    .t_ce0(fft_stage_132_U0_X_I_6_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage_I_6_V_t_q0),
    .t_address1(fft_stage_132_U0_X_I_6_V_address1),
    .t_ce1(fft_stage_132_U0_X_I_6_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage_I_6_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage_I_6_V_i_full_n),
    .i_write(ap_channel_done_Stage_I_6_V),
    .t_empty_n(Stage_I_6_V_t_empty_n),
    .t_read(fft_stage_132_U0_ap_ready)
);

fft_streaming_StaCeG #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage_I_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage_132_U0_Out_I_7_V_address0),
    .i_ce0(fft_stage_132_U0_Out_I_7_V_ce0),
    .i_we0(fft_stage_132_U0_Out_I_7_V_we0),
    .i_d0(fft_stage_132_U0_Out_I_7_V_d0),
    .i_q0(Stage_I_7_V_i_q0),
    .i_address1(fft_stage_132_U0_Out_I_7_V_address1),
    .i_ce1(fft_stage_132_U0_Out_I_7_V_ce1),
    .i_we1(fft_stage_132_U0_Out_I_7_V_we1),
    .i_d1(fft_stage_132_U0_Out_I_7_V_d1),
    .i_q1(Stage_I_7_V_i_q1),
    .t_address0(fft_stage_133_U0_X_I_7_V_address0),
    .t_ce0(fft_stage_133_U0_X_I_7_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage_I_7_V_t_q0),
    .t_address1(fft_stage_133_U0_X_I_7_V_address1),
    .t_ce1(fft_stage_133_U0_X_I_7_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage_I_7_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage_I_7_V_i_full_n),
    .i_write(ap_channel_done_Stage_I_7_V),
    .t_empty_n(Stage_I_7_V_t_empty_n),
    .t_read(fft_stage_133_U0_ap_ready)
);

fft_streaming_StaCeG #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage_I_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage_133_U0_Out_I_8_V_address0),
    .i_ce0(fft_stage_133_U0_Out_I_8_V_ce0),
    .i_we0(fft_stage_133_U0_Out_I_8_V_we0),
    .i_d0(fft_stage_133_U0_Out_I_8_V_d0),
    .i_q0(Stage_I_8_V_i_q0),
    .i_address1(fft_stage_133_U0_Out_I_8_V_address1),
    .i_ce1(fft_stage_133_U0_Out_I_8_V_ce1),
    .i_we1(fft_stage_133_U0_Out_I_8_V_we1),
    .i_d1(fft_stage_133_U0_Out_I_8_V_d1),
    .i_q1(Stage_I_8_V_i_q1),
    .t_address0(fft_stage_134_U0_X_I_8_V_address0),
    .t_ce0(fft_stage_134_U0_X_I_8_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage_I_8_V_t_q0),
    .t_address1(fft_stage_134_U0_X_I_8_V_address1),
    .t_ce1(fft_stage_134_U0_X_I_8_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage_I_8_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage_I_8_V_i_full_n),
    .i_write(ap_channel_done_Stage_I_8_V),
    .t_empty_n(Stage_I_8_V_t_empty_n),
    .t_read(fft_stage_134_U0_ap_ready)
);

fft_streaming_StaCeG #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage_I_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage_134_U0_Out_I_9_V_address0),
    .i_ce0(fft_stage_134_U0_Out_I_9_V_ce0),
    .i_we0(fft_stage_134_U0_Out_I_9_V_we0),
    .i_d0(fft_stage_134_U0_Out_I_9_V_d0),
    .i_q0(Stage_I_9_V_i_q0),
    .i_address1(fft_stage_134_U0_Out_I_9_V_address1),
    .i_ce1(fft_stage_134_U0_Out_I_9_V_ce1),
    .i_we1(fft_stage_134_U0_Out_I_9_V_we1),
    .i_d1(fft_stage_134_U0_Out_I_9_V_d1),
    .i_q1(Stage_I_9_V_i_q1),
    .t_address0(fft_stage35_U0_X_I_V18_address0),
    .t_ce0(fft_stage35_U0_X_I_V18_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage_I_9_V_t_q0),
    .t_address1(fft_stage35_U0_X_I_V18_address1),
    .t_ce1(fft_stage35_U0_X_I_V18_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage_I_9_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage_I_9_V_i_full_n),
    .i_write(ap_channel_done_Stage_I_9_V),
    .t_empty_n(Stage_I_9_V_t_empty_n),
    .t_read(fft_stage35_U0_ap_ready)
);

bit_reverse25 bit_reverse25_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(bit_reverse25_U0_ap_start),
    .ap_done(bit_reverse25_U0_ap_done),
    .ap_continue(bit_reverse25_U0_ap_continue),
    .ap_idle(bit_reverse25_U0_ap_idle),
    .ap_ready(bit_reverse25_U0_ap_ready),
    .X_R_V_address0(bit_reverse25_U0_X_R_V_address0),
    .X_R_V_ce0(bit_reverse25_U0_X_R_V_ce0),
    .X_R_V_q0(X_R_V_q0),
    .X_R_V_address1(bit_reverse25_U0_X_R_V_address1),
    .X_R_V_ce1(bit_reverse25_U0_X_R_V_ce1),
    .X_R_V_q1(X_R_V_q1),
    .X_I_V_address0(bit_reverse25_U0_X_I_V_address0),
    .X_I_V_ce0(bit_reverse25_U0_X_I_V_ce0),
    .X_I_V_q0(X_I_V_q0),
    .X_I_V_address1(bit_reverse25_U0_X_I_V_address1),
    .X_I_V_ce1(bit_reverse25_U0_X_I_V_ce1),
    .X_I_V_q1(X_I_V_q1),
    .OUT_R_V_address0(bit_reverse25_U0_OUT_R_V_address0),
    .OUT_R_V_ce0(bit_reverse25_U0_OUT_R_V_ce0),
    .OUT_R_V_we0(bit_reverse25_U0_OUT_R_V_we0),
    .OUT_R_V_d0(bit_reverse25_U0_OUT_R_V_d0),
    .OUT_I_V_address0(bit_reverse25_U0_OUT_I_V_address0),
    .OUT_I_V_ce0(bit_reverse25_U0_OUT_I_V_ce0),
    .OUT_I_V_we0(bit_reverse25_U0_OUT_I_V_we0),
    .OUT_I_V_d0(bit_reverse25_U0_OUT_I_V_d0)
);

fft_stage_126 fft_stage_126_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fft_stage_126_U0_ap_start),
    .ap_done(fft_stage_126_U0_ap_done),
    .ap_continue(fft_stage_126_U0_ap_continue),
    .ap_idle(fft_stage_126_U0_ap_idle),
    .ap_ready(fft_stage_126_U0_ap_ready),
    .X_R_0_V_address0(fft_stage_126_U0_X_R_0_V_address0),
    .X_R_0_V_ce0(fft_stage_126_U0_X_R_0_V_ce0),
    .X_R_0_V_q0(Stage_R_0_V_t_q0),
    .X_R_0_V_address1(fft_stage_126_U0_X_R_0_V_address1),
    .X_R_0_V_ce1(fft_stage_126_U0_X_R_0_V_ce1),
    .X_R_0_V_q1(Stage_R_0_V_t_q1),
    .X_I_0_V_address0(fft_stage_126_U0_X_I_0_V_address0),
    .X_I_0_V_ce0(fft_stage_126_U0_X_I_0_V_ce0),
    .X_I_0_V_q0(Stage_I_0_V_t_q0),
    .X_I_0_V_address1(fft_stage_126_U0_X_I_0_V_address1),
    .X_I_0_V_ce1(fft_stage_126_U0_X_I_0_V_ce1),
    .X_I_0_V_q1(Stage_I_0_V_t_q1),
    .Out_R_1_V_address0(fft_stage_126_U0_Out_R_1_V_address0),
    .Out_R_1_V_ce0(fft_stage_126_U0_Out_R_1_V_ce0),
    .Out_R_1_V_we0(fft_stage_126_U0_Out_R_1_V_we0),
    .Out_R_1_V_d0(fft_stage_126_U0_Out_R_1_V_d0),
    .Out_R_1_V_address1(fft_stage_126_U0_Out_R_1_V_address1),
    .Out_R_1_V_ce1(fft_stage_126_U0_Out_R_1_V_ce1),
    .Out_R_1_V_we1(fft_stage_126_U0_Out_R_1_V_we1),
    .Out_R_1_V_d1(fft_stage_126_U0_Out_R_1_V_d1),
    .Out_I_1_V_address0(fft_stage_126_U0_Out_I_1_V_address0),
    .Out_I_1_V_ce0(fft_stage_126_U0_Out_I_1_V_ce0),
    .Out_I_1_V_we0(fft_stage_126_U0_Out_I_1_V_we0),
    .Out_I_1_V_d0(fft_stage_126_U0_Out_I_1_V_d0),
    .Out_I_1_V_address1(fft_stage_126_U0_Out_I_1_V_address1),
    .Out_I_1_V_ce1(fft_stage_126_U0_Out_I_1_V_ce1),
    .Out_I_1_V_we1(fft_stage_126_U0_Out_I_1_V_we1),
    .Out_I_1_V_d1(fft_stage_126_U0_Out_I_1_V_d1)
);

fft_stage_127 fft_stage_127_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fft_stage_127_U0_ap_start),
    .ap_done(fft_stage_127_U0_ap_done),
    .ap_continue(fft_stage_127_U0_ap_continue),
    .ap_idle(fft_stage_127_U0_ap_idle),
    .ap_ready(fft_stage_127_U0_ap_ready),
    .X_R_1_V_address0(fft_stage_127_U0_X_R_1_V_address0),
    .X_R_1_V_ce0(fft_stage_127_U0_X_R_1_V_ce0),
    .X_R_1_V_q0(Stage_R_1_V_t_q0),
    .X_R_1_V_address1(fft_stage_127_U0_X_R_1_V_address1),
    .X_R_1_V_ce1(fft_stage_127_U0_X_R_1_V_ce1),
    .X_R_1_V_q1(Stage_R_1_V_t_q1),
    .X_I_1_V_address0(fft_stage_127_U0_X_I_1_V_address0),
    .X_I_1_V_ce0(fft_stage_127_U0_X_I_1_V_ce0),
    .X_I_1_V_q0(Stage_I_1_V_t_q0),
    .X_I_1_V_address1(fft_stage_127_U0_X_I_1_V_address1),
    .X_I_1_V_ce1(fft_stage_127_U0_X_I_1_V_ce1),
    .X_I_1_V_q1(Stage_I_1_V_t_q1),
    .Out_R_2_V_address0(fft_stage_127_U0_Out_R_2_V_address0),
    .Out_R_2_V_ce0(fft_stage_127_U0_Out_R_2_V_ce0),
    .Out_R_2_V_we0(fft_stage_127_U0_Out_R_2_V_we0),
    .Out_R_2_V_d0(fft_stage_127_U0_Out_R_2_V_d0),
    .Out_R_2_V_address1(fft_stage_127_U0_Out_R_2_V_address1),
    .Out_R_2_V_ce1(fft_stage_127_U0_Out_R_2_V_ce1),
    .Out_R_2_V_we1(fft_stage_127_U0_Out_R_2_V_we1),
    .Out_R_2_V_d1(fft_stage_127_U0_Out_R_2_V_d1),
    .Out_I_2_V_address0(fft_stage_127_U0_Out_I_2_V_address0),
    .Out_I_2_V_ce0(fft_stage_127_U0_Out_I_2_V_ce0),
    .Out_I_2_V_we0(fft_stage_127_U0_Out_I_2_V_we0),
    .Out_I_2_V_d0(fft_stage_127_U0_Out_I_2_V_d0),
    .Out_I_2_V_address1(fft_stage_127_U0_Out_I_2_V_address1),
    .Out_I_2_V_ce1(fft_stage_127_U0_Out_I_2_V_ce1),
    .Out_I_2_V_we1(fft_stage_127_U0_Out_I_2_V_we1),
    .Out_I_2_V_d1(fft_stage_127_U0_Out_I_2_V_d1)
);

fft_stage_128 fft_stage_128_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fft_stage_128_U0_ap_start),
    .ap_done(fft_stage_128_U0_ap_done),
    .ap_continue(fft_stage_128_U0_ap_continue),
    .ap_idle(fft_stage_128_U0_ap_idle),
    .ap_ready(fft_stage_128_U0_ap_ready),
    .X_R_2_V_address0(fft_stage_128_U0_X_R_2_V_address0),
    .X_R_2_V_ce0(fft_stage_128_U0_X_R_2_V_ce0),
    .X_R_2_V_q0(Stage_R_2_V_t_q0),
    .X_R_2_V_address1(fft_stage_128_U0_X_R_2_V_address1),
    .X_R_2_V_ce1(fft_stage_128_U0_X_R_2_V_ce1),
    .X_R_2_V_q1(Stage_R_2_V_t_q1),
    .X_I_2_V_address0(fft_stage_128_U0_X_I_2_V_address0),
    .X_I_2_V_ce0(fft_stage_128_U0_X_I_2_V_ce0),
    .X_I_2_V_q0(Stage_I_2_V_t_q0),
    .X_I_2_V_address1(fft_stage_128_U0_X_I_2_V_address1),
    .X_I_2_V_ce1(fft_stage_128_U0_X_I_2_V_ce1),
    .X_I_2_V_q1(Stage_I_2_V_t_q1),
    .Out_R_3_V_address0(fft_stage_128_U0_Out_R_3_V_address0),
    .Out_R_3_V_ce0(fft_stage_128_U0_Out_R_3_V_ce0),
    .Out_R_3_V_we0(fft_stage_128_U0_Out_R_3_V_we0),
    .Out_R_3_V_d0(fft_stage_128_U0_Out_R_3_V_d0),
    .Out_R_3_V_address1(fft_stage_128_U0_Out_R_3_V_address1),
    .Out_R_3_V_ce1(fft_stage_128_U0_Out_R_3_V_ce1),
    .Out_R_3_V_we1(fft_stage_128_U0_Out_R_3_V_we1),
    .Out_R_3_V_d1(fft_stage_128_U0_Out_R_3_V_d1),
    .Out_I_3_V_address0(fft_stage_128_U0_Out_I_3_V_address0),
    .Out_I_3_V_ce0(fft_stage_128_U0_Out_I_3_V_ce0),
    .Out_I_3_V_we0(fft_stage_128_U0_Out_I_3_V_we0),
    .Out_I_3_V_d0(fft_stage_128_U0_Out_I_3_V_d0),
    .Out_I_3_V_address1(fft_stage_128_U0_Out_I_3_V_address1),
    .Out_I_3_V_ce1(fft_stage_128_U0_Out_I_3_V_ce1),
    .Out_I_3_V_we1(fft_stage_128_U0_Out_I_3_V_we1),
    .Out_I_3_V_d1(fft_stage_128_U0_Out_I_3_V_d1)
);

fft_stage_129 fft_stage_129_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fft_stage_129_U0_ap_start),
    .ap_done(fft_stage_129_U0_ap_done),
    .ap_continue(fft_stage_129_U0_ap_continue),
    .ap_idle(fft_stage_129_U0_ap_idle),
    .ap_ready(fft_stage_129_U0_ap_ready),
    .X_R_3_V_address0(fft_stage_129_U0_X_R_3_V_address0),
    .X_R_3_V_ce0(fft_stage_129_U0_X_R_3_V_ce0),
    .X_R_3_V_q0(Stage_R_3_V_t_q0),
    .X_R_3_V_address1(fft_stage_129_U0_X_R_3_V_address1),
    .X_R_3_V_ce1(fft_stage_129_U0_X_R_3_V_ce1),
    .X_R_3_V_q1(Stage_R_3_V_t_q1),
    .X_I_3_V_address0(fft_stage_129_U0_X_I_3_V_address0),
    .X_I_3_V_ce0(fft_stage_129_U0_X_I_3_V_ce0),
    .X_I_3_V_q0(Stage_I_3_V_t_q0),
    .X_I_3_V_address1(fft_stage_129_U0_X_I_3_V_address1),
    .X_I_3_V_ce1(fft_stage_129_U0_X_I_3_V_ce1),
    .X_I_3_V_q1(Stage_I_3_V_t_q1),
    .Out_R_4_V_address0(fft_stage_129_U0_Out_R_4_V_address0),
    .Out_R_4_V_ce0(fft_stage_129_U0_Out_R_4_V_ce0),
    .Out_R_4_V_we0(fft_stage_129_U0_Out_R_4_V_we0),
    .Out_R_4_V_d0(fft_stage_129_U0_Out_R_4_V_d0),
    .Out_R_4_V_address1(fft_stage_129_U0_Out_R_4_V_address1),
    .Out_R_4_V_ce1(fft_stage_129_U0_Out_R_4_V_ce1),
    .Out_R_4_V_we1(fft_stage_129_U0_Out_R_4_V_we1),
    .Out_R_4_V_d1(fft_stage_129_U0_Out_R_4_V_d1),
    .Out_I_4_V_address0(fft_stage_129_U0_Out_I_4_V_address0),
    .Out_I_4_V_ce0(fft_stage_129_U0_Out_I_4_V_ce0),
    .Out_I_4_V_we0(fft_stage_129_U0_Out_I_4_V_we0),
    .Out_I_4_V_d0(fft_stage_129_U0_Out_I_4_V_d0),
    .Out_I_4_V_address1(fft_stage_129_U0_Out_I_4_V_address1),
    .Out_I_4_V_ce1(fft_stage_129_U0_Out_I_4_V_ce1),
    .Out_I_4_V_we1(fft_stage_129_U0_Out_I_4_V_we1),
    .Out_I_4_V_d1(fft_stage_129_U0_Out_I_4_V_d1)
);

fft_stage_130 fft_stage_130_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fft_stage_130_U0_ap_start),
    .ap_done(fft_stage_130_U0_ap_done),
    .ap_continue(fft_stage_130_U0_ap_continue),
    .ap_idle(fft_stage_130_U0_ap_idle),
    .ap_ready(fft_stage_130_U0_ap_ready),
    .X_R_4_V_address0(fft_stage_130_U0_X_R_4_V_address0),
    .X_R_4_V_ce0(fft_stage_130_U0_X_R_4_V_ce0),
    .X_R_4_V_q0(Stage_R_4_V_t_q0),
    .X_R_4_V_address1(fft_stage_130_U0_X_R_4_V_address1),
    .X_R_4_V_ce1(fft_stage_130_U0_X_R_4_V_ce1),
    .X_R_4_V_q1(Stage_R_4_V_t_q1),
    .X_I_4_V_address0(fft_stage_130_U0_X_I_4_V_address0),
    .X_I_4_V_ce0(fft_stage_130_U0_X_I_4_V_ce0),
    .X_I_4_V_q0(Stage_I_4_V_t_q0),
    .X_I_4_V_address1(fft_stage_130_U0_X_I_4_V_address1),
    .X_I_4_V_ce1(fft_stage_130_U0_X_I_4_V_ce1),
    .X_I_4_V_q1(Stage_I_4_V_t_q1),
    .Out_R_5_V_address0(fft_stage_130_U0_Out_R_5_V_address0),
    .Out_R_5_V_ce0(fft_stage_130_U0_Out_R_5_V_ce0),
    .Out_R_5_V_we0(fft_stage_130_U0_Out_R_5_V_we0),
    .Out_R_5_V_d0(fft_stage_130_U0_Out_R_5_V_d0),
    .Out_R_5_V_address1(fft_stage_130_U0_Out_R_5_V_address1),
    .Out_R_5_V_ce1(fft_stage_130_U0_Out_R_5_V_ce1),
    .Out_R_5_V_we1(fft_stage_130_U0_Out_R_5_V_we1),
    .Out_R_5_V_d1(fft_stage_130_U0_Out_R_5_V_d1),
    .Out_I_5_V_address0(fft_stage_130_U0_Out_I_5_V_address0),
    .Out_I_5_V_ce0(fft_stage_130_U0_Out_I_5_V_ce0),
    .Out_I_5_V_we0(fft_stage_130_U0_Out_I_5_V_we0),
    .Out_I_5_V_d0(fft_stage_130_U0_Out_I_5_V_d0),
    .Out_I_5_V_address1(fft_stage_130_U0_Out_I_5_V_address1),
    .Out_I_5_V_ce1(fft_stage_130_U0_Out_I_5_V_ce1),
    .Out_I_5_V_we1(fft_stage_130_U0_Out_I_5_V_we1),
    .Out_I_5_V_d1(fft_stage_130_U0_Out_I_5_V_d1)
);

fft_stage_131 fft_stage_131_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fft_stage_131_U0_ap_start),
    .ap_done(fft_stage_131_U0_ap_done),
    .ap_continue(fft_stage_131_U0_ap_continue),
    .ap_idle(fft_stage_131_U0_ap_idle),
    .ap_ready(fft_stage_131_U0_ap_ready),
    .X_R_5_V_address0(fft_stage_131_U0_X_R_5_V_address0),
    .X_R_5_V_ce0(fft_stage_131_U0_X_R_5_V_ce0),
    .X_R_5_V_q0(Stage_R_5_V_t_q0),
    .X_R_5_V_address1(fft_stage_131_U0_X_R_5_V_address1),
    .X_R_5_V_ce1(fft_stage_131_U0_X_R_5_V_ce1),
    .X_R_5_V_q1(Stage_R_5_V_t_q1),
    .X_I_5_V_address0(fft_stage_131_U0_X_I_5_V_address0),
    .X_I_5_V_ce0(fft_stage_131_U0_X_I_5_V_ce0),
    .X_I_5_V_q0(Stage_I_5_V_t_q0),
    .X_I_5_V_address1(fft_stage_131_U0_X_I_5_V_address1),
    .X_I_5_V_ce1(fft_stage_131_U0_X_I_5_V_ce1),
    .X_I_5_V_q1(Stage_I_5_V_t_q1),
    .Out_R_6_V_address0(fft_stage_131_U0_Out_R_6_V_address0),
    .Out_R_6_V_ce0(fft_stage_131_U0_Out_R_6_V_ce0),
    .Out_R_6_V_we0(fft_stage_131_U0_Out_R_6_V_we0),
    .Out_R_6_V_d0(fft_stage_131_U0_Out_R_6_V_d0),
    .Out_R_6_V_address1(fft_stage_131_U0_Out_R_6_V_address1),
    .Out_R_6_V_ce1(fft_stage_131_U0_Out_R_6_V_ce1),
    .Out_R_6_V_we1(fft_stage_131_U0_Out_R_6_V_we1),
    .Out_R_6_V_d1(fft_stage_131_U0_Out_R_6_V_d1),
    .Out_I_6_V_address0(fft_stage_131_U0_Out_I_6_V_address0),
    .Out_I_6_V_ce0(fft_stage_131_U0_Out_I_6_V_ce0),
    .Out_I_6_V_we0(fft_stage_131_U0_Out_I_6_V_we0),
    .Out_I_6_V_d0(fft_stage_131_U0_Out_I_6_V_d0),
    .Out_I_6_V_address1(fft_stage_131_U0_Out_I_6_V_address1),
    .Out_I_6_V_ce1(fft_stage_131_U0_Out_I_6_V_ce1),
    .Out_I_6_V_we1(fft_stage_131_U0_Out_I_6_V_we1),
    .Out_I_6_V_d1(fft_stage_131_U0_Out_I_6_V_d1)
);

fft_stage_132 fft_stage_132_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fft_stage_132_U0_ap_start),
    .ap_done(fft_stage_132_U0_ap_done),
    .ap_continue(fft_stage_132_U0_ap_continue),
    .ap_idle(fft_stage_132_U0_ap_idle),
    .ap_ready(fft_stage_132_U0_ap_ready),
    .X_R_6_V_address0(fft_stage_132_U0_X_R_6_V_address0),
    .X_R_6_V_ce0(fft_stage_132_U0_X_R_6_V_ce0),
    .X_R_6_V_q0(Stage_R_6_V_t_q0),
    .X_R_6_V_address1(fft_stage_132_U0_X_R_6_V_address1),
    .X_R_6_V_ce1(fft_stage_132_U0_X_R_6_V_ce1),
    .X_R_6_V_q1(Stage_R_6_V_t_q1),
    .X_I_6_V_address0(fft_stage_132_U0_X_I_6_V_address0),
    .X_I_6_V_ce0(fft_stage_132_U0_X_I_6_V_ce0),
    .X_I_6_V_q0(Stage_I_6_V_t_q0),
    .X_I_6_V_address1(fft_stage_132_U0_X_I_6_V_address1),
    .X_I_6_V_ce1(fft_stage_132_U0_X_I_6_V_ce1),
    .X_I_6_V_q1(Stage_I_6_V_t_q1),
    .Out_R_7_V_address0(fft_stage_132_U0_Out_R_7_V_address0),
    .Out_R_7_V_ce0(fft_stage_132_U0_Out_R_7_V_ce0),
    .Out_R_7_V_we0(fft_stage_132_U0_Out_R_7_V_we0),
    .Out_R_7_V_d0(fft_stage_132_U0_Out_R_7_V_d0),
    .Out_R_7_V_address1(fft_stage_132_U0_Out_R_7_V_address1),
    .Out_R_7_V_ce1(fft_stage_132_U0_Out_R_7_V_ce1),
    .Out_R_7_V_we1(fft_stage_132_U0_Out_R_7_V_we1),
    .Out_R_7_V_d1(fft_stage_132_U0_Out_R_7_V_d1),
    .Out_I_7_V_address0(fft_stage_132_U0_Out_I_7_V_address0),
    .Out_I_7_V_ce0(fft_stage_132_U0_Out_I_7_V_ce0),
    .Out_I_7_V_we0(fft_stage_132_U0_Out_I_7_V_we0),
    .Out_I_7_V_d0(fft_stage_132_U0_Out_I_7_V_d0),
    .Out_I_7_V_address1(fft_stage_132_U0_Out_I_7_V_address1),
    .Out_I_7_V_ce1(fft_stage_132_U0_Out_I_7_V_ce1),
    .Out_I_7_V_we1(fft_stage_132_U0_Out_I_7_V_we1),
    .Out_I_7_V_d1(fft_stage_132_U0_Out_I_7_V_d1)
);

fft_stage_133 fft_stage_133_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fft_stage_133_U0_ap_start),
    .ap_done(fft_stage_133_U0_ap_done),
    .ap_continue(fft_stage_133_U0_ap_continue),
    .ap_idle(fft_stage_133_U0_ap_idle),
    .ap_ready(fft_stage_133_U0_ap_ready),
    .X_R_7_V_address0(fft_stage_133_U0_X_R_7_V_address0),
    .X_R_7_V_ce0(fft_stage_133_U0_X_R_7_V_ce0),
    .X_R_7_V_q0(Stage_R_7_V_t_q0),
    .X_R_7_V_address1(fft_stage_133_U0_X_R_7_V_address1),
    .X_R_7_V_ce1(fft_stage_133_U0_X_R_7_V_ce1),
    .X_R_7_V_q1(Stage_R_7_V_t_q1),
    .X_I_7_V_address0(fft_stage_133_U0_X_I_7_V_address0),
    .X_I_7_V_ce0(fft_stage_133_U0_X_I_7_V_ce0),
    .X_I_7_V_q0(Stage_I_7_V_t_q0),
    .X_I_7_V_address1(fft_stage_133_U0_X_I_7_V_address1),
    .X_I_7_V_ce1(fft_stage_133_U0_X_I_7_V_ce1),
    .X_I_7_V_q1(Stage_I_7_V_t_q1),
    .Out_R_8_V_address0(fft_stage_133_U0_Out_R_8_V_address0),
    .Out_R_8_V_ce0(fft_stage_133_U0_Out_R_8_V_ce0),
    .Out_R_8_V_we0(fft_stage_133_U0_Out_R_8_V_we0),
    .Out_R_8_V_d0(fft_stage_133_U0_Out_R_8_V_d0),
    .Out_R_8_V_address1(fft_stage_133_U0_Out_R_8_V_address1),
    .Out_R_8_V_ce1(fft_stage_133_U0_Out_R_8_V_ce1),
    .Out_R_8_V_we1(fft_stage_133_U0_Out_R_8_V_we1),
    .Out_R_8_V_d1(fft_stage_133_U0_Out_R_8_V_d1),
    .Out_I_8_V_address0(fft_stage_133_U0_Out_I_8_V_address0),
    .Out_I_8_V_ce0(fft_stage_133_U0_Out_I_8_V_ce0),
    .Out_I_8_V_we0(fft_stage_133_U0_Out_I_8_V_we0),
    .Out_I_8_V_d0(fft_stage_133_U0_Out_I_8_V_d0),
    .Out_I_8_V_address1(fft_stage_133_U0_Out_I_8_V_address1),
    .Out_I_8_V_ce1(fft_stage_133_U0_Out_I_8_V_ce1),
    .Out_I_8_V_we1(fft_stage_133_U0_Out_I_8_V_we1),
    .Out_I_8_V_d1(fft_stage_133_U0_Out_I_8_V_d1)
);

fft_stage_134 fft_stage_134_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fft_stage_134_U0_ap_start),
    .ap_done(fft_stage_134_U0_ap_done),
    .ap_continue(fft_stage_134_U0_ap_continue),
    .ap_idle(fft_stage_134_U0_ap_idle),
    .ap_ready(fft_stage_134_U0_ap_ready),
    .X_R_8_V_address0(fft_stage_134_U0_X_R_8_V_address0),
    .X_R_8_V_ce0(fft_stage_134_U0_X_R_8_V_ce0),
    .X_R_8_V_q0(Stage_R_8_V_t_q0),
    .X_R_8_V_address1(fft_stage_134_U0_X_R_8_V_address1),
    .X_R_8_V_ce1(fft_stage_134_U0_X_R_8_V_ce1),
    .X_R_8_V_q1(Stage_R_8_V_t_q1),
    .X_I_8_V_address0(fft_stage_134_U0_X_I_8_V_address0),
    .X_I_8_V_ce0(fft_stage_134_U0_X_I_8_V_ce0),
    .X_I_8_V_q0(Stage_I_8_V_t_q0),
    .X_I_8_V_address1(fft_stage_134_U0_X_I_8_V_address1),
    .X_I_8_V_ce1(fft_stage_134_U0_X_I_8_V_ce1),
    .X_I_8_V_q1(Stage_I_8_V_t_q1),
    .Out_R_9_V_address0(fft_stage_134_U0_Out_R_9_V_address0),
    .Out_R_9_V_ce0(fft_stage_134_U0_Out_R_9_V_ce0),
    .Out_R_9_V_we0(fft_stage_134_U0_Out_R_9_V_we0),
    .Out_R_9_V_d0(fft_stage_134_U0_Out_R_9_V_d0),
    .Out_R_9_V_address1(fft_stage_134_U0_Out_R_9_V_address1),
    .Out_R_9_V_ce1(fft_stage_134_U0_Out_R_9_V_ce1),
    .Out_R_9_V_we1(fft_stage_134_U0_Out_R_9_V_we1),
    .Out_R_9_V_d1(fft_stage_134_U0_Out_R_9_V_d1),
    .Out_I_9_V_address0(fft_stage_134_U0_Out_I_9_V_address0),
    .Out_I_9_V_ce0(fft_stage_134_U0_Out_I_9_V_ce0),
    .Out_I_9_V_we0(fft_stage_134_U0_Out_I_9_V_we0),
    .Out_I_9_V_d0(fft_stage_134_U0_Out_I_9_V_d0),
    .Out_I_9_V_address1(fft_stage_134_U0_Out_I_9_V_address1),
    .Out_I_9_V_ce1(fft_stage_134_U0_Out_I_9_V_ce1),
    .Out_I_9_V_we1(fft_stage_134_U0_Out_I_9_V_we1),
    .Out_I_9_V_d1(fft_stage_134_U0_Out_I_9_V_d1)
);

fft_stage35 fft_stage35_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fft_stage35_U0_ap_start),
    .ap_done(fft_stage35_U0_ap_done),
    .ap_continue(fft_stage35_U0_ap_continue),
    .ap_idle(fft_stage35_U0_ap_idle),
    .ap_ready(fft_stage35_U0_ap_ready),
    .X_R_V9_address0(fft_stage35_U0_X_R_V9_address0),
    .X_R_V9_ce0(fft_stage35_U0_X_R_V9_ce0),
    .X_R_V9_q0(Stage_R_9_V_t_q0),
    .X_R_V9_address1(fft_stage35_U0_X_R_V9_address1),
    .X_R_V9_ce1(fft_stage35_U0_X_R_V9_ce1),
    .X_R_V9_q1(Stage_R_9_V_t_q1),
    .X_I_V18_address0(fft_stage35_U0_X_I_V18_address0),
    .X_I_V18_ce0(fft_stage35_U0_X_I_V18_ce0),
    .X_I_V18_q0(Stage_I_9_V_t_q0),
    .X_I_V18_address1(fft_stage35_U0_X_I_V18_address1),
    .X_I_V18_ce1(fft_stage35_U0_X_I_V18_ce1),
    .X_I_V18_q1(Stage_I_9_V_t_q1),
    .Out_R_V_address0(fft_stage35_U0_Out_R_V_address0),
    .Out_R_V_ce0(fft_stage35_U0_Out_R_V_ce0),
    .Out_R_V_we0(fft_stage35_U0_Out_R_V_we0),
    .Out_R_V_d0(fft_stage35_U0_Out_R_V_d0),
    .Out_R_V_address1(fft_stage35_U0_Out_R_V_address1),
    .Out_R_V_ce1(fft_stage35_U0_Out_R_V_ce1),
    .Out_R_V_we1(fft_stage35_U0_Out_R_V_we1),
    .Out_R_V_d1(fft_stage35_U0_Out_R_V_d1),
    .Out_I_V_address0(fft_stage35_U0_Out_I_V_address0),
    .Out_I_V_ce0(fft_stage35_U0_Out_I_V_ce0),
    .Out_I_V_we0(fft_stage35_U0_Out_I_V_we0),
    .Out_I_V_d0(fft_stage35_U0_Out_I_V_d0),
    .Out_I_V_address1(fft_stage35_U0_Out_I_V_address1),
    .Out_I_V_ce1(fft_stage35_U0_Out_I_V_ce1),
    .Out_I_V_we1(fft_stage35_U0_Out_I_V_we1),
    .Out_I_V_d1(fft_stage35_U0_Out_I_V_d1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage_I_0_V <= 1'b0;
    end else begin
        if (((bit_reverse25_U0_ap_done & bit_reverse25_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage_I_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage_I_0_V <= ap_sync_channel_write_Stage_I_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage_I_1_V <= 1'b0;
    end else begin
        if (((fft_stage_126_U0_ap_done & fft_stage_126_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage_I_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage_I_1_V <= ap_sync_channel_write_Stage_I_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage_I_2_V <= 1'b0;
    end else begin
        if (((fft_stage_127_U0_ap_done & fft_stage_127_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage_I_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage_I_2_V <= ap_sync_channel_write_Stage_I_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage_I_3_V <= 1'b0;
    end else begin
        if (((fft_stage_128_U0_ap_done & fft_stage_128_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage_I_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage_I_3_V <= ap_sync_channel_write_Stage_I_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage_I_4_V <= 1'b0;
    end else begin
        if (((fft_stage_129_U0_ap_done & fft_stage_129_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage_I_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage_I_4_V <= ap_sync_channel_write_Stage_I_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage_I_5_V <= 1'b0;
    end else begin
        if (((fft_stage_130_U0_ap_done & fft_stage_130_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage_I_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage_I_5_V <= ap_sync_channel_write_Stage_I_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage_I_6_V <= 1'b0;
    end else begin
        if (((fft_stage_131_U0_ap_done & fft_stage_131_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage_I_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage_I_6_V <= ap_sync_channel_write_Stage_I_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage_I_7_V <= 1'b0;
    end else begin
        if (((fft_stage_132_U0_ap_done & fft_stage_132_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage_I_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage_I_7_V <= ap_sync_channel_write_Stage_I_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage_I_8_V <= 1'b0;
    end else begin
        if (((fft_stage_133_U0_ap_done & fft_stage_133_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage_I_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage_I_8_V <= ap_sync_channel_write_Stage_I_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage_I_9_V <= 1'b0;
    end else begin
        if (((fft_stage_134_U0_ap_done & fft_stage_134_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage_I_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage_I_9_V <= ap_sync_channel_write_Stage_I_9_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage_R_0_V <= 1'b0;
    end else begin
        if (((bit_reverse25_U0_ap_done & bit_reverse25_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage_R_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage_R_0_V <= ap_sync_channel_write_Stage_R_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage_R_1_V <= 1'b0;
    end else begin
        if (((fft_stage_126_U0_ap_done & fft_stage_126_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage_R_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage_R_1_V <= ap_sync_channel_write_Stage_R_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage_R_2_V <= 1'b0;
    end else begin
        if (((fft_stage_127_U0_ap_done & fft_stage_127_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage_R_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage_R_2_V <= ap_sync_channel_write_Stage_R_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage_R_3_V <= 1'b0;
    end else begin
        if (((fft_stage_128_U0_ap_done & fft_stage_128_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage_R_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage_R_3_V <= ap_sync_channel_write_Stage_R_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage_R_4_V <= 1'b0;
    end else begin
        if (((fft_stage_129_U0_ap_done & fft_stage_129_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage_R_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage_R_4_V <= ap_sync_channel_write_Stage_R_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage_R_5_V <= 1'b0;
    end else begin
        if (((fft_stage_130_U0_ap_done & fft_stage_130_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage_R_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage_R_5_V <= ap_sync_channel_write_Stage_R_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage_R_6_V <= 1'b0;
    end else begin
        if (((fft_stage_131_U0_ap_done & fft_stage_131_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage_R_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage_R_6_V <= ap_sync_channel_write_Stage_R_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage_R_7_V <= 1'b0;
    end else begin
        if (((fft_stage_132_U0_ap_done & fft_stage_132_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage_R_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage_R_7_V <= ap_sync_channel_write_Stage_R_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage_R_8_V <= 1'b0;
    end else begin
        if (((fft_stage_133_U0_ap_done & fft_stage_133_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage_R_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage_R_8_V <= ap_sync_channel_write_Stage_R_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage_R_9_V <= 1'b0;
    end else begin
        if (((fft_stage_134_U0_ap_done & fft_stage_134_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage_R_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage_R_9_V <= ap_sync_channel_write_Stage_R_9_V;
        end
    end
end

assign OUT_I_V_address0 = fft_stage35_U0_Out_I_V_address0;

assign OUT_I_V_address1 = fft_stage35_U0_Out_I_V_address1;

assign OUT_I_V_ce0 = fft_stage35_U0_Out_I_V_ce0;

assign OUT_I_V_ce1 = fft_stage35_U0_Out_I_V_ce1;

assign OUT_I_V_d0 = fft_stage35_U0_Out_I_V_d0;

assign OUT_I_V_d1 = fft_stage35_U0_Out_I_V_d1;

assign OUT_I_V_we0 = fft_stage35_U0_Out_I_V_we0;

assign OUT_I_V_we1 = fft_stage35_U0_Out_I_V_we1;

assign OUT_R_V_address0 = fft_stage35_U0_Out_R_V_address0;

assign OUT_R_V_address1 = fft_stage35_U0_Out_R_V_address1;

assign OUT_R_V_ce0 = fft_stage35_U0_Out_R_V_ce0;

assign OUT_R_V_ce1 = fft_stage35_U0_Out_R_V_ce1;

assign OUT_R_V_d0 = fft_stage35_U0_Out_R_V_d0;

assign OUT_R_V_d1 = fft_stage35_U0_Out_R_V_d1;

assign OUT_R_V_we0 = fft_stage35_U0_Out_R_V_we0;

assign OUT_R_V_we1 = fft_stage35_U0_Out_R_V_we1;

assign Stage_I_0_V_t_d1 = 22'd0;

assign Stage_I_0_V_t_we1 = 1'b0;

assign Stage_R_0_V_t_d1 = 22'd0;

assign Stage_R_0_V_t_we1 = 1'b0;

assign X_I_V_address0 = bit_reverse25_U0_X_I_V_address0;

assign X_I_V_address1 = bit_reverse25_U0_X_I_V_address1;

assign X_I_V_ce0 = bit_reverse25_U0_X_I_V_ce0;

assign X_I_V_ce1 = bit_reverse25_U0_X_I_V_ce1;

assign X_I_V_d0 = 22'd0;

assign X_I_V_d1 = 22'd0;

assign X_I_V_we0 = 1'b0;

assign X_I_V_we1 = 1'b0;

assign X_R_V_address0 = bit_reverse25_U0_X_R_V_address0;

assign X_R_V_address1 = bit_reverse25_U0_X_R_V_address1;

assign X_R_V_ce0 = bit_reverse25_U0_X_R_V_ce0;

assign X_R_V_ce1 = bit_reverse25_U0_X_R_V_ce1;

assign X_R_V_d0 = 22'd0;

assign X_R_V_d1 = 22'd0;

assign X_R_V_we0 = 1'b0;

assign X_R_V_we1 = 1'b0;

assign ap_channel_done_Stage_I_0_V = ((ap_sync_reg_channel_write_Stage_I_0_V ^ 1'b1) & bit_reverse25_U0_ap_done);

assign ap_channel_done_Stage_I_1_V = (fft_stage_126_U0_ap_done & (ap_sync_reg_channel_write_Stage_I_1_V ^ 1'b1));

assign ap_channel_done_Stage_I_2_V = (fft_stage_127_U0_ap_done & (ap_sync_reg_channel_write_Stage_I_2_V ^ 1'b1));

assign ap_channel_done_Stage_I_3_V = (fft_stage_128_U0_ap_done & (ap_sync_reg_channel_write_Stage_I_3_V ^ 1'b1));

assign ap_channel_done_Stage_I_4_V = (fft_stage_129_U0_ap_done & (ap_sync_reg_channel_write_Stage_I_4_V ^ 1'b1));

assign ap_channel_done_Stage_I_5_V = (fft_stage_130_U0_ap_done & (ap_sync_reg_channel_write_Stage_I_5_V ^ 1'b1));

assign ap_channel_done_Stage_I_6_V = (fft_stage_131_U0_ap_done & (ap_sync_reg_channel_write_Stage_I_6_V ^ 1'b1));

assign ap_channel_done_Stage_I_7_V = (fft_stage_132_U0_ap_done & (ap_sync_reg_channel_write_Stage_I_7_V ^ 1'b1));

assign ap_channel_done_Stage_I_8_V = (fft_stage_133_U0_ap_done & (ap_sync_reg_channel_write_Stage_I_8_V ^ 1'b1));

assign ap_channel_done_Stage_I_9_V = (fft_stage_134_U0_ap_done & (ap_sync_reg_channel_write_Stage_I_9_V ^ 1'b1));

assign ap_channel_done_Stage_R_0_V = ((ap_sync_reg_channel_write_Stage_R_0_V ^ 1'b1) & bit_reverse25_U0_ap_done);

assign ap_channel_done_Stage_R_1_V = (fft_stage_126_U0_ap_done & (ap_sync_reg_channel_write_Stage_R_1_V ^ 1'b1));

assign ap_channel_done_Stage_R_2_V = (fft_stage_127_U0_ap_done & (ap_sync_reg_channel_write_Stage_R_2_V ^ 1'b1));

assign ap_channel_done_Stage_R_3_V = (fft_stage_128_U0_ap_done & (ap_sync_reg_channel_write_Stage_R_3_V ^ 1'b1));

assign ap_channel_done_Stage_R_4_V = (fft_stage_129_U0_ap_done & (ap_sync_reg_channel_write_Stage_R_4_V ^ 1'b1));

assign ap_channel_done_Stage_R_5_V = (fft_stage_130_U0_ap_done & (ap_sync_reg_channel_write_Stage_R_5_V ^ 1'b1));

assign ap_channel_done_Stage_R_6_V = (fft_stage_131_U0_ap_done & (ap_sync_reg_channel_write_Stage_R_6_V ^ 1'b1));

assign ap_channel_done_Stage_R_7_V = (fft_stage_132_U0_ap_done & (ap_sync_reg_channel_write_Stage_R_7_V ^ 1'b1));

assign ap_channel_done_Stage_R_8_V = (fft_stage_133_U0_ap_done & (ap_sync_reg_channel_write_Stage_R_8_V ^ 1'b1));

assign ap_channel_done_Stage_R_9_V = (fft_stage_134_U0_ap_done & (ap_sync_reg_channel_write_Stage_R_9_V ^ 1'b1));

assign ap_done = fft_stage35_U0_ap_done;

assign ap_idle = (fft_stage_134_U0_ap_idle & fft_stage_133_U0_ap_idle & fft_stage_132_U0_ap_idle & fft_stage_131_U0_ap_idle & fft_stage_130_U0_ap_idle & fft_stage_129_U0_ap_idle & fft_stage_128_U0_ap_idle & fft_stage_127_U0_ap_idle & fft_stage_126_U0_ap_idle & fft_stage35_U0_ap_idle & (1'b1 ^ Stage_I_9_V_t_empty_n) & (1'b1 ^ Stage_R_9_V_t_empty_n) & (1'b1 ^ Stage_I_8_V_t_empty_n) & (1'b1 ^ Stage_R_8_V_t_empty_n) & (1'b1 ^ Stage_I_7_V_t_empty_n) & (1'b1 ^ Stage_R_7_V_t_empty_n) & (1'b1 ^ Stage_I_6_V_t_empty_n) & (1'b1 ^ Stage_R_6_V_t_empty_n) & (1'b1 ^ Stage_I_5_V_t_empty_n) & (1'b1 ^ Stage_R_5_V_t_empty_n) & (1'b1 ^ Stage_I_4_V_t_empty_n) & (1'b1 ^ Stage_R_4_V_t_empty_n) & (1'b1 ^ Stage_I_3_V_t_empty_n) & (1'b1 ^ Stage_R_3_V_t_empty_n) & (1'b1 ^ Stage_I_2_V_t_empty_n) & (1'b1 ^ Stage_R_2_V_t_empty_n) & (1'b1 ^ Stage_I_1_V_t_empty_n) & (1'b1 ^ Stage_R_1_V_t_empty_n) & (1'b1 ^ Stage_I_0_V_t_empty_n) & (1'b1 ^ Stage_R_0_V_t_empty_n) & bit_reverse25_U0_ap_idle);

assign ap_ready = bit_reverse25_U0_ap_ready;

assign ap_sync_channel_write_Stage_I_0_V = ((bit_reverse25_U0_OUT_I_V_full_n & ap_channel_done_Stage_I_0_V) | ap_sync_reg_channel_write_Stage_I_0_V);

assign ap_sync_channel_write_Stage_I_1_V = ((fft_stage_126_U0_Out_I_1_V_full_n & ap_channel_done_Stage_I_1_V) | ap_sync_reg_channel_write_Stage_I_1_V);

assign ap_sync_channel_write_Stage_I_2_V = ((fft_stage_127_U0_Out_I_2_V_full_n & ap_channel_done_Stage_I_2_V) | ap_sync_reg_channel_write_Stage_I_2_V);

assign ap_sync_channel_write_Stage_I_3_V = ((fft_stage_128_U0_Out_I_3_V_full_n & ap_channel_done_Stage_I_3_V) | ap_sync_reg_channel_write_Stage_I_3_V);

assign ap_sync_channel_write_Stage_I_4_V = ((fft_stage_129_U0_Out_I_4_V_full_n & ap_channel_done_Stage_I_4_V) | ap_sync_reg_channel_write_Stage_I_4_V);

assign ap_sync_channel_write_Stage_I_5_V = ((fft_stage_130_U0_Out_I_5_V_full_n & ap_channel_done_Stage_I_5_V) | ap_sync_reg_channel_write_Stage_I_5_V);

assign ap_sync_channel_write_Stage_I_6_V = ((fft_stage_131_U0_Out_I_6_V_full_n & ap_channel_done_Stage_I_6_V) | ap_sync_reg_channel_write_Stage_I_6_V);

assign ap_sync_channel_write_Stage_I_7_V = ((fft_stage_132_U0_Out_I_7_V_full_n & ap_channel_done_Stage_I_7_V) | ap_sync_reg_channel_write_Stage_I_7_V);

assign ap_sync_channel_write_Stage_I_8_V = ((fft_stage_133_U0_Out_I_8_V_full_n & ap_channel_done_Stage_I_8_V) | ap_sync_reg_channel_write_Stage_I_8_V);

assign ap_sync_channel_write_Stage_I_9_V = ((fft_stage_134_U0_Out_I_9_V_full_n & ap_channel_done_Stage_I_9_V) | ap_sync_reg_channel_write_Stage_I_9_V);

assign ap_sync_channel_write_Stage_R_0_V = ((bit_reverse25_U0_OUT_R_V_full_n & ap_channel_done_Stage_R_0_V) | ap_sync_reg_channel_write_Stage_R_0_V);

assign ap_sync_channel_write_Stage_R_1_V = ((fft_stage_126_U0_Out_R_1_V_full_n & ap_channel_done_Stage_R_1_V) | ap_sync_reg_channel_write_Stage_R_1_V);

assign ap_sync_channel_write_Stage_R_2_V = ((fft_stage_127_U0_Out_R_2_V_full_n & ap_channel_done_Stage_R_2_V) | ap_sync_reg_channel_write_Stage_R_2_V);

assign ap_sync_channel_write_Stage_R_3_V = ((fft_stage_128_U0_Out_R_3_V_full_n & ap_channel_done_Stage_R_3_V) | ap_sync_reg_channel_write_Stage_R_3_V);

assign ap_sync_channel_write_Stage_R_4_V = ((fft_stage_129_U0_Out_R_4_V_full_n & ap_channel_done_Stage_R_4_V) | ap_sync_reg_channel_write_Stage_R_4_V);

assign ap_sync_channel_write_Stage_R_5_V = ((fft_stage_130_U0_Out_R_5_V_full_n & ap_channel_done_Stage_R_5_V) | ap_sync_reg_channel_write_Stage_R_5_V);

assign ap_sync_channel_write_Stage_R_6_V = ((fft_stage_131_U0_Out_R_6_V_full_n & ap_channel_done_Stage_R_6_V) | ap_sync_reg_channel_write_Stage_R_6_V);

assign ap_sync_channel_write_Stage_R_7_V = ((fft_stage_132_U0_Out_R_7_V_full_n & ap_channel_done_Stage_R_7_V) | ap_sync_reg_channel_write_Stage_R_7_V);

assign ap_sync_channel_write_Stage_R_8_V = ((fft_stage_133_U0_Out_R_8_V_full_n & ap_channel_done_Stage_R_8_V) | ap_sync_reg_channel_write_Stage_R_8_V);

assign ap_sync_channel_write_Stage_R_9_V = ((fft_stage_134_U0_Out_R_9_V_full_n & ap_channel_done_Stage_R_9_V) | ap_sync_reg_channel_write_Stage_R_9_V);

assign ap_sync_continue = 1'b1;

assign ap_sync_done = fft_stage35_U0_ap_done;

assign ap_sync_ready = bit_reverse25_U0_ap_ready;

assign bit_reverse25_U0_OUT_I_V_full_n = Stage_I_0_V_i_full_n;

assign bit_reverse25_U0_OUT_R_V_full_n = Stage_R_0_V_i_full_n;

assign bit_reverse25_U0_ap_continue = (ap_sync_channel_write_Stage_R_0_V & ap_sync_channel_write_Stage_I_0_V);

assign bit_reverse25_U0_ap_start = ap_start;

assign bit_reverse25_U0_start_full_n = 1'b1;

assign bit_reverse25_U0_start_write = 1'b0;

assign fft_stage35_U0_ap_continue = 1'b1;

assign fft_stage35_U0_ap_start = (Stage_R_9_V_t_empty_n & Stage_I_9_V_t_empty_n);

assign fft_stage35_U0_start_full_n = 1'b1;

assign fft_stage35_U0_start_write = 1'b0;

assign fft_stage_126_U0_Out_I_1_V_full_n = Stage_I_1_V_i_full_n;

assign fft_stage_126_U0_Out_R_1_V_full_n = Stage_R_1_V_i_full_n;

assign fft_stage_126_U0_ap_continue = (ap_sync_channel_write_Stage_R_1_V & ap_sync_channel_write_Stage_I_1_V);

assign fft_stage_126_U0_ap_start = (Stage_R_0_V_t_empty_n & Stage_I_0_V_t_empty_n);

assign fft_stage_126_U0_start_full_n = 1'b1;

assign fft_stage_126_U0_start_write = 1'b0;

assign fft_stage_127_U0_Out_I_2_V_full_n = Stage_I_2_V_i_full_n;

assign fft_stage_127_U0_Out_R_2_V_full_n = Stage_R_2_V_i_full_n;

assign fft_stage_127_U0_ap_continue = (ap_sync_channel_write_Stage_R_2_V & ap_sync_channel_write_Stage_I_2_V);

assign fft_stage_127_U0_ap_start = (Stage_R_1_V_t_empty_n & Stage_I_1_V_t_empty_n);

assign fft_stage_127_U0_start_full_n = 1'b1;

assign fft_stage_127_U0_start_write = 1'b0;

assign fft_stage_128_U0_Out_I_3_V_full_n = Stage_I_3_V_i_full_n;

assign fft_stage_128_U0_Out_R_3_V_full_n = Stage_R_3_V_i_full_n;

assign fft_stage_128_U0_ap_continue = (ap_sync_channel_write_Stage_R_3_V & ap_sync_channel_write_Stage_I_3_V);

assign fft_stage_128_U0_ap_start = (Stage_R_2_V_t_empty_n & Stage_I_2_V_t_empty_n);

assign fft_stage_128_U0_start_full_n = 1'b1;

assign fft_stage_128_U0_start_write = 1'b0;

assign fft_stage_129_U0_Out_I_4_V_full_n = Stage_I_4_V_i_full_n;

assign fft_stage_129_U0_Out_R_4_V_full_n = Stage_R_4_V_i_full_n;

assign fft_stage_129_U0_ap_continue = (ap_sync_channel_write_Stage_R_4_V & ap_sync_channel_write_Stage_I_4_V);

assign fft_stage_129_U0_ap_start = (Stage_R_3_V_t_empty_n & Stage_I_3_V_t_empty_n);

assign fft_stage_129_U0_start_full_n = 1'b1;

assign fft_stage_129_U0_start_write = 1'b0;

assign fft_stage_130_U0_Out_I_5_V_full_n = Stage_I_5_V_i_full_n;

assign fft_stage_130_U0_Out_R_5_V_full_n = Stage_R_5_V_i_full_n;

assign fft_stage_130_U0_ap_continue = (ap_sync_channel_write_Stage_R_5_V & ap_sync_channel_write_Stage_I_5_V);

assign fft_stage_130_U0_ap_start = (Stage_R_4_V_t_empty_n & Stage_I_4_V_t_empty_n);

assign fft_stage_130_U0_start_full_n = 1'b1;

assign fft_stage_130_U0_start_write = 1'b0;

assign fft_stage_131_U0_Out_I_6_V_full_n = Stage_I_6_V_i_full_n;

assign fft_stage_131_U0_Out_R_6_V_full_n = Stage_R_6_V_i_full_n;

assign fft_stage_131_U0_ap_continue = (ap_sync_channel_write_Stage_R_6_V & ap_sync_channel_write_Stage_I_6_V);

assign fft_stage_131_U0_ap_start = (Stage_R_5_V_t_empty_n & Stage_I_5_V_t_empty_n);

assign fft_stage_131_U0_start_full_n = 1'b1;

assign fft_stage_131_U0_start_write = 1'b0;

assign fft_stage_132_U0_Out_I_7_V_full_n = Stage_I_7_V_i_full_n;

assign fft_stage_132_U0_Out_R_7_V_full_n = Stage_R_7_V_i_full_n;

assign fft_stage_132_U0_ap_continue = (ap_sync_channel_write_Stage_R_7_V & ap_sync_channel_write_Stage_I_7_V);

assign fft_stage_132_U0_ap_start = (Stage_R_6_V_t_empty_n & Stage_I_6_V_t_empty_n);

assign fft_stage_132_U0_start_full_n = 1'b1;

assign fft_stage_132_U0_start_write = 1'b0;

assign fft_stage_133_U0_Out_I_8_V_full_n = Stage_I_8_V_i_full_n;

assign fft_stage_133_U0_Out_R_8_V_full_n = Stage_R_8_V_i_full_n;

assign fft_stage_133_U0_ap_continue = (ap_sync_channel_write_Stage_R_8_V & ap_sync_channel_write_Stage_I_8_V);

assign fft_stage_133_U0_ap_start = (Stage_R_7_V_t_empty_n & Stage_I_7_V_t_empty_n);

assign fft_stage_133_U0_start_full_n = 1'b1;

assign fft_stage_133_U0_start_write = 1'b0;

assign fft_stage_134_U0_Out_I_9_V_full_n = Stage_I_9_V_i_full_n;

assign fft_stage_134_U0_Out_R_9_V_full_n = Stage_R_9_V_i_full_n;

assign fft_stage_134_U0_ap_continue = (ap_sync_channel_write_Stage_R_9_V & ap_sync_channel_write_Stage_I_9_V);

assign fft_stage_134_U0_ap_start = (Stage_R_8_V_t_empty_n & Stage_I_8_V_t_empty_n);

assign fft_stage_134_U0_start_full_n = 1'b1;

assign fft_stage_134_U0_start_write = 1'b0;

endmodule //fft_streaming
