// Seed: 3426581921
module module_0 (
    input uwire id_0,
    input tri1  id_1
);
  timeunit 1ps; id_3 :
  assert property (@(posedge id_1) id_1)
  else id_3 = id_1;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  parameter id_4 = !1;
endmodule
module module_1 (
    input  wire  id_0,
    output logic id_1,
    input  wand  id_2
);
  always @(-1 or -1'b0) id_1 = -1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 ();
  wire id_1 = 1;
  parameter id_2 = 1;
endmodule
