Write Verilog code to demonstrate both automatic and non-automatic tasks.

ANSWER : 

AUTO:

task  automatic;
    input [7:0] x;
    begin
        $display("auto task: %0d", x);
    end
endtask

NON AUTO:

task non_automatic;
    input [7:0] x;
     begin
        $display("non-auto task: %0d", x);
    end
endtask
