{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522936232527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522936232527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 05 16:50:32 2018 " "Processing started: Thu Apr 05 16:50:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522936232527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522936232527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off full_alu -c full_alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off full_alu -c full_alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522936232528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1522936232731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pec02/documents/pec-2018/procesadormulticicle/unidad_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pec02/documents/pec-2018/procesadormulticicle/unidad_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidad_control-Structure " "Found design unit 1: unidad_control-Structure" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522936233100 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidad_control " "Found entity 1: unidad_control" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522936233100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522936233100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pec02/documents/pec-2018/procesadormulticicle/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pec02/documents/pec-2018/procesadormulticicle/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-Structure " "Found design unit 1: regfile-Structure" {  } { { "../ProcesadorMulticicle/regfile.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/regfile.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522936233102 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../ProcesadorMulticicle/regfile.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/regfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522936233102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522936233102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pec02/documents/pec-2018/procesadormulticicle/proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pec02/documents/pec-2018/procesadormulticicle/proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc-Structure " "Found design unit 1: proc-Structure" {  } { { "../ProcesadorMulticicle/proc.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/proc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522936233104 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "../ProcesadorMulticicle/proc.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/proc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522936233104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522936233104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pec02/documents/pec-2018/procesadormulticicle/multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pec02/documents/pec-2018/procesadormulticicle/multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi-Structure " "Found design unit 1: multi-Structure" {  } { { "../ProcesadorMulticicle/multi.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/multi.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522936233106 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "../ProcesadorMulticicle/multi.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/multi.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522936233106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522936233106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pec02/documents/pec-2018/procesadormulticicle/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pec02/documents/pec-2018/procesadormulticicle/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-Structure " "Found design unit 1: datapath-Structure" {  } { { "../ProcesadorMulticicle/datapath.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/datapath.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522936233107 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../ProcesadorMulticicle/datapath.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522936233107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522936233107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pec02/documents/pec-2018/procesadormulticicle/control_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pec02/documents/pec-2018/procesadormulticicle/control_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_l-Structure " "Found design unit 1: control_l-Structure" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522936233110 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_l " "Found entity 1: control_l" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522936233110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522936233110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pec02/documents/pec-2018/procesadormulticiclememoria/sramcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pec02/documents/pec-2018/procesadormulticiclememoria/sramcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAMController-comportament " "Found design unit 1: SRAMController-comportament" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522936233111 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAMController " "Found entity 1: SRAMController" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522936233111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522936233111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pec02/documents/pec-2018/procesadormulticiclememoria/sisa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pec02/documents/pec-2018/procesadormulticiclememoria/sisa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sisa-Structure " "Found design unit 1: sisa-Structure" {  } { { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522936233113 ""} { "Info" "ISGN_ENTITY_NAME" "1 sisa " "Found entity 1: sisa" {  } { { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522936233113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522936233113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pec02/documents/pec-2018/procesadormulticiclememoria/package_utility.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/pec02/documents/pec-2018/procesadormulticiclememoria/package_utility.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 package_utility " "Found design unit 1: package_utility" {  } { { "../ProcesadorMulticicleMemoria/package_utility.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/package_utility.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522936233115 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 package_utility-body " "Found design unit 2: package_utility-body" {  } { { "../ProcesadorMulticicleMemoria/package_utility.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/package_utility.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522936233115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522936233115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pec02/documents/pec-2018/procesadormulticiclememoria/package_timing.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/pec02/documents/pec-2018/procesadormulticiclememoria/package_timing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 package_timing " "Found design unit 1: package_timing" {  } { { "../ProcesadorMulticicleMemoria/package_timing.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/package_timing.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522936233116 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 package_timing-body " "Found design unit 2: package_timing-body" {  } { { "../ProcesadorMulticicleMemoria/package_timing.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/package_timing.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522936233116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522936233116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pec02/documents/pec-2018/procesadormulticiclememoria/memorycontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pec02/documents/pec-2018/procesadormulticiclememoria/memorycontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryController-comportament " "Found design unit 1: MemoryController-comportament" {  } { { "../ProcesadorMulticicleMemoria/MemoryController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522936233118 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryController " "Found entity 1: MemoryController" {  } { { "../ProcesadorMulticicleMemoria/MemoryController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522936233118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522936233118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pec02/documents/pec-2018/procesadormulticiclememoria/async_64kx16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pec02/documents/pec-2018/procesadormulticiclememoria/async_64kx16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 async_64Kx16-behave_arch " "Found design unit 1: async_64Kx16-behave_arch" {  } { { "../ProcesadorMulticicleMemoria/async_64Kx16.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/async_64Kx16.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522936233120 ""} { "Info" "ISGN_ENTITY_NAME" "1 async_64Kx16 " "Found entity 1: async_64Kx16" {  } { { "../ProcesadorMulticicleMemoria/async_64Kx16.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/async_64Kx16.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522936233120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522936233120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Structure " "Found design unit 1: alu-Structure" {  } { { "alu.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522936233121 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522936233121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522936233121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sisa " "Elaborating entity \"sisa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1522936233146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:proc0 " "Elaborating entity \"proc\" for hierarchy \"proc:proc0\"" {  } { { "../ProcesadorMulticicleMemoria/sisa.vhd" "proc0" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522936233148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidad_control proc:proc0\|unidad_control:unidad_control0 " "Elaborating entity \"unidad_control\" for hierarchy \"proc:proc0\|unidad_control:unidad_control0\"" {  } { { "../ProcesadorMulticicle/proc.vhd" "unidad_control0" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/proc.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522936233150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_l proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0 " "Elaborating entity \"control_l\" for hierarchy \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\"" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "control_l0" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522936233152 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[0\] control_l.vhd(98) " "Inferred latch for \"immed\[0\]\" at control_l.vhd(98)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233153 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[1\] control_l.vhd(98) " "Inferred latch for \"immed\[1\]\" at control_l.vhd(98)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233153 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[2\] control_l.vhd(98) " "Inferred latch for \"immed\[2\]\" at control_l.vhd(98)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233153 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[3\] control_l.vhd(98) " "Inferred latch for \"immed\[3\]\" at control_l.vhd(98)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233153 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[4\] control_l.vhd(98) " "Inferred latch for \"immed\[4\]\" at control_l.vhd(98)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233153 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[5\] control_l.vhd(98) " "Inferred latch for \"immed\[5\]\" at control_l.vhd(98)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233153 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[6\] control_l.vhd(98) " "Inferred latch for \"immed\[6\]\" at control_l.vhd(98)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233153 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[7\] control_l.vhd(98) " "Inferred latch for \"immed\[7\]\" at control_l.vhd(98)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233153 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[8\] control_l.vhd(98) " "Inferred latch for \"immed\[8\]\" at control_l.vhd(98)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233153 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[9\] control_l.vhd(98) " "Inferred latch for \"immed\[9\]\" at control_l.vhd(98)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233154 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[10\] control_l.vhd(98) " "Inferred latch for \"immed\[10\]\" at control_l.vhd(98)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233154 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[11\] control_l.vhd(98) " "Inferred latch for \"immed\[11\]\" at control_l.vhd(98)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233154 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[12\] control_l.vhd(98) " "Inferred latch for \"immed\[12\]\" at control_l.vhd(98)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233154 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[13\] control_l.vhd(98) " "Inferred latch for \"immed\[13\]\" at control_l.vhd(98)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233154 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[14\] control_l.vhd(98) " "Inferred latch for \"immed\[14\]\" at control_l.vhd(98)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233154 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[15\] control_l.vhd(98) " "Inferred latch for \"immed\[15\]\" at control_l.vhd(98)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233154 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi proc:proc0\|unidad_control:unidad_control0\|multi:multi0 " "Elaborating entity \"multi\" for hierarchy \"proc:proc0\|unidad_control:unidad_control0\|multi:multi0\"" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "multi0" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522936233155 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "boot multi.vhd(30) " "VHDL Process Statement warning at multi.vhd(30): signal \"boot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicle/multi.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/multi.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522936233156 "|sisa|proc:proc0|unidad_control:unidad_control0|multi:multi0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath proc:proc0\|datapath:datapath0 " "Elaborating entity \"datapath\" for hierarchy \"proc:proc0\|datapath:datapath0\"" {  } { { "../ProcesadorMulticicle/proc.vhd" "datapath0" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/proc.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522936233158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu proc:proc0\|datapath:datapath0\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"proc:proc0\|datapath:datapath0\|alu:alu0\"" {  } { { "../ProcesadorMulticicle/datapath.vhd" "alu0" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/datapath.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522936233160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile proc:proc0\|datapath:datapath0\|regfile:regfile0 " "Elaborating entity \"regfile\" for hierarchy \"proc:proc0\|datapath:datapath0\|regfile:regfile0\"" {  } { { "../ProcesadorMulticicle/datapath.vhd" "regfile0" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/datapath.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522936233170 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrd regfile.vhd(26) " "VHDL Process Statement warning at regfile.vhd(26): signal \"wrd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicle/regfile.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/regfile.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522936233171 "|sisa|proc:proc0|datapath:datapath0|regfile:regfile0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryController MemoryController:mem_ctrl0 " "Elaborating entity \"MemoryController\" for hierarchy \"MemoryController:mem_ctrl0\"" {  } { { "../ProcesadorMulticicleMemoria/sisa.vhd" "mem_ctrl0" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522936233172 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "instr_memory_limit MemoryController.vhd(48) " "VHDL Signal Declaration warning at MemoryController.vhd(48): used explicit default value for signal \"instr_memory_limit\" because signal was never assigned a value" {  } { { "../ProcesadorMulticicleMemoria/MemoryController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1522936233173 "|sisa|MemoryController:mem_ctrl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAMController MemoryController:mem_ctrl0\|SRAMController:controller0 " "Elaborating entity \"SRAMController\" for hierarchy \"MemoryController:mem_ctrl0\|SRAMController:controller0\"" {  } { { "../ProcesadorMulticicleMemoria/MemoryController.vhd" "controller0" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522936233175 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WR SRAMController.vhd(58) " "VHDL Process Statement warning at SRAMController.vhd(58): signal \"WR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522936233176 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataToWrite SRAMController.vhd(62) " "VHDL Process Statement warning at SRAMController.vhd(62): signal \"dataToWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522936233176 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_m SRAMController.vhd(68) " "VHDL Process Statement warning at SRAMController.vhd(68): signal \"byte_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522936233176 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(69) " "VHDL Process Statement warning at SRAMController.vhd(69): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522936233176 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(70) " "VHDL Process Statement warning at SRAMController.vhd(70): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522936233176 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_m SRAMController.vhd(80) " "VHDL Process Statement warning at SRAMController.vhd(80): signal \"byte_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522936233176 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(81) " "VHDL Process Statement warning at SRAMController.vhd(81): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522936233176 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(82) " "VHDL Process Statement warning at SRAMController.vhd(82): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522936233176 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WR SRAMController.vhd(91) " "VHDL Process Statement warning at SRAMController.vhd(91): signal \"WR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522936233176 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_m SRAMController.vhd(94) " "VHDL Process Statement warning at SRAMController.vhd(94): signal \"byte_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522936233176 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(94) " "VHDL Process Statement warning at SRAMController.vhd(94): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522936233176 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SRAM_DQ SRAMController.vhd(95) " "VHDL Process Statement warning at SRAMController.vhd(95): signal \"SRAM_DQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522936233176 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_m SRAMController.vhd(97) " "VHDL Process Statement warning at SRAMController.vhd(97): signal \"byte_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522936233176 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(97) " "VHDL Process Statement warning at SRAMController.vhd(97): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522936233176 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_ext SRAMController.vhd(98) " "VHDL Process Statement warning at SRAMController.vhd(98): signal \"data_ext\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522936233177 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SRAM_DQ SRAMController.vhd(100) " "VHDL Process Statement warning at SRAMController.vhd(100): signal \"SRAM_DQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522936233177 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_OE_N SRAMController.vhd(44) " "VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable \"SRAM_OE_N\", which holds its previous value in one or more paths through the process" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522936233177 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_CE_N SRAMController.vhd(44) " "VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable \"SRAM_CE_N\", which holds its previous value in one or more paths through the process" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522936233177 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_WE_N SRAMController.vhd(44) " "VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable \"SRAM_WE_N\", which holds its previous value in one or more paths through the process" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522936233177 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_LB_N SRAMController.vhd(44) " "VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable \"SRAM_LB_N\", which holds its previous value in one or more paths through the process" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522936233177 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_UB_N SRAMController.vhd(44) " "VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable \"SRAM_UB_N\", which holds its previous value in one or more paths through the process" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522936233177 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_DQ SRAMController.vhd(44) " "VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable \"SRAM_DQ\", which holds its previous value in one or more paths through the process" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522936233177 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_ext SRAMController.vhd(44) " "VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable \"data_ext\", which holds its previous value in one or more paths through the process" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522936233177 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[0\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[0\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233177 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[1\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[1\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233177 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[2\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[2\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233177 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[3\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[3\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233177 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[4\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[4\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233177 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[5\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[5\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233177 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[6\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[6\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233177 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[7\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[7\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233177 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[8\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[8\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233177 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[9\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[9\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233177 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[10\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[10\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233177 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[11\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[11\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233177 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[12\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[12\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233177 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[13\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[13\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233177 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[14\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[14\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233178 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[15\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[15\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233178 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[0\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[0\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233178 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[1\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[1\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233178 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[2\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[2\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233178 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[3\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[3\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233178 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[4\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[4\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233178 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[5\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[5\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233178 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[6\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[6\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233178 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[7\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[7\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233178 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[8\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[8\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233178 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[9\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[9\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233178 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[10\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[10\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233178 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[11\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[11\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233178 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[12\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[12\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233178 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[13\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[13\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233178 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[14\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[14\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233178 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[15\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[15\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233178 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_UB_N SRAMController.vhd(44) " "Inferred latch for \"SRAM_UB_N\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233178 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_LB_N SRAMController.vhd(44) " "Inferred latch for \"SRAM_LB_N\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233178 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_WE_N SRAMController.vhd(44) " "Inferred latch for \"SRAM_WE_N\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233178 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_CE_N SRAMController.vhd(44) " "Inferred latch for \"SRAM_CE_N\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233178 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_OE_N SRAMController.vhd(44) " "Inferred latch for \"SRAM_OE_N\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522936233178 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "proc:proc0\|datapath:datapath0\|regfile:regfile0\|regs " "RAM logic \"proc:proc0\|datapath:datapath0\|regfile:regfile0\|regs\" is uninferred due to inappropriate RAM size" {  } { { "../ProcesadorMulticicle/regfile.vhd" "regs" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/regfile.vhd" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1522936233327 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1522936233327 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1522936233616 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[14\] proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\] " "Duplicate LATCH primitive \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[14\]\" merged with LATCH primitive \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\]\"" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 98 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522936233665 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[13\] proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\] " "Duplicate LATCH primitive \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[13\]\" merged with LATCH primitive \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\]\"" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 98 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522936233665 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[12\] proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\] " "Duplicate LATCH primitive \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[12\]\" merged with LATCH primitive \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\]\"" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 98 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522936233665 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[11\] proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\] " "Duplicate LATCH primitive \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[11\]\" merged with LATCH primitive \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\]\"" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 98 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522936233665 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[10\] proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\] " "Duplicate LATCH primitive \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[10\]\" merged with LATCH primitive \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\]\"" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 98 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522936233665 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[9\] proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\] " "Duplicate LATCH primitive \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[9\]\" merged with LATCH primitive \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\]\"" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 98 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522936233665 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[8\] proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\] " "Duplicate LATCH primitive \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[8\]\" merged with LATCH primitive \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\]\"" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 98 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522936233665 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[7\] proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\] " "Duplicate LATCH primitive \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[7\]\" merged with LATCH primitive \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\]\"" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 98 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522936233665 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1522936233665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\] " "Latch proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|bus_ir\[12\] " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|bus_ir\[12\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522936233666 ""}  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522936233666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[6\] " "Latch proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|bus_ir\[12\] " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|bus_ir\[12\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522936233666 ""}  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522936233666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|SRAM_OE_N " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|SRAM_OE_N has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:mem_ctrl0\|SRAMController:controller0\|state.RD_ST " "Ports D and ENA on the latch are fed by the same signal MemoryController:mem_ctrl0\|SRAMController:controller0\|state.RD_ST" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522936233667 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522936233667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|SRAM_WE_N " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|SRAM_WE_N has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:mem_ctrl0\|SRAMController:controller0\|state.WR_ST " "Ports D and ENA on the latch are fed by the same signal MemoryController:mem_ctrl0\|SRAMController:controller0\|state.WR_ST" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522936233667 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522936233667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[12\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "../ProcesadorMulticicle/multi.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/multi.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522936233667 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522936233667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[13\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "../ProcesadorMulticicle/multi.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/multi.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522936233667 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522936233667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[14\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "../ProcesadorMulticicle/multi.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/multi.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522936233667 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522936233667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[15\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "../ProcesadorMulticicle/multi.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/multi.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522936233667 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522936233667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[5\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|word_byte " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|word_byte" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522936233667 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522936233667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[4\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|word_byte " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|word_byte" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522936233668 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522936233668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[3\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|word_byte " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|word_byte" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522936233668 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522936233668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[8\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "../ProcesadorMulticicle/multi.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/multi.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522936233668 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522936233668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[7\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|word_byte " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|word_byte" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522936233668 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522936233668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[10\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "../ProcesadorMulticicle/multi.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/multi.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522936233668 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522936233668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[6\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|word_byte " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|word_byte" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522936233668 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522936233668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[9\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "../ProcesadorMulticicle/multi.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/multi.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522936233668 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522936233668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[11\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "../ProcesadorMulticicle/multi.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/multi.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522936233668 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522936233668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[2\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|word_byte " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|word_byte" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522936233668 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522936233668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[1\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|word_byte " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|word_byte" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522936233669 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522936233669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[0\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|word_byte " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|word_byte" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522936233669 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522936233669 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522936233918 "|sisa|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522936233918 "|sisa|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522936233918 "|sisa|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522936233918 "|sisa|SRAM_CE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1522936233918 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1522936234337 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522936234337 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "654 " "Implemented 654 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1522936234382 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1522936234382 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1522936234382 ""} { "Info" "ICUT_CUT_TM_LCELLS" "613 " "Implemented 613 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1522936234382 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1522936234382 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "493 " "Peak virtual memory: 493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522936234400 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 05 16:50:34 2018 " "Processing ended: Thu Apr 05 16:50:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522936234400 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522936234400 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522936234400 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522936234400 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522936235243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235243 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 05 16:50:35 2018 " "Processing started: Thu Apr 05 16:50:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522936235243 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1522936235243 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off full_alu -c full_alu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off full_alu -c full_alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1522936235243 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1522936235282 ""}
{ "Info" "0" "" "Project  = full_alu" {  } {  } 0 0 "Project  = full_alu" 0 0 "Fitter" 0 0 1522936235282 ""}
{ "Info" "0" "" "Revision = full_alu" {  } {  } 0 0 "Revision = full_alu" 0 0 "Fitter" 0 0 1522936235282 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1522936235371 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "full_alu EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"full_alu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1522936235377 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522936235401 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522936235401 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1522936235448 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1522936235457 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522936235744 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522936235744 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522936235744 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1522936235744 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 940 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522936235745 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 941 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522936235745 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 942 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522936235745 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1522936235745 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "41 41 " "No exact pin location assignment(s) for 41 pins of 41 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[0\] " "Pin SRAM_DQ\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[1\] " "Pin SRAM_DQ\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[2\] " "Pin SRAM_DQ\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[3\] " "Pin SRAM_DQ\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[4\] " "Pin SRAM_DQ\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[5\] " "Pin SRAM_DQ\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[6\] " "Pin SRAM_DQ\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[7\] " "Pin SRAM_DQ\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[8\] " "Pin SRAM_DQ\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[9\] " "Pin SRAM_DQ\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[10\] " "Pin SRAM_DQ\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[11\] " "Pin SRAM_DQ\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[12\] " "Pin SRAM_DQ\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[13\] " "Pin SRAM_DQ\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[14\] " "Pin SRAM_DQ\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[15\] " "Pin SRAM_DQ\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[0\] " "Pin SRAM_ADDR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[0] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[1\] " "Pin SRAM_ADDR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[1] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[2\] " "Pin SRAM_ADDR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[2] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[3\] " "Pin SRAM_ADDR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[3] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[4\] " "Pin SRAM_ADDR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[4] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[5\] " "Pin SRAM_ADDR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[5] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[6\] " "Pin SRAM_ADDR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[6] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[7\] " "Pin SRAM_ADDR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[7] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[8\] " "Pin SRAM_ADDR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[8] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[9\] " "Pin SRAM_ADDR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[9] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[10\] " "Pin SRAM_ADDR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[10] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[11\] " "Pin SRAM_ADDR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[11] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[12\] " "Pin SRAM_ADDR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[12] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[13\] " "Pin SRAM_ADDR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[13] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[14\] " "Pin SRAM_ADDR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[14] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[15\] " "Pin SRAM_ADDR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[15] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[16\] " "Pin SRAM_ADDR\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[16] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[17\] " "Pin SRAM_ADDR\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[17] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_UB_N " "Pin SRAM_UB_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_UB_N } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_UB_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_LB_N " "Pin SRAM_LB_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_LB_N } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_LB_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_CE_N " "Pin SRAM_CE_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_CE_N } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_CE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_OE_N " "Pin SRAM_OE_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_OE_N } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_OE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_WE_N " "Pin SRAM_WE_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_WE_N } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[9\] " "Pin SW\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_50 " "Pin CLOCK_50 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522936235797 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1522936235797 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "45 " "TimeQuest Timing Analyzer is analyzing 45 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1522936235913 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "full_alu.sdc " "Synopsys Design Constraints File file not found: 'full_alu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1522936235914 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1522936235914 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~0  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~0  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~10  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~10  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~10  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~12  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~12  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~12  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~14  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~14  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~14  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~16  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~16  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~18  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~18  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~20  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~20  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~22  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~22  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~24  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~24  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~26  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~26  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~28  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~28  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~2  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~2  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~2  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~30  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~30  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~4  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~4  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~4  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~6  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~6  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~6  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~8  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~8  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~8  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w\[0\]~39  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|w\[0\]~39  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~41  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|w~41  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~41  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|w~41  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~41  from: datac  to: combout " "Cell: proc0\|datapath0\|alu0\|w~41  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~41  from: datad  to: combout " "Cell: proc0\|datapath0\|alu0\|w~41  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~42  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|w~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~42  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|w~42  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~42  from: datac  to: combout " "Cell: proc0\|datapath0\|alu0\|w~42  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~42  from: datad  to: combout " "Cell: proc0\|datapath0\|alu0\|w~42  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~45  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|w~45  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~45  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|w~45  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~45  from: datac  to: combout " "Cell: proc0\|datapath0\|alu0\|w~45  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~45  from: datad  to: combout " "Cell: proc0\|datapath0\|alu0\|w~45  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~46  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|w~46  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~46  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|w~46  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~46  from: datac  to: combout " "Cell: proc0\|datapath0\|alu0\|w~46  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~46  from: datad  to: combout " "Cell: proc0\|datapath0\|alu0\|w~46  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~47  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|w~47  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~47  from: datac  to: combout " "Cell: proc0\|datapath0\|alu0\|w~47  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~48  from: datac  to: combout " "Cell: proc0\|datapath0\|alu0\|w~48  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~48  from: datad  to: combout " "Cell: proc0\|datapath0\|alu0\|w~48  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~50  from: datac  to: combout " "Cell: proc0\|datapath0\|alu0\|w~50  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~51  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|w~51  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~51  from: datac  to: combout " "Cell: proc0\|datapath0\|alu0\|w~51  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~52  from: datad  to: combout " "Cell: proc0\|datapath0\|alu0\|w~52  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~56  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|w~56  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~56  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|w~56  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~57  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|w~57  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~57  from: datac  to: combout " "Cell: proc0\|datapath0\|alu0\|w~57  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~57  from: datad  to: combout " "Cell: proc0\|datapath0\|alu0\|w~57  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|mux_immed\[1\]~0  from: datad  to: combout " "Cell: proc0\|datapath0\|mux_immed\[1\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|mux_immed\[2\]~2  from: datad  to: combout " "Cell: proc0\|datapath0\|mux_immed\[2\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|mux_immed\[3\]~3  from: datad  to: combout " "Cell: proc0\|datapath0\|mux_immed\[3\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|mux_immed\[4\]~4  from: datad  to: combout " "Cell: proc0\|datapath0\|mux_immed\[4\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|mux_immed\[5\]~5  from: datad  to: combout " "Cell: proc0\|datapath0\|mux_immed\[5\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|mux_immed\[6\]~6  from: datad  to: combout " "Cell: proc0\|datapath0\|mux_immed\[6\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|mux_immed\[7\]~7  from: datad  to: combout " "Cell: proc0\|datapath0\|mux_immed\[7\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~148  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~148  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~148  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~148  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~149  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~149  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~149  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~149  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~150  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~150  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~150  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~150  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~151  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~151  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~151  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~151  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~152  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~152  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~153  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~153  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~153  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~153  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~154  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~154  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~154  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~154  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~155  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~155  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~155  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~155  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~156  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~156  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~156  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~156  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~157  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~157  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~158  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~158  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~158  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~158  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~159  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~159  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~159  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~159  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~160  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~160  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~160  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~160  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~161  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~161  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~161  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~161  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~162  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~162  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~163  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~163  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~163  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~163  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~164  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~164  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~164  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~164  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~165  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~165  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~165  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~165  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~166  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~166  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~166  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~166  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~167  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~167  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~168  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~168  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~168  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~168  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~169  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~169  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~169  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~169  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~170  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~170  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~170  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~170  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~171  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~171  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~171  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~171  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~172  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~172  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~173  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~173  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~173  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~173  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~174  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~174  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~174  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~174  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~175  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~175  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~175  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~175  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~176  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~176  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~176  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~176  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~177  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~177  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~178  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~178  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~178  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~178  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~179  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~179  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~179  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~179  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~180  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~180  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~180  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~180  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~181  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~181  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~181  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~181  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~182  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~182  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~183  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~183  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~183  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~183  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~184  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~184  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~184  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~184  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~185  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~185  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~185  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~185  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~186  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~186  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~186  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~186  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~187  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~187  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~188  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~188  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~188  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~188  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~189  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~189  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~189  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~189  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~190  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~190  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~190  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~190  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~191  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~191  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~191  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~191  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~192  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~192  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~193  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~193  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~193  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~193  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~194  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~194  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~194  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~194  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~195  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~195  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~195  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~195  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~196  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~196  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~196  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~196  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~197  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~197  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~198  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~198  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~198  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~198  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~199  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~199  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~199  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~199  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~200  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~200  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~200  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~200  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~201  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~201  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~201  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~201  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~202  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~202  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~203  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~203  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~203  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~203  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~204  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~204  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~204  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~204  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~205  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~205  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~205  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~205  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~206  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~206  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~206  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~206  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~207  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~207  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~208  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~208  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~208  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~208  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~209  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~209  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~209  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~209  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~210  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~210  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~210  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~210  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~211  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~211  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~211  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~211  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~212  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~212  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~213  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~213  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~213  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~213  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~214  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~214  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~214  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~214  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~215  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~215  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~215  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~215  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~216  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~216  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~216  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~216  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~217  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~217  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~218  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~218  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~218  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~218  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~219  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~219  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~219  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~219  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~220  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~220  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~220  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~220  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~221  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~221  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~221  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~221  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~222  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~222  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~223  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~223  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~223  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~223  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~224  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~224  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~224  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~224  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~225  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~225  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~225  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~225  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~226  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~226  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~226  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~226  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~227  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~227  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|addr_a\[0\]~0  from: datad  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|addr_a\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|addr_a\[1\]~1  from: datad  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|addr_a\[1\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|addr_a\[2\]~2  from: datad  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|addr_a\[2\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|func\[0\]~2  from: datac  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|func\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|func\[1\]~0  from: datab  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|func\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|immed\[15\]~0  from: datac  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|immed\[15\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|immed_x2  from: dataa  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|immed_x2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|op~0  from: datad  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|op~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|word_byte~0  from: dataa  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|word_byte~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936235925 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1522936235925 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1522936235935 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522936235965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MemoryController:mem_ctrl0\|SRAMController:controller0\|state.RD_ST " "Destination node MemoryController:mem_ctrl0\|SRAMController:controller0\|state.RD_ST" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 28 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mem_ctrl0|SRAMController:controller0|state.RD_ST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522936235965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MemoryController:mem_ctrl0\|SRAMController:controller0\|state.WR_ST " "Destination node MemoryController:mem_ctrl0\|SRAMController:controller0\|state.WR_ST" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 28 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mem_ctrl0|SRAMController:controller0|state.WR_ST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522936235965 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1522936235965 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522936235965 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_proc  " "Automatically promoted node clk_proc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522936235965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|bus_ir\[3\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|bus_ir\[3\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|bus_ir[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522936235965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|bus_ir\[4\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|bus_ir\[4\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|bus_ir[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522936235965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|bus_ir\[5\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|bus_ir\[5\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|bus_ir[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522936235965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|bus_ir\[6\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|bus_ir\[6\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|bus_ir[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522936235965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|bus_ir\[7\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|bus_ir\[7\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|bus_ir[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522936235965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|bus_ir\[8\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|bus_ir\[8\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|bus_ir[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522936235965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|bus_ir\[9\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|bus_ir\[9\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|bus_ir[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522936235965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|bus_ir\[10\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|bus_ir\[10\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|bus_ir[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522936235965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|bus_ir\[11\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|bus_ir\[11\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|bus_ir[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522936235965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|bus_ir\[13\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|bus_ir\[13\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|bus_ir[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522936235965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1522936235965 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1522936235965 ""}  } { { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 47 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_proc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522936235965 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MemoryController:mem_ctrl0\|SRAMController:controller0\|state.BRANCH_ST  " "Automatically promoted node MemoryController:mem_ctrl0\|SRAMController:controller0\|state.BRANCH_ST " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522936235966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MemoryController:mem_ctrl0\|SRAMController:controller0\|SRAM_UB_N~1 " "Destination node MemoryController:mem_ctrl0\|SRAMController:controller0\|SRAM_UB_N~1" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_UB_N~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 810 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522936235966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MemoryController:mem_ctrl0\|SRAMController:controller0\|next_state.RD_ST~0 " "Destination node MemoryController:mem_ctrl0\|SRAMController:controller0\|next_state.RD_ST~0" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mem_ctrl0|SRAMController:controller0|next_state.RD_ST~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 836 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522936235966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MemoryController:mem_ctrl0\|SRAMController:controller0\|next_state.WR_ST~3 " "Destination node MemoryController:mem_ctrl0\|SRAMController:controller0\|next_state.WR_ST~3" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mem_ctrl0|SRAMController:controller0|next_state.WR_ST~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 837 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522936235966 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1522936235966 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 28 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522936235966 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[15\]~17  " "Automatically promoted node MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[15\]~17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522936235966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[7\]~36 " "Destination node MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[7\]~36" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[7]~36 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 926 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522936235966 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1522936235966 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 815 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522936235966 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[7\]~36  " "Automatically promoted node MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[7\]~36 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522936235967 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[7]~36 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 926 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522936235967 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MemoryController:mem_ctrl0\|SRAMController:controller0\|SRAM_UB_N~1  " "Automatically promoted node MemoryController:mem_ctrl0\|SRAMController:controller0\|SRAM_UB_N~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522936235967 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_UB_N~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 810 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522936235967 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SW\[9\] (placed in PIN D12 (CLK10, LVDSCLK5n, Input)) " "Automatically promoted node SW\[9\] (placed in PIN D12 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522936235967 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|new_pc\[1\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|new_pc\[1\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|new_pc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522936235967 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|new_pc\[2\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|new_pc\[2\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|new_pc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522936235967 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|new_pc\[3\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|new_pc\[3\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|new_pc[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522936235967 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|new_pc\[4\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|new_pc\[4\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|new_pc[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522936235967 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|new_pc\[5\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|new_pc\[5\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|new_pc[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522936235967 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|new_pc\[6\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|new_pc\[6\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|new_pc[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522936235967 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|new_pc\[7\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|new_pc\[7\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|new_pc[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522936235967 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|new_pc\[8\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|new_pc\[8\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|new_pc[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522936235967 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|new_pc\[9\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|new_pc\[9\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|new_pc[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522936235967 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|new_pc\[10\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|new_pc\[10\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|new_pc[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522936235967 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1522936235967 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1522936235967 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522936235967 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1522936236054 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522936236055 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522936236055 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522936236056 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522936236057 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1522936236057 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1522936236057 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1522936236058 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1522936236058 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1522936236059 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1522936236059 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "39 unused 3.3V 0 23 16 " "Number of I/O pins in group: 39 (unused VREF, 3.3V VCCIO, 0 input, 23 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1522936236060 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1522936236060 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1522936236060 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522936236061 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522936236061 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522936236061 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522936236061 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522936236061 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522936236061 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522936236061 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522936236061 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1522936236061 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1522936236061 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522936236076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1522936236497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522936236670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1522936236679 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1522936238186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522936238186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1522936238299 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1522936239619 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1522936239619 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522936241827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1522936241828 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1522936241828 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.58 " "Total time spent on timing analysis during the Fitter is 1.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1522936241842 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522936241845 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "39 " "Found 39 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522936241857 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1522936241857 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522936241964 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522936242004 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522936242110 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522936242304 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1522936242360 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/output_files/full_alu.fit.smsg " "Generated suppressed messages file C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/output_files/full_alu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1522936242456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "997 " "Peak virtual memory: 997 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522936242629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 05 16:50:42 2018 " "Processing ended: Thu Apr 05 16:50:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522936242629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522936242629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522936242629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1522936242629 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1522936243411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522936243411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 05 16:50:43 2018 " "Processing started: Thu Apr 05 16:50:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522936243411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1522936243411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off full_alu -c full_alu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off full_alu -c full_alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1522936243411 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1522936244094 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1522936244119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "430 " "Peak virtual memory: 430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522936244428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 05 16:50:44 2018 " "Processing ended: Thu Apr 05 16:50:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522936244428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522936244428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522936244428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1522936244428 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1522936244991 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1522936245266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 05 16:50:45 2018 " "Processing started: Thu Apr 05 16:50:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522936245266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522936245266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta full_alu -c full_alu " "Command: quartus_sta full_alu -c full_alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522936245266 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1522936245309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1522936245409 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1522936245435 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1522936245436 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "45 " "TimeQuest Timing Analyzer is analyzing 45 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1522936245520 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "full_alu.sdc " "Synopsys Design Constraints File file not found: 'full_alu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1522936245530 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1522936245530 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_proc clk_proc " "create_clock -period 1.000 -name clk_proc clk_proc" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245535 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245535 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MemoryController:mem_ctrl0\|SRAMController:controller0\|state.RES_ST MemoryController:mem_ctrl0\|SRAMController:controller0\|state.RES_ST " "create_clock -period 1.000 -name MemoryController:mem_ctrl0\|SRAMController:controller0\|state.RES_ST MemoryController:mem_ctrl0\|SRAMController:controller0\|state.RES_ST" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245535 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MemoryController:mem_ctrl0\|SRAMController:controller0\|state.BRANCH_ST MemoryController:mem_ctrl0\|SRAMController:controller0\|state.BRANCH_ST " "create_clock -period 1.000 -name MemoryController:mem_ctrl0\|SRAMController:controller0\|state.BRANCH_ST MemoryController:mem_ctrl0\|SRAMController:controller0\|state.BRANCH_ST" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245535 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name proc:proc0\|unidad_control:unidad_control0\|bus_ir\[12\] proc:proc0\|unidad_control:unidad_control0\|bus_ir\[12\] " "create_clock -period 1.000 -name proc:proc0\|unidad_control:unidad_control0\|bus_ir\[12\] proc:proc0\|unidad_control:unidad_control0\|bus_ir\[12\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245535 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MemoryController:mem_ctrl0\|SRAMController:controller0\|state.IDLE_ST MemoryController:mem_ctrl0\|SRAMController:controller0\|state.IDLE_ST " "create_clock -period 1.000 -name MemoryController:mem_ctrl0\|SRAMController:controller0\|state.IDLE_ST MemoryController:mem_ctrl0\|SRAMController:controller0\|state.IDLE_ST" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245535 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245535 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~0  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~0  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~10  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~10  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~10  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~12  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~12  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~12  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~14  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~14  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~14  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~16  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~16  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~18  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~18  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~20  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~20  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~22  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~22  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~24  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~24  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~26  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~26  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~28  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~28  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~2  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~2  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~2  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~30  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~30  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~4  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~4  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~4  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~6  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~6  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~6  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~8  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~8  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~8  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w\[0\]~39  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|w\[0\]~39  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~41  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|w~41  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~41  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|w~41  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~41  from: datac  to: combout " "Cell: proc0\|datapath0\|alu0\|w~41  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~41  from: datad  to: combout " "Cell: proc0\|datapath0\|alu0\|w~41  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~42  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|w~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~42  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|w~42  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~42  from: datac  to: combout " "Cell: proc0\|datapath0\|alu0\|w~42  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~42  from: datad  to: combout " "Cell: proc0\|datapath0\|alu0\|w~42  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~45  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|w~45  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~45  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|w~45  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~45  from: datac  to: combout " "Cell: proc0\|datapath0\|alu0\|w~45  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~45  from: datad  to: combout " "Cell: proc0\|datapath0\|alu0\|w~45  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~46  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|w~46  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~46  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|w~46  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~46  from: datac  to: combout " "Cell: proc0\|datapath0\|alu0\|w~46  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~46  from: datad  to: combout " "Cell: proc0\|datapath0\|alu0\|w~46  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~47  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|w~47  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~47  from: datac  to: combout " "Cell: proc0\|datapath0\|alu0\|w~47  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~48  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|w~48  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~48  from: datad  to: combout " "Cell: proc0\|datapath0\|alu0\|w~48  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~50  from: datad  to: combout " "Cell: proc0\|datapath0\|alu0\|w~50  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~51  from: datac  to: combout " "Cell: proc0\|datapath0\|alu0\|w~51  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~51  from: datad  to: combout " "Cell: proc0\|datapath0\|alu0\|w~51  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~52  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|w~52  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~56  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|w~56  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~56  from: datad  to: combout " "Cell: proc0\|datapath0\|alu0\|w~56  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~57  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|w~57  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~57  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|w~57  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~57  from: datac  to: combout " "Cell: proc0\|datapath0\|alu0\|w~57  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|mux_immed\[1\]~0  from: datac  to: combout " "Cell: proc0\|datapath0\|mux_immed\[1\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|mux_immed\[2\]~2  from: datac  to: combout " "Cell: proc0\|datapath0\|mux_immed\[2\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|mux_immed\[3\]~3  from: datac  to: combout " "Cell: proc0\|datapath0\|mux_immed\[3\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|mux_immed\[4\]~4  from: datad  to: combout " "Cell: proc0\|datapath0\|mux_immed\[4\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|mux_immed\[5\]~5  from: datad  to: combout " "Cell: proc0\|datapath0\|mux_immed\[5\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|mux_immed\[6\]~6  from: datad  to: combout " "Cell: proc0\|datapath0\|mux_immed\[6\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|mux_immed\[7\]~7  from: datad  to: combout " "Cell: proc0\|datapath0\|mux_immed\[7\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~148  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~148  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~148  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~148  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~149  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~149  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~149  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~149  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~150  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~150  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~150  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~150  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~151  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~151  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~151  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~151  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~152  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~152  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~153  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~153  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~153  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~153  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~154  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~154  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~154  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~154  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~155  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~155  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~155  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~155  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~156  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~156  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~156  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~156  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~157  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~157  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~158  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~158  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~158  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~158  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~159  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~159  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~159  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~159  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~160  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~160  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~160  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~160  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~161  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~161  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~161  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~161  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~162  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~162  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~163  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~163  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~163  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~163  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~164  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~164  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~164  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~164  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~165  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~165  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~165  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~165  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~166  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~166  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~166  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~166  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~167  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~167  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~168  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~168  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~168  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~168  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~169  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~169  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~169  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~169  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~170  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~170  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~170  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~170  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~171  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~171  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~171  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~171  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~172  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~172  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~173  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~173  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~173  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~173  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~174  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~174  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~174  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~174  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~175  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~175  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~175  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~175  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~176  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~176  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~176  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~176  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~177  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~177  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~178  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~178  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~178  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~178  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~179  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~179  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~179  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~179  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~180  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~180  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~180  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~180  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~181  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~181  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~181  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~181  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~182  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~182  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~183  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~183  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~183  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~183  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~184  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~184  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~184  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~184  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~185  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~185  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~185  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~185  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~186  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~186  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~186  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~186  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~187  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~187  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~188  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~188  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~188  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~188  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~189  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~189  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~189  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~189  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~190  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~190  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~190  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~190  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~191  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~191  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~191  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~191  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~192  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~192  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~193  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~193  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~193  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~193  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~194  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~194  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~194  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~194  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~195  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~195  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~195  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~195  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~196  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~196  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~196  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~196  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~197  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~197  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~198  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~198  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~198  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~198  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~199  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~199  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~199  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~199  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~200  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~200  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~200  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~200  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~201  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~201  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~201  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~201  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~202  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~202  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~203  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~203  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~203  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~203  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~204  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~204  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~204  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~204  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~205  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~205  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~205  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~205  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~206  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~206  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~206  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~206  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~207  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~207  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~208  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~208  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~208  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~208  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~209  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~209  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~209  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~209  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~210  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~210  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~210  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~210  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~211  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~211  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~211  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~211  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~212  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~212  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~213  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~213  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~213  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~213  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~214  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~214  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~214  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~214  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~215  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~215  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~215  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~215  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~216  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~216  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~216  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~216  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~217  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~217  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~218  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~218  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~218  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~218  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~219  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~219  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~219  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~219  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~220  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~220  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~220  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~220  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~221  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~221  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~221  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~221  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~222  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~222  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~223  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~223  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~223  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~223  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~224  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~224  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~224  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~224  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~225  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~225  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~225  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~225  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~226  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~226  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~226  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~226  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~227  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~227  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|addr_a\[0\]~0  from: datad  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|addr_a\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|addr_a\[1\]~1  from: datad  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|addr_a\[1\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|addr_a\[2\]~2  from: datac  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|addr_a\[2\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|func\[0\]~2  from: datad  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|func\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|func\[1\]~0  from: dataa  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|func\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|immed\[15\]~0  from: datab  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|immed\[15\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|immed_x2  from: datab  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|immed_x2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|op~0  from: dataa  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|op~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|word_byte~0  from: datad  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|word_byte~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245544 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1522936245544 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1522936245554 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1522936245559 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1522936245578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.719 " "Worst-case setup slack is -15.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.719     -2056.988 clk_proc  " "  -15.719     -2056.988 clk_proc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.715      -187.272 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.RES_ST  " "  -12.715      -187.272 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.RES_ST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.809      -172.854 proc:proc0\|unidad_control:unidad_control0\|bus_ir\[12\]  " "   -9.809      -172.854 proc:proc0\|unidad_control:unidad_control0\|bus_ir\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.023       -99.350 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.BRANCH_ST  " "   -9.023       -99.350 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.BRANCH_ST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.014       -13.525 CLOCK_50  " "   -6.014       -13.525 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.759        -7.418 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.IDLE_ST  " "   -3.759        -7.418 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.IDLE_ST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522936245579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -10.288 " "Worst-case hold slack is -10.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.288      -148.071 proc:proc0\|unidad_control:unidad_control0\|bus_ir\[12\]  " "  -10.288      -148.071 proc:proc0\|unidad_control:unidad_control0\|bus_ir\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.938        -7.197 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.RES_ST  " "   -2.938        -7.197 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.RES_ST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.690        -9.033 CLOCK_50  " "   -2.690        -9.033 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.186        -4.365 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.BRANCH_ST  " "   -2.186        -4.365 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.BRANCH_ST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.616        -9.240 clk_proc  " "   -0.616        -9.240 clk_proc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.295         0.000 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.IDLE_ST  " "    3.295         0.000 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.IDLE_ST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522936245591 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522936245593 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522936245594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -9.142 " "Worst-case minimum pulse width slack is -9.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.142     -2502.480 proc:proc0\|unidad_control:unidad_control0\|bus_ir\[12\]  " "   -9.142     -2502.480 proc:proc0\|unidad_control:unidad_control0\|bus_ir\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -12.629 CLOCK_50  " "   -1.631       -12.629 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611      -197.964 clk_proc  " "   -0.611      -197.964 clk_proc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.BRANCH_ST  " "    0.500         0.000 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.BRANCH_ST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.IDLE_ST  " "    0.500         0.000 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.IDLE_ST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.RES_ST  " "    0.500         0.000 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.RES_ST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522936245596 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1522936245863 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1522936245865 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~0  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~0  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~10  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~10  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~10  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~12  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~12  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~12  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~14  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~14  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~14  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~16  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~16  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~18  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~18  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~20  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~20  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~22  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~22  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~24  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~24  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~26  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~26  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~28  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~28  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~2  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~2  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~2  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~30  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~30  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~4  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~4  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~4  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~6  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~6  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~6  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~8  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~8  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~8  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w\[0\]~39  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|w\[0\]~39  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~41  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|w~41  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~41  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|w~41  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~41  from: datac  to: combout " "Cell: proc0\|datapath0\|alu0\|w~41  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~41  from: datad  to: combout " "Cell: proc0\|datapath0\|alu0\|w~41  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~42  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|w~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~42  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|w~42  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~42  from: datac  to: combout " "Cell: proc0\|datapath0\|alu0\|w~42  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~42  from: datad  to: combout " "Cell: proc0\|datapath0\|alu0\|w~42  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~45  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|w~45  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~45  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|w~45  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~45  from: datac  to: combout " "Cell: proc0\|datapath0\|alu0\|w~45  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~45  from: datad  to: combout " "Cell: proc0\|datapath0\|alu0\|w~45  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~46  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|w~46  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~46  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|w~46  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~46  from: datac  to: combout " "Cell: proc0\|datapath0\|alu0\|w~46  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~46  from: datad  to: combout " "Cell: proc0\|datapath0\|alu0\|w~46  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~47  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|w~47  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~47  from: datac  to: combout " "Cell: proc0\|datapath0\|alu0\|w~47  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~48  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|w~48  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~48  from: datad  to: combout " "Cell: proc0\|datapath0\|alu0\|w~48  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~50  from: datad  to: combout " "Cell: proc0\|datapath0\|alu0\|w~50  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~51  from: datac  to: combout " "Cell: proc0\|datapath0\|alu0\|w~51  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~51  from: datad  to: combout " "Cell: proc0\|datapath0\|alu0\|w~51  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~52  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|w~52  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~56  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|w~56  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~56  from: datad  to: combout " "Cell: proc0\|datapath0\|alu0\|w~56  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~57  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|w~57  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~57  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|w~57  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~57  from: datac  to: combout " "Cell: proc0\|datapath0\|alu0\|w~57  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|mux_immed\[1\]~0  from: datac  to: combout " "Cell: proc0\|datapath0\|mux_immed\[1\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|mux_immed\[2\]~2  from: datac  to: combout " "Cell: proc0\|datapath0\|mux_immed\[2\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|mux_immed\[3\]~3  from: datac  to: combout " "Cell: proc0\|datapath0\|mux_immed\[3\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|mux_immed\[4\]~4  from: datad  to: combout " "Cell: proc0\|datapath0\|mux_immed\[4\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|mux_immed\[5\]~5  from: datad  to: combout " "Cell: proc0\|datapath0\|mux_immed\[5\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|mux_immed\[6\]~6  from: datad  to: combout " "Cell: proc0\|datapath0\|mux_immed\[6\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|mux_immed\[7\]~7  from: datad  to: combout " "Cell: proc0\|datapath0\|mux_immed\[7\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~148  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~148  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~148  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~148  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~149  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~149  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~149  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~149  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~150  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~150  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~150  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~150  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~151  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~151  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~151  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~151  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~152  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~152  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~153  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~153  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~153  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~153  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~154  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~154  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~154  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~154  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~155  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~155  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~155  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~155  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~156  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~156  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~156  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~156  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~157  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~157  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~158  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~158  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~158  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~158  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~159  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~159  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~159  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~159  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~160  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~160  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~160  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~160  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~161  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~161  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~161  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~161  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~162  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~162  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~163  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~163  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~163  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~163  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~164  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~164  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~164  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~164  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~165  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~165  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~165  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~165  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~166  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~166  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~166  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~166  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~167  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~167  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~168  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~168  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~168  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~168  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~169  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~169  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~169  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~169  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~170  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~170  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~170  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~170  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~171  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~171  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~171  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~171  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~172  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~172  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~173  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~173  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~173  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~173  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~174  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~174  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~174  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~174  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~175  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~175  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~175  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~175  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~176  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~176  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~176  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~176  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~177  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~177  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~178  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~178  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~178  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~178  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~179  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~179  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~179  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~179  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~180  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~180  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~180  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~180  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~181  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~181  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~181  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~181  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~182  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~182  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~183  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~183  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~183  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~183  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~184  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~184  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~184  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~184  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~185  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~185  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~185  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~185  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~186  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~186  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~186  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~186  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~187  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~187  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~188  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~188  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~188  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~188  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~189  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~189  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~189  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~189  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~190  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~190  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~190  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~190  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~191  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~191  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~191  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~191  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~192  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~192  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~193  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~193  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~193  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~193  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~194  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~194  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~194  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~194  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~195  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~195  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~195  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~195  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~196  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~196  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~196  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~196  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~197  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~197  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~198  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~198  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~198  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~198  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~199  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~199  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~199  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~199  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~200  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~200  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~200  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~200  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~201  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~201  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~201  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~201  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~202  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~202  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~203  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~203  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~203  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~203  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~204  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~204  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~204  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~204  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~205  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~205  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~205  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~205  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~206  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~206  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~206  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~206  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~207  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~207  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~208  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~208  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~208  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~208  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~209  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~209  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~209  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~209  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~210  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~210  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~210  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~210  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~211  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~211  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~211  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~211  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~212  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~212  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~213  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~213  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~213  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~213  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~214  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~214  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~214  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~214  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~215  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~215  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~215  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~215  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~216  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~216  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~216  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~216  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~217  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~217  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~218  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~218  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~218  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~218  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~219  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~219  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~219  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~219  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~220  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~220  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~220  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~220  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~221  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~221  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~221  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~221  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~222  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~222  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~223  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~223  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~223  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~223  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~224  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~224  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~224  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~224  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~225  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~225  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~225  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~225  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~226  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~226  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~226  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~226  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~227  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~227  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|addr_a\[0\]~0  from: datad  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|addr_a\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|addr_a\[1\]~1  from: datad  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|addr_a\[1\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|addr_a\[2\]~2  from: datac  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|addr_a\[2\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|func\[0\]~2  from: datad  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|func\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|func\[1\]~0  from: dataa  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|func\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|immed\[15\]~0  from: datab  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|immed\[15\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|immed_x2  from: datab  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|immed_x2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|op~0  from: dataa  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|op~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|word_byte~0  from: datad  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|word_byte~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245891 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1522936245891 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1522936245909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.927 " "Worst-case setup slack is -5.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.927      -772.834 clk_proc  " "   -5.927      -772.834 clk_proc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.268       -58.550 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.RES_ST  " "   -4.268       -58.550 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.RES_ST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.220       -55.838 proc:proc0\|unidad_control:unidad_control0\|bus_ir\[12\]  " "   -3.220       -55.838 proc:proc0\|unidad_control:unidad_control0\|bus_ir\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.375       -21.531 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.BRANCH_ST  " "   -2.375       -21.531 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.BRANCH_ST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.374        -2.748 CLOCK_50  " "   -1.374        -2.748 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.227        -2.410 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.IDLE_ST  " "   -1.227        -2.410 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.IDLE_ST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522936245914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.404 " "Worst-case hold slack is -4.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.404       -64.690 proc:proc0\|unidad_control:unidad_control0\|bus_ir\[12\]  " "   -4.404       -64.690 proc:proc0\|unidad_control:unidad_control0\|bus_ir\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.721        -6.454 CLOCK_50  " "   -1.721        -6.454 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.612       -12.692 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.RES_ST  " "   -1.612       -12.692 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.RES_ST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.338        -3.157 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.BRANCH_ST  " "   -1.338        -3.157 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.BRANCH_ST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.822       -12.670 clk_proc  " "   -0.822       -12.670 clk_proc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.718         0.000 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.IDLE_ST  " "    1.718         0.000 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.IDLE_ST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522936245928 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522936245934 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522936245939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.079 " "Worst-case minimum pulse width slack is -3.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.079      -629.650 proc:proc0\|unidad_control:unidad_control0\|bus_ir\[12\]  " "   -3.079      -629.650 proc:proc0\|unidad_control:unidad_control0\|bus_ir\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -10.380 CLOCK_50  " "   -1.380       -10.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -162.000 clk_proc  " "   -0.500      -162.000 clk_proc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.BRANCH_ST  " "    0.500         0.000 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.BRANCH_ST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.IDLE_ST  " "    0.500         0.000 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.IDLE_ST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.RES_ST  " "    0.500         0.000 MemoryController:mem_ctrl0\|SRAMController:controller0\|state.RES_ST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522936245944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522936245944 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1522936246280 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1522936246586 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1522936246588 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522936246702 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 05 16:50:46 2018 " "Processing ended: Thu Apr 05 16:50:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522936246702 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522936246702 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522936246702 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522936246702 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 82 s " "Quartus II Full Compilation was successful. 0 errors, 82 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522936247391 ""}
