;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-29
	MOV -4, <-20
	DJN -1, @-20
	JMP 72, #17
	DAT <12, <5
	JMN @12, <5
	JMP 72, #17
	SUB -127, 500
	SLT #113, @100
	SPL 72, #14
	ADD 10, -50
	DJN -1, @-20
	DJN -1, @-20
	SUB @-127, 100
	SUB @-127, 100
	SUB -207, <-120
	JMP 72, #17
	SLT #115, @-5
	SLT #115, @-5
	CMP 30, 9
	JMN 300, 90
	JMN 300, 90
	SUB -207, <-140
	SUB -207, <-120
	SUB @121, 103
	SUB @121, 103
	SPL 0, <-2
	ADD 130, 9
	DAT <12, <5
	SPL 0, <-2
	SUB -127, 500
	ADD 10, -50
	SUB 0, -2
	SPL 0, <80
	SUB 0, -2
	SPL <121, 103
	ADD 240, 60
	CMP 30, 9
	JMN 0, #-5
	MOV -1, <-29
	MOV -1, <-29
	CMP #0, -8
	CMP #0, -8
	MOV -4, <-20
	MOV -1, <-29
	MOV -4, <-20
	SPL 0, <-2
	SPL 0, <-2
	JMN @12, <5
