#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Apr 27 07:55:25 2023
# Process ID: 7876
# Current directory: D:/Github/embedded-DT/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20348 D:\Github\embedded-DT\Vivado\callPWM.xpr
# Log file: D:/Github/embedded-DT/Vivado/vivado.log
# Journal file: D:/Github/embedded-DT/Vivado\vivado.jou
# Running On: Milanesi-Dell, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 16879 MB
#-----------------------------------------------------------
start_gui
open_project D:/Github/embedded-DT/Vivado/callPWM.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/Github/PID-MotorControl/FPGA_source/Vivado' since last save.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Github/embedded-DT/Vivado/callPWM.gen/sources_1'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1351.266 ; gain = 426.027
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {D:/Github/embedded-DT/Simulink/step_antiwindup/hdlsrc/motor_dtf_antiwindup/i_port_expected.dat D:/Github/embedded-DT/Simulink/step_antiwindup/hdlsrc/motor_dtf_antiwindup/PV_expected.dat D:/Github/embedded-DT/Simulink/step_antiwindup/hdlsrc/motor_dtf_antiwindup/error_expected.dat D:/Github/embedded-DT/Simulink/step_antiwindup/hdlsrc/motor_dtf_antiwindup/i_action_expected.dat D:/Github/embedded-DT/Simulink/step_antiwindup/hdlsrc/motor_dtf_antiwindup/p_action_expected.dat D:/Github/embedded-DT/Simulink/step_antiwindup/hdlsrc/motor_dtf_antiwindup/SP.dat D:/Github/embedded-DT/Simulink/step_antiwindup/hdlsrc/motor_dtf_antiwindup/MV_expected.dat}
import_files -fileset sim_1 -norecurse D:/Github/embedded-DT/Simulink/step_antiwindup/hdlsrc/motor_dtf_antiwindup/DT_tb.v
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'topModule'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/embedded-DT/Vivado/callPWM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'topModule' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Github/embedded-DT/Vivado/callPWM.sim/sim_1/behav/xsim/i_port_expected.dat'
INFO: [SIM-utils-43] Exported 'D:/Github/embedded-DT/Vivado/callPWM.sim/sim_1/behav/xsim/PV_expected.dat'
INFO: [SIM-utils-43] Exported 'D:/Github/embedded-DT/Vivado/callPWM.sim/sim_1/behav/xsim/error_expected.dat'
INFO: [SIM-utils-43] Exported 'D:/Github/embedded-DT/Vivado/callPWM.sim/sim_1/behav/xsim/i_action_expected.dat'
INFO: [SIM-utils-43] Exported 'D:/Github/embedded-DT/Vivado/callPWM.sim/sim_1/behav/xsim/p_action_expected.dat'
INFO: [SIM-utils-43] Exported 'D:/Github/embedded-DT/Vivado/callPWM.sim/sim_1/behav/xsim/SP.dat'
INFO: [SIM-utils-43] Exported 'D:/Github/embedded-DT/Vivado/callPWM.sim/sim_1/behav/xsim/MV_expected.dat'
INFO: [SIM-utils-43] Exported 'D:/Github/embedded-DT/Vivado/callPWM.sim/sim_1/behav/xsim/i_port_expected.dat'
INFO: [SIM-utils-43] Exported 'D:/Github/embedded-DT/Vivado/callPWM.sim/sim_1/behav/xsim/PV_expected.dat'
INFO: [SIM-utils-43] Exported 'D:/Github/embedded-DT/Vivado/callPWM.sim/sim_1/behav/xsim/error_expected.dat'
INFO: [SIM-utils-43] Exported 'D:/Github/embedded-DT/Vivado/callPWM.sim/sim_1/behav/xsim/i_action_expected.dat'
INFO: [SIM-utils-43] Exported 'D:/Github/embedded-DT/Vivado/callPWM.sim/sim_1/behav/xsim/p_action_expected.dat'
INFO: [SIM-utils-43] Exported 'D:/Github/embedded-DT/Vivado/callPWM.sim/sim_1/behav/xsim/SP.dat'
INFO: [SIM-utils-43] Exported 'D:/Github/embedded-DT/Vivado/callPWM.sim/sim_1/behav/xsim/MV_expected.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/embedded-DT/Vivado/callPWM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topModule_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/imports/motor_dtf_antiwindup/DT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/imports/Submodulos/ROM_grados_numericos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_grados_numericos
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/imports/Submodulos/controlador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlador
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/imports/Submodulos/divisor_freq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divisor_freq
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/new/pwm8bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm8bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/imports/Submodulos/rotary_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rotary_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/imports/Submodulos/transmisor_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmisor_async
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/new/topModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/embedded-DT/Vivado/callPWM.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/embedded-DT/Vivado/callPWM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topModule_behav xil_defaultlib.topModule xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topModule_behav xil_defaultlib.topModule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'TxD_data' [D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/new/topModule.v:92]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'grad' [D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/new/topModule.v:97]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'grad' [D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/new/topModule.v:123]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'grad' [D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/new/topModule.v:151]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 9 for port 'grados' [D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/new/topModule.v:205]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 64 for port 'SP' [D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/new/topModule.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'kp' [D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/new/topModule.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'ti' [D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/new/topModule.v:287]
ERROR: [VRFC 10-3423] illegal output port connection to 'ce_out' [D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/new/topModule.v:288]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'TxD_data' [D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/new/topModule.v:118]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'TxD_data' [D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/new/topModule.v:146]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/embedded-DT/Vivado/callPWM.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Github/embedded-DT/Vivado/callPWM.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1359.480 ; gain = 8.215
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
open_project D:/Github/embeddedFPGA-DT/Vivado/DT_antiwindup/DT_antiwindup.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Github/embeddedFPGA-DT/Vivado/DT_antiwindup/DT_antiwindup.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 07:59:14 2023...
