# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do alu_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/adolf/Desktop/master/550D/project2 {C:/Users/adolf/Desktop/master/550D/project2/mux_8_to_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:00 on Sep 29,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/adolf/Desktop/master/550D/project2" C:/Users/adolf/Desktop/master/550D/project2/mux_8_to_1.v 
# -- Compiling module mux_8_to_1
# -- Compiling module mux_4_to_1
# 
# Top level modules:
# 	mux_8_to_1
# End time: 23:58:00 on Sep 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/adolf/Desktop/master/550D/project2 {C:/Users/adolf/Desktop/master/550D/project2/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:00 on Sep 29,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/adolf/Desktop/master/550D/project2" C:/Users/adolf/Desktop/master/550D/project2/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:58:00 on Sep 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/adolf/Desktop/master/550D/project2 {C:/Users/adolf/Desktop/master/550D/project2/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:00 on Sep 29,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/adolf/Desktop/master/550D/project2" C:/Users/adolf/Desktop/master/550D/project2/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 23:58:00 on Sep 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/adolf/Desktop/master/550D/project2 {C:/Users/adolf/Desktop/master/550D/project2/add_substract.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:00 on Sep 29,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/adolf/Desktop/master/550D/project2" C:/Users/adolf/Desktop/master/550D/project2/add_substract.v 
# -- Compiling module add_subtract
# 
# Top level modules:
# 	add_subtract
# End time: 23:58:00 on Sep 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/adolf/Desktop/master/550D/project2 {C:/Users/adolf/Desktop/master/550D/project2/CSA_16bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:00 on Sep 29,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/adolf/Desktop/master/550D/project2" C:/Users/adolf/Desktop/master/550D/project2/CSA_16bit.v 
# -- Compiling module CSA_16bit
# 
# Top level modules:
# 	CSA_16bit
# End time: 23:58:00 on Sep 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/adolf/Desktop/master/550D/project2 {C:/Users/adolf/Desktop/master/550D/project2/CSA_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:00 on Sep 29,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/adolf/Desktop/master/550D/project2" C:/Users/adolf/Desktop/master/550D/project2/CSA_32bit.v 
# -- Compiling module CSA_32bit
# 
# Top level modules:
# 	CSA_32bit
# End time: 23:58:00 on Sep 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/adolf/Desktop/master/550D/project2 {C:/Users/adolf/Desktop/master/550D/project2/RCA_8bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:00 on Sep 29,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/adolf/Desktop/master/550D/project2" C:/Users/adolf/Desktop/master/550D/project2/RCA_8bit.v 
# -- Compiling module RCA_8bit
# 
# Top level modules:
# 	RCA_8bit
# End time: 23:58:01 on Sep 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/adolf/Desktop/master/550D/project2 {C:/Users/adolf/Desktop/master/550D/project2/or_array.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:01 on Sep 29,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/adolf/Desktop/master/550D/project2" C:/Users/adolf/Desktop/master/550D/project2/or_array.v 
# -- Compiling module or_array
# 
# Top level modules:
# 	or_array
# End time: 23:58:01 on Sep 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/adolf/Desktop/master/550D/project2 {C:/Users/adolf/Desktop/master/550D/project2/and_array.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:01 on Sep 29,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/adolf/Desktop/master/550D/project2" C:/Users/adolf/Desktop/master/550D/project2/and_array.v 
# -- Compiling module and_array
# 
# Top level modules:
# 	and_array
# End time: 23:58:01 on Sep 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/adolf/Desktop/master/550D/project2 {C:/Users/adolf/Desktop/master/550D/project2/isEqualOrNot.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:01 on Sep 29,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/adolf/Desktop/master/550D/project2" C:/Users/adolf/Desktop/master/550D/project2/isEqualOrNot.v 
# -- Compiling module isEqualOrNot
# 
# Top level modules:
# 	isEqualOrNot
# End time: 23:58:01 on Sep 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/adolf/Desktop/master/550D/project2 {C:/Users/adolf/Desktop/master/550D/project2/LLS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:01 on Sep 29,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/adolf/Desktop/master/550D/project2" C:/Users/adolf/Desktop/master/550D/project2/LLS.v 
# -- Compiling module LLS
# 
# Top level modules:
# 	LLS
# End time: 23:58:01 on Sep 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/adolf/Desktop/master/550D/project2 {C:/Users/adolf/Desktop/master/550D/project2/ARS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:01 on Sep 29,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/adolf/Desktop/master/550D/project2" C:/Users/adolf/Desktop/master/550D/project2/ARS.v 
# -- Compiling module ARS
# 
# Top level modules:
# 	ARS
# End time: 23:58:01 on Sep 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/adolf/Desktop/master/550D/project2 {C:/Users/adolf/Desktop/master/550D/project2/mux_2_to_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:01 on Sep 29,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/adolf/Desktop/master/550D/project2" C:/Users/adolf/Desktop/master/550D/project2/mux_2_to_1.v 
# -- Compiling module mux_2_to_1
# 
# Top level modules:
# 	mux_2_to_1
# End time: 23:58:01 on Sep 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/adolf/Desktop/master/550D/project2 {C:/Users/adolf/Desktop/master/550D/project2/isLessThanOrNot.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:01 on Sep 29,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/adolf/Desktop/master/550D/project2" C:/Users/adolf/Desktop/master/550D/project2/isLessThanOrNot.v 
# -- Compiling module isLessThanOrNot
# 
# Top level modules:
# 	isLessThanOrNot
# End time: 23:58:01 on Sep 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/adolf/Desktop/master/550D/project2 {C:/Users/adolf/Desktop/master/550D/project2/alu_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:01 on Sep 29,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/adolf/Desktop/master/550D/project2" C:/Users/adolf/Desktop/master/550D/project2/alu_tb.v 
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 23:58:01 on Sep 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  alu_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" alu_tb 
# Start time: 23:58:01 on Sep 29,2022
# Loading work.alu_tb
# Loading work.alu
# Loading work.add_subtract
# Loading work.CSA_32bit
# Loading work.CSA_16bit
# Loading work.RCA_8bit
# Loading work.adder
# Loading work.isEqualOrNot
# Loading work.isLessThanOrNot
# Loading work.or_array
# Loading work.and_array
# Loading work.LLS
# Loading work.ARS
# Loading work.mux_8_to_1
# Loading work.mux_4_to_1
# Loading work.mux_2_to_1
# ** Warning: (vsim-3017) C:/Users/adolf/Desktop/master/550D/project2/CSA_32bit.v(13): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/add_1/csa_1/csa15_0 File: C:/Users/adolf/Desktop/master/550D/project2/CSA_16bit.v
# ** Warning: (vsim-3722) C:/Users/adolf/Desktop/master/550D/project2/CSA_32bit.v(13): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3017) C:/Users/adolf/Desktop/master/550D/project2/CSA_16bit.v(13): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/add_1/csa_1/csa15_0/rca7_0 File: C:/Users/adolf/Desktop/master/550D/project2/RCA_8bit.v
# ** Warning: (vsim-3722) C:/Users/adolf/Desktop/master/550D/project2/CSA_16bit.v(13): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3017) C:/Users/adolf/Desktop/master/550D/project2/CSA_16bit.v(13): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/add_1/csa_1/csa31_16_0/rca7_0 File: C:/Users/adolf/Desktop/master/550D/project2/RCA_8bit.v
# ** Warning: (vsim-3722) C:/Users/adolf/Desktop/master/550D/project2/CSA_16bit.v(13): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3017) C:/Users/adolf/Desktop/master/550D/project2/CSA_16bit.v(13): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/add_1/csa_1/csa31_16_1/rca7_0 File: C:/Users/adolf/Desktop/master/550D/project2/RCA_8bit.v
# ** Warning: (vsim-3722) C:/Users/adolf/Desktop/master/550D/project2/CSA_16bit.v(13): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3017) C:/Users/adolf/Desktop/master/550D/project2/CSA_32bit.v(13): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/add_2/csa_1/csa15_0 File: C:/Users/adolf/Desktop/master/550D/project2/CSA_16bit.v
# ** Warning: (vsim-3722) C:/Users/adolf/Desktop/master/550D/project2/CSA_32bit.v(13): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3017) C:/Users/adolf/Desktop/master/550D/project2/CSA_16bit.v(13): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/add_2/csa_1/csa15_0/rca7_0 File: C:/Users/adolf/Desktop/master/550D/project2/RCA_8bit.v
# ** Warning: (vsim-3722) C:/Users/adolf/Desktop/master/550D/project2/CSA_16bit.v(13): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3017) C:/Users/adolf/Desktop/master/550D/project2/CSA_16bit.v(13): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/add_2/csa_1/csa31_16_0/rca7_0 File: C:/Users/adolf/Desktop/master/550D/project2/RCA_8bit.v
# ** Warning: (vsim-3722) C:/Users/adolf/Desktop/master/550D/project2/CSA_16bit.v(13): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3017) C:/Users/adolf/Desktop/master/550D/project2/CSA_16bit.v(13): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/add_2/csa_1/csa31_16_1/rca7_0 File: C:/Users/adolf/Desktop/master/550D/project2/RCA_8bit.v
# ** Warning: (vsim-3722) C:/Users/adolf/Desktop/master/550D/project2/CSA_16bit.v(13): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3017) C:/Users/adolf/Desktop/master/550D/project2/alu.v(40): [TFMPC] - Too few port connections. Expected 10, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/mux1 File: C:/Users/adolf/Desktop/master/550D/project2/mux_8_to_1.v
# ** Warning: (vsim-3722) C:/Users/adolf/Desktop/master/550D/project2/alu.v(40): [TFMPC] - Missing connection for port 'd6'.
# ** Warning: (vsim-3722) C:/Users/adolf/Desktop/master/550D/project2/alu.v(40): [TFMPC] - Missing connection for port 'd7'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting the Simulation >>
# The simulation completed without errors
# ** Note: $stop    : C:/Users/adolf/Desktop/master/550D/project2/alu_tb.v(51)
#    Time: 1560 ns  Iteration: 1  Instance: /alu_tb
# Break in Module alu_tb at C:/Users/adolf/Desktop/master/550D/project2/alu_tb.v line 51
# End time: 00:05:15 on Sep 30,2022, Elapsed time: 0:07:14
# Errors: 0, Warnings: 19
