#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x187d9e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x187db70 .scope module, "tb" "tb" 3 51;
 .timescale -12 -12;
L_0x18758d0 .functor NOT 1, L_0x18afa70, C4<0>, C4<0>, C4<0>;
L_0x1889c30 .functor XOR 1, L_0x18af690, L_0x18af7e0, C4<0>, C4<0>;
L_0x187bbc0 .functor XOR 1, L_0x1889c30, L_0x18af900, C4<0>, C4<0>;
v0x18ae720_0 .net *"_ivl_10", 0 0, L_0x18af900;  1 drivers
v0x18ae820_0 .net *"_ivl_12", 0 0, L_0x187bbc0;  1 drivers
v0x18ae900_0 .net *"_ivl_2", 0 0, L_0x18af5f0;  1 drivers
v0x18ae9c0_0 .net *"_ivl_4", 0 0, L_0x18af690;  1 drivers
v0x18aeaa0_0 .net *"_ivl_6", 0 0, L_0x18af7e0;  1 drivers
v0x18aebd0_0 .net *"_ivl_8", 0 0, L_0x1889c30;  1 drivers
v0x18aecb0_0 .var "clk", 0 0;
v0x18aed50_0 .var/2u "stats1", 159 0;
v0x18aee10_0 .var/2u "strobe", 0 0;
v0x18aeed0_0 .net "tb_match", 0 0, L_0x18afa70;  1 drivers
v0x18aef90_0 .net "tb_mismatch", 0 0, L_0x18758d0;  1 drivers
v0x18af050_0 .net "wavedrom_enable", 0 0, v0x18adc70_0;  1 drivers
v0x18af120_0 .net "wavedrom_title", 511 0, v0x18add30_0;  1 drivers
v0x18af1f0_0 .net "x", 0 0, v0x18addf0_0;  1 drivers
v0x18af290_0 .net "y", 0 0, v0x18ade90_0;  1 drivers
v0x18af330_0 .net "z_dut", 0 0, v0x18ae420_0;  1 drivers
v0x18af400_0 .net "z_ref", 0 0, L_0x1875f10;  1 drivers
L_0x18af5f0 .concat [ 1 0 0 0], L_0x1875f10;
L_0x18af690 .concat [ 1 0 0 0], L_0x1875f10;
L_0x18af7e0 .concat [ 1 0 0 0], v0x18ae420_0;
L_0x18af900 .concat [ 1 0 0 0], L_0x1875f10;
L_0x18afa70 .cmp/eeq 1, L_0x18af5f0, L_0x187bbc0;
S_0x1884940 .scope module, "good1" "reference_module" 3 92, 3 4 0, S_0x187db70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1875bb0 .functor XOR 1, v0x18addf0_0, v0x18ade90_0, C4<0>, C4<0>;
L_0x1875f10 .functor NOT 1, L_0x1875bb0, C4<0>, C4<0>, C4<0>;
v0x187bdc0_0 .net *"_ivl_0", 0 0, L_0x1875bb0;  1 drivers
v0x187be60_0 .net "x", 0 0, v0x18addf0_0;  alias, 1 drivers
v0x1875670_0 .net "y", 0 0, v0x18ade90_0;  alias, 1 drivers
v0x18759a0_0 .net "z", 0 0, L_0x1875f10;  alias, 1 drivers
S_0x18ad500 .scope module, "stim1" "stimulus_gen" 3 87, 3 14 0, S_0x187db70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1876020_0 .net "clk", 0 0, v0x18aecb0_0;  1 drivers
v0x18adc70_0 .var "wavedrom_enable", 0 0;
v0x18add30_0 .var "wavedrom_title", 511 0;
v0x18addf0_0 .var "x", 0 0;
v0x18ade90_0 .var "y", 0 0;
E_0x1884130/0 .event negedge, v0x1876020_0;
E_0x1884130/1 .event posedge, v0x1876020_0;
E_0x1884130 .event/or E_0x1884130/0, E_0x1884130/1;
E_0x1884390 .event negedge, v0x1876020_0;
E_0x18845b0 .event posedge, v0x1876020_0;
S_0x18ad7f0 .scope task, "wavedrom_start" "wavedrom_start" 3 27, 3 27 0, S_0x18ad500;
 .timescale -12 -12;
v0x1875cc0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18ada50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 30, 3 30 0, S_0x18ad500;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18adfe0 .scope module, "top_module1" "top_module" 3 97, 4 1 0, S_0x187db70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
v0x18ae200_0 .net "x", 0 0, v0x18addf0_0;  alias, 1 drivers
v0x18ae310_0 .net "y", 0 0, v0x18ade90_0;  alias, 1 drivers
v0x18ae420_0 .var "z", 0 0;
E_0x186f9f0 .event anyedge, v0x187be60_0, v0x1875670_0;
S_0x18ae520 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 104, 3 104 0, S_0x187db70;
 .timescale -12 -12;
E_0x1880450 .event anyedge, v0x18aee10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18aee10_0;
    %nor/r;
    %assign/vec4 v0x18aee10_0, 0;
    %wait E_0x1880450;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18ad500;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x18ade90_0, 0;
    %assign/vec4 v0x18addf0_0, 0;
    %wait E_0x1884390;
    %wait E_0x18845b0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x18addf0_0, 0;
    %assign/vec4 v0x18ade90_0, 0;
    %wait E_0x18845b0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x18addf0_0, 0;
    %assign/vec4 v0x18ade90_0, 0;
    %wait E_0x18845b0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x18addf0_0, 0;
    %assign/vec4 v0x18ade90_0, 0;
    %wait E_0x18845b0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x18addf0_0, 0;
    %assign/vec4 v0x18ade90_0, 0;
    %wait E_0x1884390;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18ada50;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1884130;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x18ade90_0, 0;
    %assign/vec4 v0x18addf0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 46 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x18adfe0;
T_4 ;
    %wait E_0x186f9f0;
    %load/vec4 v0x18ae200_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0x18ae310_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 8;
    %jmp/1 T_4.2, 8;
    %load/vec4 v0x18ae200_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.4, 4;
    %load/vec4 v0x18ae310_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.2;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ae420_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae420_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x187db70;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18aecb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18aee10_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x187db70;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x18aecb0_0;
    %inv;
    %store/vec4 v0x18aecb0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x187db70;
T_7 ;
    %vpi_call/w 3 79 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 80 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1876020_0, v0x18aef90_0, v0x18af1f0_0, v0x18af290_0, v0x18af400_0, v0x18af330_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x187db70;
T_8 ;
    %load/vec4 v0x18aed50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x18aed50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18aed50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 113 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 114 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_8.1 ;
    %load/vec4 v0x18aed50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18aed50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 116 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 117 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18aed50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18aed50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 118 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x187db70;
T_9 ;
    %wait E_0x1884130;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18aed50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18aed50_0, 4, 32;
    %load/vec4 v0x18aeed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x18aed50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18aed50_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18aed50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18aed50_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x18af400_0;
    %load/vec4 v0x18af400_0;
    %load/vec4 v0x18af330_0;
    %xor;
    %load/vec4 v0x18af400_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x18aed50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18aed50_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x18aed50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18aed50_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4b/mt2015_q4b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/mt2015_q4b/iter0/response31/top_module.sv";
