

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Sun Apr 11 15:30:02 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:         1787
LUT:           4856
FF:            8088
DSP:              3
BRAM:             0
SRL:            117
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.247
CP achieved post-implementation:    8.165
Timing met
