# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do LAB6_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2 {C:/Users/Howar/Desktop/ECE_385/LAB6_2/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:14 on Nov 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2" C:/Users/Howar/Desktop/ECE_385/LAB6_2/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 23:28:14 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2 {C:/Users/Howar/Desktop/ECE_385/LAB6_2/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:15 on Nov 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2" C:/Users/Howar/Desktop/ECE_385/LAB6_2/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 23:28:15 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2 {C:/Users/Howar/Desktop/ECE_385/LAB6_2/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:15 on Nov 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2" C:/Users/Howar/Desktop/ECE_385/LAB6_2/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 23:28:15 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2 {C:/Users/Howar/Desktop/ECE_385/LAB6_2/SEXT.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:15 on Nov 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2" C:/Users/Howar/Desktop/ECE_385/LAB6_2/SEXT.sv 
# -- Compiling module SEXT4
# -- Compiling module SEXT5
# -- Compiling module SEXT8
# -- Compiling module SEXT10
# 
# Top level modules:
# 	SEXT4
# 	SEXT5
# 	SEXT8
# 	SEXT10
# End time: 23:28:15 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2 {C:/Users/Howar/Desktop/ECE_385/LAB6_2/Register_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:15 on Nov 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2" C:/Users/Howar/Desktop/ECE_385/LAB6_2/Register_file.sv 
# -- Compiling module Register_file
# 
# Top level modules:
# 	Register_file
# End time: 23:28:15 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2 {C:/Users/Howar/Desktop/ECE_385/LAB6_2/Register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:15 on Nov 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2" C:/Users/Howar/Desktop/ECE_385/LAB6_2/Register.sv 
# -- Compiling module Register
# -- Compiling module Register12
# -- Compiling module Register3
# -- Compiling module MYDFF
# 
# Top level modules:
# 	Register
# 	Register12
# 	Register3
# 	MYDFF
# End time: 23:28:15 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2 {C:/Users/Howar/Desktop/ECE_385/LAB6_2/NZP.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:15 on Nov 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2" C:/Users/Howar/Desktop/ECE_385/LAB6_2/NZP.sv 
# -- Compiling module NZP
# 
# Top level modules:
# 	NZP
# End time: 23:28:15 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2 {C:/Users/Howar/Desktop/ECE_385/LAB6_2/Mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:15 on Nov 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2" C:/Users/Howar/Desktop/ECE_385/LAB6_2/Mux.sv 
# -- Compiling module MUX2_1
# -- Compiling module MUX3_1
# -- Compiling module MUX4_1
# -- Compiling module MUX4_1_16b
# -- Compiling module MUX2_1_3b
# 
# Top level modules:
# 	MUX2_1
# 	MUX3_1
# 	MUX4_1
# 	MUX4_1_16b
# 	MUX2_1_3b
# End time: 23:28:15 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2 {C:/Users/Howar/Desktop/ECE_385/LAB6_2/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:15 on Nov 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2" C:/Users/Howar/Desktop/ECE_385/LAB6_2/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 23:28:15 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2 {C:/Users/Howar/Desktop/ECE_385/LAB6_2/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:16 on Nov 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2" C:/Users/Howar/Desktop/ECE_385/LAB6_2/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 23:28:16 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2 {C:/Users/Howar/Desktop/ECE_385/LAB6_2/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:16 on Nov 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2" C:/Users/Howar/Desktop/ECE_385/LAB6_2/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:28:16 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2 {C:/Users/Howar/Desktop/ECE_385/LAB6_2/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:16 on Nov 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2" C:/Users/Howar/Desktop/ECE_385/LAB6_2/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 23:28:16 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2 {C:/Users/Howar/Desktop/ECE_385/LAB6_2/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:16 on Nov 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2" C:/Users/Howar/Desktop/ECE_385/LAB6_2/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 23:28:16 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2 {C:/Users/Howar/Desktop/ECE_385/LAB6_2/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:16 on Nov 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2" C:/Users/Howar/Desktop/ECE_385/LAB6_2/slc3.sv 
# -- Compiling module my_slc
# 
# Top level modules:
# 	my_slc
# End time: 23:28:16 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2 {C:/Users/Howar/Desktop/ECE_385/LAB6_2/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:16 on Nov 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2" C:/Users/Howar/Desktop/ECE_385/LAB6_2/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 23:28:16 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2 {C:/Users/Howar/Desktop/ECE_385/LAB6_2/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:16 on Nov 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2" C:/Users/Howar/Desktop/ECE_385/LAB6_2/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 23:28:16 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2 {C:/Users/Howar/Desktop/ECE_385/LAB6_2/testbench_week2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:16 on Nov 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Howar/Desktop/ECE_385/LAB6_2" C:/Users/Howar/Desktop/ECE_385/LAB6_2/testbench_week2.sv 
# -- Compiling module testbench_week2
# 
# Top level modules:
# 	testbench_week2
# End time: 23:28:16 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench_week2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench_week2 
# Start time: 23:28:16 on Nov 11,2021
# Loading sv_std.std
# Loading work.testbench_week2
# Loading work.lab6_toplevel
# Loading work.my_slc
# Loading work.HexDriver
# Loading work.datapath
# Loading work.Register12
# Loading work.Register
# Loading work.MUX3_1
# Loading work.MUX2_1
# Loading work.MUX4_1
# Loading work.MUX4_1_16b
# Loading work.MUX2_1_3b
# Loading work.ALU
# Loading work.Register_file
# Loading work.SEXT10
# Loading work.SEXT8
# Loading work.SEXT5
# Loading work.SEXT4
# Loading work.NZP
# Loading work.Register3
# Loading work.MYDFF
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3015) C:/Users/Howar/Desktop/ECE_385/LAB6_2/datapath.sv(141): [PCDPC] - Port size (16) does not match connection size (1) for port 'IR40'. The port definition is at: C:/Users/Howar/Desktop/ECE_385/LAB6_2/ALU.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_week2/test/my_slc/d0/MYALU File: C:/Users/Howar/Desktop/ECE_385/LAB6_2/ALU.sv
# ** Warning: (vsim-3015) C:/Users/Howar/Desktop/ECE_385/LAB6_2/ALU.sv(11): [PCDPC] - Port size (16) does not match connection size (1) for port 'out'. The port definition is at: C:/Users/Howar/Desktop/ECE_385/LAB6_2/Mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_week2/test/my_slc/d0/MYALU/ALUMUX File: C:/Users/Howar/Desktop/ECE_385/LAB6_2/Mux.sv
# ** Warning: (vsim-3015) C:/Users/Howar/Desktop/ECE_385/LAB6_2/datapath.sv(177): [PCDPC] - Port size (16) does not match connection size (1) for port 'OUT'. The port definition is at: C:/Users/Howar/Desktop/ECE_385/LAB6_2/SEXT.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_week2/test/my_slc/d0/SEXTADDR4 File: C:/Users/Howar/Desktop/ECE_385/LAB6_2/SEXT.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 4000 ns
# ** Warning: (vsim-8315) C:/Users/Howar/Desktop/ECE_385/LAB6_2/ALU.sv(20): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_week2/test/my_slc/d0/MYALU
# End time: 23:30:02 on Nov 11,2021, Elapsed time: 0:01:46
# Errors: 0, Warnings: 4
