// Seed: 1758378354
module module_0 #(
    parameter id_1 = 32'd8,
    parameter id_2 = 32'd97
);
  wire _id_1;
  logic _id_2;
  reg [id_1 : id_1  *  id_2] id_3;
  always @(posedge 1) id_3 <= 1'b0;
  logic id_4;
  always @(posedge -1'b0 or posedge id_1);
  assign id_4 = -1;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    output supply1 id_2,
    input wand id_3,
    output wand id_4
);
  assign id_4 = id_3;
  logic [-1 : -1] id_6;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  logic id_7;
  ;
endmodule
