#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jul 22 21:42:42 2025
# Process ID: 34092
# Current directory: C:/working/FPGA_HARMAN/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log SPI_Master_Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SPI_Master_Top.tcl
# Log file: C:/working/FPGA_HARMAN/project_1/project_1.runs/synth_1/SPI_Master_Top.vds
# Journal file: C:/working/FPGA_HARMAN/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source SPI_Master_Top.tcl -notrace
