

================================================================
== Vivado HLS Report for 'max_pool_2'
================================================================
* Date:           Thu Jan 25 15:52:39 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    15.739|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  11201|  11201|  11201|  11201|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  11200|  11200|         7|          -|          -|  1600|    no    |
        | + Pool_Row_Loop_Pool_Col_Loop   |      4|      4|         2|          1|          1|     4|    yes   |
        +---------------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    379|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    132|    -|
|Register         |        -|      -|     129|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     195|    750|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |cnn_fcmp_32ns_32neOg_U26  |cnn_fcmp_32ns_32neOg  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_5nibs_U27  |cnn_mac_muladd_5nibs  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln12_1_fu_598_p2     |     +    |      0|  0|  15|           6|           1|
    |add_ln19_1_fu_392_p2     |     +    |      0|  0|  12|           3|           1|
    |add_ln19_fu_430_p2       |     +    |      0|  0|  13|           4|           4|
    |add_ln28_1_fu_459_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln35_1_fu_570_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln35_2_fu_583_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln35_fu_372_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln9_fu_236_p2        |     +    |      0|  0|  13|          11|           1|
    |c_fu_593_p2              |     +    |      0|  0|  12|           3|           1|
    |f_fu_242_p2              |     +    |      0|  0|  15|           7|           1|
    |j_fu_443_p2              |     +    |      0|  0|  13|           4|           4|
    |mpc_fu_469_p2            |     +    |      0|  0|  10|           1|           2|
    |mpr_fu_398_p2            |     +    |      0|  0|  10|           1|           2|
    |r_fu_312_p2              |     +    |      0|  0|  12|           3|           1|
    |and_ln28_1_fu_553_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_306_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_547_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln12_fu_248_p2      |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln15_fu_300_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln19_fu_386_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln22_fu_404_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_1_fu_517_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_529_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_535_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_511_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln9_fu_230_p2       |   icmp   |      0|  0|  13|          11|          10|
    |or_ln12_fu_318_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln28_1_fu_541_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_523_p2        |    or    |      0|  0|   2|           1|           1|
    |max_2_fu_559_p3          |  select  |      0|  0|  32|           1|          32|
    |select_ln12_1_fu_340_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln12_2_fu_348_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln12_3_fu_604_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln12_fu_324_p3    |  select  |      0|  0|   3|           1|           1|
    |select_ln19_1_fu_418_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln19_fu_410_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln28_1_fu_262_p3  |  select  |      0|  0|   7|           1|           7|
    |select_ln28_2_fu_286_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln28_fu_254_p3    |  select  |      0|  0|   3|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln28_fu_294_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 379|         188|         151|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1         |  15|          3|    1|          3|
    |ap_phi_mux_mpr_0_phi_fu_193_p4  |   9|          2|    2|          4|
    |c_0_reg_167                     |   9|          2|    3|          6|
    |f_0_reg_133                     |   9|          2|    7|         14|
    |indvar_flatten25_reg_122        |   9|          2|   11|         22|
    |indvar_flatten7_reg_144         |   9|          2|    6|         12|
    |indvar_flatten_reg_178          |   9|          2|    3|          6|
    |max_1_reg_200                   |   9|          2|   32|         64|
    |mpc_0_reg_213                   |   9|          2|    2|          4|
    |mpr_0_reg_189                   |   9|          2|    2|          4|
    |r_0_reg_156                     |   9|          2|    3|          6|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 132|         28|   73|        150|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln35_reg_665          |   6|   0|    6|          0|
    |add_ln9_reg_624           |  11|   0|   11|          0|
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |c_0_reg_167               |   3|   0|    3|          0|
    |f_0_reg_133               |   7|   0|    7|          0|
    |icmp_ln12_reg_629         |   1|   0|    1|          0|
    |icmp_ln19_reg_675         |   1|   0|    1|          0|
    |indvar_flatten25_reg_122  |  11|   0|   11|          0|
    |indvar_flatten7_reg_144   |   6|   0|    6|          0|
    |indvar_flatten_reg_178    |   3|   0|    3|          0|
    |max_1_reg_200             |  32|   0|   32|          0|
    |mpc_0_reg_213             |   2|   0|    2|          0|
    |mpr_0_reg_189             |   2|   0|    2|          0|
    |r_0_reg_156               |   3|   0|    3|          0|
    |select_ln12_1_reg_655     |   3|   0|    4|          1|
    |select_ln12_2_reg_660     |   3|   0|    3|          0|
    |select_ln12_reg_649       |   3|   0|    3|          0|
    |select_ln19_1_reg_684     |   2|   0|    2|          0|
    |select_ln28_1_reg_634     |   7|   0|    7|          0|
    |shl_ln1_reg_670           |   3|   0|    4|          1|
    |zext_ln25_1_reg_644       |   7|   0|   12|          5|
    |zext_ln25_reg_639         |   7|   0|   14|          7|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 129|   0|  143|         14|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_done                | out |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  max_pool_2  | return value |
|max_pool_out_address0  | out |   11|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_we0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_d0        | out |   32|  ap_memory | max_pool_out |     array    |
|conv_2_out_address0    | out |   13|  ap_memory |  conv_2_out  |     array    |
|conv_2_out_ce0         | out |    1|  ap_memory |  conv_2_out  |     array    |
|conv_2_out_q0          |  in |   32|  ap_memory |  conv_2_out  |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

