Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: user_logic.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "user_logic.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "user_logic"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : user_logic
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/xilinEmpotrado/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/pcores/altavoz_v1_00_a/hdl/vhdl/user_logic.vhd" in Library altavoz_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <user_logic> in library <altavoz_v1_00_a> (architecture <IMP>) with generics.
	C_NUM_REG = 1
	C_SLV_DWIDTH = 32


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <user_logic> in library <altavoz_v1_00_a> (Architecture <IMP>).
	C_NUM_REG = 1
	C_SLV_DWIDTH = 32
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <user_logic> analyzed. Unit <user_logic> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <user_logic>.
    Related source file is "C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/pcores/altavoz_v1_00_a/hdl/vhdl/user_logic.vhd".
    Found 32-bit register for signal <cs>.
    Found 32-bit adder for signal <cs$addsub0000> created at line 235.
    Found 32-bit comparator equal for signal <cs$cmp_eq0000> created at line 230.
    Found 32-bit 4-to-1 multiplexer for signal <cs$mux0002>.
    Found 1-bit register for signal <q>.
    Found 32-bit register for signal <slv_reg0>.
    Summary:
	inferred  65 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <user_logic> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 34
 1-bit register                                        : 33
 32-bit register                                       : 1
# Comparators                                          : 1
 32-bit comparator equal                               : 1
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 65
 Flip-Flops                                            : 65
# Comparators                                          : 1
 32-bit comparator equal                               : 1
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <user_logic> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block user_logic, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 65
 Flip-Flops                                            : 65

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : user_logic.ngr
Top Level Output File Name         : user_logic
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 76

Cell Usage :
# BELS                             : 199
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 31
#      LUT2                        : 38
#      LUT3                        : 32
#      LUT4                        : 16
#      MUXCY                       : 47
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 65
#      FDC                         : 32
#      FDCE                        : 1
#      FDRE                        : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 75
#      IBUF                        : 39
#      OBUF                        : 36
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                       64  out of   7680     0%  
 Number of Slice Flip Flops:             65  out of  15360     0%  
 Number of 4 input LUTs:                118  out of  15360     0%  
 Number of IOs:                          76
 Number of bonded IOBs:                  76  out of    173    43%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Bus2IP_Clk                         | BUFGP                  | 65    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Bus2IP_Reset                       | IBUF                   | 33    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.056ns (Maximum Frequency: 141.727MHz)
   Minimum input arrival time before clock: 4.418ns
   Maximum output required time after clock: 7.610ns
   Maximum combinational path delay: 8.659ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Bus2IP_Clk'
  Clock period: 7.056ns (frequency: 141.727MHz)
  Total number of paths / destination ports: 2641 / 34
-------------------------------------------------------------------------
Delay:               7.056ns (Levels of Logic = 18)
  Source:            slv_reg0_31 (FF)
  Destination:       q (FF)
  Source Clock:      Bus2IP_Clk rising
  Destination Clock: Bus2IP_Clk rising

  Data Path: slv_reg0_31 to q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.626   1.040  slv_reg0_31 (slv_reg0_31)
     LUT4:I0->O            1   0.479   0.000  Mcompar_cs_cmp_eq0000_lut<0> (Mcompar_cs_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Mcompar_cs_cmp_eq0000_cy<0> (Mcompar_cs_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_cs_cmp_eq0000_cy<1> (Mcompar_cs_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_cs_cmp_eq0000_cy<2> (Mcompar_cs_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_cs_cmp_eq0000_cy<3> (Mcompar_cs_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_cs_cmp_eq0000_cy<4> (Mcompar_cs_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_cs_cmp_eq0000_cy<5> (Mcompar_cs_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_cs_cmp_eq0000_cy<6> (Mcompar_cs_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_cs_cmp_eq0000_cy<7> (Mcompar_cs_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_cs_cmp_eq0000_cy<8> (Mcompar_cs_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_cs_cmp_eq0000_cy<9> (Mcompar_cs_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_cs_cmp_eq0000_cy<10> (Mcompar_cs_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_cs_cmp_eq0000_cy<11> (Mcompar_cs_cmp_eq0000_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_cs_cmp_eq0000_cy<12> (Mcompar_cs_cmp_eq0000_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_cs_cmp_eq0000_cy<13> (Mcompar_cs_cmp_eq0000_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_cs_cmp_eq0000_cy<14> (Mcompar_cs_cmp_eq0000_cy<14>)
     MUXCY:CI->O          33   0.265   1.750  Mcompar_cs_cmp_eq0000_cy<15> (Mcompar_cs_cmp_eq0000_cy<15>)
     LUT2:I1->O            1   0.479   0.681  q_not00011 (q_not0001)
     FDCE:CE                   0.524          q
    ----------------------------------------
    Total                      7.056ns (3.585ns logic, 3.471ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Bus2IP_Clk'
  Total number of paths / destination ports: 162 / 130
-------------------------------------------------------------------------
Offset:              4.418ns (Levels of Logic = 2)
  Source:            Bus2IP_WrCE<0> (PAD)
  Destination:       slv_reg0_10 (FF)
  Destination Clock: Bus2IP_Clk rising

  Data Path: Bus2IP_WrCE<0> to slv_reg0_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            39   0.715   1.779  Bus2IP_WrCE_0_IBUF (IP2Bus_WrAck_OBUF)
     LUT2:I1->O            8   0.479   0.921  slv_reg0_9_not00011 (slv_reg0_9_not0001)
     FDRE:CE                   0.524          slv_reg0_10
    ----------------------------------------
    Total                      4.418ns (1.718ns logic, 2.700ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Bus2IP_Clk'
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              7.610ns (Levels of Logic = 2)
  Source:            slv_reg0_0 (FF)
  Destination:       IP2Bus_Data<0> (PAD)
  Source Clock:      Bus2IP_Clk rising

  Data Path: slv_reg0_0 to IP2Bus_Data<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.626   0.915  slv_reg0_0 (slv_reg0_0)
     LUT2:I1->O            1   0.479   0.681  IP2Bus_Data<0>1 (IP2Bus_Data_0_OBUF)
     OBUF:I->O                 4.909          IP2Bus_Data_0_OBUF (IP2Bus_Data<0>)
    ----------------------------------------
    Total                      7.610ns (6.014ns logic, 1.596ns route)
                                       (79.0% logic, 21.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Delay:               8.659ns (Levels of Logic = 3)
  Source:            Bus2IP_RdCE<0> (PAD)
  Destination:       IP2Bus_Data<0> (PAD)

  Data Path: Bus2IP_RdCE<0> to IP2Bus_Data<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   0.715   1.875  Bus2IP_RdCE_0_IBUF (IP2Bus_RdAck_OBUF)
     LUT2:I0->O            1   0.479   0.681  IP2Bus_Data<9>1 (IP2Bus_Data_9_OBUF)
     OBUF:I->O                 4.909          IP2Bus_Data_9_OBUF (IP2Bus_Data<9>)
    ----------------------------------------
    Total                      8.659ns (6.103ns logic, 2.556ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.66 secs
 
--> 

Total memory usage is 4509980 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

