Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Nov 11 22:30:19 2024
| Host         : daniele-ThinkCentre-M75q-Gen-2 running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_drc -file u96_v2_4tima_ropuf2_wrapper_drc_routed.rpt -pb u96_v2_4tima_ropuf2_wrapper_drc_routed.pb -rpx u96_v2_4tima_ropuf2_wrapper_drc_routed.rpx
| Design       : u96_v2_4tima_ropuf2_wrapper
| Device       : xczu3eg-sbva484-1-i
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1010
+-----------+----------+------------------------------------------+------------+
| Rule      | Severity | Description                              | Violations |
+-----------+----------+------------------------------------------+------------+
| LUTLP-1   | Warning  | Combinatorial Loop Alert                 | 1000       |
| LUTLP-3   | Warning  | Combinatorial Loops exceed allowed limit | 1          |
| PDRC-153  | Warning  | Gated clock check                        | 8          |
| RTSTAT-10 | Warning  | No routable loads                        | 1          |
+-----------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTLP-1#1 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#2 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#3 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#4 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#5 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#6 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#7 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#8 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#9 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#10 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#11 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#12 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#13 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#14 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#15 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#16 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#17 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#18 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#19 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#20 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#21 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#22 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#23 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#24 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#25 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#26 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#27 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#28 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#29 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#30 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#31 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#32 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#33 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#34 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#35 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#36 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#37 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#38 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#39 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#40 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#41 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#42 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#43 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#44 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#45 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#46 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#47 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#48 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#49 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#50 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#51 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#52 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#53 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#54 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#55 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#56 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#57 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#58 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#59 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#60 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#61 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#62 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#63 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#64 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#65 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#66 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#67 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#68 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#69 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#70 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#71 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#72 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#73 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#74 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#75 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#76 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#77 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#78 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#79 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#80 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#81 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#82 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#83 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#84 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#85 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#86 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#87 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#88 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#89 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#90 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#91 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#92 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#93 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#94 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#95 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#96 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#97 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#98 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#99 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#100 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#101 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#102 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#103 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#104 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#105 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#106 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#107 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#108 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#109 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#110 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#111 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#112 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#113 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#114 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#115 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#116 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#117 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#118 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#119 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#120 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#121 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#122 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#123 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#124 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#125 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#126 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#127 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#128 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#129 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#130 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#131 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#132 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#133 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#134 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#135 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#136 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#137 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#138 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#139 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#140 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#141 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#142 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#143 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#144 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#145 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#146 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#147 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#148 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#149 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#150 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#151 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#152 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#153 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#154 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#155 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#156 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#157 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#158 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#159 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#160 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#161 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#162 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#163 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#164 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#165 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#166 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#167 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#168 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#169 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#170 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#171 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#172 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#173 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#174 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#175 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#176 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#177 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#178 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#179 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#180 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#181 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#182 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#183 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#184 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#185 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#186 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#187 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#188 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#189 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#190 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#191 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#192 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#193 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#194 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#195 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#196 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#197 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#198 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#199 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#200 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#201 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#202 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#203 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#204 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#205 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#206 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#207 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#208 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#209 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#210 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#211 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#212 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#213 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#214 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#215 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#216 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#217 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#218 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#219 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#220 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#221 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#222 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#223 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#224 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#225 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#226 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#227 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#228 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#229 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#230 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#231 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#232 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#233 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#234 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#235 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#236 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#237 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#238 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#239 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#240 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#241 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#242 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#243 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#244 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#245 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#246 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#247 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#248 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#249 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#250 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#251 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#252 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#253 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#254 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#255 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#256 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#257 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#258 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#259 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#260 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#261 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#262 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#263 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#264 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#265 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#266 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#267 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#268 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#269 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#270 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#271 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#272 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#273 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#274 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#275 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#276 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#277 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#278 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#279 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#280 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#281 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#282 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#283 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#284 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#285 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#286 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#287 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#288 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#289 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#290 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#291 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#292 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#293 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#294 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#295 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#296 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#297 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#298 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#299 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#300 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#301 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#302 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#303 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#304 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#305 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#306 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#307 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#308 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#309 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#310 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#311 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#312 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#313 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#314 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#315 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#316 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#317 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#318 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#319 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#320 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#321 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#322 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#323 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#324 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#325 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#326 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#327 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#328 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#329 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#330 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#331 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#332 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#333 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#334 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#335 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#336 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#337 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#338 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#339 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#340 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#341 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#342 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#343 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#344 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#345 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#346 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#347 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#348 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#349 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#350 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#351 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#352 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#353 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#354 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#355 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#356 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#357 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#358 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#359 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#360 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#361 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#362 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#363 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#364 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#365 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#366 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#367 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#368 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#369 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#370 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#371 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#372 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#373 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#374 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#375 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#376 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#377 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#378 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#379 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#380 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#381 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#382 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#383 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#384 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#385 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#386 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#387 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#388 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#389 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#390 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#391 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#392 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#393 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#394 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#395 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#396 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#397 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#398 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#399 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#400 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#401 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#402 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#403 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#404 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#405 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#406 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#407 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#408 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#409 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#410 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#411 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#412 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#413 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#414 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#415 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#416 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#417 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#418 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#419 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#420 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#421 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#422 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#423 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#424 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#425 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#426 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#427 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#428 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#429 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#430 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#431 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#432 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#433 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#434 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#435 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#436 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#437 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#438 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#439 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#440 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#441 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#442 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#443 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#444 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#445 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#446 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#447 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#448 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#449 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#450 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#451 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#452 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#453 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#454 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#455 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#456 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#457 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#458 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#459 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#460 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#461 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#462 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#463 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#464 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#465 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#466 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#467 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#468 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#469 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#470 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#471 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#472 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#473 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#474 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#475 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#476 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#477 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#478 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#479 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#480 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#481 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#482 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#483 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#484 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#485 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#486 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#487 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#488 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#489 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[79].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[79].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[79].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#490 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[7].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[7].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[7].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#491 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[80].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[80].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[80].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#492 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[81].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[81].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[81].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#493 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[82].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[82].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[82].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#494 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[83].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[83].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[83].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#495 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[84].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[84].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[84].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#496 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[85].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[85].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[85].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#497 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[86].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[86].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[86].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#498 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[87].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[87].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[87].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#499 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[88].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[88].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[88].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#500 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[89].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[89].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[89].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#501 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[8].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[8].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[8].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#502 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[90].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[90].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[90].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#503 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[91].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[91].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[91].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#504 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[92].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[92].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[92].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#505 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[93].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[93].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[93].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#506 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[94].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[94].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[94].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#507 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[95].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[95].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[95].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#508 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[96].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[96].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[96].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#509 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[97].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[97].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[97].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#510 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[98].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[98].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[98].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#511 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[99].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[99].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[99].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#512 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[9].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[9].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[9].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#513 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#514 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#515 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#516 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#517 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#518 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#519 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#520 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#521 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#522 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#523 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#524 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#525 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#526 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#527 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#528 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#529 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#530 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#531 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#532 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#533 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#534 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#535 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#536 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#537 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#538 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#539 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#540 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#541 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#542 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#543 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#544 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#545 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#546 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#547 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#548 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#549 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#550 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#551 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#552 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#553 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#554 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#555 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#556 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#557 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#558 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#559 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#560 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#561 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#562 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#563 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#564 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#565 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#566 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#567 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#568 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#569 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#570 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#571 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#572 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#573 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#574 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#575 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#576 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#577 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#578 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#579 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#580 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#581 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#582 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#583 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#584 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#585 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#586 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#587 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#588 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#589 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#590 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#591 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#592 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#593 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#594 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#595 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#596 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#597 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#598 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#599 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#600 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#601 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#602 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#603 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#604 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#605 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#606 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#607 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#608 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#609 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#610 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#611 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#612 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#613 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#614 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#615 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#616 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#617 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#618 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#619 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#620 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#621 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#622 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#623 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#624 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#625 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#626 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#627 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#628 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#629 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#630 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#631 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#632 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#633 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#634 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#635 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#636 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#637 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#638 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#639 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#640 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#641 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#642 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#643 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#644 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#645 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#646 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#647 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#648 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#649 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#650 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#651 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#652 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#653 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#654 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#655 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#656 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#657 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#658 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#659 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#660 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#661 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#662 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#663 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#664 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#665 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#666 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#667 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#668 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#669 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#670 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#671 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#672 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#673 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#674 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#675 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#676 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#677 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#678 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#679 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#680 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#681 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#682 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#683 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#684 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#685 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#686 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#687 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#688 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#689 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#690 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#691 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#692 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#693 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#694 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#695 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#696 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#697 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#698 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#699 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#700 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#701 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#702 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#703 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#704 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#705 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#706 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#707 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#708 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#709 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#710 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#711 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#712 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#713 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#714 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#715 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#716 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#717 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#718 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#719 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#720 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#721 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#722 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#723 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#724 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#725 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#726 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#727 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#728 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#729 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#730 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#731 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#732 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#733 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#734 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#735 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#736 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#737 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#738 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#739 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#740 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#741 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#742 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#743 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#744 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#745 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#746 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#747 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#748 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#749 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#750 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#751 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#752 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#753 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#754 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#755 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#756 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#757 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#758 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#759 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#760 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#761 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#762 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#763 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#764 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#765 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#766 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#767 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#768 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#769 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#770 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#771 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#772 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#773 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#774 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#775 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#776 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#777 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#778 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#779 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#780 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#781 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#782 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#783 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#784 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#785 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#786 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#787 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#788 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#789 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#790 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#791 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#792 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#793 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#794 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#795 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#796 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#797 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#798 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#799 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#800 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#801 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#802 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#803 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#804 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#805 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#806 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#807 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#808 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#809 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#810 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#811 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#812 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#813 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#814 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#815 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#816 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#817 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#818 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#819 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#820 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#821 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#822 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#823 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#824 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#825 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#826 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#827 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#828 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#829 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#830 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#831 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#832 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#833 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#834 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#835 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#836 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#837 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#838 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#839 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#840 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#841 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#842 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#843 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#844 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#845 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#846 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#847 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#848 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#849 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#850 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#851 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#852 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#853 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#854 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#855 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#856 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#857 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#858 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#859 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#860 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#861 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#862 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#863 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#864 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#865 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#866 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#867 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#868 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#869 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#870 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#871 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#872 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#873 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#874 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#875 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#876 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#877 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#878 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#879 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#880 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#881 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#882 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#883 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#884 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#885 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#886 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#887 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#888 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#889 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#890 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#891 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#892 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#893 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#894 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#895 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#896 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#897 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#898 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#899 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#900 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#901 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#902 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#903 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#904 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#905 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#906 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#907 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#908 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#909 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#910 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#911 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#912 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#913 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#914 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#915 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#916 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#917 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#918 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#919 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#920 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#921 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#922 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#923 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#924 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#925 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#926 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#927 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#928 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#929 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#930 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#931 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#932 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#933 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#934 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#935 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#936 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#937 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#938 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#939 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#940 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#941 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#942 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#943 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#944 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#945 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#946 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#947 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#948 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#949 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#950 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#951 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#952 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#953 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#954 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#955 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#956 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#957 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#958 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#959 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#960 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#961 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#962 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#963 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#964 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#965 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#966 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#967 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#968 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#969 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#970 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#971 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#972 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#973 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#974 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#975 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#976 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#977 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#978 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#979 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#980 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#981 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#982 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#983 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#984 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#985 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#986 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#987 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#988 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#989 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#990 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#991 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#992 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#993 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#994 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#995 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#996 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#997 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#998 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#999 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#1000 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/INVERTER_0
u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-3#1 Warning
Combinatorial Loops exceed allowed limit  
1000 combinatorial loops (LUTLP) have been found per current limit and messages issued, but there may be more loops.  The loops checking limit may be adjusted using the drc.maxLimitLUTLP parameter. The limit has a default of 1000 because of potential DRC performance issues if many more such loops are found.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/found_match_reg_i_1_n_0 is a gated clock net sourced by a combinational pin u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/found_match_reg_i_1/O, cell u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/found_match_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/found_match_reg_i_1_n_0 is a gated clock net sourced by a combinational pin u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/found_match_reg_i_1/O, cell u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/found_match_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/found_match_reg_i_1_n_0 is a gated clock net sourced by a combinational pin u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/found_match_reg_i_1/O, cell u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/found_match_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/found_match_reg_i_1_n_0 is a gated clock net sourced by a combinational pin u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/found_match_reg_i_1/O, cell u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/found_match_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net u96_v2_4tima_ropuf2_i/tima_ro_2/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/found_match_reg_i_1_n_0 is a gated clock net sourced by a combinational pin u96_v2_4tima_ropuf2_i/tima_ro_2/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/found_match_reg_i_1/O, cell u96_v2_4tima_ropuf2_i/tima_ro_2/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/found_match_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net u96_v2_4tima_ropuf2_i/tima_ro_2/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/found_match_reg_i_1_n_0 is a gated clock net sourced by a combinational pin u96_v2_4tima_ropuf2_i/tima_ro_2/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/found_match_reg_i_1/O, cell u96_v2_4tima_ropuf2_i/tima_ro_2/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/found_match_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net u96_v2_4tima_ropuf2_i/tima_ro_3/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/found_match_reg_i_1_n_0 is a gated clock net sourced by a combinational pin u96_v2_4tima_ropuf2_i/tima_ro_3/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/found_match_reg_i_1/O, cell u96_v2_4tima_ropuf2_i/tima_ro_3/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/found_match_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net u96_v2_4tima_ropuf2_i/tima_ro_3/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/found_match_reg_i_1_n_0 is a gated clock net sourced by a combinational pin u96_v2_4tima_ropuf2_i/tima_ro_3/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/found_match_reg_i_1/O, cell u96_v2_4tima_ropuf2_i/tima_ro_3/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/found_match_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
363 net(s) have no routable loads. The problem bus(es) and/or net(s) are u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i
 (the first 15 of 231 listed).
Related violations: <none>


