{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1768238316424 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1768238316424 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tp_nios_v 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"tp_nios_v\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1768238316449 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1768238316486 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1768238316486 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1768238316983 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1768238317009 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1768238317216 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1768238317307 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1768238325977 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "pll:pll0\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL pll:pll0\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1768238326059 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1768238326059 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:pll0\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 395 global CLKCTRL_G6 " "pll:pll0\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 395 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1768238326122 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1768238326122 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "i_clk_50~inputCLKENA0 408 global CLKCTRL_G4 " "i_clk_50~inputCLKENA0 with 408 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1768238326123 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1768238326123 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768238326123 ""}
{ "Info" "ISTA_SDC_FOUND" "../sopc/nios/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: '../sopc/nios/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1768238326983 ""}
{ "Info" "ISTA_SDC_FOUND" "../sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: '../sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1768238326990 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 32 *altera_avalon_st_clock_crosser:*\|in_data_buffer* register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*\|in_data_buffer* could not be matched with a register" {  } { { "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1768238326991 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 32 *altera_avalon_st_clock_crosser:*\|out_data_buffer* register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*\|out_data_buffer* could not be matched with a register" {  } { { "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1768238326991 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 32 Argument <from> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] 100 " "set_max_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] 100" {  } { { "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1768238326991 ""}  } { { "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1768238326991 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 32 Argument <to> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <to> is an empty collection" {  } { { "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1768238326992 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 33 Argument <from> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -100 " "set_min_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -100" {  } { { "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1768238326992 ""}  } { { "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1768238326992 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 33 Argument <to> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <to> is an empty collection" {  } { { "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1768238326992 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 36 *altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(36): *altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1768238326992 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 36 Argument <to> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] 100 " "set_max_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] 100" {  } { { "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1768238326992 ""}  } { { "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1768238326992 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 37 Argument <to> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(37): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -100 " "set_min_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -100" {  } { { "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1768238326993 ""}  } { { "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1768238326993 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_avalon_st_handshake_clock_crosser.sdc 39 argument -from with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] contains zero elements " "Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(39): argument -from with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1768238326993 ""}  } { { "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1768238326993 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_avalon_st_handshake_clock_crosser.sdc 40 argument -to with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements " "Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(40): argument -to with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1768238326993 ""}  } { { "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1768238326993 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1768238326994 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1768238326995 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1768238327010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1768238327010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1768238327010 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1768238327010 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1768238327030 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1768238327030 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1768238327031 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1768238327116 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1768238327116 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1768238327118 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1768238327121 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1768238327121 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1768238327121 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1768238327349 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "20 DSP block " "Packed 20 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1768238327350 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "20 " "Created 20 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1768238327350 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1768238327350 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_clk " "Node \"i_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1768238327597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "io_i2c_scl " "Node \"io_i2c_scl\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_i2c_scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1768238327597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "io_i2c_sda " "Node \"io_i2c_sda\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_i2c_sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1768238327597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_i2c_ncs " "Node \"o_i2c_ncs\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_i2c_ncs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1768238327597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_i2c_sdo " "Node \"o_i2c_sdo\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_i2c_sdo" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1768238327597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_led\[0\] " "Node \"o_led\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_led\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1768238327597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_led\[1\] " "Node \"o_led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_led\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1768238327597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_led\[2\] " "Node \"o_led\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_led\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1768238327597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_led\[3\] " "Node \"o_led\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_led\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1768238327597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_led\[4\] " "Node \"o_led\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_led\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1768238327597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_led\[5\] " "Node \"o_led\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_led\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1768238327597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_led\[6\] " "Node \"o_led\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_led\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1768238327597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_led\[7\] " "Node \"o_led\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_led\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1768238327597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_led\[8\] " "Node \"o_led\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_led\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1768238327597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_led\[9\] " "Node \"o_led\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_led\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1768238327597 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1768238327597 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768238327598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1768238332217 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1768238332794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:17 " "Fitter placement preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768238349451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1768238378031 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1768238386201 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768238386201 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1768238387591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X33_Y11 X44_Y22 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22" {  } { { "loc" "" { Generic "C:/Users/Superviseur/Documents/tp_nios_v/synt/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22"} { { 12 { 0 ""} 33 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1768238395461 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1768238395461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1768238403581 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1768238403581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768238403586 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.41 " "Total time spent on timing analysis during the Fitter is 5.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1768238405387 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1768238405502 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1768238407202 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1768238407204 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1768238409781 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768238413860 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1768238414171 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_hdmi_i2c_scl a permanently enabled " "Pin io_hdmi_i2c_scl has a permanently enabled output enable" {  } { { "c:/programs/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { io_hdmi_i2c_scl } } } { "c:/programs/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_hdmi_i2c_scl" } } } } { "../../telecran/telecran.vhd" "" { Text "C:/Users/Superviseur/Documents/telecran/telecran.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Superviseur/Documents/tp_nios_v/synt/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1768238414181 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1768238414181 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Superviseur/Documents/tp_nios_v/synt/output_files/tp_nios_v.fit.smsg " "Generated suppressed messages file C:/Users/Superviseur/Documents/tp_nios_v/synt/output_files/tp_nios_v.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1768238414274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 36 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6876 " "Peak virtual memory: 6876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768238415334 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 12 18:20:15 2026 " "Processing ended: Mon Jan 12 18:20:15 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768238415334 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:40 " "Elapsed time: 00:01:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768238415334 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:22 " "Total CPU time (on all processors): 00:05:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768238415334 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1768238415334 ""}
