

================================================================
== Vitis HLS Report for 'write_result_Pipeline_VITIS_LOOP_21_1'
================================================================
* Date:           Fri Jul  5 07:59:48 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    40965|    40965|  0.205 ms|  0.205 ms|  40965|  40965|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |    40963|    40963|         9|          5|          1|  8192|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     4686|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      125|    -|
|Register             |        -|     -|      958|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      958|     4811|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+-----+------------+------------+
    |add_ln1104_1_fu_739_p2      |         +|   0|  0|   23|          16|           6|
    |add_ln1104_2_fu_1028_p2     |         +|   0|  0|   23|          16|           6|
    |add_ln1104_3_fu_1317_p2     |         +|   0|  0|   23|          16|           6|
    |add_ln1104_4_fu_1606_p2     |         +|   0|  0|   23|          16|           6|
    |add_ln1104_fu_450_p2        |         +|   0|  0|   23|          16|           6|
    |add_ln1113_1_fu_780_p2      |         +|   0|  0|   39|          32|           6|
    |add_ln1113_2_fu_1069_p2     |         +|   0|  0|   39|          32|           6|
    |add_ln1113_3_fu_1358_p2     |         +|   0|  0|   39|          32|           6|
    |add_ln1113_4_fu_1647_p2     |         +|   0|  0|   39|          32|           6|
    |add_ln1113_fu_491_p2        |         +|   0|  0|   39|          32|           6|
    |add_ln1124_1_fu_925_p2      |         +|   0|  0|   19|           8|           8|
    |add_ln1124_2_fu_1214_p2     |         +|   0|  0|   19|           8|           8|
    |add_ln1124_3_fu_1503_p2     |         +|   0|  0|   19|           8|           8|
    |add_ln1124_4_fu_1728_p2     |         +|   0|  0|   19|           8|           8|
    |add_ln1124_fu_636_p2        |         +|   0|  0|   19|           8|           8|
    |add_ln21_fu_255_p2          |         +|   0|  0|   21|          14|           1|
    |lsb_index_1_fu_672_p2       |         +|   0|  0|   39|          32|           6|
    |lsb_index_2_fu_961_p2       |         +|   0|  0|   39|          32|           6|
    |lsb_index_3_fu_1250_p2      |         +|   0|  0|   39|          32|           6|
    |lsb_index_4_fu_1539_p2      |         +|   0|  0|   39|          32|           6|
    |lsb_index_fu_383_p2         |         +|   0|  0|   39|          32|           6|
    |m_13_fu_822_p2              |         +|   0|  0|   71|          64|          64|
    |m_16_fu_1111_p2             |         +|   0|  0|   71|          64|          64|
    |m_20_fu_1400_p2             |         +|   0|  0|   71|          64|          64|
    |m_24_fu_1689_p2             |         +|   0|  0|   71|          64|          64|
    |m_3_fu_533_p2               |         +|   0|  0|   71|          64|          64|
    |sub_ln1099_1_fu_603_p2      |         -|   0|  0|   39|           5|          32|
    |sub_ln1099_2_fu_892_p2      |         -|   0|  0|   39|           5|          32|
    |sub_ln1099_3_fu_1181_p2     |         -|   0|  0|   39|           5|          32|
    |sub_ln1099_4_fu_1470_p2     |         -|   0|  0|   39|           5|          32|
    |sub_ln1099_fu_333_p2        |         -|   0|  0|   39|           5|          32|
    |sub_ln1102_1_fu_693_p2      |         -|   0|  0|   12|           4|           4|
    |sub_ln1102_2_fu_982_p2      |         -|   0|  0|   12|           4|           4|
    |sub_ln1102_3_fu_1271_p2     |         -|   0|  0|   12|           4|           4|
    |sub_ln1102_4_fu_1560_p2     |         -|   0|  0|   12|           4|           4|
    |sub_ln1102_fu_404_p2        |         -|   0|  0|   12|           4|           4|
    |sub_ln1114_1_fu_795_p2      |         -|   0|  0|   39|           5|          32|
    |sub_ln1114_2_fu_1084_p2     |         -|   0|  0|   39|           5|          32|
    |sub_ln1114_3_fu_1373_p2     |         -|   0|  0|   39|           5|          32|
    |sub_ln1114_4_fu_1662_p2     |         -|   0|  0|   39|           5|          32|
    |sub_ln1114_fu_506_p2        |         -|   0|  0|   39|           5|          32|
    |sub_ln1119_1_fu_920_p2      |         -|   0|  0|   19|           3|           8|
    |sub_ln1119_2_fu_1209_p2     |         -|   0|  0|   19|           3|           8|
    |sub_ln1119_3_fu_1498_p2     |         -|   0|  0|   19|           3|           8|
    |sub_ln1119_4_fu_1723_p2     |         -|   0|  0|   19|           3|           8|
    |sub_ln1119_fu_631_p2        |         -|   0|  0|   19|           3|           8|
    |tmp_V_2_fu_562_p2           |         -|   0|  0|   23|           1|          16|
    |tmp_V_4_fu_851_p2           |         -|   0|  0|   23|           1|          16|
    |tmp_V_6_fu_1140_p2          |         -|   0|  0|   23|           1|          16|
    |tmp_V_8_fu_1429_p2          |         -|   0|  0|   23|           1|          16|
    |tmp_V_fu_289_p2             |         -|   0|  0|   23|           1|          16|
    |a_1_fu_719_p2               |       and|   0|  0|    2|           1|           1|
    |a_2_fu_1008_p2              |       and|   0|  0|    2|           1|           1|
    |a_3_fu_1297_p2              |       and|   0|  0|    2|           1|           1|
    |a_4_fu_1586_p2              |       and|   0|  0|    2|           1|           1|
    |a_fu_430_p2                 |       and|   0|  0|    2|           1|           1|
    |and_ln1104_1_fu_751_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln1104_2_fu_1040_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln1104_3_fu_1329_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln1104_4_fu_1618_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln1104_fu_462_p2        |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001   |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage4_11001   |       and|   0|  0|    2|           1|           1|
    |ap_block_state5_io          |       and|   0|  0|    2|           1|           1|
    |p_Result_10_fu_708_p2       |       and|   0|  0|   16|          16|          16|
    |p_Result_17_fu_997_p2       |       and|   0|  0|   16|          16|          16|
    |p_Result_24_fu_1286_p2      |       and|   0|  0|   16|          16|          16|
    |p_Result_31_fu_1575_p2      |       and|   0|  0|   16|          16|          16|
    |p_Result_4_fu_419_p2        |       and|   0|  0|   16|          16|          16|
    |icmp_ln1090_1_fu_557_p2     |      icmp|   0|  0|   13|          16|           1|
    |icmp_ln1090_2_fu_846_p2     |      icmp|   0|  0|   13|          16|           1|
    |icmp_ln1090_3_fu_1135_p2    |      icmp|   0|  0|   13|          16|           1|
    |icmp_ln1090_4_fu_1424_p2    |      icmp|   0|  0|   13|          16|           1|
    |icmp_ln1090_fu_275_p2       |      icmp|   0|  0|   13|          16|           1|
    |icmp_ln1101_1_fu_687_p2     |      icmp|   0|  0|   19|          31|           1|
    |icmp_ln1101_2_fu_976_p2     |      icmp|   0|  0|   19|          31|           1|
    |icmp_ln1101_3_fu_1265_p2    |      icmp|   0|  0|   19|          31|           1|
    |icmp_ln1101_4_fu_1554_p2    |      icmp|   0|  0|   19|          31|           1|
    |icmp_ln1101_fu_398_p2       |      icmp|   0|  0|   19|          31|           1|
    |icmp_ln1102_1_fu_713_p2     |      icmp|   0|  0|   13|          16|           1|
    |icmp_ln1102_2_fu_1002_p2    |      icmp|   0|  0|   13|          16|           1|
    |icmp_ln1102_3_fu_1291_p2    |      icmp|   0|  0|   13|          16|           1|
    |icmp_ln1102_4_fu_1580_p2    |      icmp|   0|  0|   13|          16|           1|
    |icmp_ln1102_fu_424_p2       |      icmp|   0|  0|   13|          16|           1|
    |icmp_ln1113_1_fu_774_p2     |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln1113_2_fu_1063_p2    |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln1113_3_fu_1352_p2    |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln1113_4_fu_1641_p2    |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln1113_fu_485_p2       |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln21_fu_249_p2         |      icmp|   0|  0|   12|          14|          15|
    |lshr_ln1102_1_fu_702_p2     |      lshr|   0|  0|   35|           2|          16|
    |lshr_ln1102_2_fu_991_p2     |      lshr|   0|  0|   35|           2|          16|
    |lshr_ln1102_3_fu_1280_p2    |      lshr|   0|  0|   35|           2|          16|
    |lshr_ln1102_4_fu_1569_p2    |      lshr|   0|  0|   35|           2|          16|
    |lshr_ln1102_fu_413_p2       |      lshr|   0|  0|   35|           2|          16|
    |lshr_ln1113_1_fu_789_p2     |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln1113_2_fu_1078_p2    |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln1113_3_fu_1367_p2    |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln1113_4_fu_1656_p2    |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln1113_fu_500_p2       |      lshr|   0|  0|  182|          64|          64|
    |or_ln1104_5_fu_468_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln1104_6_fu_1046_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln1104_7_fu_1335_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln1104_8_fu_1624_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln1104_fu_757_p2         |        or|   0|  0|    2|           1|           1|
    |m_12_fu_810_p3              |    select|   0|  0|   63|           1|          64|
    |m_15_fu_1099_p3             |    select|   0|  0|   63|           1|          64|
    |m_19_fu_1388_p3             |    select|   0|  0|   63|           1|          64|
    |m_23_fu_1677_p3             |    select|   0|  0|   63|           1|          64|
    |m_2_fu_521_p3               |    select|   0|  0|   63|           1|          64|
    |select_ln1090_1_fu_954_p3   |    select|   0|  0|   32|           1|           1|
    |select_ln1090_2_fu_1243_p3  |    select|   0|  0|   32|           1|           1|
    |select_ln1090_3_fu_1532_p3  |    select|   0|  0|   32|           1|           1|
    |select_ln1090_4_fu_1757_p3  |    select|   0|  0|   32|           1|           1|
    |select_ln1090_fu_665_p3     |    select|   0|  0|   32|           1|           1|
    |select_ln1098_1_fu_913_p3   |    select|   0|  0|    7|           1|           7|
    |select_ln1098_2_fu_1202_p3  |    select|   0|  0|    7|           1|           7|
    |select_ln1098_3_fu_1491_p3  |    select|   0|  0|    7|           1|           7|
    |select_ln1098_4_fu_1716_p3  |    select|   0|  0|    7|           1|           7|
    |select_ln1098_fu_624_p3     |    select|   0|  0|    7|           1|           7|
    |tmp_V_10_fu_295_p3          |    select|   0|  0|   16|           1|          16|
    |tmp_V_11_fu_567_p3          |    select|   0|  0|   16|           1|          16|
    |tmp_V_12_fu_856_p3          |    select|   0|  0|   16|           1|          16|
    |tmp_V_13_fu_1145_p3         |    select|   0|  0|   16|           1|          16|
    |tmp_V_14_fu_1434_p3         |    select|   0|  0|   16|           1|          16|
    |shl_ln1114_1_fu_804_p2      |       shl|   0|  0|  182|          64|          64|
    |shl_ln1114_2_fu_1093_p2     |       shl|   0|  0|  182|          64|          64|
    |shl_ln1114_3_fu_1382_p2     |       shl|   0|  0|  182|          64|          64|
    |shl_ln1114_4_fu_1671_p2     |       shl|   0|  0|  182|          64|          64|
    |shl_ln1114_fu_515_p2        |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0               |       xor|   0|  0|    2|           1|           2|
    |xor_ln1104_1_fu_733_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln1104_2_fu_1022_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln1104_3_fu_1311_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln1104_4_fu_1600_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln1104_fu_444_p2        |       xor|   0|  0|    2|           1|           2|
    +----------------------------+----------+----+---+-----+------------+------------+
    |Total                       |          |   0|  0| 4686|        2127|        2216|
    +----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  31|          6|    1|          6|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1         |   9|          2|   14|         28|
    |gmem1_blk_n_W                |   9|          2|    1|          2|
    |i_fu_116                     |   9|          2|   14|         28|
    |m_axi_gmem1_WDATA            |  31|          6|   32|        192|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 125|         26|   66|        264|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   5|   0|    5|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |i_fu_116                            |  14|   0|   14|          0|
    |icmp_ln1090_1_reg_1910              |   1|   0|    1|          0|
    |icmp_ln1090_2_reg_1959              |   1|   0|    1|          0|
    |icmp_ln1090_3_reg_2008              |   1|   0|    1|          0|
    |icmp_ln1090_4_reg_2057              |   1|   0|    1|          0|
    |icmp_ln1090_reg_1809                |   1|   0|    1|          0|
    |icmp_ln21_reg_1780                  |   1|   0|    1|          0|
    |m_26_reg_1900                       |  63|   0|   63|          0|
    |m_27_reg_1949                       |  63|   0|   63|          0|
    |m_28_reg_2047                       |  63|   0|   63|          0|
    |m_29_reg_2096                       |  63|   0|   63|          0|
    |m_reg_1998                          |  63|   0|   63|          0|
    |p_Result_12_reg_1954                |   1|   0|    1|          0|
    |p_Result_19_reg_2003                |   1|   0|    1|          0|
    |p_Result_26_reg_2052                |   1|   0|    1|          0|
    |p_Result_33_reg_2101                |   1|   0|    1|          0|
    |p_Result_35_reg_1814                |   1|   0|    1|          0|
    |p_Result_38_reg_1855                |   1|   0|    1|          0|
    |p_Result_41_reg_1868                |   1|   0|    1|          0|
    |p_Result_44_reg_1881                |   1|   0|    1|          0|
    |p_Result_47_reg_1894                |   1|   0|    1|          0|
    |p_Result_47_reg_1894_pp0_iter1_reg  |   1|   0|    1|          0|
    |p_Result_5_reg_1905                 |   1|   0|    1|          0|
    |p_Val2_12_reg_1887                  |  16|   0|   16|          0|
    |p_Val2_3_reg_1848                   |  16|   0|   16|          0|
    |p_Val2_6_reg_1861                   |  16|   0|   16|          0|
    |p_Val2_9_reg_1874                   |  16|   0|   16|          0|
    |select_ln1090_1_reg_1993            |  32|   0|   32|          0|
    |select_ln1090_2_reg_2042            |  32|   0|   32|          0|
    |select_ln1090_3_reg_2091            |  32|   0|   32|          0|
    |select_ln1090_4_reg_2106            |  32|   0|   32|          0|
    |select_ln1090_reg_1944              |  32|   0|   32|          0|
    |sub_ln1099_1_reg_1922               |  32|   0|   32|          0|
    |sub_ln1099_2_reg_1971               |  32|   0|   32|          0|
    |sub_ln1099_3_reg_2020               |  32|   0|   32|          0|
    |sub_ln1099_4_reg_2069               |  32|   0|   32|          0|
    |sub_ln1099_reg_1826                 |  32|   0|   32|          0|
    |tmp_V_10_reg_1819                   |  16|   0|   16|          0|
    |tmp_V_11_reg_1915                   |  16|   0|   16|          0|
    |tmp_V_12_reg_1964                   |  16|   0|   16|          0|
    |tmp_V_13_reg_2013                   |  16|   0|   16|          0|
    |tmp_V_14_reg_2062                   |  16|   0|   16|          0|
    |trunc_ln1098_1_reg_1939             |   8|   0|    8|          0|
    |trunc_ln1098_2_reg_1988             |   8|   0|    8|          0|
    |trunc_ln1098_3_reg_2037             |   8|   0|    8|          0|
    |trunc_ln1098_4_reg_2086             |   8|   0|    8|          0|
    |trunc_ln1098_reg_1843               |   8|   0|    8|          0|
    |trunc_ln1099_1_reg_1929             |  16|   0|   16|          0|
    |trunc_ln1099_2_reg_1978             |  16|   0|   16|          0|
    |trunc_ln1099_3_reg_2027             |  16|   0|   16|          0|
    |trunc_ln1099_4_reg_2076             |  16|   0|   16|          0|
    |trunc_ln1099_reg_1833               |  16|   0|   16|          0|
    |trunc_ln1102_1_reg_1934             |   4|   0|    4|          0|
    |trunc_ln1102_2_reg_1983             |   4|   0|    4|          0|
    |trunc_ln1102_3_reg_2032             |   4|   0|    4|          0|
    |trunc_ln1102_4_reg_2081             |   4|   0|    4|          0|
    |trunc_ln1102_reg_1838               |   4|   0|    4|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 958|   0|  958|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  write_result_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  write_result_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  write_result_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  write_result_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  write_result_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  write_result_Pipeline_VITIS_LOOP_21_1|  return value|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|   32|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|   32|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                                  gmem1|       pointer|
|sext_ln21             |   in|   62|     ap_none|                              sext_ln21|        scalar|
|out_buf_0_address0    |  out|   13|   ap_memory|                              out_buf_0|         array|
|out_buf_0_ce0         |  out|    1|   ap_memory|                              out_buf_0|         array|
|out_buf_0_q0          |   in|   16|   ap_memory|                              out_buf_0|         array|
|out_buf_1_address0    |  out|   13|   ap_memory|                              out_buf_1|         array|
|out_buf_1_ce0         |  out|    1|   ap_memory|                              out_buf_1|         array|
|out_buf_1_q0          |   in|   16|   ap_memory|                              out_buf_1|         array|
|out_buf_2_address0    |  out|   13|   ap_memory|                              out_buf_2|         array|
|out_buf_2_ce0         |  out|    1|   ap_memory|                              out_buf_2|         array|
|out_buf_2_q0          |   in|   16|   ap_memory|                              out_buf_2|         array|
|out_buf_3_address0    |  out|   13|   ap_memory|                              out_buf_3|         array|
|out_buf_3_ce0         |  out|    1|   ap_memory|                              out_buf_3|         array|
|out_buf_3_q0          |   in|   16|   ap_memory|                              out_buf_3|         array|
|out_buf_4_address0    |  out|   13|   ap_memory|                              out_buf_4|         array|
|out_buf_4_ce0         |  out|    1|   ap_memory|                              out_buf_4|         array|
|out_buf_4_q0          |   in|   16|   ap_memory|                              out_buf_4|         array|
+----------------------+-----+-----+------------+---------------------------------------+--------------+

