git clone --depth 1 --no-tags https://github.com/Zach-Bravo/Lab8-Comparch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482297284
git clone --depth 1 --no-tags https://github.com/Winters123/rmt_corundum.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486895543
git clone --depth 1 --no-tags https://github.com/danodus/mmm_tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486709593
git clone --depth 1 --no-tags https://github.com/JiangJHBoyS/1410932020_20220408.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482040562
git clone --depth 1 --no-tags https://github.com/andresaad/COEN_413_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483037599
git clone --depth 1 --no-tags https://github.com/jennycs0830/Digital-Circuit-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483146187
git clone --depth 1 --no-tags https://github.com/dwightdiesmo/Verilog-CORDIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482974019
git clone --depth 1 --no-tags https://github.com/phthys/-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484308930
git clone --depth 1 --no-tags https://github.com/01fe19bec163/4bit-parallel-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482721976
git clone --depth 1 --no-tags https://github.com/rijalomkar/-Implementation-of-ANN-to-predict-Handwritten-Language-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484167500
git clone --depth 1 --no-tags https://github.com/DianaNatali/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484885678
git clone --depth 1 --no-tags https://github.com/Sumith-Dandgall/Spi_slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484449759
git clone --depth 1 --no-tags https://github.com/rprouse/fpga-spartan-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485189979
git clone --depth 1 --no-tags https://github.com/ozawawi/FPGA-Whack-A-Mole.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485029405
git clone --depth 1 --no-tags https://github.com/sergio0211/LabDigitalII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485123546
git clone --depth 1 --no-tags https://github.com/yantong1775/5-stage-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487537210
git clone --depth 1 --no-tags https://github.com/msuadOf/msuadOf-demodulation-on-EG4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484741206
git clone --depth 1 --no-tags https://github.com/Ronan-Harkins/LAB9_compArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486231515
git clone --depth 1 --no-tags https://github.com/tpathak1411/RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485333608
git clone --depth 1 --no-tags https://github.com/michael-jimenez13/Computer-Architecture-Fundementals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485481814
git clone --depth 1 --no-tags https://github.com/Manikantasai2/Caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483569719
git clone --depth 1 --no-tags https://github.com/cooper-grc/FPGA-DIP-Coloring.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483459775
git clone --depth 1 --no-tags https://github.com/shrqkhtr/Adders-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483652107
git clone --depth 1 --no-tags https://github.com/steveGillet/Microprocessor-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486665666
git clone --depth 1 --no-tags https://github.com/Jongbeom-IM/Verilog-HDL-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486687491
git clone --depth 1 --no-tags https://github.com/HannahSav/SchemotechLabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485934102
git clone --depth 1 --no-tags https://github.com/Hemant2001-hsy/5-stage-Pipeline_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485094894
git clone --depth 1 --no-tags https://github.com/Casparyyds/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484032877
git clone --depth 1 --no-tags https://github.com/yashkumawat21/Deriving-FSM-from-the-verilog-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485907332
git clone --depth 1 --no-tags https://github.com/somiaashraf/high_progect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483812545
git clone --depth 1 --no-tags https://github.com/ONecessario/PBL-1---TEC498.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482481021
git clone --depth 1 --no-tags https://github.com/namduongdinh2364/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483063489
git clone --depth 1 --no-tags https://github.com/nicholaswongsg/SC1005-Digital-Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483326930
git clone --depth 1 --no-tags https://github.com/537Cheese/Lab8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483488271
git clone --depth 1 --no-tags https://github.com/WillisHuang/SampleVerilogCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483253148
git clone --depth 1 --no-tags https://github.com/GoHJ7/SingleCycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482681468
git clone --depth 1 --no-tags https://github.com/gabrielppierre/projetoSD2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484250033
git clone --depth 1 --no-tags https://github.com/manav-agarwal1/FPU_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482208094
git clone --depth 1 --no-tags https://github.com/LeoKuo-0223/Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485421845
git clone --depth 1 --no-tags https://github.com/KylerM-23/ECE3300-Bomb-Diffusion-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487349051
git clone --depth 1 --no-tags https://github.com/SceneryInMirror/FlowMap-EE681.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487450804
git clone --depth 1 --no-tags https://github.com/RuhulAmeen24/Y86-64-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486287481
git clone --depth 1 --no-tags https://github.com/gemini-v/flatoric.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487505552
git clone --depth 1 --no-tags https://github.com/ChehKangMing/Stackeriffic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487519970
git clone --depth 1 --no-tags https://github.com/el20sw/ELEC2665-Unit-4-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485385552
git clone --depth 1 --no-tags https://github.com/01FE20BEC420/COURSEPROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484456075
git clone --depth 1 --no-tags https://github.com/jonathancagua/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487596742
git clone --depth 1 --no-tags https://github.com/Jack24658735/IC_Contest_2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485488861
git clone --depth 1 --no-tags https://github.com/01fe20bec408/Trffic-light-contrl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485322660
git clone --depth 1 --no-tags https://github.com/damyan-p/460m_7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486861073
git clone --depth 1 --no-tags https://github.com/arjunperi/Pipeline-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486770298
git clone --depth 1 --no-tags https://github.com/rajesh963/FPGALAB-LCDARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487097539
git clone --depth 1 --no-tags https://github.com/melting0256/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483081431
git clone --depth 1 --no-tags https://github.com/IshanyaSethi/Y86-Instruction-Set-Architecture-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486301933
git clone --depth 1 --no-tags https://github.com/rede97/verilog_homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486287746
git clone --depth 1 --no-tags https://github.com/Scottie-Fischer/CSE100-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485889870
git clone --depth 1 --no-tags https://github.com/SighingSnow/IPCores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482409903
git clone --depth 1 --no-tags https://github.com/saikiranlade9/leakage_attack_on_aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482610062
git clone --depth 1 --no-tags https://github.com/Rutuja-Mangle-07/mac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487612905
git clone --depth 1 --no-tags https://github.com/ConvolutedDog/CNN-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487039227
git clone --depth 1 --no-tags https://github.com/alphasoyboi/DigitalSystems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486944824
git clone --depth 1 --no-tags https://github.com/Janmayjay-singh/CNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487390982
git clone --depth 1 --no-tags https://github.com/dwightdiesmo/Verilog-Pipelined-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482975152
git clone --depth 1 --no-tags https://github.com/dwightdiesmo/Verilog-Function-Approximation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482974241
git clone --depth 1 --no-tags https://github.com/yoyozaemon/DDCO-Lab-UE20CS256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482209921
git clone --depth 1 --no-tags https://github.com/AmnaKhdair/Arch2Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481939114
git clone --depth 1 --no-tags https://github.com/KevlarKanou/Verilog-Homework-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482006041
git clone --depth 1 --no-tags https://github.com/0907yF/-HW3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481871108
git clone --depth 1 --no-tags https://github.com/Archie-Mishra/Optimizing-Hardware-Accelerator-for-Image-Classification-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487614167
git clone --depth 1 --no-tags https://github.com/priyad374/FA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487508823
git clone --depth 1 --no-tags https://github.com/MingShiuanSung/Midterm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483468481
git clone --depth 1 --no-tags https://github.com/Steve-deltora/FPGA-with-FTDI-chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483607047
git clone --depth 1 --no-tags https://github.com/SafaKucukkomurler/matrix_multiply_hls.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483658973
git clone --depth 1 --no-tags https://github.com/weihsinyeh/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485581544
git clone --depth 1 --no-tags https://github.com/Sreeh10/Y86-64-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486305573
git clone --depth 1 --no-tags https://github.com/pallavkoppisetti/Y86-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486305575
git clone --depth 1 --no-tags https://github.com/richbai90/ECE3700.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484216018
git clone --depth 1 --no-tags https://github.com/uf123/s1410932015.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486678440
git clone --depth 1 --no-tags https://github.com/egosick196/I2CmasterCoreTest_rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486875384
git clone --depth 1 --no-tags https://github.com/Halil-T/16-bit-SingleCycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485467282
git clone --depth 1 --no-tags https://github.com/DorAgababa/Matrix-and-filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484819883
git clone --depth 1 --no-tags https://github.com/johnpl-io/16-bit-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483395921
git clone --depth 1 --no-tags https://github.com/teogi/Computer-Organization-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484970341
git clone --depth 1 --no-tags https://github.com/berito/verilog_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484982739
git clone --depth 1 --no-tags https://github.com/marasc36/lab8_comparch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483505460
git clone --depth 1 --no-tags https://github.com/puneeth714/verilog-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484385365
git clone --depth 1 --no-tags https://github.com/Casparyyds/practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484048547
git clone --depth 1 --no-tags https://github.com/el17ak/fpgasoc_fetal_ecg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483350155
git clone --depth 1 --no-tags https://github.com/vento277/Introduction-to-Microcomputers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486283085
git clone --depth 1 --no-tags https://github.com/CyanW0202/verilogToolBox22.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486785961
git clone --depth 1 --no-tags https://github.com/DucNghia1808/clock_with_alarm_verilog_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486801593
git clone --depth 1 --no-tags https://github.com/omlad93/bitcoin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486877454
